{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1494065485591 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1494065485592 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1494065485593 ""}
{ "Info" "" "" "2017.05.06.12:11:41 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.05.06.12:11:41 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1494065501473 ""}
{ "Info" "" "" "2017.05.06.12:11:41 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.05.06.12:11:41 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1494065501480 ""}
{ "Info" "soc_system_generation.rpt" "" "2017.05.06.12:11:56 Info: Saving generation log to /home/roboy/workspace/fpgaCAN/soc_system" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Saving generation log to /home/roboy/workspace/fpgaCAN/soc_system" 0 0 "Shell" 0 -1 1494065516057 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1494065516057 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.06.12:11:56 Info: qsys-generate /home/roboy/workspace/fpgaCAN/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/roboy/workspace/fpgaCAN/soc_system" {  } {  } 0 0 "2017.05.06.12:11:56 Info: qsys-generate /home/roboy/workspace/fpgaCAN/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/roboy/workspace/fpgaCAN/soc_system" 0 0 "Shell" 0 -1 1494065516060 ""}
{ "Info" "soc_system.qsys" "" "2017.05.06.12:11:56 Info: Loading fpgaCAN" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Loading fpgaCAN" 0 0 "Shell" 0 -1 1494065516083 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Reading input file" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Reading input file" 0 0 "Shell" 0 -1 1494065516095 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Adding button_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Adding button_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1494065516096 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing module button_pio" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1494065516097 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1494065516097 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1494065516098 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1494065516098 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1494065516098 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1494065516099 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1494065516100 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1494065516100 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1494065516102 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1494065516105 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1494065516105 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1494065516105 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1494065516106 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1494065516106 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1494065516106 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Adding led_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Adding led_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1494065516107 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing module led_pio" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1494065516107 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1494065516107 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1494065516108 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1494065516109 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1494065516109 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Building connections" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Building connections" 0 0 "Shell" 0 -1 1494065516110 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1494065516112 ""}
{ "Info" "" "" "2017.05.06.12:11:56 Info: Validating" {  } {  } 0 0 "2017.05.06.12:11:56 Info: Validating" 0 0 "Shell" 0 -1 1494065516113 ""}
{ "Info" "" "" "2017.05.06.12:12:00 Info: Done reading input file" {  } {  } 0 0 "2017.05.06.12:12:00 Info: Done reading input file" 0 0 "Shell" 0 -1 1494065520951 ""}
{ "Info" "" "" "2017.05.06.12:12:02 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.06.12:12:02 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1494065522344 ""}
{ "Info" "" "" "2017.05.06.12:12:02 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.06.12:12:02 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1494065522344 ""}
{ "Info" "" "" "2017.05.06.12:12:02 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.06.12:12:02 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1494065522345 ""}
{ "Info" "" "" "2017.05.06.12:12:02 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.06.12:12:02 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1494065522345 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.06.12:12:02 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.06.12:12:02 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1494065522345 ""}
{ "Warning" "" "" "2017.05.06.12:12:02 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.06.12:12:02 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1494065522345 ""}
{ "Info" "" "" "2017.05.06.12:12:02 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.06.12:12:02 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1494065522349 ""}
{ "Info" "" "" "2017.05.06.12:12:02 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.05.06.12:12:02 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1494065522350 ""}
{ "Info" "" "" "2017.05.06.12:12:02 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.05.06.12:12:02 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1494065522350 ""}
{ "Info" "" "" "2017.05.06.12:12:03 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2017.05.06.12:12:03 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1494065523378 ""}
{ "Info" "" "" "2017.05.06.12:12:07 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.05.06.12:12:07 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1494065527123 ""}
{ "Warning" "" "" "2017.05.06.12:12:07 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2017.05.06.12:12:07 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1494065527353 ""}
{ "Warning" "" "" "2017.05.06.12:12:07 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2017.05.06.12:12:07 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1494065527354 ""}
{ "Warning" "" "" "2017.05.06.12:12:07 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.06.12:12:07 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1494065527354 ""}
{ "Warning" "" "" "2017.05.06.12:12:07 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.06.12:12:07 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1494065527355 ""}
{ "Info" "" "" "2017.05.06.12:12:09 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.05.06.12:12:09 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1494065529843 ""}
{ "Info" "  ]" "" "2017.05.06.12:12:09 Info: button_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt7292_1850120915324234740.dir/0001_button_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0001_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7292_1850120915324234740.dir/0001_button_pio_gen" {  } {  } 0 0 "2017.05.06.12:12:09 Info: button_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt7292_1850120915324234740.dir/0001_button_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0001_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7292_1850120915324234740.dir/0001_button_pio_gen" 0 0 "Shell" 0 -1 1494065529843 ""}
{ "Info" "" "" "2017.05.06.12:12:09 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.05.06.12:12:09 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1494065529989 ""}
{ "Info" "" "" "2017.05.06.12:12:09 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2017.05.06.12:12:09 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1494065529990 ""}
{ "Info" "" "" "2017.05.06.12:12:09 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.05.06.12:12:09 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1494065529995 ""}
{ "Info" "  ]" "" "2017.05.06.12:12:09 Info: dipsw_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt7292_1850120915324234740.dir/0002_dipsw_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0002_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7292_1850120915324234740.dir/0002_dipsw_pio_gen" {  } {  } 0 0 "2017.05.06.12:12:09 Info: dipsw_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt7292_1850120915324234740.dir/0002_dipsw_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0002_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7292_1850120915324234740.dir/0002_dipsw_pio_gen" 0 0 "Shell" 0 -1 1494065529995 ""}
{ "Info" "" "" "2017.05.06.12:12:10 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.05.06.12:12:10 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1494065530103 ""}
{ "Info" "" "" "2017.05.06.12:12:10 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2017.05.06.12:12:10 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1494065530104 ""}
{ "Info" "" "" "2017.05.06.12:12:10 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2017.05.06.12:12:10 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1494065530163 ""}
{ "Info" "" "" "2017.05.06.12:12:10 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.05.06.12:12:10 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1494065530164 ""}
{ "Info" "" "" "2017.05.06.12:12:10 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.06.12:12:10 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1494065530678 ""}
{ "Info" "" "" "2017.05.06.12:12:11 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.06.12:12:11 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1494065531055 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.06.12:12:11 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2017.05.06.12:12:11 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1494065531058 ""}
{ "Warning" "" "" "2017.05.06.12:12:11 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.06.12:12:11 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1494065531059 ""}
{ "Info" "" "" "2017.05.06.12:12:11 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.05.06.12:12:11 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1494065531745 ""}
{ "Info" "" "" "2017.05.06.12:12:11 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2017.05.06.12:12:11 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1494065531746 ""}
{ "Info" "" "" "2017.05.06.12:12:11 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.05.06.12:12:11 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1494065531750 ""}
{ "Info" "  ]" "" "2017.05.06.12:12:11 Info: jtag_uart:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7292_1850120915324234740.dir/0004_jtag_uart_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7292_1850120915324234740.dir/0004_jtag_uart_gen" {  } {  } 0 0 "2017.05.06.12:12:11 Info: jtag_uart:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7292_1850120915324234740.dir/0004_jtag_uart_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7292_1850120915324234740.dir/0004_jtag_uart_gen" 0 0 "Shell" 0 -1 1494065531750 ""}
{ "Info" "" "" "2017.05.06.12:12:11 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.05.06.12:12:11 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1494065531899 ""}
{ "Info" "" "" "2017.05.06.12:12:11 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.05.06.12:12:11 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1494065531900 ""}
{ "Info" "" "" "2017.05.06.12:12:11 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.05.06.12:12:11 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1494065531904 ""}
{ "Info" "  ]" "" "2017.05.06.12:12:11 Info: led_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt7292_1850120915324234740.dir/0005_led_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7292_1850120915324234740.dir/0005_led_pio_gen" {  } {  } 0 0 "2017.05.06.12:12:11 Info: led_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt7292_1850120915324234740.dir/0005_led_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7292_1850120915324234740.dir/0005_led_pio_gen" 0 0 "Shell" 0 -1 1494065531904 ""}
{ "Info" "" "" "2017.05.06.12:12:11 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.05.06.12:12:11 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1494065531984 ""}
{ "Info" "" "" "2017.05.06.12:12:11 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2017.05.06.12:12:11 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1494065531985 ""}
{ "Info" "" "" "2017.05.06.12:12:11 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.05.06.12:12:11 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1494065531989 ""}
{ "Info" "  ]" "" "2017.05.06.12:12:11 Info: onchip_memory2_0:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7292_1850120915324234740.dir/0006_onchip_memory2_0_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7292_1850120915324234740.dir/0006_onchip_memory2_0_gen" {  } {  } 0 0 "2017.05.06.12:12:11 Info: onchip_memory2_0:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7292_1850120915324234740.dir/0006_onchip_memory2_0_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7292_1850120915324234740.dir/0006_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1494065531989 ""}
{ "Info" "" "" "2017.05.06.12:12:12 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.05.06.12:12:12 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1494065532199 ""}
{ "Info" "" "" "2017.05.06.12:12:12 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2017.05.06.12:12:12 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1494065532200 ""}
{ "Info" "" "" "2017.05.06.12:12:12 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.05.06.12:12:12 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1494065532202 ""}
{ "Info" "" "" "2017.05.06.12:12:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065532684 ""}
{ "Info" "" "" "2017.05.06.12:12:12 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:12 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065532713 ""}
{ "Info" "" "" "2017.05.06.12:12:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065532755 ""}
{ "Info" "" "" "2017.05.06.12:12:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065532782 ""}
{ "Info" "" "" "2017.05.06.12:12:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065532809 ""}
{ "Info" "" "" "2017.05.06.12:12:12 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:12 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065532835 ""}
{ "Info" "" "" "2017.05.06.12:12:12 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:12 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065532863 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1494065533200 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1494065533315 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1494065533329 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1494065533332 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1494065533335 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1494065533341 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1494065533346 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1494065533347 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1494065533348 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1494065533349 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1494065533350 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1494065533353 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1494065533355 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1494065533696 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1494065533786 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1494065533787 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1494065533789 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1494065533790 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1494065533792 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1494065533794 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1494065533804 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1494065533811 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1494065533819 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1494065533825 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1494065533833 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1494065533839 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1494065533842 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533843 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533844 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1494065533850 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533851 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533852 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533852 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1494065533855 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1494065533860 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1494065533863 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1494065533876 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1494065533888 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533889 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1494065533896 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533897 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1494065533899 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1494065533901 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1494065533903 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1494065533909 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533909 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1494065533917 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533919 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1494065533932 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533932 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1494065533936 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533937 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533937 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1494065533955 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1494065533976 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1494065533979 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533979 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533979 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533980 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1494065533986 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1494065533990 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1494065533992 ""}
{ "Info" "" "" "2017.05.06.12:12:13 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.06.12:12:13 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1494065533998 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:13 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065533998 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.06.12:12:14 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1494065534000 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.06.12:12:14 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1494065534007 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065534007 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.05.06.12:12:14 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1494065534063 ""}
{ "Info" "verbosity_pkg.sv" "" "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065534063 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065534063 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065534063 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065534064 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065534064 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065534064 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494065534064 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.06.12:12:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1494065534067 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.06.12:12:14 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1494065534068 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: soc_system: Done \"soc_system\" with 63 modules, 103 files" {  } {  } 0 0 "2017.05.06.12:12:14 Info: soc_system: Done \"soc_system\" with 63 modules, 103 files" 0 0 "Shell" 0 -1 1494065534068 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.06.12:12:14 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1494065534091 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1494065534091 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.05.06.12:12:14 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1494065534091 ""}
{ "Info" " --use-relative-paths=true" "" "2017.05.06.12:12:14 Info: sim-script-gen --spd=/home/roboy/workspace/fpgaCAN/soc_system/soc_system.spd --output-directory=/home/roboy/workspace/fpgaCAN/soc_system/simulation" {  } {  } 0 0 "2017.05.06.12:12:14 Info: sim-script-gen --spd=/home/roboy/workspace/fpgaCAN/soc_system/soc_system.spd --output-directory=/home/roboy/workspace/fpgaCAN/soc_system/simulation" 0 0 "Shell" 0 -1 1494065534091 ""}
{ "Info" " --use-relative-paths=true" "" "2017.05.06.12:12:14 Info: Doing: ip-make-simscript --spd=/home/roboy/workspace/fpgaCAN/soc_system/soc_system.spd --output-directory=/home/roboy/workspace/fpgaCAN/soc_system/simulation" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Doing: ip-make-simscript --spd=/home/roboy/workspace/fpgaCAN/soc_system/soc_system.spd --output-directory=/home/roboy/workspace/fpgaCAN/soc_system/simulation" 0 0 "Shell" 0 -1 1494065534094 ""}
{ "Info" " directory:" "" "2017.05.06.12:12:14 Info: Generating the following file(s) for MODELSIM simulator in /home/roboy/workspace/fpgaCAN/soc_system/simulation" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Generating the following file(s) for MODELSIM simulator in /home/roboy/workspace/fpgaCAN/soc_system/simulation" 0 0 "Shell" 0 -1 1494065534752 ""}
{ "Info" "msim_setup.tcl" "" "2017.05.06.12:12:14 Info:     mentor" {  } {  } 0 0 "2017.05.06.12:12:14 Info:     mentor" 0 0 "Shell" 0 -1 1494065534752 ""}
{ "Info" " directory:" "" "2017.05.06.12:12:14 Info: Generating the following file(s) for VCS simulator in /home/roboy/workspace/fpgaCAN/soc_system/simulation" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Generating the following file(s) for VCS simulator in /home/roboy/workspace/fpgaCAN/soc_system/simulation" 0 0 "Shell" 0 -1 1494065534759 ""}
{ "Info" "vcs_setup.sh" "" "2017.05.06.12:12:14 Info:     synopsys/vcs" {  } {  } 0 0 "2017.05.06.12:12:14 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1494065534759 ""}
{ "Info" " directory:" "" "2017.05.06.12:12:14 Info: Generating the following file(s) for VCSMX simulator in /home/roboy/workspace/fpgaCAN/soc_system/simulation" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Generating the following file(s) for VCSMX simulator in /home/roboy/workspace/fpgaCAN/soc_system/simulation" 0 0 "Shell" 0 -1 1494065534765 ""}
{ "Info" "synopsys_sim.setup" "" "2017.05.06.12:12:14 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.05.06.12:12:14 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1494065534765 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.05.06.12:12:14 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.05.06.12:12:14 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1494065534765 ""}
{ "Info" " directory:" "" "2017.05.06.12:12:14 Info: Generating the following file(s) for NCSIM simulator in /home/roboy/workspace/fpgaCAN/soc_system/simulation" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Generating the following file(s) for NCSIM simulator in /home/roboy/workspace/fpgaCAN/soc_system/simulation" 0 0 "Shell" 0 -1 1494065534777 ""}
{ "Info" "cds.lib" "" "2017.05.06.12:12:14 Info:     cadence" {  } {  } 0 0 "2017.05.06.12:12:14 Info:     cadence" 0 0 "Shell" 0 -1 1494065534777 ""}
{ "Info" "hdl.var" "" "2017.05.06.12:12:14 Info:     cadence" {  } {  } 0 0 "2017.05.06.12:12:14 Info:     cadence" 0 0 "Shell" 0 -1 1494065534780 ""}
{ "Info" "ncsim_setup.sh" "" "2017.05.06.12:12:14 Info:     cadence" {  } {  } 0 0 "2017.05.06.12:12:14 Info:     cadence" 0 0 "Shell" 0 -1 1494065534780 ""}
{ "Info" " directory" "" "2017.05.06.12:12:14 Info:     57 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.05.06.12:12:14 Info:     57 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1494065534780 ""}
{ "Info" " directory:" "" "2017.05.06.12:12:14 Info: Generating the following file(s) for RIVIERA simulator in /home/roboy/workspace/fpgaCAN/soc_system/simulation" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Generating the following file(s) for RIVIERA simulator in /home/roboy/workspace/fpgaCAN/soc_system/simulation" 0 0 "Shell" 0 -1 1494065534784 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.05.06.12:12:14 Info:     aldec" {  } {  } 0 0 "2017.05.06.12:12:14 Info:     aldec" 0 0 "Shell" 0 -1 1494065534784 ""}
{ "Info" "." "" "2017.05.06.12:12:14 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/roboy/workspace/fpgaCAN/soc_system/simulation" {  } {  } 0 0 "2017.05.06.12:12:14 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/roboy/workspace/fpgaCAN/soc_system/simulation" 0 0 "Shell" 0 -1 1494065534784 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.05.06.12:12:14 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1494065534784 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.05.06.12:12:14 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1494065534784 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1494065534785 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.06.12:12:14 Info: qsys-generate /home/roboy/workspace/fpgaCAN/soc_system.qsys --block-symbol-file --output-directory=/home/roboy/workspace/fpgaCAN" {  } {  } 0 0 "2017.05.06.12:12:14 Info: qsys-generate /home/roboy/workspace/fpgaCAN/soc_system.qsys --block-symbol-file --output-directory=/home/roboy/workspace/fpgaCAN" 0 0 "Shell" 0 -1 1494065534785 ""}
{ "Info" "soc_system.qsys" "" "2017.05.06.12:12:14 Info: Loading fpgaCAN" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Loading fpgaCAN" 0 0 "Shell" 0 -1 1494065534791 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Reading input file" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Reading input file" 0 0 "Shell" 0 -1 1494065534800 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Adding button_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Adding button_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1494065534801 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing module button_pio" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1494065534801 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1494065534802 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1494065534802 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1494065534802 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1494065534802 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1494065534803 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1494065534803 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1494065534804 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1494065534805 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1494065534808 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1494065534808 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1494065534809 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1494065534809 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1494065534809 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1494065534809 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Adding led_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Adding led_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1494065534809 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing module led_pio" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1494065534809 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1494065534810 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1494065534810 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1494065534811 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1494065534811 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Building connections" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Building connections" 0 0 "Shell" 0 -1 1494065534811 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1494065534812 ""}
{ "Info" "" "" "2017.05.06.12:12:14 Info: Validating" {  } {  } 0 0 "2017.05.06.12:12:14 Info: Validating" 0 0 "Shell" 0 -1 1494065534813 ""}
{ "Info" "" "" "2017.05.06.12:12:19 Info: Done reading input file" {  } {  } 0 0 "2017.05.06.12:12:19 Info: Done reading input file" 0 0 "Shell" 0 -1 1494065539515 ""}
{ "Info" "" "" "2017.05.06.12:12:20 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.06.12:12:20 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1494065540870 ""}
{ "Info" "" "" "2017.05.06.12:12:20 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.06.12:12:20 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1494065540870 ""}
{ "Info" "" "" "2017.05.06.12:12:20 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.06.12:12:20 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1494065540870 ""}
{ "Info" "" "" "2017.05.06.12:12:20 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.06.12:12:20 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1494065540870 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.06.12:12:20 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.06.12:12:20 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1494065540870 ""}
{ "Warning" "" "" "2017.05.06.12:12:20 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.06.12:12:20 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1494065540871 ""}
{ "Info" "" "" "2017.05.06.12:12:20 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.06.12:12:20 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1494065540872 ""}
{ "Info" "" "" "2017.05.06.12:12:20 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.05.06.12:12:20 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1494065540872 ""}
{ "Info" "" "" "2017.05.06.12:12:20 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.05.06.12:12:20 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1494065540872 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.06.12:12:21 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1494065541268 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1494065541268 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info:" {  } {  } 0 0 "2017.05.06.12:12:21 Info:" 0 0 "Shell" 0 -1 1494065541268 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1494065541268 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.06.12:12:21 Info: qsys-generate /home/roboy/workspace/fpgaCAN/soc_system.qsys --synthesis=VERILOG --output-directory=/home/roboy/workspace/fpgaCAN/soc_system" {  } {  } 0 0 "2017.05.06.12:12:21 Info: qsys-generate /home/roboy/workspace/fpgaCAN/soc_system.qsys --synthesis=VERILOG --output-directory=/home/roboy/workspace/fpgaCAN/soc_system" 0 0 "Shell" 0 -1 1494065541268 ""}
{ "Info" "soc_system.qsys" "" "2017.05.06.12:12:21 Info: Loading fpgaCAN" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Loading fpgaCAN" 0 0 "Shell" 0 -1 1494065541271 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Reading input file" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Reading input file" 0 0 "Shell" 0 -1 1494065541281 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Adding button_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Adding button_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1494065541283 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing module button_pio" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1494065541283 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1494065541283 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1494065541283 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1494065541283 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1494065541283 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1494065541283 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1494065541283 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1494065541284 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1494065541285 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1494065541298 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1494065541298 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1494065541298 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1494065541298 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1494065541298 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1494065541299 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Adding led_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Adding led_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1494065541299 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing module led_pio" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1494065541299 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1494065541299 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1494065541299 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1494065541299 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1494065541299 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Building connections" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Building connections" 0 0 "Shell" 0 -1 1494065541300 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1494065541301 ""}
{ "Info" "" "" "2017.05.06.12:12:21 Info: Validating" {  } {  } 0 0 "2017.05.06.12:12:21 Info: Validating" 0 0 "Shell" 0 -1 1494065541301 ""}
{ "Info" "" "" "2017.05.06.12:12:26 Info: Done reading input file" {  } {  } 0 0 "2017.05.06.12:12:26 Info: Done reading input file" 0 0 "Shell" 0 -1 1494065546069 ""}
{ "Info" "" "" "2017.05.06.12:12:27 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.06.12:12:27 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1494065547489 ""}
{ "Info" "" "" "2017.05.06.12:12:27 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.06.12:12:27 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1494065547489 ""}
{ "Info" "" "" "2017.05.06.12:12:27 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.06.12:12:27 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1494065547490 ""}
{ "Info" "" "" "2017.05.06.12:12:27 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.06.12:12:27 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1494065547490 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.06.12:12:27 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.06.12:12:27 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1494065547490 ""}
{ "Warning" "" "" "2017.05.06.12:12:27 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.06.12:12:27 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1494065547490 ""}
{ "Info" "" "" "2017.05.06.12:12:27 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.06.12:12:27 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1494065547492 ""}
{ "Info" "" "" "2017.05.06.12:12:27 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.05.06.12:12:27 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1494065547492 ""}
{ "Info" "" "" "2017.05.06.12:12:27 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.05.06.12:12:27 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1494065547492 ""}
{ "Info" "" "" "2017.05.06.12:12:43 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.05.06.12:12:43 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1494065563387 ""}
{ "Info" "" "" "2017.05.06.12:12:46 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.05.06.12:12:46 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1494065566000 ""}
{ "Warning" "" "" "2017.05.06.12:12:46 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2017.05.06.12:12:46 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1494065566146 ""}
{ "Warning" "" "" "2017.05.06.12:12:46 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2017.05.06.12:12:46 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1494065566146 ""}
{ "Warning" "" "" "2017.05.06.12:12:46 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.06.12:12:46 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1494065566147 ""}
{ "Warning" "" "" "2017.05.06.12:12:46 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.06.12:12:46 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1494065566147 ""}
{ "Info" "" "" "2017.05.06.12:12:48 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.05.06.12:12:48 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1494065568419 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.06.12:12:48 Info: button_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt7292_1850120915324234740.dir/0057_button_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0057_button_pio_gen/" {  } {  } 0 0 "2017.05.06.12:12:48 Info: button_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt7292_1850120915324234740.dir/0057_button_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0057_button_pio_gen/" 0 0 "Shell" 0 -1 1494065568420 ""}
{ "Info" "" "" "2017.05.06.12:12:48 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.05.06.12:12:48 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1494065568532 ""}
{ "Info" "" "" "2017.05.06.12:12:48 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2017.05.06.12:12:48 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1494065568532 ""}
{ "Info" "" "" "2017.05.06.12:12:48 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.05.06.12:12:48 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1494065568536 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.06.12:12:48 Info: dipsw_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt7292_1850120915324234740.dir/0058_dipsw_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0058_dipsw_pio_gen/" {  } {  } 0 0 "2017.05.06.12:12:48 Info: dipsw_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt7292_1850120915324234740.dir/0058_dipsw_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0058_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1494065568536 ""}
{ "Info" "" "" "2017.05.06.12:12:48 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.05.06.12:12:48 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1494065568643 ""}
{ "Info" "" "" "2017.05.06.12:12:48 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2017.05.06.12:12:48 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1494065568643 ""}
{ "Info" "" "" "2017.05.06.12:12:48 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2017.05.06.12:12:48 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1494065568690 ""}
{ "Info" "" "" "2017.05.06.12:12:48 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.05.06.12:12:48 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1494065568691 ""}
{ "Info" "" "" "2017.05.06.12:12:49 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.06.12:12:49 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1494065569221 ""}
{ "Info" "" "" "2017.05.06.12:12:49 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.06.12:12:49 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1494065569604 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.06.12:12:49 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2017.05.06.12:12:49 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1494065569606 ""}
{ "Warning" "" "" "2017.05.06.12:12:49 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.06.12:12:49 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1494065569607 ""}
{ "Info" "" "" "2017.05.06.12:12:49 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.05.06.12:12:49 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1494065569984 ""}
{ "Info" "" "" "2017.05.06.12:12:49 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2017.05.06.12:12:49 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1494065569985 ""}
{ "Info" "" "" "2017.05.06.12:12:49 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.05.06.12:12:49 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1494065569998 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.06.12:12:49 Info: jtag_uart:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7292_1850120915324234740.dir/0060_jtag_uart_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0060_jtag_uart_gen/" {  } {  } 0 0 "2017.05.06.12:12:49 Info: jtag_uart:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7292_1850120915324234740.dir/0060_jtag_uart_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0060_jtag_uart_gen/" 0 0 "Shell" 0 -1 1494065569998 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.05.06.12:12:50 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1494065570142 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.05.06.12:12:50 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1494065570143 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.05.06.12:12:50 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1494065570147 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.06.12:12:50 Info: led_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt7292_1850120915324234740.dir/0061_led_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0061_led_pio_gen/" {  } {  } 0 0 "2017.05.06.12:12:50 Info: led_pio:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt7292_1850120915324234740.dir/0061_led_pio_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0061_led_pio_gen/" 0 0 "Shell" 0 -1 1494065570147 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.05.06.12:12:50 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1494065570236 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2017.05.06.12:12:50 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1494065570237 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.05.06.12:12:50 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1494065570241 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.06.12:12:50 Info: onchip_memory2_0:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7292_1850120915324234740.dir/0062_onchip_memory2_0_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0062_onchip_memory2_0_gen/" {  } {  } 0 0 "2017.05.06.12:12:50 Info: onchip_memory2_0:   Generation command is \[exec /home/roboy/altera/16.1/quartus/linux64/perl/bin/perl -I /home/roboy/altera/16.1/quartus/linux64/perl/lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/europa -I /home/roboy/altera/16.1/quartus/sopc_builder/bin/perl_lib -I /home/roboy/altera/16.1/quartus/sopc_builder/bin -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/roboy/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7292_1850120915324234740.dir/0062_onchip_memory2_0_gen/ --quartus_dir=/home/roboy/altera/16.1/quartus --verilog --config=/tmp/alt7292_1850120915324234740.dir/0062_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1494065570241 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.05.06.12:12:50 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1494065570456 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2017.05.06.12:12:50 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1494065570458 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.05.06.12:12:50 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1494065570460 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:50 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065570858 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:50 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065570880 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:50 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065570903 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:50 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065570928 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:50 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065570951 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:50 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065570978 ""}
{ "Info" "" "" "2017.05.06.12:12:50 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.06.12:12:50 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494065570999 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1494065571346 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1494065571440 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1494065571443 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1494065571445 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1494065571446 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1494065571447 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1494065571450 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1494065571451 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1494065571451 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1494065571452 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1494065571452 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1494065571455 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1494065571457 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1494065571522 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1494065571583 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1494065571584 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1494065571584 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1494065571585 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1494065571585 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1494065571586 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1494065571590 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1494065571596 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1494065571600 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1494065571604 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1494065571609 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1494065571615 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1494065571616 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571616 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571616 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1494065571618 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571619 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571619 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571619 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1494065571620 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1494065571622 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1494065571625 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1494065571632 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1494065571638 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571639 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1494065571644 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571645 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1494065571646 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1494065571648 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1494065571650 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1494065571657 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571657 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1494065571672 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571672 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1494065571681 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571681 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1494065571683 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571683 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571683 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1494065571700 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1494065571720 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1494065571721 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571721 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571721 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571722 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1494065571726 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1494065571730 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1494065571733 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1494065571740 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571740 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1494065571743 ""}
{ "Info" "" "" "2017.05.06.12:12:51 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.06.12:12:51 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1494065571750 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.06.12:12:51 Info: Reusing file /home/roboy/workspace/fpgaCAN/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494065571750 ""}
{ "Info" "" "" "2017.05.06.12:13:09 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.05.06.12:13:09 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1494065589393 ""}
{ "Info" "" "" "2017.05.06.12:13:09 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.06.12:13:09 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1494065589398 ""}
{ "Info" "" "" "2017.05.06.12:13:09 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.06.12:13:09 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1494065589400 ""}
{ "Info" "" "" "2017.05.06.12:13:09 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" {  } {  } 0 0 "2017.05.06.12:13:09 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" 0 0 "Shell" 0 -1 1494065589400 ""}
{ "Info" "" "" "2017.05.06.12:13:10 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.06.12:13:10 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1494065590195 ""}
{ "Info" "" "" "2017.05.06.12:13:10 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.05.06.12:13:10 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1494065590195 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1494065596703 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1494065602777 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1494065603503 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1494065603511 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/roboy/altera/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/roboy/altera/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1494065609795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 18 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1075 " "Peak virtual memory: 1075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494065609795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  6 12:13:29 2017 " "Processing ended: Sat May  6 12:13:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494065609795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494065609795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:21 " "Total CPU time (on all processors): 00:04:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494065609795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1494065609795 ""}
