// Seed: 2807600655
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5
    , id_22,
    input uwire id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    output wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    output tri id_17,
    input wand id_18,
    input wire id_19,
    input wor id_20
);
  assign id_17 = id_9;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wand id_8,
    input wire id_9,
    input wand id_10
);
  assign id_7 = 1;
  module_0(
      id_0,
      id_3,
      id_7,
      id_9,
      id_7,
      id_2,
      id_10,
      id_8,
      id_3,
      id_10,
      id_10,
      id_9,
      id_6,
      id_4,
      id_1,
      id_9,
      id_10,
      id_7,
      id_0,
      id_3,
      id_10
  );
endmodule
