#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 11 17:48:53 2020
# Process ID: 996
# Current directory: C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23092 C:\Users\nicol\Desktop\POLIMI\Didattica\VIVADO\VIVADO - 03 - Simulation\counter\counter.xpr
# Log file: C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/vivado.log
# Journal file: C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/nicol/Desktop/POLIMI/Didattica/Digital_Electronic_System_Design/counter' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'counter.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 906.844 ; gain = 263.586
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/constrs_1/new/counter.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/constrs_1/new/counter.xdc}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_1/new/tb_counter_v2.vhd} w ]
add_files -fileset sim_1 {{C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_1/new/tb_counter_v2.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_1/new/tb_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_counter'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto de93216c652843f9a2c030233f68eeb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto de93216c652843f9a2c030233f68eeb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter
Built simulation snapshot tb_counter_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 985.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_behav -key {Behavioral:sim_1:Functional:tb_counter} -tclbatch {tb_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 991.008 ; gain = 5.180
save_wave_config {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_1/new/tb_counter_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_1/new/tb_counter_behav.wcfg}}
set_property xsim.view {{C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_1/new/tb_counter_behav.wcfg}} [get_filesets sim_1]
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
file mkdir {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_2/new}
close [ open {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_2/new/tb_counter_v3.vhd} w ]
add_files -fileset sim_2 {{C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_2/new/tb_counter_v3.vhd}}
update_compile_order -fileset sim_2
update_compile_order -fileset sim_2
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj tb_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_2/new/tb_counter_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_counter'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.sim/sim_2/behav/xsim'
"xelab -wto de93216c652843f9a2c030233f68eeb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto de93216c652843f9a2c030233f68eeb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter
Built simulation snapshot tb_counter_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_behav -key {Behavioral:sim_2:Functional:tb_counter} -tclbatch {tb_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1010.875 ; gain = 8.840
save_wave_config {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_2/new/tb_counter_behav.wcfg}
add_files -fileset sim_2 -norecurse {{C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_2/new/tb_counter_behav.wcfg}}
set_property xsim.view {{C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/counter.srcs/sim_2/new/tb_counter_behav.wcfg}} [get_filesets sim_2]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.520 ; gain = 10.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_project_as VIVADO_02_Simulation_project {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/VIVADO_02_Simulation_project} -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/VIVADO_02_Simulation_project'
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
archive_project {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/VIVADO_02_Simulation_project.xpr.zip} -temp_dir {C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/.Xil/Vivado-996-NicolaPC} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/.Xil/Vivado-996-NicolaPC' for archiving project
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/VIVADO_02_Simulation_project'
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/nicol/Desktop/POLIMI/Didattica/VIVADO/VIVADO - 03 - Simulation/counter/.Xil/Vivado-996-NicolaPC/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
