<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2026-02-06T03:38:41" hostname="William-MacBook-Pro.local" package="watchdog" id="0" name="cover" tests="17" errors="0" failures="0" time="6" skipped="13">
<properties>
<property name="os" value="Darwin"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="cover" name="build execution" time="0">
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:101.13-101.33" time="0" type="ASSERT" location="watchdog_formal.v:101.13-101.33" id="_witness_.check_assert_watchdog_formal_v_101_46">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:102.13-102.35" time="0" type="ASSERT" location="watchdog_formal.v:102.13-102.35" id="_witness_.check_assert_watchdog_formal_v_102_48">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:112.13-112.35" time="0" type="ASSERT" location="watchdog_formal.v:112.13-112.35" id="_witness_.check_assert_watchdog_formal_v_112_52">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:125.13-125.35" time="0" type="ASSERT" location="watchdog_formal.v:125.13-125.35" id="_witness_.check_assert_watchdog_formal_v_125_68">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:134.13-134.33" time="0" type="ASSERT" location="watchdog_formal.v:134.13-134.33" id="_witness_.check_assert_watchdog_formal_v_134_71">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:143.13-143.35" time="0" type="ASSERT" location="watchdog_formal.v:143.13-143.35" id="_witness_.check_assert_watchdog_formal_v_143_76">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:144.13-144.33" time="0" type="ASSERT" location="watchdog_formal.v:144.13-144.33" id="_witness_.check_assert_watchdog_formal_v_144_78">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:152.9-152.42" time="0" type="ASSERT" location="watchdog_formal.v:152.9-152.42" id="_witness_.check_assert_watchdog_formal_v_152_82">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:161.13-161.35" time="0" type="ASSERT" location="watchdog_formal.v:161.13-161.35" id="_witness_.check_assert_watchdog_formal_v_161_91">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:171.13-171.33" time="0" type="ASSERT" location="watchdog_formal.v:171.13-171.33" id="_witness_.check_assert_watchdog_formal_v_171_97">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:89.13-89.33" time="0" type="ASSERT" location="watchdog_formal.v:89.13-89.33" id="_witness_.check_assert_watchdog_formal_v_89_32">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:90.13-90.35" time="0" type="ASSERT" location="watchdog_formal.v:90.13-90.35" id="_witness_.check_assert_watchdog_formal_v_90_34">
<skipped />
</testcase>
<testcase classname="cover" name="Property ASSERT in watchdog_timer at watchdog_formal.v:91.13-91.33" time="0" type="ASSERT" location="watchdog_formal.v:91.13-91.33" id="_witness_.check_assert_watchdog_formal_v_91_36">
<skipped />
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at watchdog_formal.v:177.27-177.48" time="0" type="COVER" location="watchdog_formal.v:177.27-177.48" id="_witness_.check_cover_watchdog_formal_v_177_100" tracefile="engine_0/trace2.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at watchdog_formal.v:178.27-178.64" time="0" type="COVER" location="watchdog_formal.v:178.27-178.64" id="_witness_.check_cover_watchdog_formal_v_178_103" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at watchdog_formal.v:179.27-179.76" time="0" type="COVER" location="watchdog_formal.v:179.27-179.76" id="_witness_.check_cover_watchdog_formal_v_179_108" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cover" name="Property COVER in watchdog_timer at watchdog_formal.v:180.27-180.80" time="0" type="COVER" location="watchdog_formal.v:180.27-180.80" id="_witness_.check_cover_watchdog_formal_v_180_113" tracefile="engine_0/trace3.vcd">
</testcase>
<system-out>SBY  3:38:30 [watchdog_bmc] Removing directory '/Users/williampark/amradio/ugl_am_radio/fpga/formal/watchdog_bmc'.
SBY  3:38:30 [watchdog_prove] Removing directory '/Users/williampark/amradio/ugl_am_radio/fpga/formal/watchdog_prove'.
SBY  3:38:30 [watchdog_cover] Removing directory '/Users/williampark/amradio/ugl_am_radio/fpga/formal/watchdog_cover'.
SBY  3:38:31 [watchdog_cover] Copy '/Users/williampark/amradio/ugl_am_radio/fpga/formal/watchdog_formal.v' to '/Users/williampark/amradio/ugl_am_radio/fpga/formal/watchdog_cover/src/watchdog_formal.v'.
SBY  3:38:31 [watchdog_cover] engine_0: smtbmc z3
SBY  3:38:31 [watchdog_cover] base: starting process &quot;cd watchdog_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY  3:38:32 [watchdog_cover] base: finished (returncode=0)
SBY  3:38:32 [watchdog_cover] prep: starting process &quot;cd watchdog_cover/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY  3:38:32 [watchdog_cover] prep: finished (returncode=0)
SBY  3:38:32 [watchdog_cover] smt2: starting process &quot;cd watchdog_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY  3:38:33 [watchdog_cover] smt2: finished (returncode=0)
SBY  3:38:33 [watchdog_cover] engine_0: starting process &quot;cd watchdog_cover; yosys-smtbmc -s z3 --presat -c --noprogress -t 60  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY  3:38:33 [watchdog_cover] engine_0: ##   0:00:00  Solver: z3
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 4..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 5..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 7..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 8..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 9..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 10..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 11..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 12..
SBY  3:38:34 [watchdog_cover] engine_0: ##   0:00:00  Checking cover reachability in step 13..
SBY  3:38:36 [watchdog_cover] engine_0: ##   0:00:02  Checking cover reachability in step 14..
SBY  3:38:37 [watchdog_cover] engine_0: ##   0:00:03  Checking cover reachability in step 15..
SBY  3:38:37 [watchdog_cover] engine_0: ##   0:00:03  Checking cover reachability in step 16..
SBY  3:38:37 [watchdog_cover] engine_0: ##   0:00:03  Checking cover reachability in step 17..
SBY  3:38:37 [watchdog_cover] engine_0: ##   0:00:04  Checking cover reachability in step 18..
SBY  3:38:38 [watchdog_cover] engine_0: ##   0:00:04  Checking cover reachability in step 19..
SBY  3:38:38 [watchdog_cover] engine_0: ##   0:00:05  Reached cover statement in step 19 at watchdog_timer: watchdog_formal.v:178.27-178.64 (_witness_.check_cover_watchdog_formal_v_178_103)
SBY  3:38:39 [watchdog_cover] engine_0: ##   0:00:05  Writing trace to VCD file: engine_0/trace0.vcd
SBY  3:38:39 [watchdog_cover] engine_0: ##   0:00:05  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY  3:38:39 [watchdog_cover] engine_0: ##   0:00:05  Writing trace to constraints file: engine_0/trace0.smtc
SBY  3:38:39 [watchdog_cover] engine_0: ##   0:00:05  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY  3:38:39 [watchdog_cover] engine_0: ##   0:00:05  Checking cover reachability in step 19..
SBY  3:38:39 [watchdog_cover] engine_0: ##   0:00:05  Checking cover reachability in step 20..
SBY  3:38:39 [watchdog_cover] engine_0: ##   0:00:05  Checking cover reachability in step 21..
SBY  3:38:40 [watchdog_cover] engine_0: ##   0:00:06  Reached cover statement in step 21 at watchdog_timer: watchdog_formal.v:179.27-179.76 (_witness_.check_cover_watchdog_formal_v_179_108)
SBY  3:38:40 [watchdog_cover] engine_0: ##   0:00:06  Writing trace to VCD file: engine_0/trace1.vcd
SBY  3:38:40 [watchdog_cover] engine_0: ##   0:00:06  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY  3:38:40 [watchdog_cover] engine_0: ##   0:00:06  Writing trace to constraints file: engine_0/trace1.smtc
SBY  3:38:40 [watchdog_cover] engine_0: ##   0:00:06  Writing trace to Yosys witness file: engine_0/trace1.yw
SBY  3:38:40 [watchdog_cover] engine_0: ##   0:00:06  Checking cover reachability in step 21..
SBY  3:38:40 [watchdog_cover] engine_0: ##   0:00:07  Checking cover reachability in step 22..
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Checking cover reachability in step 23..
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Reached cover statement in step 23 at watchdog_timer: watchdog_formal.v:177.27-177.48 (_witness_.check_cover_watchdog_formal_v_177_100)
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Writing trace to VCD file: engine_0/trace2.vcd
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Writing trace to constraints file: engine_0/trace2.smtc
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Writing trace to Yosys witness file: engine_0/trace2.yw
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Checking cover reachability in step 23..
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Checking cover reachability in step 24..
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Reached cover statement in step 24 at watchdog_timer: watchdog_formal.v:180.27-180.80 (_witness_.check_cover_watchdog_formal_v_180_113)
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Writing trace to VCD file: engine_0/trace3.vcd
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Writing trace to constraints file: engine_0/trace3.smtc
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Writing trace to Yosys witness file: engine_0/trace3.yw
SBY  3:38:41 [watchdog_cover] engine_0: ##   0:00:07  Status: passed
SBY  3:38:41 [watchdog_cover] engine_0: finished (returncode=0)
SBY  3:38:41 [watchdog_cover] engine_0: Status returned by engine: pass
SBY  3:38:41 [watchdog_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:10 (10)
SBY  3:38:41 [watchdog_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:06 (6)
SBY  3:38:41 [watchdog_cover] summary: engine_0 (smtbmc z3) returned pass
SBY  3:38:41 [watchdog_cover] summary: cover trace: watchdog_cover/engine_0/trace0.vcd
SBY  3:38:41 [watchdog_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_watchdog_formal_v_178_103 at watchdog_formal.v:178.27-178.64 step 19
SBY  3:38:41 [watchdog_cover] summary: cover trace: watchdog_cover/engine_0/trace1.vcd
SBY  3:38:41 [watchdog_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_watchdog_formal_v_179_108 at watchdog_formal.v:179.27-179.76 step 21
SBY  3:38:41 [watchdog_cover] summary: cover trace: watchdog_cover/engine_0/trace2.vcd
SBY  3:38:41 [watchdog_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_watchdog_formal_v_177_100 at watchdog_formal.v:177.27-177.48 step 23
SBY  3:38:41 [watchdog_cover] summary: cover trace: watchdog_cover/engine_0/trace3.vcd
SBY  3:38:41 [watchdog_cover] summary:   reached cover statement watchdog_timer._witness_.check_cover_watchdog_formal_v_180_113 at watchdog_formal.v:180.27-180.80 step 24
SBY  3:38:41 [watchdog_cover] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
