<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA-FIFO | JERRY'S BLOG</title><meta name="author" content="JERRY LEE,98jerry.lee@gmail.com"><meta name="copyright" content="JERRY LEE"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="FPGA-FIFO一、什么是FIFOFIFO（First Input First Output，先进先出）是一种缓存机制。它的核心特点是：最先写入的数据最先被读出，常用于解决数据传输过程中的速率不匹配、位宽不匹配和跨时钟域问题。 在 FPGA 设计中，FIFO 通常以硬核IP（调IP核）或软逻辑（写代码的时候数据流转就按照FIFO形式）形式存在，是系统级设计中最常用的基础模块之一。 二、为什么一定">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA-FIFO">
<meta property="og:url" content="http://example.com/2025/09/02/FPGA-FIFO/index.html">
<meta property="og:site_name" content="JERRY&#39;S BLOG">
<meta property="og:description" content="FPGA-FIFO一、什么是FIFOFIFO（First Input First Output，先进先出）是一种缓存机制。它的核心特点是：最先写入的数据最先被读出，常用于解决数据传输过程中的速率不匹配、位宽不匹配和跨时钟域问题。 在 FPGA 设计中，FIFO 通常以硬核IP（调IP核）或软逻辑（写代码的时候数据流转就按照FIFO形式）形式存在，是系统级设计中最常用的基础模块之一。 二、为什么一定">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/my_logo.png">
<meta property="article:published_time" content="2025-09-02T09:48:24.063Z">
<meta property="article:modified_time" content="2025-09-26T09:54:13.427Z">
<meta property="article:author" content="JERRY LEE">
<meta property="article:tag" content="FIFO">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/my_logo.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2025/09/02/FPGA-FIFO/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.14.0-b2"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>(()=>{
      const saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
      
      window.btf = {
        saveToLocal: saveToLocal,
        getScript: (url, attr = {}) => new Promise((resolve, reject) => {
          const script = document.createElement('script')
          script.src = url
          script.async = true
          script.onerror = reject
          script.onload = script.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            script.onload = script.onreadystatechange = null
            resolve()
          }

          Object.keys(attr).forEach(key => {
            script.setAttribute(key, attr[key])
          })

          document.head.appendChild(script)
        }),

        getCSS: (url, id = false) => new Promise((resolve, reject) => {
          const link = document.createElement('link')
          link.rel = 'stylesheet'
          link.href = url
          if (id) link.id = id
          link.onerror = reject
          link.onload = link.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            link.onload = link.onreadystatechange = null
            resolve()
          }
          document.head.appendChild(link)
        }),

        addGlobalFn: (key, fn, name = false, parent = window) => {
          const pjaxEnable = false
          if (!pjaxEnable && key.startsWith('pjax')) return

          const globalFn = parent.globalFn || {}
          const keyObj = globalFn[key] || {}
    
          if (name && keyObj[name]) return
    
          name = name || Object.keys(keyObj).length
          keyObj[name] = fn
          globalFn[key] = keyObj
          parent.globalFn = globalFn
        }
      }
    
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode
      
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })()</script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA-FIFO',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-09-26 17:54:13'
}</script><base href="/" /><!-- hexo injector head_end start --><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.9/katex.min.css" integrity="sha512-fHwaWebuwA7NSF5Qg/af4UeDx9XqUpYpOGgubo3yWu+b2IQR4UeQwbb42Ti7gVAjNtVoI/I9TEoYeu9omwcC6g==" crossorigin="anonymous" referrerpolicy="no-referrer" /><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/my_logo.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">24</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><hr class="custom-hr"/></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/default_top_img.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="JERRY'S BLOG"><img class="site-icon" src="/img/my_logo.png" alt="Logo"/><span class="site-name">JERRY'S BLOG</span></a></span><div id="menus"><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">FPGA-FIFO</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-09-02T09:48:24.063Z" title="发表于 2025-09-02 17:48:24">2025-09-02</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-09-26T09:54:13.427Z" title="更新于 2025-09-26 17:54:13">2025-09-26</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA-FIFO"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="FPGA-FIFO"><a href="#FPGA-FIFO" class="headerlink" title="FPGA-FIFO"></a>FPGA-FIFO</h1><h2 id="一、什么是FIFO"><a href="#一、什么是FIFO" class="headerlink" title="一、什么是FIFO"></a>一、什么是FIFO</h2><p>FIFO（First Input First Output，先进先出）是一种缓存机制。它的核心特点是：最先写入的数据最先被读出，常用于解决数据传输过程中的<strong>速率不匹配</strong>、<strong>位宽不匹配</strong>和<strong>跨时钟域</strong>问题。<br> 在 FPGA 设计中，FIFO 通常以硬核IP（调IP核）或软逻辑（写代码的时候数据流转就按照FIFO形式）形式存在，是系统级设计中最常用的基础模块之一。</p>
<h2 id="二、为什么一定要用FIFO"><a href="#二、为什么一定要用FIFO" class="headerlink" title="二、为什么一定要用FIFO"></a>二、为什么一定要用FIFO</h2><ol>
<li><strong>提高传输效率，提升存储带宽利用率</strong><br> 在多通道采集场景下，如果直接把数据写入DDR，往往会造成带宽浪费。<br> 例如一块128路AFE（模拟前端）芯片采集回来的数据，假设每一路通道是14 位分辨率，采样速率达到几十MSPS。如果把这128路数据逐路、直接写入DDR，DDR总线一次写操作仅仅往里面写14bit，这时由于利用率会很低，很多位会被闲置。<br> 更高效的方法是，先将这128路数据通过FIFO缓存起来，待累积到足够的数据宽度（比如DDR总线宽度128bit或256bit的整数倍）后，再批量写入DDR。这样就能充分利用DDR的带宽，避免了“DDR每次写操作只装了一点点数据”的低效问题。<br> 只要FIFO的深度足够，就可以保证采集到的数据不会丢失，同时大幅提升DDR的带宽利用率。</li>
<li><strong>数据位宽转换</strong><br> 在系统中，常见到数据总线位宽不匹配的情况，例如 32bit 数据需要写入 128bit 总线。<br> 借助 FIFO，可以将多个 32bit 数据拼接缓存，再一次性以 128bit 的形式输出，实现位宽转换。</li>
<li><strong>跨时钟域传输</strong><br> 当数据源和数据接收端处于不同的时钟域时，直接传输会导致亚稳态问题。<br> FIFO 提供了安全可靠的跨时钟域机制，能够保证数据正确同步，避免丢失或出错。</li>
</ol>
<h2 id="三、-FIFO-存储资源来自哪里？"><a href="#三、-FIFO-存储资源来自哪里？" class="headerlink" title="三、 FIFO 存储资源来自哪里？"></a>三、 FIFO 存储资源来自哪里？</h2><p>在 FPGA 中，FIFO 本质就是存储器 + 控制逻辑：</p>
<ul>
<li><strong>分布式 RAM (LUTRAM 也就是 Distributed RAM)</strong>：用 LUT 做的小容量 RAM，适合做深度小、宽度小的 FIFO。</li>
<li><strong>※※※Block RAM (BRAM)</strong>：常见 <strong>36Kb</strong> 块（&#x3D; 36K bits ≈ 4.5 KB），大多数 FIFO 都基于它实现。※※※</li>
<li><strong>UltraRAM (URAM)</strong>（UltraScale+ 架构，支持 URAM）：单块 <strong>288Kb</strong>，适合超深 FIFO。</li>
</ul>
<p>FIFO能有多深，取决于芯片BRAM&#x2F;URAM的数量和FIFO的位宽。</p>
<p>最常用的是用FPGA片上的BRAM资源，那么为什么要用BRAM来实现FIFO?</p>
<table>
<thead>
<tr>
<th align="center">序号</th>
<th align="center">原因</th>
<th align="center">解释</th>
</tr>
</thead>
<tbody><tr>
<td align="center">1</td>
<td align="center"><strong>容量需求</strong></td>
<td align="center">FIFO 通常用于跨时钟域或者缓存大量数据（比如 DMA、AXI 总线传输、图像&#x2F;音频数据流），存储深度往往较大。<br />BRAM 本身就是片上专用存储器，容量大（单块 BRAM 可以是 18Kb、36Kb 甚至更高）。 <br />如果用分布式 RAM 实现深 FIFO，会消耗大量 LUT 逻辑资源，极不经济。</td>
</tr>
<tr>
<td align="center">2</td>
<td align="center"><strong>时序性能</strong></td>
<td align="center">BRAM 是专门为高速存储设计的，支持 <strong>同步读写、双口访问</strong>，性能稳定。<br/> FIFO 的关键需求就是高速数据吞吐和低延迟切换，BRAM 在这方面表现更优。<br/> 分布式 RAM 则因为依赖 LUT 实现，布局分散、时序不稳定，延迟更大。</td>
</tr>
<tr>
<td align="center">3</td>
<td align="center"><strong>资源利用效率</strong></td>
<td align="center">LUT（查找表）本身是宝贵的逻辑资源，主要应用于组合逻辑和小规模存储。<br/> FIFO 如果用分布式 RAM，大量 LUT 会被占用，导致逻辑电路资源紧张，影响整个设计的综合布线。<br/> 而 BRAM 是 FPGA 芯片专门为大容量存储准备的硬块，用它来实现 FIFO 能做到“各司其职”，效率更高。</td>
</tr>
</tbody></table>
<h2 id="四、怎么用FIFO"><a href="#四、怎么用FIFO" class="headerlink" title="四、怎么用FIFO"></a>四、怎么用FIFO</h2><h3 id="4-1-IP核法（参考mlk教程）"><a href="#4-1-IP核法（参考mlk教程）" class="headerlink" title="4.1 IP核法（参考mlk教程）"></a>4.1 IP核法（参考mlk教程）</h3><p>Xilinx 的 FIFO Generator IP 或原语，本质上是把底层的 BRAM 封装成标准的 FIFO 接口。这样用户只要调用 IP，就可以快速生成高性能 FIFO，而不用手动去管理 BRAM 读写控制。</p>
<h4 id="4-1-1-IP核"><a href="#4-1-1-IP核" class="headerlink" title="4.1.1 IP核"></a>4.1.1 IP核</h4><p>下面讲两种FIFO的使用流程方法：半空半满法与关键信号法。</p>
<h4 id="4-1-2-半空半满法"><a href="#4-1-2-半空半满法" class="headerlink" title="4.1.2 半空半满法"></a>4.1.2 半空半满法</h4><p>通过 FIFO 的空&#x2F;满信号判断读写操作，避免溢出或欠读，原理图如下：</p>
<p><img src="/../image/FPGA-FIFO/fifo_yuanlitu.jpg" alt="fifo_yuanlitu"></p>
<p>什么是半空半满？<strong>半空&#x2F;半满</strong> 并不是指 FIFO 里正好 50% 数据，而是指 <strong>设置一个阈值，当 FIFO 到达这个阈值时拉高标志位</strong>，但是也可以就写一半、读一半。比如：</p>
<ul>
<li>FIFO总大小 &#x3D; 32,768bit &#x3D; 32bit * 1024深度 &#x3D; 128bit * 256深度</li>
<li>设置 almost_full 阈值 &#x3D;127</li>
<li>当FIFO的rd_data_count（fifo generate ip核自带的接口，同wr_data_cound可以显示蓄水池的水量）里存了≥127个128bit数据时，almost_full&#x3D;1，提醒快要满了。这时需要触发读逻辑，唏哩呼噜读出来128个。</li>
<li>设置 almost_empty 阈值 &#x3D; 511</li>
<li>当 FIFO 里 &lt;&#x3D;511个32bit数据时，almost_empty&#x3D;1，提醒快要空了。这时需要触发写逻辑，写进去512个32bit数据。</li>
</ul>
<p>在vivado中使用FIFO generate IP核，如下图：</p>
<p><img src="/../image/FPGA-FIFO/fifo1.png" alt="fifo1"></p>
<p><img src="/../image/FPGA-FIFO/fifo2.png" alt="fifo2"></p>
<p><img src="/../image/FPGA-FIFO/fifo3.png" alt="fifo3"></p>
<p><img src="/../image/FPGA-FIFO/fifo4.png" alt="fifo4"></p>
<p>配置好后，例化： </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">FIFO32_2_128 u_FIFO32_2_128 (</span><br><span class="line">    <span class="variable">.rst</span>           (fifo_rst),				<span class="comment">//复位 可以0复位也可以1复位（IP核设置）</span></span><br><span class="line">    <span class="variable">.wr_clk</span>        (clk_200m),				<span class="comment">//写时钟 </span></span><br><span class="line">    <span class="variable">.rd_clk</span>        (clk_100m),				<span class="comment">//读时钟  读写时钟分离、异步 </span></span><br><span class="line">    <span class="variable">.din</span>           (&#123;<span class="number">24&#x27;d0</span>, wr_cnt[<span class="number">7</span>:<span class="number">0</span>]&#125;),   <span class="comment">// 32bit写入</span></span><br><span class="line">    <span class="variable">.wr_en</span>         (wr_en),</span><br><span class="line">    <span class="variable">.rd_en</span>         (rd_en),</span><br><span class="line">    <span class="variable">.dout</span>          (rd_data),                <span class="comment">// 128bit读出</span></span><br><span class="line">    <span class="variable">.full</span>          (full),</span><br><span class="line">    <span class="variable">.almost_full</span>   (almost_full),</span><br><span class="line">    <span class="variable">.empty</span>         (empty),</span><br><span class="line">    <span class="variable">.almost_empty</span>  (almost_empty),</span><br><span class="line">    <span class="variable">.rd_data_count</span> (rd_data_count),         <span class="comment">// 128bit为单位</span></span><br><span class="line">    <span class="variable">.wr_data_count</span> (wr_data_count)          <span class="comment">// 32bit为单位</span></span><br><span class="line">);</span><br></pre></td></tr></table></figure>

<h4 id="4-1-3-关键信号法："><a href="#4-1-3-关键信号法：" class="headerlink" title="4.1.3 关键信号法："></a>4.1.3 关键信号法：</h4><p>利用 FIFO 的 <code>wr_en</code>、<code>rd_en</code>、<code>full</code>、<code>empty</code> 等信号精确控制。</p>
<h3 id="4-2-原语法（参考zx）"><a href="#4-2-原语法（参考zx）" class="headerlink" title="4.2 原语法（参考zx）"></a>4.2 原语法（参考zx）</h3><p>原语中关于fifo的有很多，zx使用的是XPM这个，Xilinx Parameterized Macros是指的Xilinx 提供的参数化宏，例如 XPM_FIFO, XPM_MEMORY，可移植性和灵活性比直接用原语更好。推荐在新工程里使用，更抽象，跨器件可移植性好。</p>
<p><img src="/../image/FPGA-FIFO/fifo.jpg" alt="fifo"></p>
<table>
<thead>
<tr>
<th align="center">名称</th>
<th align="center">文件名</th>
<th align="center">作用</th>
<th align="center">典型应用场景</th>
<th align="center">比较</th>
</tr>
</thead>
<tbody><tr>
<td align="center"><strong>Asynchronous FIFO</strong></td>
<td align="center"><code>xpm_fifo_async</code></td>
<td align="center">【异步】跨时钟域的 FIFO，写时钟和读时钟不一样，内部自动做好同步处理。</td>
<td align="center">AFE 采集时钟 → FIFO → AXI 总线时钟</td>
<td align="center">跨时钟域，解决“两个时钟不同步”的问题</td>
</tr>
<tr>
<td align="center"><strong>AXI Memory Mapped FIFO (AXI Full)</strong></td>
<td align="center"><code>xpm_fifo_axif</code></td>
<td align="center">带 AXI4 full 接口的 FIFO，支持突发读写。</td>
<td align="center">DDR 控制器前的数据缓存、DMA 通道缓冲。</td>
<td align="center">大吞吐量，用在 DDR&#x2F;DMA 之前</td>
</tr>
<tr>
<td align="center"><strong>AXI Memory Mapped FIFO (AXI Lite)</strong></td>
<td align="center"><code>xpm_fifo_axil</code></td>
<td align="center">带 AXI4-Lite 接口的 FIFO，适合寄存器级访问，单次读写。</td>
<td align="center">CPU 控制逻辑和 FPGA 内部数据缓冲之间的通信。</td>
<td align="center">小容量、寄存器读写用</td>
</tr>
<tr>
<td align="center"><strong>AXI Stream FIFO</strong></td>
<td align="center"><code>xpm_fifo_axis</code></td>
<td align="center">带 AXI4-Stream 接口的 FIFO，适合数据流传输，支持 TREADY&#x2F;TVAILD 握手。</td>
<td align="center">视频流、采样数据流处理，或者模块间流式数据缓存。</td>
<td align="center">流式数据管道之间传数据</td>
</tr>
<tr>
<td align="center"><strong>Synchronous FIFO</strong></td>
<td align="center"><code>xpm_fifo_sync</code></td>
<td align="center">【同步】单时钟域 FIFO，写时钟和读时钟相同。</td>
<td align="center">纯缓存、对齐、延迟处理，比如 DSP 管道里的数据对齐。</td>
<td align="center">单时钟域，最简单的缓存</td>
</tr>
</tbody></table>
<h2 id="五、EXAMPLE"><a href="#五、EXAMPLE" class="headerlink" title="五、EXAMPLE"></a>五、EXAMPLE</h2><h2 id="六、一些经验"><a href="#六、一些经验" class="headerlink" title="六、一些经验"></a>六、一些经验</h2><p>DDR4 写带宽要想接近理论值，必须保证：</p>
<ol>
<li><strong>对齐突发长度</strong>（一般 64bit 或 128bit）</li>
<li><strong>持续突发写</strong>，减少命令间隙</li>
<li><strong>写入总线宽度</strong> ≥ 128bit</li>
</ol>
<p>注意：</p>
<ul>
<li><p>FIFO 深度设计为总线宽度的整数倍（比如 256bit 总线 → FIFO 先凑够 256bit 才写）</p>
</li>
<li><p>通过 AXI4 Burst 模式连续写入 DDR（<code>AWLEN</code> 设为 16 或 32，表示一次突发 16 或 32 beat）</p>
</li>
<li><p>MIG&#x2F;EMIF IP 自带仲裁、刷新管理，用户逻辑只需管好 AXI 接口即可。</p>
</li>
<li><p><strong>小 FIFO</strong>（几百到几千深）：常用 LUTRAM 或 BRAM。</p>
</li>
<li><p><strong>中 FIFO</strong>（上万深）：用 BRAM。</p>
</li>
<li><p><strong>大 FIFO</strong>（几十万深）：用 URAM。</p>
</li>
<li><p>一般不会把所有 BRAM&#x2F;URAM 全部用光，因为还要给缓存、DMA、图像&#x2F;信号处理等逻辑留空间。</p>
</li>
<li><p>对 DDR 写通路的 FIFO，常见深度是几 KB 到几十 KB，用来攒齐突发写包。</p>
</li>
</ul>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://example.com">JERRY LEE</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2025/09/02/FPGA-FIFO/">http://example.com/2025/09/02/FPGA-FIFO/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">JERRY'S BLOG</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FIFO/">FIFO</a><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"><div class="social-share" data-image="/img/my_logo.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2025/09/06/%E8%AF%BE%E8%A1%A8/%E5%8D%9A1%E4%B8%8A%E8%AF%BE%E8%A1%A8/" title="博1上课表"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">博1上课表</div></div></a></div><div class="next-post pull-right"><a href="/2025/08/07/FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8/" title="FPGA中的IP核"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">FPGA中的IP核</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2025/09/07/FPGA-BRAM/" title="FPGA-BRAM"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-07</div><div class="title">FPGA-BRAM</div></div></a></div><div><a href="/2025/08/07/FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8/" title="FPGA中的IP核"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-08-07</div><div class="title">FPGA中的IP核</div></div></a></div><div><a href="/2025/07/21/FPGA%E4%B8%AD%E7%9A%84%E5%8E%9F%E8%AF%AD/" title="FPGA中的原语"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-21</div><div class="title">FPGA中的原语</div></div></a></div><div><a href="/2025/07/20/Vivado%E6%93%8D%E4%BD%9C%E5%A4%87%E6%B3%A8/" title="Vivado操作备注"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-20</div><div class="title">Vivado操作备注</div></div></a></div><div><a href="/2025/07/10/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/" title="Verilog语法整理"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-10</div><div class="title">Verilog语法整理</div></div></a></div><div><a href="/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/" title="FPGA-功耗设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-10-15</div><div class="title">FPGA-功耗设计</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/my_logo.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">JERRY LEE</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">24</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/98Jerrylee" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="/98jerry.lee@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#FPGA-FIFO"><span class="toc-text">FPGA-FIFO</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%80%E3%80%81%E4%BB%80%E4%B9%88%E6%98%AFFIFO"><span class="toc-text">一、什么是FIFO</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%8C%E3%80%81%E4%B8%BA%E4%BB%80%E4%B9%88%E4%B8%80%E5%AE%9A%E8%A6%81%E7%94%A8FIFO"><span class="toc-text">二、为什么一定要用FIFO</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%89%E3%80%81-FIFO-%E5%AD%98%E5%82%A8%E8%B5%84%E6%BA%90%E6%9D%A5%E8%87%AA%E5%93%AA%E9%87%8C%EF%BC%9F"><span class="toc-text">三、 FIFO 存储资源来自哪里？</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9B%9B%E3%80%81%E6%80%8E%E4%B9%88%E7%94%A8FIFO"><span class="toc-text">四、怎么用FIFO</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#4-1-IP%E6%A0%B8%E6%B3%95%EF%BC%88%E5%8F%82%E8%80%83mlk%E6%95%99%E7%A8%8B%EF%BC%89"><span class="toc-text">4.1 IP核法（参考mlk教程）</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#4-1-1-IP%E6%A0%B8"><span class="toc-text">4.1.1 IP核</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#4-1-2-%E5%8D%8A%E7%A9%BA%E5%8D%8A%E6%BB%A1%E6%B3%95"><span class="toc-text">4.1.2 半空半满法</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#4-1-3-%E5%85%B3%E9%94%AE%E4%BF%A1%E5%8F%B7%E6%B3%95%EF%BC%9A"><span class="toc-text">4.1.3 关键信号法：</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#4-2-%E5%8E%9F%E8%AF%AD%E6%B3%95%EF%BC%88%E5%8F%82%E8%80%83zx%EF%BC%89"><span class="toc-text">4.2 原语法（参考zx）</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%94%E3%80%81EXAMPLE"><span class="toc-text">五、EXAMPLE</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%AD%E3%80%81%E4%B8%80%E4%BA%9B%E7%BB%8F%E9%AA%8C"><span class="toc-text">六、一些经验</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/" title="FPGA-功耗设计">FPGA-功耗设计</a><time datetime="2025-10-15T15:02:04.310Z" title="发表于 2025-10-15 23:02:04">2025-10-15</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/13/FPGA-%E8%8A%AF%E7%89%87%E5%88%86%E6%9E%90/" title="FPGA-芯片分析">FPGA-芯片分析</a><time datetime="2025-10-13T07:06:50.393Z" title="发表于 2025-10-13 15:06:50">2025-10-13</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/13/FPGA-DDR/" title="FPGA-DDR">FPGA-DDR</a><time datetime="2025-10-13T03:25:48.741Z" title="发表于 2025-10-13 11:25:48">2025-10-13</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/11/%E9%80%9A%E4%BF%A1%E5%8D%8F%E8%AE%AE&amp;%E7%94%B5%E5%B9%B3%E5%8D%8F%E8%AE%AE/" title="通信协议&amp;电平协议">通信协议&amp;电平协议</a><time datetime="2025-10-11T08:44:48.325Z" title="发表于 2025-10-11 16:44:48">2025-10-11</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/04/IP%E6%A0%B8%E6%89%8B%E5%86%8C/" title="IP核手册">IP核手册</a><time datetime="2025-10-04T03:51:10.335Z" title="发表于 2025-10-04 11:51:10">2025-10-04</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/img/default_top_img.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2025 By JERRY LEE</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.14.0-b2"></script><script src="/js/main.js?v=4.14.0-b2"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/katex.min.css"><script src="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/contrib/copy-tex.min.js"></script></div><canvas class="fireworks" mobile="false"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/dist/fireworks.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>