Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\test\test.v" into library work
Parsing module <test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <test>.
WARNING:HDLCompiler:413 - "E:\test\test.v" Line 62: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "E:\test\test.v" Line 70: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "E:\test\test.v" Line 75: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "E:\test\test.v" Line 105: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "E:\test\test.v" Line 140: Result of 27-bit expression is truncated to fit in 26-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "E:\test\test.v".
    Found 2-bit register for signal <state>.
    Found 26-bit register for signal <debounce>.
    Found 8-bit register for signal <num2>.
    Found 8-bit register for signal <temp_result>.
    Found 8-bit register for signal <result>.
    Found 8-bit register for signal <num1>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | mode_input_num1 (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <num1[7]_num2[7]_sub_10_OUT> created at line 82.
    Found 8-bit adder for signal <num1[7]_num2[7]_add_13_OUT> created at line 94.
    Found 26-bit adder for signal <debounce[25]_GND_1_o_add_24_OUT> created at line 140.
    Found 8-bit 8-to-1 multiplexer for signal <input_bus[2]_num1[7]_wide_mux_14_OUT> created at line 78.
    Found 8-bit 4-to-1 multiplexer for signal <state[1]_GND_1_o_wide_mux_19_OUT> created at line 115.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 26-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 5
 26-bit register                                       : 1
 8-bit register                                        : 4
# Multiplexers                                         : 4
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <test>.
The following registers are absorbed into counter <debounce>: 1 register on signal <debounce>.
Unit <test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 4
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 213
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 19
#      LUT3                        : 26
#      LUT4                        : 17
#      LUT5                        : 17
#      LUT6                        : 24
#      MUXCY                       : 39
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 60
#      FD                          : 3
#      FDRE                        : 57
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 13
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              60  out of  54576     0%  
 Number of Slice LUTs:                  130  out of  27288     0%  
    Number used as Logic:               130  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    130
   Number with an unused Flip Flop:      70  out of    130    53%  
   Number with an unused LUT:             0  out of    130     0%  
   Number of fully used LUT-FF pairs:    60  out of    130    46%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    218    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.340ns (Maximum Frequency: 187.250MHz)
   Minimum input arrival time before clock: 5.463ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.340ns (frequency: 187.250MHz)
  Total number of paths / destination ports: 2364 / 118
-------------------------------------------------------------------------
Delay:               5.340ns (Levels of Logic = 3)
  Source:            debounce_3 (FF)
  Destination:       debounce_1 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: debounce_3 to debounce_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  debounce_3 (debounce_3)
     LUT6:I0->O            4   0.203   0.931  debounce[25]_PWR_1_o_equal_18_o<25>1 (debounce[25]_PWR_1_o_equal_18_o<25>)
     LUT6:I2->O           10   0.203   0.857  debounce[25]_PWR_1_o_equal_18_o<25>5 (debounce[25]_PWR_1_o_equal_18_o)
     LUT5:I4->O           25   0.205   1.192  _n0163_inv1 (_n0163_inv)
     FDRE:CE                   0.322          debounce_1
    ----------------------------------------
    Total                      5.340ns (1.380ns logic, 3.960ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 549 / 141
-------------------------------------------------------------------------
Offset:              5.463ns (Levels of Logic = 3)
  Source:            mode_input_num2 (PAD)
  Destination:       debounce_1 (FF)
  Destination Clock: clock rising

  Data Path: mode_input_num2 to debounce_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.275  mode_input_num2_IBUF (mode_input_num2_IBUF)
     LUT6:I2->O            1   0.203   0.924  debounce[25]_PWR_1_o_equal_18_o<25>5_SW0 (N10)
     LUT6:I1->O           26   0.203   1.206  _n01201 (_n0120)
     FDRE:R                    0.430          debounce_1
    ----------------------------------------
    Total                      5.463ns (2.058ns logic, 3.405ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            display_num_7 (FF)
  Destination:       result<7> (PAD)
  Source Clock:      clock rising

  Data Path: display_num_7 to result<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.616  display_num_7 (display_num_7)
     OBUF:I->O                 2.571          result_7_OBUF (result<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.340|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.68 secs
 
--> 

Total memory usage is 4509056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

