INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:53:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.871ns  (required time - arrival time)
  Source:                 buffer62/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.710ns period=3.420ns})
  Destination:            buffer16/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.710ns period=3.420ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.420ns  (clk rise@3.420ns - clk rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.646ns (15.998%)  route 3.392ns (84.002%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.903 - 3.420 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=969, unset)          0.508     0.508    buffer62/control/clk
                         FDRE                                         r  buffer62/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer62/control/outputValid_reg/Q
                         net (fo=44, unplaced)        0.467     1.201    buffer62/control/outputValid_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.320 r  buffer62/control/Full_i_2/O
                         net (fo=7, unplaced)         0.740     2.060    fork10/generateBlocks[0].regblock/outputValid_i_3__3
                         LUT6 (Prop_lut6_I1_O)        0.043     2.103 r  fork10/generateBlocks[0].regblock/transmitValue_i_6__4/O
                         net (fo=4, unplaced)         0.268     2.371    buffer67/fifo/transmitValue_i_6__2_1
                         LUT6 (Prop_lut6_I4_O)        0.043     2.414 r  buffer67/fifo/transmitValue_i_11__0/O
                         net (fo=1, unplaced)         0.377     2.791    buffer67/fifo/transmitValue_i_11__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.834 r  buffer67/fifo/transmitValue_i_6__2/O
                         net (fo=2, unplaced)         0.388     3.222    init0/control/fullReg_i_6__0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.265 f  init0/control/fullReg_i_8__0/O
                         net (fo=1, unplaced)         0.377     3.642    buffer33/control/fullReg_i_3
                         LUT6 (Prop_lut6_I1_O)        0.043     3.685 r  buffer33/control/fullReg_i_6__0/O
                         net (fo=1, unplaced)         0.244     3.929    fork9/control/generateBlocks[2].regblock/outs_reg[0]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.972 r  fork9/control/generateBlocks[2].regblock/fullReg_i_3/O
                         net (fo=5, unplaced)         0.250     4.222    buffer33/control/fullReg_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.265 r  buffer33/control/dataReg[6]_i_1__0/O
                         net (fo=7, unplaced)         0.281     4.546    buffer16/E[0]
                         FDRE                                         r  buffer16/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.420     3.420 r  
                                                      0.000     3.420 r  clk (IN)
                         net (fo=969, unset)          0.483     3.903    buffer16/clk
                         FDRE                                         r  buffer16/dataReg_reg[0]/C
                         clock pessimism              0.000     3.903    
                         clock uncertainty           -0.035     3.867    
                         FDRE (Setup_fdre_C_CE)      -0.192     3.675    buffer16/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.675    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 -0.871    




