<!-- Lime DAC worker -->
<HdlDevice language="vhdl" spec='qdac-spec'>
  <!-- Other included XML -->
  <xi:include href='lime-iq-properties.xml'/>

  <!-- Ports -->
  <StreamInterface Name="IN" DataWidth="32" optional='1' zerolengthmessages='1'/>

  <!-- Clocks -->
  <Clock name='sample_clk'/>

  <!-- Timeout -->
  <ControlInterface Timeout="16"/> <!-- Set to default. No raw properties -->

  <!-- Signals -->
  <!-- Signal names from the data sheet -->
  <Signal Output="TX_CLK"/>           <!-- not connected to the lime on some boards!! -->
  <Signal  Input="TX_CLK_IN"/>        <!-- A copy of a tx_clk sent directly to line rx_clk -->
  <Signal Output="TX_IQ_SEL"/>        <!-- High means I, Low means Q -->
  <Signal Output="TXD" width="12"/>
</HdlDevice>
