Assembler report for de10_lite
Sat Feb 27 09:10:32 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/project/de10_lite.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Sat Feb 27 09:10:32 2021 ;
; Revision Name         ; de10_lite                             ;
; Top-level Entity Name ; de10_lite                             ;
; Family                ; MAX 10                                ;
; Device                ; 10M50DAF484C7G                        ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+
; D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/project/de10_lite.sof ;
+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/project/de10_lite.sof ;
+----------------+--------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                  ;
+----------------+--------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x00270DDA                                                                                                               ;
; Checksum       ; 0x00270DDA                                                                                                               ;
+----------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat Feb 27 09:10:29 2021
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off de10_lite -c de10_lite
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4678 megabytes
    Info: Processing ended: Sat Feb 27 09:10:32 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


