.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set LED__0__MASK, 0x10
.set LED__0__PC, CYREG_PRT5_PC4
.set LED__0__PORT, 5
.set LED__0__SHIFT, 4
.set LED__AG, CYREG_PRT5_AG
.set LED__AMUX, CYREG_PRT5_AMUX
.set LED__BIE, CYREG_PRT5_BIE
.set LED__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED__BYP, CYREG_PRT5_BYP
.set LED__CTL, CYREG_PRT5_CTL
.set LED__DM0, CYREG_PRT5_DM0
.set LED__DM1, CYREG_PRT5_DM1
.set LED__DM2, CYREG_PRT5_DM2
.set LED__DR, CYREG_PRT5_DR
.set LED__INP_DIS, CYREG_PRT5_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT5_LCD_EN
.set LED__MASK, 0x10
.set LED__PORT, 5
.set LED__PRT, CYREG_PRT5_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED__PS, CYREG_PRT5_PS
.set LED__SHIFT, 4
.set LED__SLW, CYREG_PRT5_SLW

/* P1_05 */
.set P1_05__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set P1_05__0__MASK, 0x80
.set P1_05__0__PC, CYREG_PRT4_PC7
.set P1_05__0__PORT, 4
.set P1_05__0__SHIFT, 7
.set P1_05__AG, CYREG_PRT4_AG
.set P1_05__AMUX, CYREG_PRT4_AMUX
.set P1_05__BIE, CYREG_PRT4_BIE
.set P1_05__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P1_05__BYP, CYREG_PRT4_BYP
.set P1_05__CTL, CYREG_PRT4_CTL
.set P1_05__DM0, CYREG_PRT4_DM0
.set P1_05__DM1, CYREG_PRT4_DM1
.set P1_05__DM2, CYREG_PRT4_DM2
.set P1_05__DR, CYREG_PRT4_DR
.set P1_05__INP_DIS, CYREG_PRT4_INP_DIS
.set P1_05__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P1_05__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P1_05__LCD_EN, CYREG_PRT4_LCD_EN
.set P1_05__MASK, 0x80
.set P1_05__PORT, 4
.set P1_05__PRT, CYREG_PRT4_PRT
.set P1_05__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P1_05__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P1_05__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P1_05__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P1_05__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P1_05__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P1_05__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P1_05__PS, CYREG_PRT4_PS
.set P1_05__SHIFT, 7
.set P1_05__SLW, CYREG_PRT4_SLW

/* P1_06 */
.set P1_06__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set P1_06__0__MASK, 0x40
.set P1_06__0__PC, CYREG_PRT4_PC6
.set P1_06__0__PORT, 4
.set P1_06__0__SHIFT, 6
.set P1_06__AG, CYREG_PRT4_AG
.set P1_06__AMUX, CYREG_PRT4_AMUX
.set P1_06__BIE, CYREG_PRT4_BIE
.set P1_06__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P1_06__BYP, CYREG_PRT4_BYP
.set P1_06__CTL, CYREG_PRT4_CTL
.set P1_06__DM0, CYREG_PRT4_DM0
.set P1_06__DM1, CYREG_PRT4_DM1
.set P1_06__DM2, CYREG_PRT4_DM2
.set P1_06__DR, CYREG_PRT4_DR
.set P1_06__INP_DIS, CYREG_PRT4_INP_DIS
.set P1_06__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P1_06__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P1_06__LCD_EN, CYREG_PRT4_LCD_EN
.set P1_06__MASK, 0x40
.set P1_06__PORT, 4
.set P1_06__PRT, CYREG_PRT4_PRT
.set P1_06__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P1_06__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P1_06__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P1_06__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P1_06__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P1_06__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P1_06__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P1_06__PS, CYREG_PRT4_PS
.set P1_06__SHIFT, 6
.set P1_06__SLW, CYREG_PRT4_SLW

/* P1_07 */
.set P1_07__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set P1_07__0__MASK, 0x20
.set P1_07__0__PC, CYREG_PRT4_PC5
.set P1_07__0__PORT, 4
.set P1_07__0__SHIFT, 5
.set P1_07__AG, CYREG_PRT4_AG
.set P1_07__AMUX, CYREG_PRT4_AMUX
.set P1_07__BIE, CYREG_PRT4_BIE
.set P1_07__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P1_07__BYP, CYREG_PRT4_BYP
.set P1_07__CTL, CYREG_PRT4_CTL
.set P1_07__DM0, CYREG_PRT4_DM0
.set P1_07__DM1, CYREG_PRT4_DM1
.set P1_07__DM2, CYREG_PRT4_DM2
.set P1_07__DR, CYREG_PRT4_DR
.set P1_07__INP_DIS, CYREG_PRT4_INP_DIS
.set P1_07__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P1_07__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P1_07__LCD_EN, CYREG_PRT4_LCD_EN
.set P1_07__MASK, 0x20
.set P1_07__PORT, 4
.set P1_07__PRT, CYREG_PRT4_PRT
.set P1_07__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P1_07__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P1_07__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P1_07__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P1_07__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P1_07__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P1_07__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P1_07__PS, CYREG_PRT4_PS
.set P1_07__SHIFT, 5
.set P1_07__SLW, CYREG_PRT4_SLW

/* P1_08 */
.set P1_08__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set P1_08__0__MASK, 0x10
.set P1_08__0__PC, CYREG_PRT4_PC4
.set P1_08__0__PORT, 4
.set P1_08__0__SHIFT, 4
.set P1_08__AG, CYREG_PRT4_AG
.set P1_08__AMUX, CYREG_PRT4_AMUX
.set P1_08__BIE, CYREG_PRT4_BIE
.set P1_08__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P1_08__BYP, CYREG_PRT4_BYP
.set P1_08__CTL, CYREG_PRT4_CTL
.set P1_08__DM0, CYREG_PRT4_DM0
.set P1_08__DM1, CYREG_PRT4_DM1
.set P1_08__DM2, CYREG_PRT4_DM2
.set P1_08__DR, CYREG_PRT4_DR
.set P1_08__INP_DIS, CYREG_PRT4_INP_DIS
.set P1_08__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P1_08__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P1_08__LCD_EN, CYREG_PRT4_LCD_EN
.set P1_08__MASK, 0x10
.set P1_08__PORT, 4
.set P1_08__PRT, CYREG_PRT4_PRT
.set P1_08__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P1_08__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P1_08__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P1_08__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P1_08__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P1_08__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P1_08__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P1_08__PS, CYREG_PRT4_PS
.set P1_08__SHIFT, 4
.set P1_08__SLW, CYREG_PRT4_SLW

/* P1_09 */
.set P1_09__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set P1_09__0__MASK, 0x08
.set P1_09__0__PC, CYREG_PRT4_PC3
.set P1_09__0__PORT, 4
.set P1_09__0__SHIFT, 3
.set P1_09__AG, CYREG_PRT4_AG
.set P1_09__AMUX, CYREG_PRT4_AMUX
.set P1_09__BIE, CYREG_PRT4_BIE
.set P1_09__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P1_09__BYP, CYREG_PRT4_BYP
.set P1_09__CTL, CYREG_PRT4_CTL
.set P1_09__DM0, CYREG_PRT4_DM0
.set P1_09__DM1, CYREG_PRT4_DM1
.set P1_09__DM2, CYREG_PRT4_DM2
.set P1_09__DR, CYREG_PRT4_DR
.set P1_09__INP_DIS, CYREG_PRT4_INP_DIS
.set P1_09__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P1_09__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P1_09__LCD_EN, CYREG_PRT4_LCD_EN
.set P1_09__MASK, 0x08
.set P1_09__PORT, 4
.set P1_09__PRT, CYREG_PRT4_PRT
.set P1_09__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P1_09__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P1_09__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P1_09__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P1_09__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P1_09__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P1_09__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P1_09__PS, CYREG_PRT4_PS
.set P1_09__SHIFT, 3
.set P1_09__SLW, CYREG_PRT4_SLW

/* P1_10 */
.set P1_10__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set P1_10__0__MASK, 0x04
.set P1_10__0__PC, CYREG_PRT4_PC2
.set P1_10__0__PORT, 4
.set P1_10__0__SHIFT, 2
.set P1_10__AG, CYREG_PRT4_AG
.set P1_10__AMUX, CYREG_PRT4_AMUX
.set P1_10__BIE, CYREG_PRT4_BIE
.set P1_10__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P1_10__BYP, CYREG_PRT4_BYP
.set P1_10__CTL, CYREG_PRT4_CTL
.set P1_10__DM0, CYREG_PRT4_DM0
.set P1_10__DM1, CYREG_PRT4_DM1
.set P1_10__DM2, CYREG_PRT4_DM2
.set P1_10__DR, CYREG_PRT4_DR
.set P1_10__INP_DIS, CYREG_PRT4_INP_DIS
.set P1_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P1_10__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P1_10__LCD_EN, CYREG_PRT4_LCD_EN
.set P1_10__MASK, 0x04
.set P1_10__PORT, 4
.set P1_10__PRT, CYREG_PRT4_PRT
.set P1_10__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P1_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P1_10__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P1_10__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P1_10__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P1_10__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P1_10__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P1_10__PS, CYREG_PRT4_PS
.set P1_10__SHIFT, 2
.set P1_10__SLW, CYREG_PRT4_SLW

/* P1_11 */
.set P1_11__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set P1_11__0__MASK, 0x80
.set P1_11__0__PC, CYREG_PRT0_PC7
.set P1_11__0__PORT, 0
.set P1_11__0__SHIFT, 7
.set P1_11__AG, CYREG_PRT0_AG
.set P1_11__AMUX, CYREG_PRT0_AMUX
.set P1_11__BIE, CYREG_PRT0_BIE
.set P1_11__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P1_11__BYP, CYREG_PRT0_BYP
.set P1_11__CTL, CYREG_PRT0_CTL
.set P1_11__DM0, CYREG_PRT0_DM0
.set P1_11__DM1, CYREG_PRT0_DM1
.set P1_11__DM2, CYREG_PRT0_DM2
.set P1_11__DR, CYREG_PRT0_DR
.set P1_11__INP_DIS, CYREG_PRT0_INP_DIS
.set P1_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P1_11__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P1_11__LCD_EN, CYREG_PRT0_LCD_EN
.set P1_11__MASK, 0x80
.set P1_11__PORT, 0
.set P1_11__PRT, CYREG_PRT0_PRT
.set P1_11__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P1_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P1_11__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P1_11__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P1_11__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P1_11__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P1_11__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P1_11__PS, CYREG_PRT0_PS
.set P1_11__SHIFT, 7
.set P1_11__SLW, CYREG_PRT0_SLW

/* P1_12 */
.set P1_12__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set P1_12__0__MASK, 0x40
.set P1_12__0__PC, CYREG_PRT0_PC6
.set P1_12__0__PORT, 0
.set P1_12__0__SHIFT, 6
.set P1_12__AG, CYREG_PRT0_AG
.set P1_12__AMUX, CYREG_PRT0_AMUX
.set P1_12__BIE, CYREG_PRT0_BIE
.set P1_12__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P1_12__BYP, CYREG_PRT0_BYP
.set P1_12__CTL, CYREG_PRT0_CTL
.set P1_12__DM0, CYREG_PRT0_DM0
.set P1_12__DM1, CYREG_PRT0_DM1
.set P1_12__DM2, CYREG_PRT0_DM2
.set P1_12__DR, CYREG_PRT0_DR
.set P1_12__INP_DIS, CYREG_PRT0_INP_DIS
.set P1_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P1_12__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P1_12__LCD_EN, CYREG_PRT0_LCD_EN
.set P1_12__MASK, 0x40
.set P1_12__PORT, 0
.set P1_12__PRT, CYREG_PRT0_PRT
.set P1_12__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P1_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P1_12__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P1_12__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P1_12__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P1_12__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P1_12__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P1_12__PS, CYREG_PRT0_PS
.set P1_12__SHIFT, 6
.set P1_12__SLW, CYREG_PRT0_SLW

/* P1_13 */
.set P1_13__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set P1_13__0__MASK, 0x20
.set P1_13__0__PC, CYREG_PRT0_PC5
.set P1_13__0__PORT, 0
.set P1_13__0__SHIFT, 5
.set P1_13__AG, CYREG_PRT0_AG
.set P1_13__AMUX, CYREG_PRT0_AMUX
.set P1_13__BIE, CYREG_PRT0_BIE
.set P1_13__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P1_13__BYP, CYREG_PRT0_BYP
.set P1_13__CTL, CYREG_PRT0_CTL
.set P1_13__DM0, CYREG_PRT0_DM0
.set P1_13__DM1, CYREG_PRT0_DM1
.set P1_13__DM2, CYREG_PRT0_DM2
.set P1_13__DR, CYREG_PRT0_DR
.set P1_13__INP_DIS, CYREG_PRT0_INP_DIS
.set P1_13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P1_13__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P1_13__LCD_EN, CYREG_PRT0_LCD_EN
.set P1_13__MASK, 0x20
.set P1_13__PORT, 0
.set P1_13__PRT, CYREG_PRT0_PRT
.set P1_13__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P1_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P1_13__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P1_13__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P1_13__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P1_13__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P1_13__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P1_13__PS, CYREG_PRT0_PS
.set P1_13__SHIFT, 5
.set P1_13__SLW, CYREG_PRT0_SLW

/* P1_14 */
.set P1_14__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set P1_14__0__MASK, 0x10
.set P1_14__0__PC, CYREG_PRT0_PC4
.set P1_14__0__PORT, 0
.set P1_14__0__SHIFT, 4
.set P1_14__AG, CYREG_PRT0_AG
.set P1_14__AMUX, CYREG_PRT0_AMUX
.set P1_14__BIE, CYREG_PRT0_BIE
.set P1_14__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P1_14__BYP, CYREG_PRT0_BYP
.set P1_14__CTL, CYREG_PRT0_CTL
.set P1_14__DM0, CYREG_PRT0_DM0
.set P1_14__DM1, CYREG_PRT0_DM1
.set P1_14__DM2, CYREG_PRT0_DM2
.set P1_14__DR, CYREG_PRT0_DR
.set P1_14__INP_DIS, CYREG_PRT0_INP_DIS
.set P1_14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P1_14__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P1_14__LCD_EN, CYREG_PRT0_LCD_EN
.set P1_14__MASK, 0x10
.set P1_14__PORT, 0
.set P1_14__PRT, CYREG_PRT0_PRT
.set P1_14__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P1_14__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P1_14__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P1_14__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P1_14__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P1_14__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P1_14__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P1_14__PS, CYREG_PRT0_PS
.set P1_14__SHIFT, 4
.set P1_14__SLW, CYREG_PRT0_SLW

/* P1_15 */
.set P1_15__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set P1_15__0__MASK, 0x08
.set P1_15__0__PC, CYREG_PRT0_PC3
.set P1_15__0__PORT, 0
.set P1_15__0__SHIFT, 3
.set P1_15__AG, CYREG_PRT0_AG
.set P1_15__AMUX, CYREG_PRT0_AMUX
.set P1_15__BIE, CYREG_PRT0_BIE
.set P1_15__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P1_15__BYP, CYREG_PRT0_BYP
.set P1_15__CTL, CYREG_PRT0_CTL
.set P1_15__DM0, CYREG_PRT0_DM0
.set P1_15__DM1, CYREG_PRT0_DM1
.set P1_15__DM2, CYREG_PRT0_DM2
.set P1_15__DR, CYREG_PRT0_DR
.set P1_15__INP_DIS, CYREG_PRT0_INP_DIS
.set P1_15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P1_15__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P1_15__LCD_EN, CYREG_PRT0_LCD_EN
.set P1_15__MASK, 0x08
.set P1_15__PORT, 0
.set P1_15__PRT, CYREG_PRT0_PRT
.set P1_15__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P1_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P1_15__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P1_15__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P1_15__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P1_15__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P1_15__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P1_15__PS, CYREG_PRT0_PS
.set P1_15__SHIFT, 3
.set P1_15__SLW, CYREG_PRT0_SLW

/* P1_16 */
.set P1_16__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set P1_16__0__MASK, 0x04
.set P1_16__0__PC, CYREG_PRT0_PC2
.set P1_16__0__PORT, 0
.set P1_16__0__SHIFT, 2
.set P1_16__AG, CYREG_PRT0_AG
.set P1_16__AMUX, CYREG_PRT0_AMUX
.set P1_16__BIE, CYREG_PRT0_BIE
.set P1_16__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P1_16__BYP, CYREG_PRT0_BYP
.set P1_16__CTL, CYREG_PRT0_CTL
.set P1_16__DM0, CYREG_PRT0_DM0
.set P1_16__DM1, CYREG_PRT0_DM1
.set P1_16__DM2, CYREG_PRT0_DM2
.set P1_16__DR, CYREG_PRT0_DR
.set P1_16__INP_DIS, CYREG_PRT0_INP_DIS
.set P1_16__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P1_16__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P1_16__LCD_EN, CYREG_PRT0_LCD_EN
.set P1_16__MASK, 0x04
.set P1_16__PORT, 0
.set P1_16__PRT, CYREG_PRT0_PRT
.set P1_16__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P1_16__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P1_16__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P1_16__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P1_16__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P1_16__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P1_16__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P1_16__PS, CYREG_PRT0_PS
.set P1_16__SHIFT, 2
.set P1_16__SLW, CYREG_PRT0_SLW

/* P1_17 */
.set P1_17__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set P1_17__0__MASK, 0x02
.set P1_17__0__PC, CYREG_PRT0_PC1
.set P1_17__0__PORT, 0
.set P1_17__0__SHIFT, 1
.set P1_17__AG, CYREG_PRT0_AG
.set P1_17__AMUX, CYREG_PRT0_AMUX
.set P1_17__BIE, CYREG_PRT0_BIE
.set P1_17__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P1_17__BYP, CYREG_PRT0_BYP
.set P1_17__CTL, CYREG_PRT0_CTL
.set P1_17__DM0, CYREG_PRT0_DM0
.set P1_17__DM1, CYREG_PRT0_DM1
.set P1_17__DM2, CYREG_PRT0_DM2
.set P1_17__DR, CYREG_PRT0_DR
.set P1_17__INP_DIS, CYREG_PRT0_INP_DIS
.set P1_17__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P1_17__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P1_17__LCD_EN, CYREG_PRT0_LCD_EN
.set P1_17__MASK, 0x02
.set P1_17__PORT, 0
.set P1_17__PRT, CYREG_PRT0_PRT
.set P1_17__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P1_17__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P1_17__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P1_17__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P1_17__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P1_17__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P1_17__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P1_17__PS, CYREG_PRT0_PS
.set P1_17__SHIFT, 1
.set P1_17__SLW, CYREG_PRT0_SLW

/* P1_18 */
.set P1_18__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set P1_18__0__MASK, 0x01
.set P1_18__0__PC, CYREG_PRT0_PC0
.set P1_18__0__PORT, 0
.set P1_18__0__SHIFT, 0
.set P1_18__AG, CYREG_PRT0_AG
.set P1_18__AMUX, CYREG_PRT0_AMUX
.set P1_18__BIE, CYREG_PRT0_BIE
.set P1_18__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P1_18__BYP, CYREG_PRT0_BYP
.set P1_18__CTL, CYREG_PRT0_CTL
.set P1_18__DM0, CYREG_PRT0_DM0
.set P1_18__DM1, CYREG_PRT0_DM1
.set P1_18__DM2, CYREG_PRT0_DM2
.set P1_18__DR, CYREG_PRT0_DR
.set P1_18__INP_DIS, CYREG_PRT0_INP_DIS
.set P1_18__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P1_18__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P1_18__LCD_EN, CYREG_PRT0_LCD_EN
.set P1_18__MASK, 0x01
.set P1_18__PORT, 0
.set P1_18__PRT, CYREG_PRT0_PRT
.set P1_18__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P1_18__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P1_18__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P1_18__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P1_18__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P1_18__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P1_18__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P1_18__PS, CYREG_PRT0_PS
.set P1_18__SHIFT, 0
.set P1_18__SLW, CYREG_PRT0_SLW

/* P1_19 */
.set P1_19__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set P1_19__0__MASK, 0x02
.set P1_19__0__PC, CYREG_PRT4_PC1
.set P1_19__0__PORT, 4
.set P1_19__0__SHIFT, 1
.set P1_19__AG, CYREG_PRT4_AG
.set P1_19__AMUX, CYREG_PRT4_AMUX
.set P1_19__BIE, CYREG_PRT4_BIE
.set P1_19__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P1_19__BYP, CYREG_PRT4_BYP
.set P1_19__CTL, CYREG_PRT4_CTL
.set P1_19__DM0, CYREG_PRT4_DM0
.set P1_19__DM1, CYREG_PRT4_DM1
.set P1_19__DM2, CYREG_PRT4_DM2
.set P1_19__DR, CYREG_PRT4_DR
.set P1_19__INP_DIS, CYREG_PRT4_INP_DIS
.set P1_19__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P1_19__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P1_19__LCD_EN, CYREG_PRT4_LCD_EN
.set P1_19__MASK, 0x02
.set P1_19__PORT, 4
.set P1_19__PRT, CYREG_PRT4_PRT
.set P1_19__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P1_19__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P1_19__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P1_19__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P1_19__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P1_19__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P1_19__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P1_19__PS, CYREG_PRT4_PS
.set P1_19__SHIFT, 1
.set P1_19__SLW, CYREG_PRT4_SLW

/* P1_20 */
.set P1_20__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set P1_20__0__MASK, 0x01
.set P1_20__0__PC, CYREG_PRT4_PC0
.set P1_20__0__PORT, 4
.set P1_20__0__SHIFT, 0
.set P1_20__AG, CYREG_PRT4_AG
.set P1_20__AMUX, CYREG_PRT4_AMUX
.set P1_20__BIE, CYREG_PRT4_BIE
.set P1_20__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P1_20__BYP, CYREG_PRT4_BYP
.set P1_20__CTL, CYREG_PRT4_CTL
.set P1_20__DM0, CYREG_PRT4_DM0
.set P1_20__DM1, CYREG_PRT4_DM1
.set P1_20__DM2, CYREG_PRT4_DM2
.set P1_20__DR, CYREG_PRT4_DR
.set P1_20__INP_DIS, CYREG_PRT4_INP_DIS
.set P1_20__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P1_20__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P1_20__LCD_EN, CYREG_PRT4_LCD_EN
.set P1_20__MASK, 0x01
.set P1_20__PORT, 4
.set P1_20__PRT, CYREG_PRT4_PRT
.set P1_20__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P1_20__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P1_20__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P1_20__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P1_20__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P1_20__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P1_20__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P1_20__PS, CYREG_PRT4_PS
.set P1_20__SHIFT, 0
.set P1_20__SLW, CYREG_PRT4_SLW

/* P1_21 */
.set P1_21__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set P1_21__0__MASK, 0x08
.set P1_21__0__PC, CYREG_PRT12_PC3
.set P1_21__0__PORT, 12
.set P1_21__0__SHIFT, 3
.set P1_21__AG, CYREG_PRT12_AG
.set P1_21__BIE, CYREG_PRT12_BIE
.set P1_21__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P1_21__BYP, CYREG_PRT12_BYP
.set P1_21__DM0, CYREG_PRT12_DM0
.set P1_21__DM1, CYREG_PRT12_DM1
.set P1_21__DM2, CYREG_PRT12_DM2
.set P1_21__DR, CYREG_PRT12_DR
.set P1_21__INP_DIS, CYREG_PRT12_INP_DIS
.set P1_21__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P1_21__MASK, 0x08
.set P1_21__PORT, 12
.set P1_21__PRT, CYREG_PRT12_PRT
.set P1_21__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P1_21__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P1_21__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P1_21__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P1_21__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P1_21__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P1_21__PS, CYREG_PRT12_PS
.set P1_21__SHIFT, 3
.set P1_21__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P1_21__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P1_21__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P1_21__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P1_21__SLW, CYREG_PRT12_SLW

/* P1_22 */
.set P1_22__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set P1_22__0__MASK, 0x04
.set P1_22__0__PC, CYREG_PRT12_PC2
.set P1_22__0__PORT, 12
.set P1_22__0__SHIFT, 2
.set P1_22__AG, CYREG_PRT12_AG
.set P1_22__BIE, CYREG_PRT12_BIE
.set P1_22__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P1_22__BYP, CYREG_PRT12_BYP
.set P1_22__DM0, CYREG_PRT12_DM0
.set P1_22__DM1, CYREG_PRT12_DM1
.set P1_22__DM2, CYREG_PRT12_DM2
.set P1_22__DR, CYREG_PRT12_DR
.set P1_22__INP_DIS, CYREG_PRT12_INP_DIS
.set P1_22__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P1_22__MASK, 0x04
.set P1_22__PORT, 12
.set P1_22__PRT, CYREG_PRT12_PRT
.set P1_22__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P1_22__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P1_22__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P1_22__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P1_22__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P1_22__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P1_22__PS, CYREG_PRT12_PS
.set P1_22__SHIFT, 2
.set P1_22__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P1_22__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P1_22__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P1_22__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P1_22__SLW, CYREG_PRT12_SLW

/* P1_23 */
.set P1_23__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set P1_23__0__MASK, 0x08
.set P1_23__0__PC, CYREG_IO_PC_PRT15_PC3
.set P1_23__0__PORT, 15
.set P1_23__0__SHIFT, 3
.set P1_23__AG, CYREG_PRT15_AG
.set P1_23__AMUX, CYREG_PRT15_AMUX
.set P1_23__BIE, CYREG_PRT15_BIE
.set P1_23__BIT_MASK, CYREG_PRT15_BIT_MASK
.set P1_23__BYP, CYREG_PRT15_BYP
.set P1_23__CTL, CYREG_PRT15_CTL
.set P1_23__DM0, CYREG_PRT15_DM0
.set P1_23__DM1, CYREG_PRT15_DM1
.set P1_23__DM2, CYREG_PRT15_DM2
.set P1_23__DR, CYREG_PRT15_DR
.set P1_23__INP_DIS, CYREG_PRT15_INP_DIS
.set P1_23__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set P1_23__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set P1_23__LCD_EN, CYREG_PRT15_LCD_EN
.set P1_23__MASK, 0x08
.set P1_23__PORT, 15
.set P1_23__PRT, CYREG_PRT15_PRT
.set P1_23__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set P1_23__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set P1_23__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set P1_23__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set P1_23__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set P1_23__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set P1_23__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set P1_23__PS, CYREG_PRT15_PS
.set P1_23__SHIFT, 3
.set P1_23__SLW, CYREG_PRT15_SLW

/* P1_24 */
.set P1_24__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set P1_24__0__MASK, 0x04
.set P1_24__0__PC, CYREG_IO_PC_PRT15_PC2
.set P1_24__0__PORT, 15
.set P1_24__0__SHIFT, 2
.set P1_24__AG, CYREG_PRT15_AG
.set P1_24__AMUX, CYREG_PRT15_AMUX
.set P1_24__BIE, CYREG_PRT15_BIE
.set P1_24__BIT_MASK, CYREG_PRT15_BIT_MASK
.set P1_24__BYP, CYREG_PRT15_BYP
.set P1_24__CTL, CYREG_PRT15_CTL
.set P1_24__DM0, CYREG_PRT15_DM0
.set P1_24__DM1, CYREG_PRT15_DM1
.set P1_24__DM2, CYREG_PRT15_DM2
.set P1_24__DR, CYREG_PRT15_DR
.set P1_24__INP_DIS, CYREG_PRT15_INP_DIS
.set P1_24__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set P1_24__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set P1_24__LCD_EN, CYREG_PRT15_LCD_EN
.set P1_24__MASK, 0x04
.set P1_24__PORT, 15
.set P1_24__PRT, CYREG_PRT15_PRT
.set P1_24__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set P1_24__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set P1_24__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set P1_24__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set P1_24__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set P1_24__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set P1_24__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set P1_24__PS, CYREG_PRT15_PS
.set P1_24__SHIFT, 2
.set P1_24__SLW, CYREG_PRT15_SLW

/* P1_25 */
.set P1_25__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set P1_25__0__MASK, 0x02
.set P1_25__0__PC, CYREG_PRT12_PC1
.set P1_25__0__PORT, 12
.set P1_25__0__SHIFT, 1
.set P1_25__AG, CYREG_PRT12_AG
.set P1_25__BIE, CYREG_PRT12_BIE
.set P1_25__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P1_25__BYP, CYREG_PRT12_BYP
.set P1_25__DM0, CYREG_PRT12_DM0
.set P1_25__DM1, CYREG_PRT12_DM1
.set P1_25__DM2, CYREG_PRT12_DM2
.set P1_25__DR, CYREG_PRT12_DR
.set P1_25__INP_DIS, CYREG_PRT12_INP_DIS
.set P1_25__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P1_25__MASK, 0x02
.set P1_25__PORT, 12
.set P1_25__PRT, CYREG_PRT12_PRT
.set P1_25__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P1_25__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P1_25__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P1_25__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P1_25__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P1_25__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P1_25__PS, CYREG_PRT12_PS
.set P1_25__SHIFT, 1
.set P1_25__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P1_25__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P1_25__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P1_25__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P1_25__SLW, CYREG_PRT12_SLW

/* P1_26 */
.set P1_26__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set P1_26__0__MASK, 0x01
.set P1_26__0__PC, CYREG_PRT12_PC0
.set P1_26__0__PORT, 12
.set P1_26__0__SHIFT, 0
.set P1_26__AG, CYREG_PRT12_AG
.set P1_26__BIE, CYREG_PRT12_BIE
.set P1_26__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P1_26__BYP, CYREG_PRT12_BYP
.set P1_26__DM0, CYREG_PRT12_DM0
.set P1_26__DM1, CYREG_PRT12_DM1
.set P1_26__DM2, CYREG_PRT12_DM2
.set P1_26__DR, CYREG_PRT12_DR
.set P1_26__INP_DIS, CYREG_PRT12_INP_DIS
.set P1_26__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P1_26__MASK, 0x01
.set P1_26__PORT, 12
.set P1_26__PRT, CYREG_PRT12_PRT
.set P1_26__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P1_26__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P1_26__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P1_26__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P1_26__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P1_26__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P1_26__PS, CYREG_PRT12_PS
.set P1_26__SHIFT, 0
.set P1_26__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P1_26__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P1_26__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P1_26__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P1_26__SLW, CYREG_PRT12_SLW

/* P1_27 */
.set P1_27__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set P1_27__0__MASK, 0x80
.set P1_27__0__PC, CYREG_PRT3_PC7
.set P1_27__0__PORT, 3
.set P1_27__0__SHIFT, 7
.set P1_27__AG, CYREG_PRT3_AG
.set P1_27__AMUX, CYREG_PRT3_AMUX
.set P1_27__BIE, CYREG_PRT3_BIE
.set P1_27__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P1_27__BYP, CYREG_PRT3_BYP
.set P1_27__CTL, CYREG_PRT3_CTL
.set P1_27__DM0, CYREG_PRT3_DM0
.set P1_27__DM1, CYREG_PRT3_DM1
.set P1_27__DM2, CYREG_PRT3_DM2
.set P1_27__DR, CYREG_PRT3_DR
.set P1_27__INP_DIS, CYREG_PRT3_INP_DIS
.set P1_27__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P1_27__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P1_27__LCD_EN, CYREG_PRT3_LCD_EN
.set P1_27__MASK, 0x80
.set P1_27__PORT, 3
.set P1_27__PRT, CYREG_PRT3_PRT
.set P1_27__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P1_27__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P1_27__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P1_27__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P1_27__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P1_27__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P1_27__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P1_27__PS, CYREG_PRT3_PS
.set P1_27__SHIFT, 7
.set P1_27__SLW, CYREG_PRT3_SLW

/* P1_28 */
.set P1_28__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set P1_28__0__MASK, 0x40
.set P1_28__0__PC, CYREG_PRT3_PC6
.set P1_28__0__PORT, 3
.set P1_28__0__SHIFT, 6
.set P1_28__AG, CYREG_PRT3_AG
.set P1_28__AMUX, CYREG_PRT3_AMUX
.set P1_28__BIE, CYREG_PRT3_BIE
.set P1_28__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P1_28__BYP, CYREG_PRT3_BYP
.set P1_28__CTL, CYREG_PRT3_CTL
.set P1_28__DM0, CYREG_PRT3_DM0
.set P1_28__DM1, CYREG_PRT3_DM1
.set P1_28__DM2, CYREG_PRT3_DM2
.set P1_28__DR, CYREG_PRT3_DR
.set P1_28__INP_DIS, CYREG_PRT3_INP_DIS
.set P1_28__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P1_28__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P1_28__LCD_EN, CYREG_PRT3_LCD_EN
.set P1_28__MASK, 0x40
.set P1_28__PORT, 3
.set P1_28__PRT, CYREG_PRT3_PRT
.set P1_28__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P1_28__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P1_28__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P1_28__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P1_28__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P1_28__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P1_28__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P1_28__PS, CYREG_PRT3_PS
.set P1_28__SHIFT, 6
.set P1_28__SLW, CYREG_PRT3_SLW

/* P1_29 */
.set P1_29__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set P1_29__0__MASK, 0x20
.set P1_29__0__PC, CYREG_PRT3_PC5
.set P1_29__0__PORT, 3
.set P1_29__0__SHIFT, 5
.set P1_29__AG, CYREG_PRT3_AG
.set P1_29__AMUX, CYREG_PRT3_AMUX
.set P1_29__BIE, CYREG_PRT3_BIE
.set P1_29__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P1_29__BYP, CYREG_PRT3_BYP
.set P1_29__CTL, CYREG_PRT3_CTL
.set P1_29__DM0, CYREG_PRT3_DM0
.set P1_29__DM1, CYREG_PRT3_DM1
.set P1_29__DM2, CYREG_PRT3_DM2
.set P1_29__DR, CYREG_PRT3_DR
.set P1_29__INP_DIS, CYREG_PRT3_INP_DIS
.set P1_29__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P1_29__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P1_29__LCD_EN, CYREG_PRT3_LCD_EN
.set P1_29__MASK, 0x20
.set P1_29__PORT, 3
.set P1_29__PRT, CYREG_PRT3_PRT
.set P1_29__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P1_29__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P1_29__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P1_29__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P1_29__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P1_29__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P1_29__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P1_29__PS, CYREG_PRT3_PS
.set P1_29__SHIFT, 5
.set P1_29__SLW, CYREG_PRT3_SLW

/* P1_30 */
.set P1_30__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set P1_30__0__MASK, 0x10
.set P1_30__0__PC, CYREG_PRT3_PC4
.set P1_30__0__PORT, 3
.set P1_30__0__SHIFT, 4
.set P1_30__AG, CYREG_PRT3_AG
.set P1_30__AMUX, CYREG_PRT3_AMUX
.set P1_30__BIE, CYREG_PRT3_BIE
.set P1_30__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P1_30__BYP, CYREG_PRT3_BYP
.set P1_30__CTL, CYREG_PRT3_CTL
.set P1_30__DM0, CYREG_PRT3_DM0
.set P1_30__DM1, CYREG_PRT3_DM1
.set P1_30__DM2, CYREG_PRT3_DM2
.set P1_30__DR, CYREG_PRT3_DR
.set P1_30__INP_DIS, CYREG_PRT3_INP_DIS
.set P1_30__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P1_30__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P1_30__LCD_EN, CYREG_PRT3_LCD_EN
.set P1_30__MASK, 0x10
.set P1_30__PORT, 3
.set P1_30__PRT, CYREG_PRT3_PRT
.set P1_30__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P1_30__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P1_30__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P1_30__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P1_30__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P1_30__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P1_30__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P1_30__PS, CYREG_PRT3_PS
.set P1_30__SHIFT, 4
.set P1_30__SLW, CYREG_PRT3_SLW

/* P1_31 */
.set P1_31__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set P1_31__0__MASK, 0x08
.set P1_31__0__PC, CYREG_PRT3_PC3
.set P1_31__0__PORT, 3
.set P1_31__0__SHIFT, 3
.set P1_31__AG, CYREG_PRT3_AG
.set P1_31__AMUX, CYREG_PRT3_AMUX
.set P1_31__BIE, CYREG_PRT3_BIE
.set P1_31__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P1_31__BYP, CYREG_PRT3_BYP
.set P1_31__CTL, CYREG_PRT3_CTL
.set P1_31__DM0, CYREG_PRT3_DM0
.set P1_31__DM1, CYREG_PRT3_DM1
.set P1_31__DM2, CYREG_PRT3_DM2
.set P1_31__DR, CYREG_PRT3_DR
.set P1_31__INP_DIS, CYREG_PRT3_INP_DIS
.set P1_31__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P1_31__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P1_31__LCD_EN, CYREG_PRT3_LCD_EN
.set P1_31__MASK, 0x08
.set P1_31__PORT, 3
.set P1_31__PRT, CYREG_PRT3_PRT
.set P1_31__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P1_31__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P1_31__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P1_31__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P1_31__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P1_31__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P1_31__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P1_31__PS, CYREG_PRT3_PS
.set P1_31__SHIFT, 3
.set P1_31__SLW, CYREG_PRT3_SLW

/* P1_32 */
.set P1_32__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set P1_32__0__MASK, 0x04
.set P1_32__0__PC, CYREG_PRT3_PC2
.set P1_32__0__PORT, 3
.set P1_32__0__SHIFT, 2
.set P1_32__AG, CYREG_PRT3_AG
.set P1_32__AMUX, CYREG_PRT3_AMUX
.set P1_32__BIE, CYREG_PRT3_BIE
.set P1_32__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P1_32__BYP, CYREG_PRT3_BYP
.set P1_32__CTL, CYREG_PRT3_CTL
.set P1_32__DM0, CYREG_PRT3_DM0
.set P1_32__DM1, CYREG_PRT3_DM1
.set P1_32__DM2, CYREG_PRT3_DM2
.set P1_32__DR, CYREG_PRT3_DR
.set P1_32__INP_DIS, CYREG_PRT3_INP_DIS
.set P1_32__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P1_32__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P1_32__LCD_EN, CYREG_PRT3_LCD_EN
.set P1_32__MASK, 0x04
.set P1_32__PORT, 3
.set P1_32__PRT, CYREG_PRT3_PRT
.set P1_32__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P1_32__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P1_32__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P1_32__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P1_32__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P1_32__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P1_32__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P1_32__PS, CYREG_PRT3_PS
.set P1_32__SHIFT, 2
.set P1_32__SLW, CYREG_PRT3_SLW

/* P1_33 */
.set P1_33__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set P1_33__0__MASK, 0x02
.set P1_33__0__PC, CYREG_PRT3_PC1
.set P1_33__0__PORT, 3
.set P1_33__0__SHIFT, 1
.set P1_33__AG, CYREG_PRT3_AG
.set P1_33__AMUX, CYREG_PRT3_AMUX
.set P1_33__BIE, CYREG_PRT3_BIE
.set P1_33__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P1_33__BYP, CYREG_PRT3_BYP
.set P1_33__CTL, CYREG_PRT3_CTL
.set P1_33__DM0, CYREG_PRT3_DM0
.set P1_33__DM1, CYREG_PRT3_DM1
.set P1_33__DM2, CYREG_PRT3_DM2
.set P1_33__DR, CYREG_PRT3_DR
.set P1_33__INP_DIS, CYREG_PRT3_INP_DIS
.set P1_33__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P1_33__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P1_33__LCD_EN, CYREG_PRT3_LCD_EN
.set P1_33__MASK, 0x02
.set P1_33__PORT, 3
.set P1_33__PRT, CYREG_PRT3_PRT
.set P1_33__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P1_33__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P1_33__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P1_33__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P1_33__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P1_33__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P1_33__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P1_33__PS, CYREG_PRT3_PS
.set P1_33__SHIFT, 1
.set P1_33__SLW, CYREG_PRT3_SLW

/* P1_34 */
.set P1_34__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set P1_34__0__MASK, 0x01
.set P1_34__0__PC, CYREG_PRT3_PC0
.set P1_34__0__PORT, 3
.set P1_34__0__SHIFT, 0
.set P1_34__AG, CYREG_PRT3_AG
.set P1_34__AMUX, CYREG_PRT3_AMUX
.set P1_34__BIE, CYREG_PRT3_BIE
.set P1_34__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P1_34__BYP, CYREG_PRT3_BYP
.set P1_34__CTL, CYREG_PRT3_CTL
.set P1_34__DM0, CYREG_PRT3_DM0
.set P1_34__DM1, CYREG_PRT3_DM1
.set P1_34__DM2, CYREG_PRT3_DM2
.set P1_34__DR, CYREG_PRT3_DR
.set P1_34__INP_DIS, CYREG_PRT3_INP_DIS
.set P1_34__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P1_34__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P1_34__LCD_EN, CYREG_PRT3_LCD_EN
.set P1_34__MASK, 0x01
.set P1_34__PORT, 3
.set P1_34__PRT, CYREG_PRT3_PRT
.set P1_34__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P1_34__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P1_34__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P1_34__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P1_34__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P1_34__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P1_34__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P1_34__PS, CYREG_PRT3_PS
.set P1_34__SHIFT, 0
.set P1_34__SLW, CYREG_PRT3_SLW

/* UART_1_BUART */
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__2__MASK, 0x04
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__2__POS, 2
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__3__MASK, 0x08
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__3__POS, 3
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__4__MASK, 0x10
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__4__POS, 4
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB07_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK, 0x1C
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_1_BUART_sRX_RxSts__2__MASK, 0x04
.set UART_1_BUART_sRX_RxSts__2__POS, 2
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x3C
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x00
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x01
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x01

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_1_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_1_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_1_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_1_Sync_ctrl_reg__4__MASK, 0x10
.set Control_Reg_1_Sync_ctrl_reg__4__POS, 4
.set Control_Reg_1_Sync_ctrl_reg__5__MASK, 0x20
.set Control_Reg_1_Sync_ctrl_reg__5__POS, 5
.set Control_Reg_1_Sync_ctrl_reg__6__MASK, 0x40
.set Control_Reg_1_Sync_ctrl_reg__6__POS, 6
.set Control_Reg_1_Sync_ctrl_reg__7__MASK, 0x80
.set Control_Reg_1_Sync_ctrl_reg__7__POS, 7
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0xFF
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 32000000
.set BCLK__BUS_CLK__KHZ, 32000
.set BCLK__BUS_CLK__MHZ, 32
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
