# Compile of alu.v was successful.
vsim -gui work.tb_ALU
# vsim -gui work.tb_ALU 
# Start time: 20:41:01 on Sep 14,2024
# Loading work.tb_ALU
# Loading work.ALU
run -all
#                    0 opcode =  x, a =   x, b =   x, y =   x, carry_out=x, borrow=x, zero=x, parity=x, invalid_op=x
#                    1 opcode =  0, a =   x, b =   x, y =   0, carry_out=0, borrow=0, zero=1, parity=0, invalid_op=1
#                    2 opcode =  1, a =   9, b =  33, y =  42, carry_out=0, borrow=0, zero=0, parity=1, invalid_op=0
#                    3 opcode =  2, a =   9, b =  33, y =  43, carry_out=0, borrow=0, zero=0, parity=0, invalid_op=0
#                    4 opcode =  3, a =  65, b =  64, y =   1, carry_out=0, borrow=0, zero=0, parity=1, invalid_op=0
#                    5 opcode =  3, a =  65, b =  66, y = 255, carry_out=0, borrow=1, zero=0, parity=0, invalid_op=0
#                    6 opcode =  4, a = 233, b =  69, y = 234, carry_out=0, borrow=0, zero=0, parity=1, invalid_op=0
#                    7 opcode =  5, a =   0, b =   3, y = 255, carry_out=0, borrow=1, zero=0, parity=0, invalid_op=0
#                    8 opcode =  6, a =   2, b =   3, y =   2, carry_out=0, borrow=0, zero=0, parity=1, invalid_op=0
#                    9 opcode =  7, a = 255, b =   3, y =   0, carry_out=0, borrow=0, zero=1, parity=0, invalid_op=0
#                   10 opcode =  8, a =   1, b =   3, y =   2, carry_out=0, borrow=0, zero=0, parity=1, invalid_op=0
#                   11 opcode =  9, a = 128, b =   3, y =  64, carry_out=0, borrow=0, zero=0, parity=1, invalid_op=0
quit -sim
# End time: 20:43:32 on Sep 14,2024, Elapsed time: 0:02:31
# Errors: 0, Warnings: 7
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of clkgen.v was successful.
vsim -gui work.clkgen
# vsim -gui work.clkgen 
# Start time: 21:12:35 on Sep 14,2024
# Loading work.clkgen
add wave -position end  sim:/clkgen/clock1
add wave -position end  sim:/clkgen/clock2
add wave -position end  sim:/clkgen/clock3
run -all
# ** Note: $stop    : D:/FPGA/Verilog-Labs/051.clkgen/sim/clkgen.v(34)
#    Time: 40 us  Iteration: 0  Instance: /clkgen
# Break in Module clkgen at D:/FPGA/Verilog-Labs/051.clkgen/sim/clkgen.v line 34
quit -sim
# End time: 21:15:12 on Sep 14,2024, Elapsed time: 0:02:37
# Errors: 0, Warnings: 5
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of d_latch.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 21:36:09 on Sep 14,2024
# Loading work.tb
# Loading work.d_latch
add wave -position end  sim:/tb/d
add wave -position end  sim:/tb/enable
add wave -position end  sim:/tb/q
add wave -position end  sim:/tb/q_not
run -all
#                    0 enable = 0, d = x, q = x, q_not = x
#                    1 enable = 0, d = 0, q = x, q_not = x
#                    2 enable = 0, d = 1, q = x, q_not = x
#                    4 enable = 1, d = 1, q = 1, q_not = 0
#                    4 enable = 1, d = 0, q = 0, q_not = 1
#                    4 enable = 1, d = 1, q = 1, q_not = 0
#                    5 enable = 0, d = 0, q = 1, q_not = 0
#                    6 enable = 1, d = 1, q = 1, q_not = 0
#                    8 enable = 1, d = 0, q = 0, q_not = 1
#                    9 enable = 0, d = 0, q = 0, q_not = 1
#                   10 enable = 0, d = 1, q = 0, q_not = 1
# ** Note: $stop    : D:/FPGA/Verilog-Labs/052.d_latch/tb.v(35)
#    Time: 20 us  Iteration: 0  Instance: /tb
# Break in Module tb at D:/FPGA/Verilog-Labs/052.d_latch/tb.v line 35
quit -sim
# End time: 21:40:21 on Sep 14,2024, Elapsed time: 0:04:12
# Errors: 0, Warnings: 5
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of d_latch_reset.v was successful.
vsim -gui work.tb_d_latch_rstn
# vsim -gui work.tb_d_latch_rstn 
# Start time: 21:51:13 on Sep 14,2024
# Loading work.tb_d_latch_rstn
# Loading work.d_latch_rstn
add wave -position end  sim:/tb_d_latch_rstn/d
add wave -position end  sim:/tb_d_latch_rstn/enable
add wave -position end  sim:/tb_d_latch_rstn/reset_n
add wave -position end  sim:/tb_d_latch_rstn/q
add wave -position end  sim:/tb_d_latch_rstn/q_not
run
#                    0 enable = 0, d = x, q = 0, q_not = 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
#                    0 enable = 0, d = x, q = 0, q_not = 1
#                    2 enable = 0, d = 0, q = 0, q_not = 1
#                    3 enable = 0, d = 1, q = 0, q_not = 1
#                    4 enable = 0, d = 0, q = 0, q_not = 1
#                    5 enable = 0, d = 1, q = 0, q_not = 1
#                    6 enable = 1, d = 1, q = 0, q_not = 1
#                    6 enable = 1, d = 0, q = 0, q_not = 1
#                    7 enable = 1, d = 1, q = 1, q_not = 0
#                    8 enable = 0, d = 0, q = 1, q_not = 0
#                    9 enable = 0, d = 1, q = 0, q_not = 1
#                   11 enable = 0, d = 0, q = 0, q_not = 1
# ** Note: $finish    : D:/FPGA/Verilog-Labs/053.d_latch_reset/sim/d_latch_reset.v(66)
#    Time: 40 us  Iteration: 0  Instance: /tb_d_latch_rstn
# End time: 21:52:18 on Sep 14,2024, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
