# RISC-V cpu

Computer Architecture homework

---
Instructions : (0/39)

- [ ] Integer Register-Immediate Instructions

      -[ ] ADDI
      -[ ] ANDI
      -[ ] ORI
      -[ ] XORI
      -[ ] SLTI (set less than integer)
      -[ ] SLLI (logical left shift)
      -[ ] SRLI (logical right shift)
      -[ ] SRAI (arithmetic right shift)
      -[ ] LUI (load upper immediate)
      -[ ] AUIPC (add upper immediate to pc)

-[ ] Integer Register-Register Operations

     -[ ] ADD
     -[ ] SUB
     -[ ] AND
     -[ ] OR
     -[ ] XOR

     - [ ] SLL
     - [ ] SRL
     - [ ] SRA

     -[ ] SLT
     -[ ] SLTU

-[ ] Control Transfer Instructions

     -[ ] Unconditional Jumps
          -[ ] JAL
          -[ ] JALR
     -[ ] Conditional Branches
          -[ ] BEQ
          -[ ] BNE
          -[ ] BLT(U)
          -[ ] BGE(U)

-[ ] Load and Store

     -[ ] LOAD
     -[ ] STORE

-[ ] Control and Status Register Instructions (System)

     -[ ] CSR Instructoins
          -[ ] CSRRW
          -[ ] CSRRS
          -[ ] CSRRC
          -[ ] CSRRWI
          -[ ] CSRRSI
          -[ ] CSRRCI
     -[ ] Timers and Counters
          -[ ] RDCYCLE
          -[ ] RDTIME
          -[ ] RDINSTRET
     -[ ] Environment Call and Breakpoints
          -[ ] ECALL
          -[ ] EBREAK



---

## References:

http://www.asic-world.com/systemverilog/tutorial.html

---

## Log :

### 2017-12-27 21:01:04 ori 指令运行成功
