{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633987992977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633987992977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 15:33:12 2021 " "Processing started: Mon Oct 11 15:33:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633987992977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633987992977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pruebacont -c pruebacont " "Command: quartus_map --read_settings_files=on --write_settings_files=off pruebacont -c pruebacont" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633987992977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633987994785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633987994785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633988021061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633988021061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sumador " "Elaborating entity \"sumador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633988021130 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sumador.sv(11) " "Verilog HDL Case Statement warning at sumador.sv(11): incomplete case statement has no default case item" {  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1633988021146 "|sumador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sumador.sv(11) " "Verilog HDL Case Statement information at sumador.sv(11): all case item expressions in this case statement are onehot" {  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1633988021146 "|sumador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result sumador.sv(11) " "Verilog HDL Always Construct warning at sumador.sv(11): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633988021146 "|sumador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] sumador.sv(11) " "Inferred latch for \"Result\[0\]\" at sumador.sv(11)" {  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633988021146 "|sumador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] sumador.sv(11) " "Inferred latch for \"Result\[1\]\" at sumador.sv(11)" {  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633988021146 "|sumador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] sumador.sv(11) " "Inferred latch for \"Result\[2\]\" at sumador.sv(11)" {  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633988021146 "|sumador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] sumador.sv(11) " "Inferred latch for \"Result\[3\]\" at sumador.sv(11)" {  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633988021146 "|sumador"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[2\]\$latch " "Latch Result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monedas\[0\] " "Ports D and ENA on the latch are fed by the same signal Monedas\[0\]" {  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633988022324 ""}  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633988022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[3\]\$latch " "Latch Result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monedas\[0\] " "Ports D and ENA on the latch are fed by the same signal Monedas\[0\]" {  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633988022324 ""}  } { { "sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/sumador.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633988022324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633988022661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633988023532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633988023532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633988023664 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633988023664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633988023664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633988023664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633988023733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 15:33:43 2021 " "Processing ended: Mon Oct 11 15:33:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633988023733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633988023733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633988023733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633988023733 ""}
