#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jul  3 11:16:29 2025
# Process ID         : 3084
# Current directory  : C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent16196 C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.xpr
# Log file           : C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/vivado.log
# Journal file       : C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption\vivado.jou
# Running On         : DESKTOP-JFF140U
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 1382 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8320 MB
# Swap memory        : 19895 MB
# Total Virtual      : 28216 MB
# Available Virtual  : 4982 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx_Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/add_round_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_round_key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/aes_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/g_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/inverse_mix_columns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_mix_columns
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/inverse_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/inverse_shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_shift_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/inverse_sub_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_sub_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sim_1/new/tb_aes_decrpyt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dec_done_out' on this module [C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sim_1/new/tb_aes_decrpyt.v:34]
ERROR: [VRFC 10-3180] cannot find port 'enc_done_out' on this module [C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sim_1/new/tb_aes_decrpyt.v:33]
ERROR: [VRFC 10-3180] cannot find port 'decrypted_plaintext_out' on this module [C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sim_1/new/tb_aes_decrpyt.v:32]
ERROR: [VRFC 10-3180] cannot find port 'ciphertext_out' on this module [C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sim_1/new/tb_aes_decrpyt.v:31]
ERROR: [VRFC 10-3180] cannot find port 'start_enc' on this module [C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sim_1/new/tb_aes_decrpyt.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sim_1\new\tb_aes_decrpyt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sim_1\new\tb_aes_decrpyt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sim_1\new\tb_aes_decrpyt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sim_1\new\tb_aes_decrpyt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\LeeladithyaSagar\Desktop\Mini_Project\AES_Decryption\AES_Decryption.srcs\sources_1\new\aes_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_aes_decrypt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx_Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_aes_decrypt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_aes_decrypt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/add_round_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_round_key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/aes_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/g_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/inverse_mix_columns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_mix_columns
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/inverse_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/inverse_shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_shift_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/inverse_sub_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_sub_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sim_1/new/tb_aes_decrpyt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_aes_decrypt
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_aes_decrypt_behav xil_defaultlib.tb_aes_decrypt xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_aes_decrypt_behav xil_defaultlib.tb_aes_decrypt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.g_function
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.add_round_key
Compiling module xil_defaultlib.inverse_mix_columns
Compiling module xil_defaultlib.inverse_shift_rows
Compiling module xil_defaultlib.inverse_sbox
Compiling module xil_defaultlib.inverse_sub_bytes
Compiling module xil_defaultlib.AES
Compiling module xil_defaultlib.tb_aes_decrypt
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_aes_decrypt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_aes_decrypt_behav -key {Behavioral:sim_1:Functional:tb_aes_decrypt} -tclbatch {tb_aes_decrypt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_aes_decrypt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Round 10 Output: 0c03c31e018d3e95ebeeb6be1b2736b8
Round 9 Output: c29ac2d2306fe3d4617d44452efa8c80
Round 8 Output: 47d4f828952154f3a84fff3a4a6d0f56
Round 7 Output: 5f4e6903f72625434c1fdaa82a33d612
Round 6 Output: cc51ec3bb3e754174769eb22c91a3960
Round 5 Output: a9d908eb57920eb20b3312c2b636ee5c
Round 4 Output: 14d8cfceebc6ab7f3ab9a8c523fcb907
Round 3 Output: 258829cbd09257af6dd121b871ade40b
Round 2 Output: ba42151defd3436d32ca9d95675bcbe5
Round 1 Output: ece8ece0e6ffffffece8ece0e6ffffff
Decryption Done!
Recovered Plaintext = 1234567890abcdef1234567890abcdef
$stop called at time : 305 ns : File "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sim_1/new/tb_aes_decrpyt.v" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_aes_decrypt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1197.504 ; gain = 18.359
launch_runs synth_1 -jobs 8
[Thu Jul  3 12:32:21 2025] Launched synth_1...
Run output will be captured here: C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_aes_decrypt'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx_Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_aes_decrypt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_aes_decrypt_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_aes_decrypt_behav xil_defaultlib.tb_aes_decrypt xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_aes_decrypt_behav xil_defaultlib.tb_aes_decrypt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_aes_decrypt_behav -key {Behavioral:sim_1:Functional:tb_aes_decrypt} -tclbatch {tb_aes_decrypt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_aes_decrypt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Round 10 Output: 0c03c31e018d3e95ebeeb6be1b2736b8
Round 9 Output: c29ac2d2306fe3d4617d44452efa8c80
Round 8 Output: 47d4f828952154f3a84fff3a4a6d0f56
Round 7 Output: 5f4e6903f72625434c1fdaa82a33d612
Round 6 Output: cc51ec3bb3e754174769eb22c91a3960
Round 5 Output: a9d908eb57920eb20b3312c2b636ee5c
Round 4 Output: 14d8cfceebc6ab7f3ab9a8c523fcb907
Round 3 Output: 258829cbd09257af6dd121b871ade40b
Round 2 Output: ba42151defd3436d32ca9d95675bcbe5
Round 1 Output: ece8ece0e6ffffffece8ece0e6ffffff
Decryption Done!
Recovered Plaintext = 1234567890abcdef1234567890abcdef
$stop called at time : 305 ns : File "C:/Users/LeeladithyaSagar/Desktop/Mini_Project/AES_Decryption/AES_Decryption.srcs/sim_1/new/tb_aes_decrpyt.v" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_aes_decrypt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.281 ; gain = 14.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  3 13:27:50 2025...
