
Camera.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005894  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00005894  00005894  0000d894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000900  20000000  0000589c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000174  20000900  0000619c  00010900  2**2
                  ALLOC
  4 .stack        00001004  20000a74  00006310  00010900  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00010900  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  0001092a  2**0
                  CONTENTS, READONLY
  7 .debug_info   000299d3  00000000  00000000  0001099b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000774e  00000000  00000000  0003a36e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001088  00000000  00000000  00041ac0  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  00007485  00000000  00000000  00042b48  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00016d99  00000000  00000000  00049fcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000e4514  00000000  00000000  00060d66  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000e01e  00000000  00000000  0014527a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000e10  00000000  00000000  00153298  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000023ec  00000000  00000000  001540a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20001a78 	.word	0x20001a78
       4:	00002e4d 	.word	0x00002e4d
       8:	00002e49 	.word	0x00002e49
       c:	00002e49 	.word	0x00002e49
      10:	00002e49 	.word	0x00002e49
      14:	00002e49 	.word	0x00002e49
      18:	00002e49 	.word	0x00002e49
	...
      2c:	00002e49 	.word	0x00002e49
      30:	00002e49 	.word	0x00002e49
      34:	00000000 	.word	0x00000000
      38:	00002e49 	.word	0x00002e49
      3c:	00002e49 	.word	0x00002e49
      40:	00002e49 	.word	0x00002e49
      44:	000003d1 	.word	0x000003d1
      48:	000003e5 	.word	0x000003e5
      4c:	000003f9 	.word	0x000003f9
      50:	0000040d 	.word	0x0000040d
      54:	00000421 	.word	0x00000421
      58:	00000435 	.word	0x00000435
      5c:	00000449 	.word	0x00000449
      60:	0000045d 	.word	0x0000045d
      64:	00000471 	.word	0x00000471
      68:	00000485 	.word	0x00000485
      6c:	00000499 	.word	0x00000499
      70:	000004ad 	.word	0x000004ad
      74:	000004c1 	.word	0x000004c1
      78:	000004d5 	.word	0x000004d5
      7c:	000004e9 	.word	0x000004e9
      80:	000004fd 	.word	0x000004fd
      84:	00002e49 	.word	0x00002e49
      88:	00002e49 	.word	0x00002e49
      8c:	00002e49 	.word	0x00002e49
      90:	00002e49 	.word	0x00002e49
      94:	00002e49 	.word	0x00002e49
      98:	00002e49 	.word	0x00002e49
      9c:	00002e49 	.word	0x00002e49
      a0:	00002e49 	.word	0x00002e49
      a4:	00002e49 	.word	0x00002e49
      a8:	00002e49 	.word	0x00002e49
      ac:	00002e49 	.word	0x00002e49
      b0:	00002e49 	.word	0x00002e49
      b4:	00002e49 	.word	0x00002e49
      b8:	00002e49 	.word	0x00002e49
      bc:	00002e49 	.word	0x00002e49
      c0:	00002e49 	.word	0x00002e49
      c4:	00002e49 	.word	0x00002e49
      c8:	00002e49 	.word	0x00002e49
      cc:	00002e49 	.word	0x00002e49
      d0:	00002e49 	.word	0x00002e49
      d4:	00002e49 	.word	0x00002e49
      d8:	00002e49 	.word	0x00002e49
      dc:	00002e49 	.word	0x00002e49
      e0:	00002e49 	.word	0x00002e49
      e4:	00002e49 	.word	0x00002e49
      e8:	00002e49 	.word	0x00002e49
      ec:	00002e49 	.word	0x00002e49
      f0:	00002e49 	.word	0x00002e49
      f4:	00002e49 	.word	0x00002e49
      f8:	00002e49 	.word	0x00002e49
      fc:	00002e49 	.word	0x00002e49
     100:	00002e49 	.word	0x00002e49
     104:	00002e49 	.word	0x00002e49
     108:	00002e49 	.word	0x00002e49
     10c:	00002e49 	.word	0x00002e49
     110:	00002e49 	.word	0x00002e49
     114:	00002e49 	.word	0x00002e49
     118:	00002e49 	.word	0x00002e49
     11c:	00002e49 	.word	0x00002e49
     120:	00002e49 	.word	0x00002e49
     124:	00002e49 	.word	0x00002e49
     128:	00002e49 	.word	0x00002e49
     12c:	00002e49 	.word	0x00002e49
     130:	00002e49 	.word	0x00002e49
     134:	00000ca5 	.word	0x00000ca5
     138:	00002e49 	.word	0x00002e49
     13c:	00000cbd 	.word	0x00000cbd
     140:	00002e49 	.word	0x00002e49
     144:	00002e49 	.word	0x00002e49
     148:	00002e49 	.word	0x00002e49
     14c:	00002e49 	.word	0x00002e49
     150:	00002e49 	.word	0x00002e49
     154:	00002e49 	.word	0x00002e49
     158:	00002e49 	.word	0x00002e49
     15c:	00002e49 	.word	0x00002e49
     160:	00002e49 	.word	0x00002e49
     164:	00002e49 	.word	0x00002e49
     168:	00002e49 	.word	0x00002e49
     16c:	00002e49 	.word	0x00002e49
     170:	00002e49 	.word	0x00002e49
     174:	00000cd5 	.word	0x00000cd5
     178:	00000ced 	.word	0x00000ced
     17c:	00002e49 	.word	0x00002e49

00000180 <deregister_tm_clones>:
     180:	b508      	push	{r3, lr}
     182:	4805      	ldr	r0, [pc, #20]	; (198 <deregister_tm_clones+0x18>)
     184:	4b05      	ldr	r3, [pc, #20]	; (19c <deregister_tm_clones+0x1c>)
     186:	1a19      	subs	r1, r3, r0
     188:	2906      	cmp	r1, #6
     18a:	d800      	bhi.n	18e <deregister_tm_clones+0xe>
     18c:	bd08      	pop	{r3, pc}
     18e:	4a04      	ldr	r2, [pc, #16]	; (1a0 <deregister_tm_clones+0x20>)
     190:	2a00      	cmp	r2, #0
     192:	d0fb      	beq.n	18c <deregister_tm_clones+0xc>
     194:	4790      	blx	r2
     196:	e7f9      	b.n	18c <deregister_tm_clones+0xc>
     198:	0000589c 	.word	0x0000589c
     19c:	0000589f 	.word	0x0000589f
     1a0:	00000000 	.word	0x00000000

000001a4 <register_tm_clones>:
     1a4:	b508      	push	{r3, lr}
     1a6:	4807      	ldr	r0, [pc, #28]	; (1c4 <register_tm_clones+0x20>)
     1a8:	4b07      	ldr	r3, [pc, #28]	; (1c8 <register_tm_clones+0x24>)
     1aa:	1a19      	subs	r1, r3, r0
     1ac:	108a      	asrs	r2, r1, #2
     1ae:	eb02 73d2 	add.w	r3, r2, r2, lsr #31
     1b2:	1059      	asrs	r1, r3, #1
     1b4:	d100      	bne.n	1b8 <register_tm_clones+0x14>
     1b6:	bd08      	pop	{r3, pc}
     1b8:	4a04      	ldr	r2, [pc, #16]	; (1cc <register_tm_clones+0x28>)
     1ba:	2a00      	cmp	r2, #0
     1bc:	d0fb      	beq.n	1b6 <register_tm_clones+0x12>
     1be:	4790      	blx	r2
     1c0:	e7f9      	b.n	1b6 <register_tm_clones+0x12>
     1c2:	bf00      	nop
     1c4:	0000589c 	.word	0x0000589c
     1c8:	0000589c 	.word	0x0000589c
     1cc:	00000000 	.word	0x00000000

000001d0 <__do_global_dtors_aux>:
     1d0:	b510      	push	{r4, lr}
     1d2:	4c06      	ldr	r4, [pc, #24]	; (1ec <__do_global_dtors_aux+0x1c>)
     1d4:	7823      	ldrb	r3, [r4, #0]
     1d6:	b943      	cbnz	r3, 1ea <__do_global_dtors_aux+0x1a>
     1d8:	f7ff ffd2 	bl	180 <deregister_tm_clones>
     1dc:	4804      	ldr	r0, [pc, #16]	; (1f0 <__do_global_dtors_aux+0x20>)
     1de:	b110      	cbz	r0, 1e6 <__do_global_dtors_aux+0x16>
     1e0:	4804      	ldr	r0, [pc, #16]	; (1f4 <__do_global_dtors_aux+0x24>)
     1e2:	f3af 8000 	nop.w
     1e6:	2101      	movs	r1, #1
     1e8:	7021      	strb	r1, [r4, #0]
     1ea:	bd10      	pop	{r4, pc}
     1ec:	20000900 	.word	0x20000900
     1f0:	00000000 	.word	0x00000000
     1f4:	0000589c 	.word	0x0000589c

000001f8 <frame_dummy>:
     1f8:	b508      	push	{r3, lr}
     1fa:	4b08      	ldr	r3, [pc, #32]	; (21c <frame_dummy+0x24>)
     1fc:	b11b      	cbz	r3, 206 <frame_dummy+0xe>
     1fe:	4808      	ldr	r0, [pc, #32]	; (220 <frame_dummy+0x28>)
     200:	4908      	ldr	r1, [pc, #32]	; (224 <frame_dummy+0x2c>)
     202:	f3af 8000 	nop.w
     206:	4808      	ldr	r0, [pc, #32]	; (228 <frame_dummy+0x30>)
     208:	6801      	ldr	r1, [r0, #0]
     20a:	b111      	cbz	r1, 212 <frame_dummy+0x1a>
     20c:	4a07      	ldr	r2, [pc, #28]	; (22c <frame_dummy+0x34>)
     20e:	b102      	cbz	r2, 212 <frame_dummy+0x1a>
     210:	4790      	blx	r2
     212:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
     216:	f7ff bfc5 	b.w	1a4 <register_tm_clones>
     21a:	bf00      	nop
     21c:	00000000 	.word	0x00000000
     220:	0000589c 	.word	0x0000589c
     224:	20000904 	.word	0x20000904
     228:	0000589c 	.word	0x0000589c
     22c:	00000000 	.word	0x00000000

00000230 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     234:	460c      	mov	r4, r1
     236:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     238:	bb48      	cbnz	r0, 28e <_read+0x5e>
		return -1;
	}

	for (; len > 0; --len) {
     23a:	2a00      	cmp	r2, #0
     23c:	dd2b      	ble.n	296 <_read+0x66>

int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
     23e:	188f      	adds	r7, r1, r2
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
     240:	f640 16d8 	movw	r6, #2520	; 0x9d8
     244:	f2c2 0600 	movt	r6, #8192	; 0x2000
     248:	f640 15d0 	movw	r5, #2512	; 0x9d0
     24c:	f2c2 0500 	movt	r5, #8192	; 0x2000
     250:	ea6f 0901 	mvn.w	r9, r1
     254:	eb07 0009 	add.w	r0, r7, r9
     258:	f000 0901 	and.w	r9, r0, #1
     25c:	6830      	ldr	r0, [r6, #0]
     25e:	682b      	ldr	r3, [r5, #0]
     260:	4798      	blx	r3
		ptr++;
     262:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     266:	42bc      	cmp	r4, r7
     268:	d119      	bne.n	29e <_read+0x6e>
     26a:	e00d      	b.n	288 <_read+0x58>
		ptr_get(stdio_base, ptr);
     26c:	6830      	ldr	r0, [r6, #0]
     26e:	682b      	ldr	r3, [r5, #0]
     270:	4621      	mov	r1, r4
     272:	4798      	blx	r3
		ptr++;
     274:	f104 0401 	add.w	r4, r4, #1
     278:	4621      	mov	r1, r4
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
     27a:	6830      	ldr	r0, [r6, #0]
     27c:	682a      	ldr	r2, [r5, #0]
     27e:	4790      	blx	r2
		ptr++;
     280:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     284:	42bc      	cmp	r4, r7
     286:	d1f1      	bne.n	26c <_read+0x3c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     288:	4640      	mov	r0, r8
     28a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     28e:	f04f 30ff 	mov.w	r0, #4294967295
     292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	for (; len > 0; --len) {
     296:	f04f 0000 	mov.w	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
     29a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     29e:	f1b9 0f00 	cmp.w	r9, #0
     2a2:	d0e3      	beq.n	26c <_read+0x3c>
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
     2a4:	6830      	ldr	r0, [r6, #0]
     2a6:	682a      	ldr	r2, [r5, #0]
     2a8:	4621      	mov	r1, r4
     2aa:	4790      	blx	r2
		ptr++;
     2ac:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     2b0:	42bc      	cmp	r4, r7
     2b2:	d1db      	bne.n	26c <_read+0x3c>
     2b4:	e7e8      	b.n	288 <_read+0x58>
     2b6:	bf00      	nop

000002b8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
     2b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     2bc:	460d      	mov	r5, r1
     2be:	4690      	mov	r8, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     2c0:	f100 30ff 	add.w	r0, r0, #4294967295
     2c4:	2802      	cmp	r0, #2
     2c6:	d824      	bhi.n	312 <_write+0x5a>
		return -1;
	}

	for (; len != 0; --len) {
     2c8:	b332      	cbz	r2, 318 <_write+0x60>
		if (ptr_put(stdio_base, *ptr++) < 0) {
     2ca:	f640 16d8 	movw	r6, #2520	; 0x9d8
     2ce:	f2c2 0600 	movt	r6, #8192	; 0x2000
     2d2:	f640 17d4 	movw	r7, #2516	; 0x9d4
     2d6:	f2c2 0700 	movt	r7, #8192	; 0x2000
     2da:	f04f 0400 	mov.w	r4, #0
     2de:	f102 39ff 	add.w	r9, r2, #4294967295
     2e2:	f009 0901 	and.w	r9, r9, #1
     2e6:	6830      	ldr	r0, [r6, #0]
     2e8:	683b      	ldr	r3, [r7, #0]
     2ea:	5d09      	ldrb	r1, [r1, r4]
     2ec:	4798      	blx	r3
     2ee:	42a0      	cmp	r0, r4
     2f0:	da1a      	bge.n	328 <_write+0x70>
     2f2:	e014      	b.n	31e <_write+0x66>
     2f4:	6830      	ldr	r0, [r6, #0]
     2f6:	683b      	ldr	r3, [r7, #0]
     2f8:	5d29      	ldrb	r1, [r5, r4]
     2fa:	4798      	blx	r3
     2fc:	2800      	cmp	r0, #0
     2fe:	db0e      	blt.n	31e <_write+0x66>
			return -1;
		}
		++nChars;
     300:	f104 0401 	add.w	r4, r4, #1
	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
     304:	6830      	ldr	r0, [r6, #0]
     306:	683a      	ldr	r2, [r7, #0]
     308:	5d29      	ldrb	r1, [r5, r4]
     30a:	4790      	blx	r2
     30c:	2800      	cmp	r0, #0
     30e:	da1d      	bge.n	34c <_write+0x94>
     310:	e005      	b.n	31e <_write+0x66>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     312:	f04f 34ff 	mov.w	r4, #4294967295
     316:	e004      	b.n	322 <_write+0x6a>
	}

	for (; len != 0; --len) {
     318:	f04f 0400 	mov.w	r4, #0
     31c:	e001      	b.n	322 <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     31e:	f04f 34ff 	mov.w	r4, #4294967295
		}
		++nChars;
	}
	return nChars;
}
     322:	4620      	mov	r0, r4
     324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
     328:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     32c:	45a0      	cmp	r8, r4
     32e:	d0f8      	beq.n	322 <_write+0x6a>
     330:	f1b9 0f00 	cmp.w	r9, #0
     334:	d0de      	beq.n	2f4 <_write+0x3c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
     336:	6830      	ldr	r0, [r6, #0]
     338:	683a      	ldr	r2, [r7, #0]
     33a:	5d29      	ldrb	r1, [r5, r4]
     33c:	4790      	blx	r2
     33e:	2800      	cmp	r0, #0
     340:	dbed      	blt.n	31e <_write+0x66>
			return -1;
		}
		++nChars;
     342:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     346:	45a0      	cmp	r8, r4
     348:	d1d4      	bne.n	2f4 <_write+0x3c>
     34a:	e7ea      	b.n	322 <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
     34c:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     350:	45a0      	cmp	r8, r4
     352:	d1cf      	bne.n	2f4 <_write+0x3c>
     354:	e7e5      	b.n	322 <_write+0x6a>
     356:	bf00      	nop

00000358 <pdca_channel_get_handler>:
 */
volatile PdcaChannel *pdca_channel_get_handler(pdca_channel_num_t
		pdca_ch_number)
{
	if (pdca_ch_number >= PDCA_NUMBER_OF_CHANNELS)
		pdca_ch_number = 0;
     358:	280f      	cmp	r0, #15
     35a:	bf88      	it	hi
     35c:	2000      	movhi	r0, #0

	/* Get the correct channel pointer */
	volatile PdcaChannel *pdca_channel =
     35e:	ea4f 1080 	mov.w	r0, r0, lsl #6
     362:	f100 4180 	add.w	r1, r0, #1073741824	; 0x40000000
			&(PDCA->PDCA_CHANNEL[pdca_ch_number]);

	return pdca_channel;
}
     366:	f501 2022 	add.w	r0, r1, #663552	; 0xa2000
     36a:	4770      	bx	lr

0000036c <pdca_get_channel_status>:
 *
 * \return 1 if channel transfer is enabled, else 0
 */
enum pdca_channel_status
		pdca_get_channel_status(pdca_channel_num_t pdca_ch_number)
{
     36c:	b508      	push	{r3, lr}
	/* Get the correct channel pointer */
	volatile PdcaChannel *pdca_channel =
     36e:	f240 3359 	movw	r3, #857	; 0x359
     372:	f2c0 0300 	movt	r3, #0
     376:	4798      	blx	r3
			pdca_channel_get_handler(pdca_ch_number);
	uint32_t status = pdca_channel->PDCA_SR;
     378:	69c1      	ldr	r1, [r0, #28]
	uint32_t intflag = pdca_channel->PDCA_ISR;
     37a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c

	if ((status & PDCA_SR_TEN) == PDCA_SR_TEN) {
     37c:	f011 0f01 	tst.w	r1, #1
     380:	d00c      	beq.n	39c <pdca_get_channel_status+0x30>
		if ((intflag & PDCA_ISR_TERR) == PDCA_ISR_TERR) {
     382:	f010 0f04 	tst.w	r0, #4
     386:	d10c      	bne.n	3a2 <pdca_get_channel_status+0x36>
			return PDCA_CH_TRANSFER_ERROR;
		} else if ((intflag & PDCA_ISR_TRC) == PDCA_ISR_TRC) {
     388:	f010 0f02 	tst.w	r0, #2
     38c:	d10c      	bne.n	3a8 <pdca_get_channel_status+0x3c>
			return PDCA_CH_TRANSFER_COMPLETED;
		} else if ((intflag & PDCA_ISR_RCZ) == PDCA_ISR_RCZ) {
     38e:	f000 0201 	and.w	r2, r0, #1
			return PDCA_CH_COUNTER_RELOAD_IS_ZERO;
     392:	2a00      	cmp	r2, #0
     394:	bf0c      	ite	eq
     396:	2001      	moveq	r0, #1
     398:	2002      	movne	r0, #2
     39a:	bd08      	pop	{r3, pc}
		}
		return PDCA_CH_BUSY;
	} else {
		return PDCA_CH_FREE;
     39c:	f04f 0000 	mov.w	r0, #0
     3a0:	bd08      	pop	{r3, pc}
	uint32_t status = pdca_channel->PDCA_SR;
	uint32_t intflag = pdca_channel->PDCA_ISR;

	if ((status & PDCA_SR_TEN) == PDCA_SR_TEN) {
		if ((intflag & PDCA_ISR_TERR) == PDCA_ISR_TERR) {
			return PDCA_CH_TRANSFER_ERROR;
     3a2:	f04f 0004 	mov.w	r0, #4
     3a6:	bd08      	pop	{r3, pc}
		} else if ((intflag & PDCA_ISR_TRC) == PDCA_ISR_TRC) {
			return PDCA_CH_TRANSFER_COMPLETED;
     3a8:	f04f 0003 	mov.w	r0, #3
		}
		return PDCA_CH_BUSY;
	} else {
		return PDCA_CH_FREE;
	}
}
     3ac:	bd08      	pop	{r3, pc}
     3ae:	bf00      	nop

000003b0 <pdca_channel_interrupt>:
 * pdca_channel_set_callback() function.
 *
 * \param pdca_ch_number PDCA channel number to handle interrupt for
 */
static void pdca_channel_interrupt(const pdca_channel_num_t pdca_ch_number)
{
     3b0:	b510      	push	{r4, lr}
     3b2:	4604      	mov	r4, r0
	enum pdca_channel_status status;

	status = pdca_get_channel_status(pdca_ch_number);
     3b4:	f240 336d 	movw	r3, #877	; 0x36d
     3b8:	f2c0 0300 	movt	r3, #0
     3bc:	4798      	blx	r3

	if (pdca_callback_pointer[pdca_ch_number]) {
     3be:	f640 11dc 	movw	r1, #2524	; 0x9dc
     3c2:	f2c2 0100 	movt	r1, #8192	; 0x2000
     3c6:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
     3ca:	b102      	cbz	r2, 3ce <pdca_channel_interrupt+0x1e>
		pdca_callback_pointer[pdca_ch_number] (status);
     3cc:	4790      	blx	r2
     3ce:	bd10      	pop	{r4, pc}

000003d0 <PDCA_0_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 0.
 */
void PDCA_0_Handler(void)
{
     3d0:	b508      	push	{r3, lr}
	pdca_channel_interrupt(0);
     3d2:	f04f 0000 	mov.w	r0, #0
     3d6:	f240 33b1 	movw	r3, #945	; 0x3b1
     3da:	f2c0 0300 	movt	r3, #0
     3de:	4798      	blx	r3
     3e0:	bd08      	pop	{r3, pc}
     3e2:	bf00      	nop

000003e4 <PDCA_1_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 1.
 */
void PDCA_1_Handler(void)
{
     3e4:	b508      	push	{r3, lr}
	pdca_channel_interrupt(1);
     3e6:	f04f 0001 	mov.w	r0, #1
     3ea:	f240 33b1 	movw	r3, #945	; 0x3b1
     3ee:	f2c0 0300 	movt	r3, #0
     3f2:	4798      	blx	r3
     3f4:	bd08      	pop	{r3, pc}
     3f6:	bf00      	nop

000003f8 <PDCA_2_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 2.
 */
void PDCA_2_Handler(void)
{
     3f8:	b508      	push	{r3, lr}
	pdca_channel_interrupt(2);
     3fa:	f04f 0002 	mov.w	r0, #2
     3fe:	f240 33b1 	movw	r3, #945	; 0x3b1
     402:	f2c0 0300 	movt	r3, #0
     406:	4798      	blx	r3
     408:	bd08      	pop	{r3, pc}
     40a:	bf00      	nop

0000040c <PDCA_3_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 3.
 */
void PDCA_3_Handler(void)
{
     40c:	b508      	push	{r3, lr}
	pdca_channel_interrupt(3);
     40e:	f04f 0003 	mov.w	r0, #3
     412:	f240 33b1 	movw	r3, #945	; 0x3b1
     416:	f2c0 0300 	movt	r3, #0
     41a:	4798      	blx	r3
     41c:	bd08      	pop	{r3, pc}
     41e:	bf00      	nop

00000420 <PDCA_4_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 4.
 */
void PDCA_4_Handler(void)
{
     420:	b508      	push	{r3, lr}
	pdca_channel_interrupt(4);
     422:	f04f 0004 	mov.w	r0, #4
     426:	f240 33b1 	movw	r3, #945	; 0x3b1
     42a:	f2c0 0300 	movt	r3, #0
     42e:	4798      	blx	r3
     430:	bd08      	pop	{r3, pc}
     432:	bf00      	nop

00000434 <PDCA_5_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 5.
 */
void PDCA_5_Handler(void)
{
     434:	b508      	push	{r3, lr}
	pdca_channel_interrupt(5);
     436:	f04f 0005 	mov.w	r0, #5
     43a:	f240 33b1 	movw	r3, #945	; 0x3b1
     43e:	f2c0 0300 	movt	r3, #0
     442:	4798      	blx	r3
     444:	bd08      	pop	{r3, pc}
     446:	bf00      	nop

00000448 <PDCA_6_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 6.
 */
void PDCA_6_Handler(void)
{
     448:	b508      	push	{r3, lr}
	pdca_channel_interrupt(6);
     44a:	f04f 0006 	mov.w	r0, #6
     44e:	f240 33b1 	movw	r3, #945	; 0x3b1
     452:	f2c0 0300 	movt	r3, #0
     456:	4798      	blx	r3
     458:	bd08      	pop	{r3, pc}
     45a:	bf00      	nop

0000045c <PDCA_7_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 7.
 */
void PDCA_7_Handler(void)
{
     45c:	b508      	push	{r3, lr}
	pdca_channel_interrupt(7);
     45e:	f04f 0007 	mov.w	r0, #7
     462:	f240 33b1 	movw	r3, #945	; 0x3b1
     466:	f2c0 0300 	movt	r3, #0
     46a:	4798      	blx	r3
     46c:	bd08      	pop	{r3, pc}
     46e:	bf00      	nop

00000470 <PDCA_8_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 8.
 */
void PDCA_8_Handler(void)
{
     470:	b508      	push	{r3, lr}
	pdca_channel_interrupt(8);
     472:	f04f 0008 	mov.w	r0, #8
     476:	f240 33b1 	movw	r3, #945	; 0x3b1
     47a:	f2c0 0300 	movt	r3, #0
     47e:	4798      	blx	r3
     480:	bd08      	pop	{r3, pc}
     482:	bf00      	nop

00000484 <PDCA_9_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 9.
 */
void PDCA_9_Handler(void)
{
     484:	b508      	push	{r3, lr}
	pdca_channel_interrupt(9);
     486:	f04f 0009 	mov.w	r0, #9
     48a:	f240 33b1 	movw	r3, #945	; 0x3b1
     48e:	f2c0 0300 	movt	r3, #0
     492:	4798      	blx	r3
     494:	bd08      	pop	{r3, pc}
     496:	bf00      	nop

00000498 <PDCA_10_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 10.
 */
void PDCA_10_Handler(void)
{
     498:	b508      	push	{r3, lr}
	pdca_channel_interrupt(10);
     49a:	f04f 000a 	mov.w	r0, #10
     49e:	f240 33b1 	movw	r3, #945	; 0x3b1
     4a2:	f2c0 0300 	movt	r3, #0
     4a6:	4798      	blx	r3
     4a8:	bd08      	pop	{r3, pc}
     4aa:	bf00      	nop

000004ac <PDCA_11_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 11.
 */
void PDCA_11_Handler(void)
{
     4ac:	b508      	push	{r3, lr}
	pdca_channel_interrupt(11);
     4ae:	f04f 000b 	mov.w	r0, #11
     4b2:	f240 33b1 	movw	r3, #945	; 0x3b1
     4b6:	f2c0 0300 	movt	r3, #0
     4ba:	4798      	blx	r3
     4bc:	bd08      	pop	{r3, pc}
     4be:	bf00      	nop

000004c0 <PDCA_12_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 12.
 */
void PDCA_12_Handler(void)
{
     4c0:	b508      	push	{r3, lr}
	pdca_channel_interrupt(12);
     4c2:	f04f 000c 	mov.w	r0, #12
     4c6:	f240 33b1 	movw	r3, #945	; 0x3b1
     4ca:	f2c0 0300 	movt	r3, #0
     4ce:	4798      	blx	r3
     4d0:	bd08      	pop	{r3, pc}
     4d2:	bf00      	nop

000004d4 <PDCA_13_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 13.
 */
void PDCA_13_Handler(void)
{
     4d4:	b508      	push	{r3, lr}
	pdca_channel_interrupt(13);
     4d6:	f04f 000d 	mov.w	r0, #13
     4da:	f240 33b1 	movw	r3, #945	; 0x3b1
     4de:	f2c0 0300 	movt	r3, #0
     4e2:	4798      	blx	r3
     4e4:	bd08      	pop	{r3, pc}
     4e6:	bf00      	nop

000004e8 <PDCA_14_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 14.
 */
void PDCA_14_Handler(void)
{
     4e8:	b508      	push	{r3, lr}
	pdca_channel_interrupt(14);
     4ea:	f04f 000e 	mov.w	r0, #14
     4ee:	f240 33b1 	movw	r3, #945	; 0x3b1
     4f2:	f2c0 0300 	movt	r3, #0
     4f6:	4798      	blx	r3
     4f8:	bd08      	pop	{r3, pc}
     4fa:	bf00      	nop

000004fc <PDCA_15_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 15.
 */
void PDCA_15_Handler(void)
{
     4fc:	b508      	push	{r3, lr}
	pdca_channel_interrupt(15);
     4fe:	f04f 000f 	mov.w	r0, #15
     502:	f240 33b1 	movw	r3, #945	; 0x3b1
     506:	f2c0 0300 	movt	r3, #0
     50a:	4798      	blx	r3
     50c:	bd08      	pop	{r3, pc}
     50e:	bf00      	nop

00000510 <find_twim_channel_num>:
			/* Disable master transfer */
			twim->TWIM_CR = TWIM_CR_MDIS;
			/* Check for nack */
			if (transfer_status[twim_ch] == TWI_RECEIVE_NACK
					|| transfer_status[twim_ch] == TWI_ARBITRATION_LOST) {
				return ERR_IO_ERROR;
     510:	f44f 4340 	mov.w	r3, #49152	; 0xc000
#endif
	/* Disable master transfer */
	twim->TWIM_CR = TWIM_CR_MDIS;
	if (transfer_status[twim_ch] == TWI_RECEIVE_NACK
			|| transfer_status[twim_ch] == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
     514:	f2c4 0307 	movt	r3, #16391	; 0x4007
	}
	return STATUS_OK;
}
     518:	4298      	cmp	r0, r3
     51a:	d00e      	beq.n	53a <find_twim_channel_num+0x2a>
     51c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	if (twim == TWIM3) {
		return 3;
	}
#endif
#if defined(ID_TWIM2)
	if (twim == TWIM2) {
     520:	f2c4 0107 	movt	r1, #16391	; 0x4007
     524:	4288      	cmp	r0, r1
     526:	d00b      	beq.n	540 <find_twim_channel_num+0x30>
		return 2;
	}
#endif
#if defined(ID_TWIM1)
	if (twim == TWIM1) {
     528:	f44f 4240 	mov.w	r2, #49152	; 0xc000
     52c:	f2c4 0201 	movt	r2, #16385	; 0x4001
     530:	4290      	cmp	r0, r2
     532:	bf14      	ite	ne
     534:	2000      	movne	r0, #0
     536:	2001      	moveq	r0, #1
     538:	4770      	bx	lr
 */
static uint32_t find_twim_channel_num(Twim *twim)
{
#if defined(ID_TWIM3)
	if (twim == TWIM3) {
		return 3;
     53a:	f04f 0003 	mov.w	r0, #3
     53e:	4770      	bx	lr
	}
#endif
#if defined(ID_TWIM2)
	if (twim == TWIM2) {
		return 2;
     540:	f04f 0002 	mov.w	r0, #2
		return 0;
	}
#endif

	return 0;
}
     544:	4770      	bx	lr
     546:	bf00      	nop

00000548 <twim_default_callback>:

/**
 * \brief TWIM default callback function
 */
void twim_default_callback(Twim *twim)
{
     548:	b510      	push	{r4, lr}
     54a:	4604      	mov	r4, r0
	/* Get masked status register value */
	uint32_t twim_ch = find_twim_channel_num(twim);
     54c:	f240 5311 	movw	r3, #1297	; 0x511
     550:	f2c0 0300 	movt	r3, #0
     554:	4798      	blx	r3
	uint32_t status = twim->TWIM_SR;
     556:	69e1      	ldr	r1, [r4, #28]
	status &= twim_it_mask[twim_ch];
     558:	f640 1250 	movw	r2, #2384	; 0x950
     55c:	f2c2 0200 	movt	r2, #8192	; 0x2000
     560:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
     564:	4019      	ands	r1, r3
	/* this is a NACK */
	if (status & TWIM_SR_STD_MASK) {
     566:	f411 6fa0 	tst.w	r1, #1280	; 0x500
     56a:	d01a      	beq.n	5a2 <twim_default_callback+0x5a>
		/*
		 * If we get a nak, clear the valid bit in cmdr,
		 * otherwise the command will be resent.
		 */
		transfer_status[twim_ch] = (status & TWIM_IER_ANAK) ?
     56c:	f401 7380 	and.w	r3, r1, #256	; 0x100
     570:	2b00      	cmp	r3, #0
     572:	bf0c      	ite	eq
     574:	21fe      	moveq	r1, #254	; 0xfe
     576:	21fc      	movne	r1, #252	; 0xfc
     578:	f640 123c 	movw	r2, #2364	; 0x93c
     57c:	f2c2 0200 	movt	r2, #8192	; 0x2000
     580:	5411      	strb	r1, [r2, r0]
				TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim->TWIM_CMDR &= ~TWIM_CMDR_VALID;
     582:	68e3      	ldr	r3, [r4, #12]
     584:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
     588:	60e1      	str	r1, [r4, #12]
		twim->TWIM_SCR = ~0UL;
     58a:	f04f 32ff 	mov.w	r2, #4294967295
     58e:	62e2      	str	r2, [r4, #44]	; 0x2c
		twim->TWIM_IDR = ~0UL;
     590:	6262      	str	r2, [r4, #36]	; 0x24
		twim_next[twim_ch] = false;
     592:	f640 1360 	movw	r3, #2400	; 0x960
     596:	f2c2 0300 	movt	r3, #8192	; 0x2000
     59a:	f04f 0100 	mov.w	r1, #0
     59e:	5419      	strb	r1, [r3, r0]
     5a0:	bd10      	pop	{r4, pc}
	}
	/* This is a RXRDY */
	else if (status & TWIM_SR_RXRDY) {
     5a2:	f011 0f01 	tst.w	r1, #1
     5a6:	d032      	beq.n	60e <twim_default_callback+0xc6>
		/* Get data from Receive Holding Register */
		*twim_rx_data[twim_ch] = twim->TWIM_RHR;
     5a8:	f640 121c 	movw	r2, #2332	; 0x91c
     5ac:	f2c2 0200 	movt	r2, #8192	; 0x2000
     5b0:	6961      	ldr	r1, [r4, #20]
     5b2:	b2c9      	uxtb	r1, r1
     5b4:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
     5b8:	f803 1b01 	strb.w	r1, [r3], #1
		twim_rx_data[twim_ch]++;
     5bc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
		/* Decrease received bytes number */
		twim_rx_nb_bytes[twim_ch]--;
     5c0:	f640 112c 	movw	r1, #2348	; 0x92c
     5c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
     5c8:	f851 2020 	ldr.w	r2, [r1, r0, lsl #2]
     5cc:	f102 33ff 	add.w	r3, r2, #4294967295
     5d0:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
		/* Receive complete */
		if (twim_rx_nb_bytes[twim_ch] == 0) {
     5d4:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
     5d8:	2900      	cmp	r1, #0
     5da:	d17c      	bne.n	6d6 <twim_default_callback+0x18e>
			/* Finish the receive operation */
			twim->TWIM_IDR = TWIM_IDR_RXRDY;
     5dc:	f04f 0201 	mov.w	r2, #1
     5e0:	6262      	str	r2, [r4, #36]	; 0x24
			/* Set busy to false */
			twim_next[twim_ch] = false;
     5e2:	f640 1360 	movw	r3, #2400	; 0x960
     5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ea:	f04f 0100 	mov.w	r1, #0
     5ee:	5419      	strb	r1, [r3, r0]
#if TWIM_LOW_POWER_ENABLE
			twim->TWIM_SCR = TWIM_SCR_CCOMP;
     5f0:	f04f 0208 	mov.w	r2, #8
     5f4:	62e2      	str	r2, [r4, #44]	; 0x2c
			twim->TWIM_IER = TWIM_IER_CCOMP;
     5f6:	6222      	str	r2, [r4, #32]
			twim_it_mask[twim_ch] |= TWIM_IER_CCOMP;
     5f8:	f640 1350 	movw	r3, #2384	; 0x950
     5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     600:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
     604:	f041 0208 	orr.w	r2, r1, #8
     608:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
     60c:	bd10      	pop	{r4, pc}
#endif
		}
	}
	/* This is a TXRDY */
	else if (status & TWIM_SR_TXRDY) {
     60e:	f011 0f02 	tst.w	r1, #2
     612:	d059      	beq.n	6c8 <twim_default_callback+0x180>
		/* No more bytes to transmit */
		if (twim_tx_nb_bytes[twim_ch] == 0) {
     614:	f640 1174 	movw	r1, #2420	; 0x974
     618:	f2c2 0100 	movt	r1, #8192	; 0x2000
     61c:	f851 2020 	ldr.w	r2, [r1, r0, lsl #2]
     620:	b9c2      	cbnz	r2, 654 <twim_default_callback+0x10c>
			/* Finish the receive operation */
			twim->TWIM_IDR = TWIM_IDR_TXRDY;
     622:	f04f 0202 	mov.w	r2, #2
     626:	6262      	str	r2, [r4, #36]	; 0x24
			/* Set busy to false */
			twim_next[twim_ch] = false;
     628:	f640 1160 	movw	r1, #2400	; 0x960
     62c:	f2c2 0100 	movt	r1, #8192	; 0x2000
     630:	f04f 0300 	mov.w	r3, #0
     634:	540b      	strb	r3, [r1, r0]
#if TWIM_LOW_POWER_ENABLE
			twim->TWIM_SCR = TWIM_SCR_CCOMP;
     636:	f04f 0208 	mov.w	r2, #8
     63a:	62e2      	str	r2, [r4, #44]	; 0x2c
			twim->TWIM_IER = TWIM_IER_CCOMP;
     63c:	6222      	str	r2, [r4, #32]
			twim_it_mask[twim_ch] |= TWIM_IER_CCOMP;
     63e:	f640 1150 	movw	r1, #2384	; 0x950
     642:	f2c2 0100 	movt	r1, #8192	; 0x2000
     646:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
     64a:	f043 0208 	orr.w	r2, r3, #8
     64e:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
     652:	bd10      	pop	{r4, pc}
#endif
		} else {
			/* Put the byte in the Transmit Holding Register */
			twim->TWIM_THR = *twim_tx_data[twim_ch]++;
     654:	f640 1240 	movw	r2, #2368	; 0x940
     658:	f2c2 0200 	movt	r2, #8192	; 0x2000
     65c:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
     660:	f813 1b01 	ldrb.w	r1, [r3], #1
     664:	61a1      	str	r1, [r4, #24]
     666:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
			/* Decrease transmitted bytes number */
			twim_tx_nb_bytes[twim_ch]--;
     66a:	f640 1374 	movw	r3, #2420	; 0x974
     66e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     672:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
     676:	f102 31ff 	add.w	r1, r2, #4294967295
     67a:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
			if (twim_tx_nb_bytes[twim_ch] == 0) {
     67e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
     682:	bb43      	cbnz	r3, 6d6 <twim_default_callback+0x18e>
				/* Check for next transfer */
				if (twim_next[twim_ch]) {
     684:	f640 1260 	movw	r2, #2400	; 0x960
     688:	f2c2 0200 	movt	r2, #8192	; 0x2000
     68c:	5c11      	ldrb	r1, [r2, r0]
     68e:	b311      	cbz	r1, 6d6 <twim_default_callback+0x18e>
					twim_next[twim_ch] = false;
     690:	f640 1360 	movw	r3, #2400	; 0x960
     694:	f2c2 0300 	movt	r3, #8192	; 0x2000
     698:	f04f 0200 	mov.w	r2, #0
     69c:	541a      	strb	r2, [r3, r0]
					twim_tx_nb_bytes[twim_ch] = twim_package[twim_ch]->length;
     69e:	f640 1164 	movw	r1, #2404	; 0x964
     6a2:	f2c2 0100 	movt	r1, #8192	; 0x2000
     6a6:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
     6aa:	68d9      	ldr	r1, [r3, #12]
     6ac:	f640 1274 	movw	r2, #2420	; 0x974
     6b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
     6b4:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
					twim_tx_data[twim_ch] = twim_package[twim_ch]->buffer;
     6b8:	6899      	ldr	r1, [r3, #8]
     6ba:	f640 1340 	movw	r3, #2368	; 0x940
     6be:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6c2:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
     6c6:	bd10      	pop	{r4, pc}
				}
			}
		}
	}
#if TWIM_LOW_POWER_ENABLE
	else if (status & TWIM_SR_CCOMP) {
     6c8:	f011 0f08 	tst.w	r1, #8
     6cc:	d003      	beq.n	6d6 <twim_default_callback+0x18e>
		twim->TWIM_SCR = TWIM_SCR_CCOMP;
     6ce:	f04f 0008 	mov.w	r0, #8
     6d2:	62e0      	str	r0, [r4, #44]	; 0x2c
		twim->TWIM_IDR = TWIM_IDR_CCOMP;
     6d4:	6260      	str	r0, [r4, #36]	; 0x24
     6d6:	bd10      	pop	{r4, pc}

000006d8 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed(Twim *twim, uint32_t speed, uint32_t clk,
	uint8_t cycles)
{
     6d8:	b470      	push	{r4, r5, r6}
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);
     6da:	fbb2 f2f1 	udiv	r2, r2, r1
     6de:	ea4f 0252 	mov.w	r2, r2, lsr #1

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     6e2:	2aff      	cmp	r2, #255	; 0xff
     6e4:	d91e      	bls.n	724 <twim_set_speed+0x4c>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     6e6:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     6ea:	2aff      	cmp	r2, #255	; 0xff
     6ec:	d935      	bls.n	75a <twim_set_speed+0x82>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     6ee:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     6f2:	2aff      	cmp	r2, #255	; 0xff
     6f4:	d934      	bls.n	760 <twim_set_speed+0x88>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     6f6:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     6fa:	2aff      	cmp	r2, #255	; 0xff
     6fc:	d933      	bls.n	766 <twim_set_speed+0x8e>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     6fe:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     702:	2aff      	cmp	r2, #255	; 0xff
     704:	d932      	bls.n	76c <twim_set_speed+0x94>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     706:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     70a:	2aff      	cmp	r2, #255	; 0xff
     70c:	d931      	bls.n	772 <twim_set_speed+0x9a>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     70e:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     712:	2aff      	cmp	r2, #255	; 0xff
     714:	d930      	bls.n	778 <twim_set_speed+0xa0>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     716:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     71a:	2aff      	cmp	r2, #255	; 0xff
     71c:	d92f      	bls.n	77e <twim_set_speed+0xa6>
		/* divide f_prescaled value */
		f_prescaled /= 2;
	}

	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
     71e:	f04f 00f8 	mov.w	r0, #248	; 0xf8
     722:	e018      	b.n	756 <twim_set_speed+0x7e>
 */
status_code_t twim_set_speed(Twim *twim, uint32_t speed, uint32_t clk,
	uint8_t cycles)
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
     724:	f04f 0600 	mov.w	r6, #0
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}

	/* set clock waveform generator register */
	twim->TWIM_CWGR = TWIM_CWGR_LOW(f_prescaled / 2)
     728:	ea4f 0152 	mov.w	r1, r2, lsr #1
     72c:	b2cd      	uxtb	r5, r1
			| TWIM_CWGR_HIGH(f_prescaled - f_prescaled / 2)
			| TWIM_CWGR_EXP(cwgr_exp)
			| TWIM_CWGR_DATA(cycles)
			| TWIM_CWGR_STASTO(f_prescaled);
     72e:	ea4f 4402 	mov.w	r4, r2, lsl #16
     732:	f404 047f 	and.w	r4, r4, #16711680	; 0xff0000
		return ERR_INVALID_ARG;
	}

	/* set clock waveform generator register */
	twim->TWIM_CWGR = TWIM_CWGR_LOW(f_prescaled / 2)
			| TWIM_CWGR_HIGH(f_prescaled - f_prescaled / 2)
     736:	432c      	orrs	r4, r5
			| TWIM_CWGR_EXP(cwgr_exp)
			| TWIM_CWGR_DATA(cycles)
     738:	ea4f 6303 	mov.w	r3, r3, lsl #24
     73c:	f003 6570 	and.w	r5, r3, #251658240	; 0xf000000
	}

	/* set clock waveform generator register */
	twim->TWIM_CWGR = TWIM_CWGR_LOW(f_prescaled / 2)
			| TWIM_CWGR_HIGH(f_prescaled - f_prescaled / 2)
			| TWIM_CWGR_EXP(cwgr_exp)
     740:	432c      	orrs	r4, r5
		return ERR_INVALID_ARG;
	}

	/* set clock waveform generator register */
	twim->TWIM_CWGR = TWIM_CWGR_LOW(f_prescaled / 2)
			| TWIM_CWGR_HIGH(f_prescaled - f_prescaled / 2)
     742:	1a52      	subs	r2, r2, r1
     744:	ea4f 6102 	mov.w	r1, r2, lsl #24
			| TWIM_CWGR_EXP(cwgr_exp)
			| TWIM_CWGR_DATA(cycles)
     748:	ea44 4311 	orr.w	r3, r4, r1, lsr #16
			| TWIM_CWGR_STASTO(f_prescaled);
     74c:	ea43 7206 	orr.w	r2, r3, r6, lsl #28
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}

	/* set clock waveform generator register */
	twim->TWIM_CWGR = TWIM_CWGR_LOW(f_prescaled / 2)
     750:	6042      	str	r2, [r0, #4]
			| TWIM_CWGR_HIGH(f_prescaled - f_prescaled / 2)
			| TWIM_CWGR_EXP(cwgr_exp)
			| TWIM_CWGR_DATA(cycles)
			| TWIM_CWGR_STASTO(f_prescaled);

	return STATUS_OK;
     752:	f04f 0000 	mov.w	r0, #0
     756:	b240      	sxtb	r0, r0
     758:	e014      	b.n	784 <twim_set_speed+0xac>
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
		/* increase clock divider */
		cwgr_exp++;
     75a:	f04f 0601 	mov.w	r6, #1
     75e:	e7e3      	b.n	728 <twim_set_speed+0x50>
     760:	f04f 0602 	mov.w	r6, #2
     764:	e7e0      	b.n	728 <twim_set_speed+0x50>
     766:	f04f 0603 	mov.w	r6, #3
     76a:	e7dd      	b.n	728 <twim_set_speed+0x50>
     76c:	f04f 0604 	mov.w	r6, #4
     770:	e7da      	b.n	728 <twim_set_speed+0x50>
     772:	f04f 0605 	mov.w	r6, #5
     776:	e7d7      	b.n	728 <twim_set_speed+0x50>
     778:	f04f 0606 	mov.w	r6, #6
     77c:	e7d4      	b.n	728 <twim_set_speed+0x50>
     77e:	f04f 0607 	mov.w	r6, #7
     782:	e7d1      	b.n	728 <twim_set_speed+0x50>
			| TWIM_CWGR_EXP(cwgr_exp)
			| TWIM_CWGR_DATA(cycles)
			| TWIM_CWGR_STASTO(f_prescaled);

	return STATUS_OK;
}
     784:	bc70      	pop	{r4, r5, r6}
     786:	4770      	bx	lr

00000788 <twim_set_hsmode_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_hsmode_speed(Twim *twim, uint32_t speed, uint32_t clk,
	uint8_t cycles)
{
     788:	b470      	push	{r4, r5, r6}
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);
     78a:	fbb2 f2f1 	udiv	r2, r2, r1
     78e:	ea4f 0252 	mov.w	r2, r2, lsr #1

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     792:	2aff      	cmp	r2, #255	; 0xff
     794:	d91e      	bls.n	7d4 <twim_set_hsmode_speed+0x4c>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     796:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     79a:	2aff      	cmp	r2, #255	; 0xff
     79c:	d935      	bls.n	80a <twim_set_hsmode_speed+0x82>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     79e:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     7a2:	2aff      	cmp	r2, #255	; 0xff
     7a4:	d934      	bls.n	810 <twim_set_hsmode_speed+0x88>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     7a6:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     7aa:	2aff      	cmp	r2, #255	; 0xff
     7ac:	d933      	bls.n	816 <twim_set_hsmode_speed+0x8e>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     7ae:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     7b2:	2aff      	cmp	r2, #255	; 0xff
     7b4:	d932      	bls.n	81c <twim_set_hsmode_speed+0x94>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     7b6:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     7ba:	2aff      	cmp	r2, #255	; 0xff
     7bc:	d931      	bls.n	822 <twim_set_hsmode_speed+0x9a>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     7be:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     7c2:	2aff      	cmp	r2, #255	; 0xff
     7c4:	d930      	bls.n	828 <twim_set_hsmode_speed+0xa0>
		/* increase clock divider */
		cwgr_exp++;
		/* divide f_prescaled value */
		f_prescaled /= 2;
     7c6:	ea4f 0252 	mov.w	r2, r2, lsr #1
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
     7ca:	2aff      	cmp	r2, #255	; 0xff
     7cc:	d92f      	bls.n	82e <twim_set_hsmode_speed+0xa6>
		/* divide f_prescaled value */
		f_prescaled /= 2;
	}

	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
     7ce:	f04f 00f8 	mov.w	r0, #248	; 0xf8
     7d2:	e018      	b.n	806 <twim_set_hsmode_speed+0x7e>
 */
status_code_t twim_set_hsmode_speed(Twim *twim, uint32_t speed, uint32_t clk,
	uint8_t cycles)
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
     7d4:	f04f 0600 	mov.w	r6, #0
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}

	/* set clock waveform generator register */
	twim->TWIM_HSCWGR = TWIM_HSCWGR_LOW(f_prescaled / 2)
     7d8:	ea4f 0152 	mov.w	r1, r2, lsr #1
     7dc:	b2cd      	uxtb	r5, r1
			| TWIM_HSCWGR_HIGH(f_prescaled - f_prescaled / 2)
			| TWIM_HSCWGR_EXP(cwgr_exp)
			| TWIM_HSCWGR_DATA(cycles)
			| TWIM_HSCWGR_STASTO(f_prescaled);
     7de:	ea4f 4402 	mov.w	r4, r2, lsl #16
     7e2:	f404 047f 	and.w	r4, r4, #16711680	; 0xff0000
		return ERR_INVALID_ARG;
	}

	/* set clock waveform generator register */
	twim->TWIM_HSCWGR = TWIM_HSCWGR_LOW(f_prescaled / 2)
			| TWIM_HSCWGR_HIGH(f_prescaled - f_prescaled / 2)
     7e6:	432c      	orrs	r4, r5
			| TWIM_HSCWGR_EXP(cwgr_exp)
			| TWIM_HSCWGR_DATA(cycles)
     7e8:	ea4f 6303 	mov.w	r3, r3, lsl #24
     7ec:	f003 6570 	and.w	r5, r3, #251658240	; 0xf000000
	}

	/* set clock waveform generator register */
	twim->TWIM_HSCWGR = TWIM_HSCWGR_LOW(f_prescaled / 2)
			| TWIM_HSCWGR_HIGH(f_prescaled - f_prescaled / 2)
			| TWIM_HSCWGR_EXP(cwgr_exp)
     7f0:	432c      	orrs	r4, r5
		return ERR_INVALID_ARG;
	}

	/* set clock waveform generator register */
	twim->TWIM_HSCWGR = TWIM_HSCWGR_LOW(f_prescaled / 2)
			| TWIM_HSCWGR_HIGH(f_prescaled - f_prescaled / 2)
     7f2:	1a52      	subs	r2, r2, r1
     7f4:	ea4f 6102 	mov.w	r1, r2, lsl #24
			| TWIM_HSCWGR_EXP(cwgr_exp)
			| TWIM_HSCWGR_DATA(cycles)
     7f8:	ea44 4311 	orr.w	r3, r4, r1, lsr #16
			| TWIM_HSCWGR_STASTO(f_prescaled);
     7fc:	ea43 7206 	orr.w	r2, r3, r6, lsl #28
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}

	/* set clock waveform generator register */
	twim->TWIM_HSCWGR = TWIM_HSCWGR_LOW(f_prescaled / 2)
     800:	6382      	str	r2, [r0, #56]	; 0x38
			| TWIM_HSCWGR_HIGH(f_prescaled - f_prescaled / 2)
			| TWIM_HSCWGR_EXP(cwgr_exp)
			| TWIM_HSCWGR_DATA(cycles)
			| TWIM_HSCWGR_STASTO(f_prescaled);

	return STATUS_OK;
     802:	f04f 0000 	mov.w	r0, #0
     806:	b240      	sxtb	r0, r0
     808:	e014      	b.n	834 <twim_set_hsmode_speed+0xac>
	f_prescaled = (clk / speed / 2);

	/* f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits */
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
		/* increase clock divider */
		cwgr_exp++;
     80a:	f04f 0601 	mov.w	r6, #1
     80e:	e7e3      	b.n	7d8 <twim_set_hsmode_speed+0x50>
     810:	f04f 0602 	mov.w	r6, #2
     814:	e7e0      	b.n	7d8 <twim_set_hsmode_speed+0x50>
     816:	f04f 0603 	mov.w	r6, #3
     81a:	e7dd      	b.n	7d8 <twim_set_hsmode_speed+0x50>
     81c:	f04f 0604 	mov.w	r6, #4
     820:	e7da      	b.n	7d8 <twim_set_hsmode_speed+0x50>
     822:	f04f 0605 	mov.w	r6, #5
     826:	e7d7      	b.n	7d8 <twim_set_hsmode_speed+0x50>
     828:	f04f 0606 	mov.w	r6, #6
     82c:	e7d4      	b.n	7d8 <twim_set_hsmode_speed+0x50>
     82e:	f04f 0607 	mov.w	r6, #7
     832:	e7d1      	b.n	7d8 <twim_set_hsmode_speed+0x50>
			| TWIM_HSCWGR_EXP(cwgr_exp)
			| TWIM_HSCWGR_DATA(cycles)
			| TWIM_HSCWGR_STASTO(f_prescaled);

	return STATUS_OK;
}
     834:	bc70      	pop	{r4, r5, r6}
     836:	4770      	bx	lr

00000838 <twim_set_config>:
 *
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_config(Twim *twim, struct twim_config *config)
{
     838:	b570      	push	{r4, r5, r6, lr}
     83a:	4605      	mov	r5, r0
     83c:	460c      	mov	r4, r1
	sysclk_enable_peripheral_clock(twim);
     83e:	f641 23bd 	movw	r3, #6845	; 0x1abd
     842:	f2c0 0300 	movt	r3, #0
     846:	4798      	blx	r3
	/* Enable master transfer */
	twim->TWIM_CR = TWIM_CR_MEN;
     848:	f04f 0001 	mov.w	r0, #1
     84c:	6028      	str	r0, [r5, #0]
	/* Reset TWI */
	twim->TWIM_CR = TWIM_CR_SWRST;
     84e:	f04f 0180 	mov.w	r1, #128	; 0x80
     852:	6029      	str	r1, [r5, #0]
	/* Clear SR */
	twim->TWIM_SCR = ~0UL;
     854:	f04f 32ff 	mov.w	r2, #4294967295
     858:	62ea      	str	r2, [r5, #44]	; 0x2c

	if (config->smbus) {
     85a:	7ba3      	ldrb	r3, [r4, #14]
     85c:	b12b      	cbz	r3, 86a <twim_set_config+0x32>
		/* Enable SMBUS Transfer */
		twim->TWIM_CR = TWIM_CR_SMEN;
     85e:	f04f 0010 	mov.w	r0, #16
     862:	6028      	str	r0, [r5, #0]
		twim->TWIM_SMBTR = (uint32_t) -1;
     864:	f04f 31ff 	mov.w	r1, #4294967295
     868:	60a9      	str	r1, [r5, #8]
	}

	/* Select the speed */
	if (config->speed) {
     86a:	6861      	ldr	r1, [r4, #4]
     86c:	b149      	cbz	r1, 882 <twim_set_config+0x4a>
		if (twim_set_speed(twim, config->speed, config->twim_clk,
     86e:	4628      	mov	r0, r5
     870:	6822      	ldr	r2, [r4, #0]
     872:	7b23      	ldrb	r3, [r4, #12]
     874:	f240 66d9 	movw	r6, #1753	; 0x6d9
     878:	f2c0 0600 	movt	r6, #0
     87c:	47b0      	blx	r6
     87e:	2800      	cmp	r0, #0
     880:	d15d      	bne.n	93e <twim_set_config+0x106>
				config->data_setup_cycles) != STATUS_OK) {
			return ERR_INVALID_ARG;
		}
	}
	if (config->hsmode_speed) {
     882:	68a1      	ldr	r1, [r4, #8]
     884:	b149      	cbz	r1, 89a <twim_set_config+0x62>
		if (twim_set_hsmode_speed(twim, config->hsmode_speed, config->twim_clk,
     886:	4628      	mov	r0, r5
     888:	6822      	ldr	r2, [r4, #0]
     88a:	7b63      	ldrb	r3, [r4, #13]
     88c:	f240 7689 	movw	r6, #1929	; 0x789
     890:	f2c0 0600 	movt	r6, #0
     894:	47b0      	blx	r6
     896:	2800      	cmp	r0, #0
     898:	d154      	bne.n	944 <twim_set_config+0x10c>
		}
	}

	/* Set clock and data slew rate */
	twim->TWIM_SRR = ((config->speed < TWI_FAST_MODE_PLUS_SPEED) ?
			TWIM_SRR_FILTER(2) : TWIM_SRR_FILTER(3))
     89a:	f244 233f 	movw	r3, #16959	; 0x423f
     89e:	f2c0 030f 	movt	r3, #15
     8a2:	6862      	ldr	r2, [r4, #4]
     8a4:	429a      	cmp	r2, r3
     8a6:	bf8c      	ite	hi
     8a8:	f04f 5240 	movhi.w	r2, #805306368	; 0x30000000
     8ac:	f04f 5200 	movls.w	r2, #536870912	; 0x20000000
			| TWIM_SRR_CLSLEW(config->clock_slew_limit)
			| TWIM_SRR_CLDRIVEL(config->clock_drive_strength_low)
			| TWIM_SRR_DASLEW(config->data_slew_limit)
     8b0:	7c60      	ldrb	r0, [r4, #17]
     8b2:	ea4f 2100 	mov.w	r1, r0, lsl #8
     8b6:	f401 7140 	and.w	r1, r1, #768	; 0x300
			| TWIM_SRR_DADRIVEL(config->data_drive_strength_low);
     8ba:	7ca3      	ldrb	r3, [r4, #18]
     8bc:	f003 0007 	and.w	r0, r3, #7

	/* Set clock and data slew rate */
	twim->TWIM_SRR = ((config->speed < TWI_FAST_MODE_PLUS_SPEED) ?
			TWIM_SRR_FILTER(2) : TWIM_SRR_FILTER(3))
			| TWIM_SRR_CLSLEW(config->clock_slew_limit)
			| TWIM_SRR_CLDRIVEL(config->clock_drive_strength_low)
     8c0:	4301      	orrs	r1, r0
     8c2:	7c23      	ldrb	r3, [r4, #16]
     8c4:	ea4f 4003 	mov.w	r0, r3, lsl #16
     8c8:	f400 20e0 	and.w	r0, r0, #458752	; 0x70000
	}

	/* Set clock and data slew rate */
	twim->TWIM_SRR = ((config->speed < TWI_FAST_MODE_PLUS_SPEED) ?
			TWIM_SRR_FILTER(2) : TWIM_SRR_FILTER(3))
			| TWIM_SRR_CLSLEW(config->clock_slew_limit)
     8cc:	7be3      	ldrb	r3, [r4, #15]
     8ce:	ea4f 6303 	mov.w	r3, r3, lsl #24
     8d2:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
     8d6:	4318      	orrs	r0, r3
			| TWIM_SRR_CLDRIVEL(config->clock_drive_strength_low)
			| TWIM_SRR_DASLEW(config->data_slew_limit)
     8d8:	4301      	orrs	r1, r0
			| TWIM_SRR_DADRIVEL(config->data_drive_strength_low);
     8da:	4311      	orrs	r1, r2
			return ERR_INVALID_ARG;
		}
	}

	/* Set clock and data slew rate */
	twim->TWIM_SRR = ((config->speed < TWI_FAST_MODE_PLUS_SPEED) ?
     8dc:	63e9      	str	r1, [r5, #60]	; 0x3c
	twim->TWIM_HSSRR = TWIM_HSSRR_FILTER(1)
			| TWIM_HSSRR_CLSLEW(config->hs_clock_slew_limit)
			| TWIM_HSSRR_CLDRIVEL(config->hs_clock_drive_strength_low)
			| TWIM_HSSRR_CLDRIVEH(config->hs_clock_drive_strength_high)
			| TWIM_HSSRR_DASLEW(config->hs_data_slew_limit)
			| TWIM_HSSRR_DADRIVEL(config->hs_data_drive_strength_low);
     8de:	7de2      	ldrb	r2, [r4, #23]
     8e0:	f002 0307 	and.w	r3, r2, #7
     8e4:	f043 5080 	orr.w	r0, r3, #268435456	; 0x10000000
			| TWIM_SRR_CLDRIVEL(config->clock_drive_strength_low)
			| TWIM_SRR_DASLEW(config->data_slew_limit)
			| TWIM_SRR_DADRIVEL(config->data_drive_strength_low);
	twim->TWIM_HSSRR = TWIM_HSSRR_FILTER(1)
			| TWIM_HSSRR_CLSLEW(config->hs_clock_slew_limit)
			| TWIM_HSSRR_CLDRIVEL(config->hs_clock_drive_strength_low)
     8e8:	7d61      	ldrb	r1, [r4, #21]
     8ea:	ea4f 4201 	mov.w	r2, r1, lsl #16
     8ee:	f402 21e0 	and.w	r1, r2, #458752	; 0x70000
			| TWIM_SRR_CLSLEW(config->clock_slew_limit)
			| TWIM_SRR_CLDRIVEL(config->clock_drive_strength_low)
			| TWIM_SRR_DASLEW(config->data_slew_limit)
			| TWIM_SRR_DADRIVEL(config->data_drive_strength_low);
	twim->TWIM_HSSRR = TWIM_HSSRR_FILTER(1)
			| TWIM_HSSRR_CLSLEW(config->hs_clock_slew_limit)
     8f2:	7ce3      	ldrb	r3, [r4, #19]
     8f4:	ea4f 6203 	mov.w	r2, r3, lsl #24
     8f8:	f002 7340 	and.w	r3, r2, #50331648	; 0x3000000
			| TWIM_HSSRR_CLDRIVEL(config->hs_clock_drive_strength_low)
     8fc:	ea41 0203 	orr.w	r2, r1, r3
			| TWIM_HSSRR_CLDRIVEH(config->hs_clock_drive_strength_high)
     900:	7d21      	ldrb	r1, [r4, #20]
     902:	ea4f 5301 	mov.w	r3, r1, lsl #20
     906:	f403 1140 	and.w	r1, r3, #3145728	; 0x300000
     90a:	430a      	orrs	r2, r1
			| TWIM_HSSRR_DASLEW(config->hs_data_slew_limit)
     90c:	7da3      	ldrb	r3, [r4, #22]
     90e:	ea4f 2103 	mov.w	r1, r3, lsl #8
     912:	f401 7340 	and.w	r3, r1, #768	; 0x300
     916:	431a      	orrs	r2, r3
			| TWIM_HSSRR_DADRIVEL(config->hs_data_drive_strength_low);
     918:	4310      	orrs	r0, r2
			TWIM_SRR_FILTER(2) : TWIM_SRR_FILTER(3))
			| TWIM_SRR_CLSLEW(config->clock_slew_limit)
			| TWIM_SRR_CLDRIVEL(config->clock_drive_strength_low)
			| TWIM_SRR_DASLEW(config->data_slew_limit)
			| TWIM_SRR_DADRIVEL(config->data_drive_strength_low);
	twim->TWIM_HSSRR = TWIM_HSSRR_FILTER(1)
     91a:	6428      	str	r0, [r5, #64]	; 0x40
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
     91c:	f640 11c8 	movw	r1, #2504	; 0x9c8
     920:	f2c2 0100 	movt	r1, #8192	; 0x2000
     924:	f04f 0300 	mov.w	r3, #0
     928:	700b      	strb	r3, [r1, #0]
     92a:	704b      	strb	r3, [r1, #1]
     92c:	708b      	strb	r3, [r1, #2]
     92e:	70cb      	strb	r3, [r1, #3]
     930:	710b      	strb	r3, [r1, #4]
     932:	714b      	strb	r3, [r1, #5]
     934:	718b      	strb	r3, [r1, #6]
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
     936:	f04f 0201 	mov.w	r2, #1
     93a:	71ca      	strb	r2, [r1, #7]

#if TWIM_LOW_POWER_ENABLE
	sleepmgr_init();
#endif

	return STATUS_OK;
     93c:	e004      	b.n	948 <twim_set_config+0x110>

	/* Select the speed */
	if (config->speed) {
		if (twim_set_speed(twim, config->speed, config->twim_clk,
				config->data_setup_cycles) != STATUS_OK) {
			return ERR_INVALID_ARG;
     93e:	f04f 03f8 	mov.w	r3, #248	; 0xf8
     942:	e001      	b.n	948 <twim_set_config+0x110>
		}
	}
	if (config->hsmode_speed) {
		if (twim_set_hsmode_speed(twim, config->hsmode_speed, config->twim_clk,
				config->hsmode_data_setup_cycles) != STATUS_OK) {
			return ERR_INVALID_ARG;
     944:	f04f 03f8 	mov.w	r3, #248	; 0xf8
#if TWIM_LOW_POWER_ENABLE
	sleepmgr_init();
#endif

	return STATUS_OK;
}
     948:	b258      	sxtb	r0, r3
     94a:	bd70      	pop	{r4, r5, r6, pc}

0000094c <twim_enable_interrupt>:
 * \param interrupt_source  The TWI interrupt to be enabled
 */
void twim_enable_interrupt(Twim *twim, uint32_t interrupt_source)
{
	/* Set the interrupt flags */
	twim->TWIM_IER = interrupt_source;
     94c:	6201      	str	r1, [r0, #32]
     94e:	4770      	bx	lr

00000950 <twim_get_status>:
 *
 * \param twim   Base address of the TWIM
 */
uint32_t twim_get_status(Twim *twim)
{
	return twim->TWIM_SR;
     950:	69c0      	ldr	r0, [r0, #28]
}
     952:	4770      	bx	lr

00000954 <twi_master_write>:
 *
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twi_master_write(Twim *twim, struct twim_package *package)
{
     954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     958:	4606      	mov	r6, r0
     95a:	460c      	mov	r4, r1
	uint32_t twim_ch = find_twim_channel_num(twim);
     95c:	f240 5311 	movw	r3, #1297	; 0x511
     960:	f2c0 0300 	movt	r3, #0
     964:	4798      	blx	r3
     966:	4605      	mov	r5, r0

	/* Reset the TWIM module to clear the THR register */
	twim->TWIM_CR = TWIM_CR_MEN;
     968:	f04f 0001 	mov.w	r0, #1
     96c:	6030      	str	r0, [r6, #0]
	twim->TWIM_CR = TWIM_CR_SWRST;
     96e:	f04f 0180 	mov.w	r1, #128	; 0x80
     972:	6031      	str	r1, [r6, #0]
	twim->TWIM_CR = TWIM_CR_MDIS;
     974:	f04f 0202 	mov.w	r2, #2
     978:	6032      	str	r2, [r6, #0]
	/* Clear the interrupt flags */
	twim->TWIM_IDR = ~0UL;
     97a:	f04f 37ff 	mov.w	r7, #4294967295
     97e:	6277      	str	r7, [r6, #36]	; 0x24
	/* Clear the status flags */
	twim->TWIM_SCR = ~0UL;
     980:	62f7      	str	r7, [r6, #44]	; 0x2c
	/* Initialize bus transfer status */
	transfer_status[twim_ch] = TWI_SUCCESS;
     982:	f04f 0300 	mov.w	r3, #0
     986:	f640 103c 	movw	r0, #2364	; 0x93c
     98a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     98e:	5543      	strb	r3, [r0, r5]
	/* Mask NACK and TXRDY interrupts */
	twim_it_mask[twim_ch] = TWIM_IER_STD_MASK | TWIM_IER_TXRDY;
     990:	f640 1250 	movw	r2, #2384	; 0x950
     994:	f2c2 0200 	movt	r2, #8192	; 0x2000
     998:	f240 5102 	movw	r1, #1282	; 0x502
     99c:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
	/* Set next transfer to false */
	twim_next[twim_ch] = false;
     9a0:	f640 1760 	movw	r7, #2400	; 0x960
     9a4:	f2c2 0700 	movt	r7, #8192	; 0x2000
     9a8:	557b      	strb	r3, [r7, r5]

	/* Check if internal address access is performed */
	if (package->addr_length) {
     9aa:	79e3      	ldrb	r3, [r4, #7]
     9ac:	b1db      	cbz	r3, 9e6 <twi_master_write+0x92>
		/* Selection of first valid byte of the address */
		twim_tx_data[twim_ch] = package->addr;
     9ae:	f104 0004 	add.w	r0, r4, #4
     9b2:	f640 1240 	movw	r2, #2368	; 0x940
     9b6:	f2c2 0200 	movt	r2, #8192	; 0x2000
     9ba:	f842 0025 	str.w	r0, [r2, r5, lsl #2]
		/* Set the number of bytes to transmit */
		twim_tx_nb_bytes[twim_ch] = package->addr_length;
     9be:	f640 1174 	movw	r1, #2420	; 0x974
     9c2:	f2c2 0100 	movt	r1, #8192	; 0x2000
     9c6:	f841 3025 	str.w	r3, [r1, r5, lsl #2]
		/* Set next transfer to true */
		twim_next[twim_ch] = true;
     9ca:	f640 1360 	movw	r3, #2400	; 0x960
     9ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9d2:	f04f 0701 	mov.w	r7, #1
     9d6:	555f      	strb	r7, [r3, r5]
		/* Set the number of bytes & address for next transfer */
		twim_package[twim_ch] = package;
     9d8:	f640 1064 	movw	r0, #2404	; 0x964
     9dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9e0:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
     9e4:	e00d      	b.n	a02 <twi_master_write+0xae>
	} else {
		/* Get a pointer to applicative data */
		twim_tx_data[twim_ch] = package->buffer;
     9e6:	68a0      	ldr	r0, [r4, #8]
     9e8:	f640 1240 	movw	r2, #2368	; 0x940
     9ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
     9f0:	f842 0025 	str.w	r0, [r2, r5, lsl #2]
		/* Get a copy of nb bytes to write */
		twim_tx_nb_bytes[twim_ch] = package->length;
     9f4:	68e1      	ldr	r1, [r4, #12]
     9f6:	f640 1774 	movw	r7, #2420	; 0x974
     9fa:	f2c2 0700 	movt	r7, #8192	; 0x2000
     9fe:	f847 1025 	str.w	r1, [r7, r5, lsl #2]
	}

	/* Initiate the transfer to send the data */
	twim->TWIM_CMDR = (package->high_speed ? (TWIM_CMDR_HS |
			TWIM_CMDR_HSMCODE(package->high_speed_code)) : 0)
			| TWIM_CMDR_SADR(package->chip)
     a02:	7c62      	ldrb	r2, [r4, #17]
     a04:	b13a      	cbz	r2, a16 <twi_master_write+0xc2>
		twim_tx_nb_bytes[twim_ch] = package->length;
	}

	/* Initiate the transfer to send the data */
	twim->TWIM_CMDR = (package->high_speed ? (TWIM_CMDR_HS |
			TWIM_CMDR_HSMCODE(package->high_speed_code)) : 0)
     a06:	7ca3      	ldrb	r3, [r4, #18]
     a08:	ea4f 7703 	mov.w	r7, r3, lsl #28
     a0c:	f007 40e0 	and.w	r0, r7, #1879048192	; 0x70000000
			| TWIM_CMDR_SADR(package->chip)
     a10:	f040 6180 	orr.w	r1, r0, #67108864	; 0x4000000
     a14:	e001      	b.n	a1a <twi_master_write+0xc6>
     a16:	f04f 0100 	mov.w	r1, #0
     a1a:	6822      	ldr	r2, [r4, #0]
     a1c:	f240 73fe 	movw	r3, #2046	; 0x7fe
     a20:	ea03 0742 	and.w	r7, r3, r2, lsl #1
			| TWIM_CMDR_NBYTES(package->length + package->addr_length)
     a24:	79e0      	ldrb	r0, [r4, #7]
     a26:	68e2      	ldr	r2, [r4, #12]
     a28:	1883      	adds	r3, r0, r2
     a2a:	ea4f 4003 	mov.w	r0, r3, lsl #16
     a2e:	f400 007f 	and.w	r0, r0, #16711680	; 0xff0000
			| TWIM_CMDR_VALID
			| TWIM_CMDR_START
			| TWIM_CMDR_STOP
			| (package->ten_bit ? TWIM_CMDR_TENBIT : 0);
     a32:	7c24      	ldrb	r4, [r4, #16]
     a34:	2c00      	cmp	r4, #0
     a36:	bf14      	ite	ne
     a38:	f44f 6200 	movne.w	r2, #2048	; 0x800
     a3c:	2200      	moveq	r2, #0
	}

	/* Initiate the transfer to send the data */
	twim->TWIM_CMDR = (package->high_speed ? (TWIM_CMDR_HS |
			TWIM_CMDR_HSMCODE(package->high_speed_code)) : 0)
			| TWIM_CMDR_SADR(package->chip)
     a3e:	f447 4760 	orr.w	r7, r7, #57344	; 0xe000
			| TWIM_CMDR_NBYTES(package->length + package->addr_length)
     a42:	4307      	orrs	r7, r0
			| TWIM_CMDR_VALID
			| TWIM_CMDR_START
			| TWIM_CMDR_STOP
			| (package->ten_bit ? TWIM_CMDR_TENBIT : 0);
     a44:	430f      	orrs	r7, r1
     a46:	4317      	orrs	r7, r2
		/* Get a copy of nb bytes to write */
		twim_tx_nb_bytes[twim_ch] = package->length;
	}

	/* Initiate the transfer to send the data */
	twim->TWIM_CMDR = (package->high_speed ? (TWIM_CMDR_HS |
     a48:	60f7      	str	r7, [r6, #12]
			| TWIM_CMDR_START
			| TWIM_CMDR_STOP
			| (package->ten_bit ? TWIM_CMDR_TENBIT : 0);

	/* Update IMR through IER */
	twim->TWIM_IER = twim_it_mask[twim_ch];
     a4a:	f640 1150 	movw	r1, #2384	; 0x950
     a4e:	f2c2 0100 	movt	r1, #8192	; 0x2000
     a52:	f851 3025 	ldr.w	r3, [r1, r5, lsl #2]
     a56:	6233      	str	r3, [r6, #32]
	/* Enable master transfer */
	twim->TWIM_CR = TWIM_CR_MEN;
     a58:	f04f 0001 	mov.w	r0, #1
     a5c:	6030      	str	r0, [r6, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     a5e:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     a62:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     a64:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
     a68:	f240 0238 	movw	r2, #56	; 0x38
     a6c:	f2c2 0200 	movt	r2, #8192	; 0x2000
     a70:	f04f 0700 	mov.w	r7, #0
     a74:	7017      	strb	r7, [r2, #0]
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     a76:	f640 13c8 	movw	r3, #2504	; 0x9c8
     a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a7e:	7899      	ldrb	r1, [r3, #2]
     a80:	f101 0101 	add.w	r1, r1, #1
     a84:	7099      	strb	r1, [r3, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     a86:	2c00      	cmp	r4, #0
     a88:	d138      	bne.n	afc <twi_master_write+0x1a8>
		cpu_irq_enable();
     a8a:	f240 0038 	movw	r0, #56	; 0x38
     a8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a92:	f04f 0401 	mov.w	r4, #1
     a96:	7004      	strb	r4, [r0, #0]
     a98:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     a9c:	b662      	cpsie	i
     a9e:	e02d      	b.n	afc <twi_master_write+0x1a8>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     aa0:	b672      	cpsid	i
     aa2:	f3bf 8f5f 	dmb	sy
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
     aa6:	f04f 0300 	mov.w	r3, #0
     aaa:	7023      	strb	r3, [r4, #0]

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
     aac:	f640 11c8 	movw	r1, #2504	; 0x9c8
     ab0:	f2c2 0100 	movt	r1, #8192	; 0x2000
     ab4:	7808      	ldrb	r0, [r1, #0]
     ab6:	b968      	cbnz	r0, ad4 <twi_master_write+0x180>
     ab8:	f640 13c8 	movw	r3, #2504	; 0x9c8
     abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 * mode, until the first non-zero lock count is found. The deepest allowable
 * sleep mode is then returned.
 */
static inline enum sleepmgr_mode sleepmgr_get_sleep_mode(void)
{
	enum sleepmgr_mode sleep_mode = SLEEPMGR_ACTIVE;
     ac0:	f04f 0100 	mov.w	r1, #0
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
		lock_ptr++;
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
     ac4:	f101 0101 	add.w	r1, r1, #1
     ac8:	b2c9      	uxtb	r1, r1

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
     aca:	f813 2f01 	ldrb.w	r2, [r3, #1]!
     ace:	2a00      	cmp	r2, #0
     ad0:	d0f8      	beq.n	ac4 <twi_master_write+0x170>
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
     ad2:	b931      	cbnz	r1, ae2 <twi_master_write+0x18e>
		cpu_irq_enable();
     ad4:	f04f 0101 	mov.w	r1, #1
     ad8:	7021      	strb	r1, [r4, #0]
     ada:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     ade:	b662      	cpsie	i
     ae0:	e01c      	b.n	b1c <twi_master_write+0x1c8>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     ae2:	b672      	cpsid	i
     ae4:	f3bf 8f5f 	dmb	sy

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	cpu_irq_disable();
     ae8:	f04f 0000 	mov.w	r0, #0
     aec:	7020      	strb	r0, [r4, #0]

	/* Enter the sleep mode. */
	bpm_sleep(BPM, sleep_mode);
     aee:	4648      	mov	r0, r9
     af0:	f642 235d 	movw	r3, #10845	; 0x2a5d
     af4:	f2c0 0300 	movt	r3, #0
     af8:	4798      	blx	r3
     afa:	e00f      	b.n	b1c <twi_master_write+0x1c8>
	/* Send data */
#if TWIM_LOW_POWER_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_1);
	while (!(transfer_status[twim_ch])
     afc:	f640 173c 	movw	r7, #2364	; 0x93c
     b00:	f2c2 0700 	movt	r7, #8192	; 0x2000
			&& !(twim_get_status(twim) & TWIM_SR_IDLE)) {
     b04:	f640 1851 	movw	r8, #2385	; 0x951
     b08:	f2c0 0800 	movt	r8, #0
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
     b0c:	f240 0438 	movw	r4, #56	; 0x38
     b10:	f2c2 0400 	movt	r4, #8192	; 0x2000
     b14:	f04f 0900 	mov.w	r9, #0
     b18:	f2c4 090f 	movt	r9, #16399	; 0x400f
	/* Enable master transfer */
	twim->TWIM_CR = TWIM_CR_MEN;
	/* Send data */
#if TWIM_LOW_POWER_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_1);
	while (!(transfer_status[twim_ch])
     b1c:	5d7a      	ldrb	r2, [r7, r5]
     b1e:	b922      	cbnz	r2, b2a <twi_master_write+0x1d6>
			&& !(twim_get_status(twim) & TWIM_SR_IDLE)) {
     b20:	4630      	mov	r0, r6
     b22:	47c0      	blx	r8
     b24:	f010 0f10 	tst.w	r0, #16
     b28:	d0ba      	beq.n	aa0 <twi_master_write+0x14c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     b2a:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     b2e:	b672      	cpsid	i
     b30:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
     b34:	f240 0338 	movw	r3, #56	; 0x38
     b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b3c:	f04f 0100 	mov.w	r1, #0
     b40:	7019      	strb	r1, [r3, #0]
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
     b42:	f640 12c8 	movw	r2, #2504	; 0x9c8
     b46:	f2c2 0200 	movt	r2, #8192	; 0x2000
     b4a:	7893      	ldrb	r3, [r2, #2]
     b4c:	f103 31ff 	add.w	r1, r3, #4294967295
     b50:	7091      	strb	r1, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     b52:	b948      	cbnz	r0, b68 <twi_master_write+0x214>
		cpu_irq_enable();
     b54:	f240 0038 	movw	r0, #56	; 0x38
     b58:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b5c:	f04f 0201 	mov.w	r2, #1
     b60:	7002      	strb	r2, [r0, #0]
     b62:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     b66:	b662      	cpsie	i
			&& !(twim_get_status(twim) & TWIM_SR_IDLE)) {
	}
#endif

	/* Disable master transfer */
	twim->TWIM_CR = TWIM_CR_MDIS;
     b68:	f04f 0302 	mov.w	r3, #2
     b6c:	6033      	str	r3, [r6, #0]
	/* Check for nack */
	if (transfer_status[twim_ch] == TWI_RECEIVE_NACK
     b6e:	f640 113c 	movw	r1, #2364	; 0x93c
     b72:	f2c2 0100 	movt	r1, #8192	; 0x2000
     b76:	5d48      	ldrb	r0, [r1, r5]
     b78:	b242      	sxtb	r2, r0
     b7a:	f112 0f04 	cmn.w	r2, #4
     b7e:	d00b      	beq.n	b98 <twi_master_write+0x244>
			|| transfer_status[twim_ch] == TWI_ARBITRATION_LOST) {
     b80:	f640 133c 	movw	r3, #2364	; 0x93c
     b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b88:	5d59      	ldrb	r1, [r3, r5]
     b8a:	b248      	sxtb	r0, r1
		return ERR_IO_ERROR;
     b8c:	f110 0f02 	cmn.w	r0, #2
     b90:	bf0c      	ite	eq
     b92:	22ff      	moveq	r2, #255	; 0xff
     b94:	2200      	movne	r2, #0
     b96:	e001      	b.n	b9c <twi_master_write+0x248>
     b98:	f04f 02ff 	mov.w	r2, #255	; 0xff
	}
	return STATUS_OK;
}
     b9c:	b250      	sxtb	r0, r2
     b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     ba2:	bf00      	nop

00000ba4 <twim_set_callback>:
 * \param callback   Callback function pointer
 * \param irq_level  Interrupt level
 */
void twim_set_callback(Twim *twim, uint32_t interrupt_source,
	twim_callback_t callback, uint8_t irq_level)
{
     ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     ba8:	4604      	mov	r4, r0
     baa:	460e      	mov	r6, r1
     bac:	4690      	mov	r8, r2
     bae:	461f      	mov	r7, r3
	uint32_t twim_ch = find_twim_channel_num(twim);
     bb0:	f240 5311 	movw	r3, #1297	; 0x511
     bb4:	f2c0 0300 	movt	r3, #0
     bb8:	4798      	blx	r3
	uint32_t irq_line = 0;

#if defined(ID_TWIM3)
	if (twim == TWIM3) {
     bba:	f44f 4540 	mov.w	r5, #49152	; 0xc000
     bbe:	f2c4 0507 	movt	r5, #16391	; 0x4007
     bc2:	42ac      	cmp	r4, r5
     bc4:	d00e      	beq.n	be4 <twim_set_callback+0x40>
		irq_line = TWIM3_IRQn;
	}
#endif
#if defined(ID_TWIM2)
	if (twim == TWIM2) {
     bc6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     bca:	f2c4 0107 	movt	r1, #16391	; 0x4007
     bce:	428c      	cmp	r4, r1
     bd0:	d011      	beq.n	bf6 <twim_set_callback+0x52>
		irq_line = TWIM2_IRQn;
	}
#endif
#if defined(ID_TWIM1)
	if (twim == TWIM1) {
     bd2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
     bd6:	f2c4 0201 	movt	r2, #16385	; 0x4001
     bda:	4294      	cmp	r4, r2
     bdc:	d04f      	beq.n	c7e <twim_set_callback+0xda>
 */
void twim_set_callback(Twim *twim, uint32_t interrupt_source,
	twim_callback_t callback, uint8_t irq_level)
{
	uint32_t twim_ch = find_twim_channel_num(twim);
	uint32_t irq_line = 0;
     bde:	f04f 0500 	mov.w	r5, #0
     be2:	e001      	b.n	be8 <twim_set_callback+0x44>

#if defined(ID_TWIM3)
	if (twim == TWIM3) {
		irq_line = TWIM3_IRQn;
     be4:	f04f 054e 	mov.w	r5, #78	; 0x4e
	if (twim == TWIM1) {
		irq_line = TWIM1_IRQn;
	}
#endif
#if defined(ID_TWIM0)
	if (twim == TWIM0) {
     be8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     bec:	f2c4 0101 	movt	r1, #16385	; 0x4001
     bf0:	428c      	cmp	r4, r1
     bf2:	d102      	bne.n	bfa <twim_set_callback+0x56>
     bf4:	e030      	b.n	c58 <twim_set_callback+0xb4>
		irq_line = TWIM3_IRQn;
	}
#endif
#if defined(ID_TWIM2)
	if (twim == TWIM2) {
		irq_line = TWIM2_IRQn;
     bf6:	f04f 054d 	mov.w	r5, #77	; 0x4d
#if defined(ID_TWIM0)
	if (twim == TWIM0) {
		irq_line = TWIM0_IRQn;
	}
#endif
	twim_callback_pointer[twim_ch] = callback;
     bfa:	f640 231c 	movw	r3, #2588	; 0xa1c
     bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c02:	f843 8020 	str.w	r8, [r3, r0, lsl #2]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     c06:	462a      	mov	r2, r5
     c08:	ea4f 1055 	mov.w	r0, r5, lsr #5
     c0c:	f005 051f 	and.w	r5, r5, #31
     c10:	f04f 0101 	mov.w	r1, #1
     c14:	fa01 f505 	lsl.w	r5, r1, r5
     c18:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     c1c:	f2ce 0300 	movt	r3, #57344	; 0xe000
     c20:	f100 0160 	add.w	r1, r0, #96	; 0x60
     c24:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     c28:	ea4f 1707 	mov.w	r7, r7, lsl #4
     c2c:	b2ff      	uxtb	r7, r7
     c2e:	f102 4360 	add.w	r3, r2, #3758096384	; 0xe0000000
     c32:	f503 4161 	add.w	r1, r3, #57600	; 0xe100
     c36:	f881 7300 	strb.w	r7, [r1, #768]	; 0x300
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
     c3a:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     c3e:	f2ce 0200 	movt	r2, #57344	; 0xe000
     c42:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
	NVIC_ClearPendingIRQ((IRQn_Type)irq_line);
	NVIC_SetPriority((IRQn_Type)irq_line, irq_level);
	NVIC_EnableIRQ((IRQn_Type)irq_line);
	twim_enable_interrupt(twim, interrupt_source);
     c46:	4620      	mov	r0, r4
     c48:	4631      	mov	r1, r6
     c4a:	f640 134d 	movw	r3, #2381	; 0x94d
     c4e:	f2c0 0300 	movt	r3, #0
     c52:	4798      	blx	r3
     c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
#if defined(ID_TWIM0)
	if (twim == TWIM0) {
		irq_line = TWIM0_IRQn;
	}
#endif
	twim_callback_pointer[twim_ch] = callback;
     c58:	f640 221c 	movw	r2, #2588	; 0xa1c
     c5c:	f2c2 0200 	movt	r2, #8192	; 0x2000
     c60:	f842 8020 	str.w	r8, [r2, r0, lsl #2]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     c64:	f44f 4061 	mov.w	r0, #57600	; 0xe100
     c68:	f2ce 0000 	movt	r0, #57344	; 0xe000
     c6c:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
     c70:	f8c0 5184 	str.w	r5, [r0, #388]	; 0x184
     c74:	f04f 0001 	mov.w	r0, #1
     c78:	f04f 023d 	mov.w	r2, #61	; 0x3d
     c7c:	e7d4      	b.n	c28 <twim_set_callback+0x84>
     c7e:	f640 231c 	movw	r3, #2588	; 0xa1c
     c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c86:	f843 8020 	str.w	r8, [r3, r0, lsl #2]
     c8a:	f44f 4061 	mov.w	r0, #57600	; 0xe100
     c8e:	f2ce 0000 	movt	r0, #57344	; 0xe000
     c92:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
     c96:	f8c0 5184 	str.w	r5, [r0, #388]	; 0x184
     c9a:	f04f 0001 	mov.w	r0, #1
     c9e:	f04f 023f 	mov.w	r2, #63	; 0x3f
     ca2:	e7c1      	b.n	c28 <twim_set_callback+0x84>

00000ca4 <TWIM0_Handler>:
	twim_enable_interrupt(twim, interrupt_source);
}

#if defined(ID_TWIM0)
void TWIM0_Handler(void)
{
     ca4:	b508      	push	{r3, lr}
	twim_callback_pointer[0](TWIM0);
     ca6:	f640 231c 	movw	r3, #2588	; 0xa1c
     caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cae:	6819      	ldr	r1, [r3, #0]
     cb0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     cb4:	f2c4 0001 	movt	r0, #16385	; 0x4001
     cb8:	4788      	blx	r1
     cba:	bd08      	pop	{r3, pc}

00000cbc <TWIM1_Handler>:
}
#endif

#if defined(ID_TWIM1)
void TWIM1_Handler(void)
{
     cbc:	b508      	push	{r3, lr}
	twim_callback_pointer[1](TWIM1);
     cbe:	f640 231c 	movw	r3, #2588	; 0xa1c
     cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cc6:	6859      	ldr	r1, [r3, #4]
     cc8:	f44f 4040 	mov.w	r0, #49152	; 0xc000
     ccc:	f2c4 0001 	movt	r0, #16385	; 0x4001
     cd0:	4788      	blx	r1
     cd2:	bd08      	pop	{r3, pc}

00000cd4 <TWIM2_Handler>:
}
#endif

#if defined(ID_TWIM2)
void TWIM2_Handler(void)
{
     cd4:	b508      	push	{r3, lr}
	twim_callback_pointer[2](TWIM2);
     cd6:	f640 231c 	movw	r3, #2588	; 0xa1c
     cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cde:	6899      	ldr	r1, [r3, #8]
     ce0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     ce4:	f2c4 0007 	movt	r0, #16391	; 0x4007
     ce8:	4788      	blx	r1
     cea:	bd08      	pop	{r3, pc}

00000cec <TWIM3_Handler>:
}
#endif

#if defined(ID_TWIM3)
void TWIM3_Handler(void)
{
     cec:	b508      	push	{r3, lr}
	twim_callback_pointer[3](TWIM3);
     cee:	f640 231c 	movw	r3, #2588	; 0xa1c
     cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cf6:	68d9      	ldr	r1, [r3, #12]
     cf8:	f44f 4040 	mov.w	r0, #49152	; 0xc000
     cfc:	f2c4 0007 	movt	r0, #16391	; 0x4007
     d00:	4788      	blx	r1
     d02:	bd08      	pop	{r3, pc}

00000d04 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
static uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
     d04:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
     d06:	ea4f 1301 	mov.w	r3, r1, lsl #4
     d0a:	4293      	cmp	r3, r2
     d0c:	d910      	bls.n	d30 <usart_set_async_baudrate+0x2c>
     d0e:	e020      	b.n	d52 <usart_set_async_baudrate+0x4e>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
     d10:	6841      	ldr	r1, [r0, #4]
     d12:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
     d16:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
     d18:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
     d1c:	6202      	str	r2, [r0, #32]

	return 0;
     d1e:	f04f 0000 	mov.w	r0, #0
     d22:	e029      	b.n	d78 <usart_set_async_baudrate+0x74>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
     d24:	f04f 0001 	mov.w	r0, #1
     d28:	e026      	b.n	d78 <usart_set_async_baudrate+0x74>
     d2a:	f04f 0001 	mov.w	r0, #1
     d2e:	e023      	b.n	d78 <usart_set_async_baudrate+0x74>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
     d30:	ea4f 04c2 	mov.w	r4, r2, lsl #3
     d34:	eb04 0253 	add.w	r2, r4, r3, lsr #1
     d38:	fbb2 f3f3 	udiv	r3, r2, r3
	cd = cd_fp >> 3;
     d3c:	ea4f 02d3 	mov.w	r2, r3, lsr #3
	fp = cd_fp & 0x07;
     d40:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
     d44:	f102 34ff 	add.w	r4, r2, #4294967295
     d48:	f64f 71fe 	movw	r1, #65534	; 0xfffe
     d4c:	428c      	cmp	r4, r1
     d4e:	d9e3      	bls.n	d18 <usart_set_async_baudrate+0x14>
     d50:	e7e8      	b.n	d24 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
     d52:	ea4f 01c1 	mov.w	r1, r1, lsl #3
     d56:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     d5a:	eb02 0451 	add.w	r4, r2, r1, lsr #1
     d5e:	fbb4 f3f1 	udiv	r3, r4, r1
	cd = cd_fp >> 3;
     d62:	ea4f 02d3 	mov.w	r2, r3, lsr #3
	fp = cd_fp & 0x07;
     d66:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
     d6a:	f102 34ff 	add.w	r4, r2, #4294967295
     d6e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
     d72:	428c      	cmp	r4, r1
     d74:	d9cc      	bls.n	d10 <usart_set_async_baudrate+0xc>
     d76:	e7d8      	b.n	d2a <usart_set_async_baudrate+0x26>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
     d78:	bc10      	pop	{r4}
     d7a:	4770      	bx	lr

00000d7c <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
     d7c:	f04f 0340 	mov.w	r3, #64	; 0x40
     d80:	6003      	str	r3, [r0, #0]
     d82:	4770      	bx	lr

00000d84 <usart_reset_tx>:
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
     d84:	f04f 0388 	mov.w	r3, #136	; 0x88
     d88:	6003      	str	r3, [r0, #0]
     d8a:	4770      	bx	lr

00000d8c <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
     d8c:	f04f 0310 	mov.w	r3, #16
     d90:	6003      	str	r3, [r0, #0]
     d92:	4770      	bx	lr

00000d94 <usart_reset_rx>:
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
     d94:	f04f 0324 	mov.w	r3, #36	; 0x24
     d98:	6003      	str	r3, [r0, #0]
     d9a:	4770      	bx	lr

00000d9c <usart_reset_status>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
     d9c:	f44f 7380 	mov.w	r3, #256	; 0x100
     da0:	6003      	str	r3, [r0, #0]
     da2:	4770      	bx	lr

00000da4 <usart_drive_DTR_pin_high>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_DTRDIS;
     da4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
     da8:	6003      	str	r3, [r0, #0]
     daa:	4770      	bx	lr

00000dac <usart_drive_RTS_pin_high>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
     dac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
     db0:	6003      	str	r3, [r0, #0]
     db2:	4770      	bx	lr

00000db4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
     db4:	6943      	ldr	r3, [r0, #20]
     db6:	f013 0f02 	tst.w	r3, #2
     dba:	d007      	beq.n	dcc <usart_write+0x18>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
     dbc:	ea4f 51c1 	mov.w	r1, r1, lsl #23
     dc0:	ea4f 52d1 	mov.w	r2, r1, lsr #23
     dc4:	61c2      	str	r2, [r0, #28]
	return 0;
     dc6:	f04f 0000 	mov.w	r0, #0
     dca:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
     dcc:	f04f 0001 	mov.w	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
     dd0:	4770      	bx	lr
     dd2:	bf00      	nop

00000dd4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
     dd4:	6943      	ldr	r3, [r0, #20]
     dd6:	f013 0f01 	tst.w	r3, #1
     dda:	d008      	beq.n	dee <usart_read+0x1a>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
     ddc:	6980      	ldr	r0, [r0, #24]
     dde:	ea4f 52c0 	mov.w	r2, r0, lsl #23
     de2:	ea4f 53d2 	mov.w	r3, r2, lsr #23
     de6:	600b      	str	r3, [r1, #0]

	return 0;
     de8:	f04f 0000 	mov.w	r0, #0
     dec:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
     dee:	f04f 0001 	mov.w	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
     df2:	4770      	bx	lr

00000df4 <usart_disable_writeprotect>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY(US_WPKEY_VALUE);
     df4:	f44f 4382 	mov.w	r3, #16640	; 0x4100
     df8:	f2c5 5353 	movt	r3, #21843	; 0x5553
     dfc:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
     e00:	4770      	bx	lr
     e02:	bf00      	nop

00000e04 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
     e04:	b510      	push	{r4, lr}
     e06:	4604      	mov	r4, r0
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
     e08:	f640 53f5 	movw	r3, #3573	; 0xdf5
     e0c:	f2c0 0300 	movt	r3, #0
     e10:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
     e12:	f04f 0000 	mov.w	r0, #0
     e16:	6060      	str	r0, [r4, #4]
	p_usart->US_RTOR = 0;
     e18:	6260      	str	r0, [r4, #36]	; 0x24
	p_usart->US_TTGR = 0;
     e1a:	62a0      	str	r0, [r4, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
     e1c:	4620      	mov	r0, r4
     e1e:	f640 5185 	movw	r1, #3461	; 0xd85
     e22:	f2c0 0100 	movt	r1, #0
     e26:	4788      	blx	r1
	usart_reset_rx(p_usart);
     e28:	4620      	mov	r0, r4
     e2a:	f640 5295 	movw	r2, #3477	; 0xd95
     e2e:	f2c0 0200 	movt	r2, #0
     e32:	4790      	blx	r2
	/* Reset status bits. */
	usart_reset_status(p_usart);
     e34:	4620      	mov	r0, r4
     e36:	f640 539d 	movw	r3, #3485	; 0xd9d
     e3a:	f2c0 0300 	movt	r3, #0
     e3e:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
     e40:	4620      	mov	r0, r4
     e42:	f640 51ad 	movw	r1, #3501	; 0xdad
     e46:	f2c0 0100 	movt	r1, #0
     e4a:	4788      	blx	r1
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
     e4c:	4620      	mov	r0, r4
     e4e:	f640 52a5 	movw	r2, #3493	; 0xda5
     e52:	f2c0 0200 	movt	r2, #0
     e56:	4790      	blx	r2
     e58:	bd10      	pop	{r4, pc}
     e5a:	bf00      	nop

00000e5c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
     e5c:	b570      	push	{r4, r5, r6, lr}
     e5e:	4605      	mov	r5, r0
     e60:	460c      	mov	r4, r1
     e62:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
     e64:	f640 6305 	movw	r3, #3589	; 0xe05
     e68:	f2c0 0300 	movt	r3, #0
     e6c:	4798      	blx	r3

	ul_reg_val = 0;
     e6e:	f640 1084 	movw	r0, #2436	; 0x984
     e72:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e76:	f04f 0100 	mov.w	r1, #0
     e7a:	6001      	str	r1, [r0, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
     e7c:	b1cc      	cbz	r4, eb2 <usart_init_rs232+0x56>
     e7e:	4628      	mov	r0, r5
     e80:	6821      	ldr	r1, [r4, #0]
     e82:	4632      	mov	r2, r6
     e84:	f640 5305 	movw	r3, #3333	; 0xd05
     e88:	f2c0 0300 	movt	r3, #0
     e8c:	4798      	blx	r3
     e8e:	b998      	cbnz	r0, eb8 <usart_init_rs232+0x5c>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
     e90:	68a2      	ldr	r2, [r4, #8]
     e92:	6861      	ldr	r1, [r4, #4]
     e94:	ea42 0301 	orr.w	r3, r2, r1
     e98:	6922      	ldr	r2, [r4, #16]
     e9a:	4313      	orrs	r3, r2
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
     e9c:	68e1      	ldr	r1, [r4, #12]
     e9e:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
     ea0:	f640 1284 	movw	r2, #2436	; 0x984
     ea4:	f2c2 0200 	movt	r2, #8192	; 0x2000
     ea8:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
     eaa:	6869      	ldr	r1, [r5, #4]
     eac:	430b      	orrs	r3, r1
     eae:	606b      	str	r3, [r5, #4]

	return 0;
     eb0:	bd70      	pop	{r4, r5, r6, pc}

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
     eb2:	f04f 0001 	mov.w	r0, #1
     eb6:	bd70      	pop	{r4, r5, r6, pc}
     eb8:	f04f 0001 	mov.w	r0, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
     ebc:	bd70      	pop	{r4, r5, r6, pc}
     ebe:	bf00      	nop

00000ec0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
     ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
     ec2:	b083      	sub	sp, #12
     ec4:	4604      	mov	r4, r0
     ec6:	460d      	mov	r5, r1
	uint32_t val = 0;
     ec8:	f04f 0300 	mov.w	r3, #0
     ecc:	9301      	str	r3, [sp, #4]
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
     ece:	f44f 4080 	mov.w	r0, #16384	; 0x4000
     ed2:	f2c4 0002 	movt	r0, #16386	; 0x4002
     ed6:	4284      	cmp	r4, r0
     ed8:	d10f      	bne.n	efa <usart_serial_getchar+0x3a>
		while (usart_read(p_usart, &val));
     eda:	f44f 4680 	mov.w	r6, #16384	; 0x4000
     ede:	f2c4 0602 	movt	r6, #16386	; 0x4002
     ee2:	f640 57d5 	movw	r7, #3541	; 0xdd5
     ee6:	f2c0 0700 	movt	r7, #0
     eea:	4630      	mov	r0, r6
     eec:	a901      	add	r1, sp, #4
     eee:	47b8      	blx	r7
     ef0:	2800      	cmp	r0, #0
     ef2:	d1fa      	bne.n	eea <usart_serial_getchar+0x2a>
		*data = (uint8_t)(val & 0xFF);
     ef4:	9901      	ldr	r1, [sp, #4]
     ef6:	7029      	strb	r1, [r5, #0]
     ef8:	e02b      	b.n	f52 <usart_serial_getchar+0x92>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
     efa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     efe:	f2c4 0102 	movt	r1, #16386	; 0x4002
     f02:	428c      	cmp	r4, r1
     f04:	d10f      	bne.n	f26 <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
     f06:	f44f 4400 	mov.w	r4, #32768	; 0x8000
     f0a:	f2c4 0402 	movt	r4, #16386	; 0x4002
     f0e:	f640 56d5 	movw	r6, #3541	; 0xdd5
     f12:	f2c0 0600 	movt	r6, #0
     f16:	4620      	mov	r0, r4
     f18:	a901      	add	r1, sp, #4
     f1a:	47b0      	blx	r6
     f1c:	2800      	cmp	r0, #0
     f1e:	d1fa      	bne.n	f16 <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
     f20:	9801      	ldr	r0, [sp, #4]
     f22:	7028      	strb	r0, [r5, #0]
     f24:	e02a      	b.n	f7c <usart_serial_getchar+0xbc>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
     f26:	f44f 4240 	mov.w	r2, #49152	; 0xc000
     f2a:	f2c4 0202 	movt	r2, #16386	; 0x4002
     f2e:	4294      	cmp	r4, r2
     f30:	d10f      	bne.n	f52 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
     f32:	f44f 4440 	mov.w	r4, #49152	; 0xc000
     f36:	f2c4 0402 	movt	r4, #16386	; 0x4002
     f3a:	f640 56d5 	movw	r6, #3541	; 0xdd5
     f3e:	f2c0 0600 	movt	r6, #0
     f42:	4620      	mov	r0, r4
     f44:	a901      	add	r1, sp, #4
     f46:	47b0      	blx	r6
     f48:	2800      	cmp	r0, #0
     f4a:	d1fa      	bne.n	f42 <usart_serial_getchar+0x82>
		*data = (uint8_t)(val & 0xFF);
     f4c:	9b01      	ldr	r3, [sp, #4]
     f4e:	702b      	strb	r3, [r5, #0]
     f50:	e014      	b.n	f7c <usart_serial_getchar+0xbc>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
     f52:	f04f 0200 	mov.w	r2, #0
     f56:	f2c4 0203 	movt	r2, #16387	; 0x4003
     f5a:	4294      	cmp	r4, r2
     f5c:	d10e      	bne.n	f7c <usart_serial_getchar+0xbc>
		while (usart_read(p_usart, &val));
     f5e:	f04f 0400 	mov.w	r4, #0
     f62:	f2c4 0403 	movt	r4, #16387	; 0x4003
     f66:	f640 56d5 	movw	r6, #3541	; 0xdd5
     f6a:	f2c0 0600 	movt	r6, #0
     f6e:	4620      	mov	r0, r4
     f70:	a901      	add	r1, sp, #4
     f72:	47b0      	blx	r6
     f74:	2800      	cmp	r0, #0
     f76:	d1fa      	bne.n	f6e <usart_serial_getchar+0xae>
		*data = (uint8_t)(val & 0xFF);
     f78:	9b01      	ldr	r3, [sp, #4]
     f7a:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
     f7c:	b003      	add	sp, #12
     f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000f80 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
     f80:	b570      	push	{r4, r5, r6, lr}
     f82:	460c      	mov	r4, r1
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
     f84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
     f88:	f2c4 0302 	movt	r3, #16386	; 0x4002
     f8c:	4298      	cmp	r0, r3
     f8e:	d10f      	bne.n	fb0 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
     f90:	f44f 4580 	mov.w	r5, #16384	; 0x4000
     f94:	f2c4 0502 	movt	r5, #16386	; 0x4002
     f98:	f640 56b5 	movw	r6, #3509	; 0xdb5
     f9c:	f2c0 0600 	movt	r6, #0
     fa0:	4628      	mov	r0, r5
     fa2:	4621      	mov	r1, r4
     fa4:	47b0      	blx	r6
     fa6:	2800      	cmp	r0, #0
     fa8:	d1fa      	bne.n	fa0 <usart_serial_putchar+0x20>
		return 1;
     faa:	f04f 0001 	mov.w	r0, #1
     fae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
     fb0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     fb4:	f2c4 0102 	movt	r1, #16386	; 0x4002
     fb8:	4288      	cmp	r0, r1
     fba:	d10f      	bne.n	fdc <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
     fbc:	f44f 4500 	mov.w	r5, #32768	; 0x8000
     fc0:	f2c4 0502 	movt	r5, #16386	; 0x4002
     fc4:	f640 56b5 	movw	r6, #3509	; 0xdb5
     fc8:	f2c0 0600 	movt	r6, #0
     fcc:	4628      	mov	r0, r5
     fce:	4621      	mov	r1, r4
     fd0:	47b0      	blx	r6
     fd2:	2800      	cmp	r0, #0
     fd4:	d1fa      	bne.n	fcc <usart_serial_putchar+0x4c>
		return 1;
     fd6:	f04f 0001 	mov.w	r0, #1
     fda:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
     fdc:	f44f 4240 	mov.w	r2, #49152	; 0xc000
     fe0:	f2c4 0202 	movt	r2, #16386	; 0x4002
     fe4:	4290      	cmp	r0, r2
     fe6:	d10f      	bne.n	1008 <__stack_size__+0x8>
		while (usart_write(p_usart, c)!=0);
     fe8:	f44f 4540 	mov.w	r5, #49152	; 0xc000
     fec:	f2c4 0502 	movt	r5, #16386	; 0x4002
     ff0:	f640 56b5 	movw	r6, #3509	; 0xdb5
     ff4:	f2c0 0600 	movt	r6, #0
     ff8:	4628      	mov	r0, r5
     ffa:	4621      	mov	r1, r4
     ffc:	47b0      	blx	r6
     ffe:	2800      	cmp	r0, #0
    1000:	d1fa      	bne.n	ff8 <usart_serial_putchar+0x78>
		return 1;
    1002:	f04f 0001 	mov.w	r0, #1
    1006:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
    1008:	f04f 0300 	mov.w	r3, #0
    100c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    1010:	4298      	cmp	r0, r3
    1012:	d10f      	bne.n	1034 <__stack_size__+0x34>
		while (usart_write(p_usart, c)!=0);
    1014:	f04f 0500 	mov.w	r5, #0
    1018:	f2c4 0503 	movt	r5, #16387	; 0x4003
    101c:	f640 56b5 	movw	r6, #3509	; 0xdb5
    1020:	f2c0 0600 	movt	r6, #0
    1024:	4628      	mov	r0, r5
    1026:	4621      	mov	r1, r4
    1028:	47b0      	blx	r6
    102a:	2800      	cmp	r0, #0
    102c:	d1fa      	bne.n	1024 <__stack_size__+0x24>
		return 1;
    102e:	f04f 0001 	mov.w	r0, #1
    1032:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
    1034:	f04f 0000 	mov.w	r0, #0
}
    1038:	bd70      	pop	{r4, r5, r6, pc}
    103a:	bf00      	nop

0000103c <main>:
 * \brief Application entry point for usart_serial example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
    103c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1040:	b087      	sub	sp, #28
	status_code_t status;
	uint8_t addr;
	/* Initialize the SAM system. */
	sysclk_init();
    1042:	f642 0339 	movw	r3, #10297	; 0x2839
    1046:	f2c0 0300 	movt	r3, #0
    104a:	4798      	blx	r3
	board_init();
    104c:	f642 00f5 	movw	r0, #10485	; 0x28f5
    1050:	f2c0 0000 	movt	r0, #0
    1054:	4780      	blx	r0
uint32_t cpu_speed = 0;

static status_code_t init_twi(void)
{
	/* Set TWIM options */
	cpu_speed = sysclk_get_peripheral_bus_hz(EXAMPLE_TWIM);
    1056:	f44f 4540 	mov.w	r5, #49152	; 0xc000
    105a:	f2c4 0507 	movt	r5, #16391	; 0x4007
    105e:	4628      	mov	r0, r5
    1060:	f241 76c5 	movw	r6, #6085	; 0x17c5
    1064:	f2c0 0600 	movt	r6, #0
    1068:	47b0      	blx	r6
    106a:	f640 1188 	movw	r1, #2440	; 0x988
    106e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1072:	6008      	str	r0, [r1, #0]
	struct twim_config opts = {
    1074:	9000      	str	r0, [sp, #0]
    1076:	f248 62a0 	movw	r2, #34464	; 0x86a0
    107a:	f2c0 0201 	movt	r2, #1
    107e:	9201      	str	r2, [sp, #4]
    1080:	f04f 0400 	mov.w	r4, #0
    1084:	9402      	str	r4, [sp, #8]
    1086:	f88d 400c 	strb.w	r4, [sp, #12]
    108a:	f88d 400d 	strb.w	r4, [sp, #13]
    108e:	f88d 400e 	strb.w	r4, [sp, #14]
    1092:	f88d 400f 	strb.w	r4, [sp, #15]
    1096:	f88d 4010 	strb.w	r4, [sp, #16]
    109a:	f88d 4011 	strb.w	r4, [sp, #17]
    109e:	f88d 4012 	strb.w	r4, [sp, #18]
    10a2:	f88d 4013 	strb.w	r4, [sp, #19]
    10a6:	f88d 4014 	strb.w	r4, [sp, #20]
    10aa:	f88d 4015 	strb.w	r4, [sp, #21]
    10ae:	f88d 4016 	strb.w	r4, [sp, #22]
    10b2:	f88d 4017 	strb.w	r4, [sp, #23]
		.hs_clock_drive_strength_low = 0,
		.hs_data_slew_limit = 0,
		.hs_data_drive_strength_low = 0,
	};
	/* Initialize the TWIM Module */
	twim_set_callback(EXAMPLE_TWIM, 0, twim_default_callback, 1);
    10b6:	4628      	mov	r0, r5
    10b8:	4621      	mov	r1, r4
    10ba:	f240 5249 	movw	r2, #1353	; 0x549
    10be:	f2c0 0200 	movt	r2, #0
    10c2:	f04f 0301 	mov.w	r3, #1
    10c6:	f640 37a5 	movw	r7, #2981	; 0xba5
    10ca:	f2c0 0700 	movt	r7, #0
    10ce:	47b8      	blx	r7

	return twim_set_config(EXAMPLE_TWIM, &opts);
    10d0:	4628      	mov	r0, r5
    10d2:	4669      	mov	r1, sp
    10d4:	f640 0339 	movw	r3, #2105	; 0x839
    10d8:	f2c0 0300 	movt	r3, #0
    10dc:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    10de:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    10e2:	f2c4 0502 	movt	r5, #16386	; 0x4002
    10e6:	f640 10d8 	movw	r0, #2520	; 0x9d8
    10ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10ee:	6005      	str	r5, [r0, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    10f0:	f640 11d4 	movw	r1, #2516	; 0x9d4
    10f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
    10f8:	f640 7281 	movw	r2, #3969	; 0xf81
    10fc:	f2c0 0200 	movt	r2, #0
    1100:	600a      	str	r2, [r1, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1102:	f640 17d0 	movw	r7, #2512	; 0x9d0
    1106:	f2c2 0700 	movt	r7, #8192	; 0x2000
    110a:	f640 63c1 	movw	r3, #3777	; 0xec1
    110e:	f2c0 0300 	movt	r3, #0
    1112:	603b      	str	r3, [r7, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
    1114:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
    1118:	9000      	str	r0, [sp, #0]
	usart_settings.char_length = opt->charlength;
    111a:	f04f 01c0 	mov.w	r1, #192	; 0xc0
    111e:	9101      	str	r1, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
    1120:	f44f 6200 	mov.w	r2, #2048	; 0x800
    1124:	9202      	str	r2, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
    1126:	9403      	str	r4, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
    1128:	9404      	str	r4, [sp, #16]
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_hz());
#endif
#if (SAM4L)
		sysclk_enable_peripheral_clock(p_usart);
    112a:	4628      	mov	r0, r5
    112c:	f641 27bd 	movw	r7, #6845	; 0x1abd
    1130:	f2c0 0700 	movt	r7, #0
    1134:	47b8      	blx	r7
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
    1136:	4628      	mov	r0, r5
    1138:	47b0      	blx	r6
    113a:	4602      	mov	r2, r0
    113c:	4628      	mov	r0, r5
    113e:	4669      	mov	r1, sp
    1140:	f640 665d 	movw	r6, #3677	; 0xe5d
    1144:	f2c0 0600 	movt	r6, #0
    1148:	47b0      	blx	r6
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
    114a:	4628      	mov	r0, r5
    114c:	f640 537d 	movw	r3, #3453	; 0xd7d
    1150:	f2c0 0300 	movt	r3, #0
    1154:	4798      	blx	r3
		usart_enable_rx(p_usart);
    1156:	4628      	mov	r0, r5
    1158:	f640 558d 	movw	r5, #3469	; 0xd8d
    115c:	f2c0 0500 	movt	r5, #0
    1160:	47a8      	blx	r5
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1162:	f240 0740 	movw	r7, #64	; 0x40
    1166:	f2c2 0700 	movt	r7, #8192	; 0x2000
    116a:	6838      	ldr	r0, [r7, #0]
    116c:	6880      	ldr	r0, [r0, #8]
    116e:	4621      	mov	r1, r4
    1170:	f243 1695 	movw	r6, #12693	; 0x3195
    1174:	f2c0 0600 	movt	r6, #0
    1178:	47b0      	blx	r6
	setbuf(stdin, NULL);
    117a:	6839      	ldr	r1, [r7, #0]
    117c:	6848      	ldr	r0, [r1, #4]
    117e:	4621      	mov	r1, r4
    1180:	47b0      	blx	r6
	init_twi();
	/* Configure UART for debug message output. */
	configure_console();

	/* Output example information. */
	puts("\n\r\nCamera App\n\r");
    1182:	f245 70d4 	movw	r0, #22484	; 0x57d4
    1186:	f2c0 0000 	movt	r0, #0
    118a:	f243 1485 	movw	r4, #12677	; 0x3185
    118e:	f2c0 0400 	movt	r4, #0
    1192:	47a0      	blx	r4

	puts("Start Scan...\n\r");
    1194:	f245 70e4 	movw	r0, #22500	; 0x57e4
    1198:	f2c0 0000 	movt	r0, #0
    119c:	47a0      	blx	r4
	
	addr = TARGET_ADDRESS;
	/* Perform Write Test */
	for(addr = 1; addr < 128; addr++)
    119e:	f04f 0501 	mov.w	r5, #1
 * \return STATUS_OK   if all bytes were written, error code otherwise.
 */
static status_code_t write_test(uint8_t addr)
{
	/* TWI chip address to communicate with */
	packet_tx.chip = addr;
    11a2:	f640 245c 	movw	r4, #2652	; 0xa5c
    11a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
	packet_tx.addr[0] = (VIRTUALMEM_ADDR >> 16) & 0xFF;
	packet_tx.addr[1] = (VIRTUALMEM_ADDR >> 8) & 0xFF;
	/* Length of the TWI data address segment (1-3 bytes) */
	packet_tx.addr_length = TARGET_ADDR_LGT;
	/* Where to find the data to be written */
	packet_tx.buffer = (void *) write_data;
    11aa:	f245 77b8 	movw	r7, #22456	; 0x57b8
    11ae:	f2c0 0700 	movt	r7, #0
	/* How many bytes do we want to write */
	packet_tx.length = PATTERN_TEST_LENGTH;
	//printf("Writing data to TARGET\r\n");
	/* Write data to TARGET */
	return twi_master_write(EXAMPLE_TWIM, &packet_tx);
    11b2:	f44f 4640 	mov.w	r6, #49152	; 0xc000
    11b6:	f2c4 0607 	movt	r6, #16391	; 0x4007
    11ba:	f640 1855 	movw	r8, #2389	; 0x955
    11be:	f2c0 0800 	movt	r8, #0
			printf("Addr: %02x \tPASS\r\n", addr);
		} 
		else 
		{
			//puts("FAIL\n");
			printf("Addr:%02x\tFAILED\r\n", addr);
    11c2:	f645 0908 	movw	r9, #22536	; 0x5808
    11c6:	f2c0 0900 	movt	r9, #0
 * \return STATUS_OK   if all bytes were written, error code otherwise.
 */
static status_code_t write_test(uint8_t addr)
{
	/* TWI chip address to communicate with */
	packet_tx.chip = addr;
    11ca:	6025      	str	r5, [r4, #0]
	/* TWI address/commands to issue to the other chip (node) */
	packet_tx.addr[0] = (VIRTUALMEM_ADDR >> 16) & 0xFF;
    11cc:	f04f 0200 	mov.w	r2, #0
    11d0:	7122      	strb	r2, [r4, #4]
	packet_tx.addr[1] = (VIRTUALMEM_ADDR >> 8) & 0xFF;
    11d2:	7162      	strb	r2, [r4, #5]
	/* Length of the TWI data address segment (1-3 bytes) */
	packet_tx.addr_length = TARGET_ADDR_LGT;
    11d4:	f04f 0302 	mov.w	r3, #2
    11d8:	71e3      	strb	r3, [r4, #7]
	/* Where to find the data to be written */
	packet_tx.buffer = (void *) write_data;
    11da:	60a7      	str	r7, [r4, #8]
	/* How many bytes do we want to write */
	packet_tx.length = PATTERN_TEST_LENGTH;
    11dc:	f04f 0019 	mov.w	r0, #25
    11e0:	60e0      	str	r0, [r4, #12]
	//printf("Writing data to TARGET\r\n");
	/* Write data to TARGET */
	return twi_master_write(EXAMPLE_TWIM, &packet_tx);
    11e2:	4630      	mov	r0, r6
    11e4:	4621      	mov	r1, r4
    11e6:	47c0      	blx	r8
	/* Perform Write Test */
	for(addr = 1; addr < 128; addr++)
	{
		status = write_test(addr);
		/* Check status of transfer */
		if (status == STATUS_OK) 
    11e8:	2800      	cmp	r0, #0
    11ea:	d138      	bne.n	125e <main+0x222>
    11ec:	e03f      	b.n	126e <main+0x232>
 * \return STATUS_OK   if all bytes were written, error code otherwise.
 */
static status_code_t write_test(uint8_t addr)
{
	/* TWI chip address to communicate with */
	packet_tx.chip = addr;
    11ee:	6025      	str	r5, [r4, #0]
	/* TWI address/commands to issue to the other chip (node) */
	packet_tx.addr[0] = (VIRTUALMEM_ADDR >> 16) & 0xFF;
    11f0:	f04f 0100 	mov.w	r1, #0
    11f4:	7121      	strb	r1, [r4, #4]
	packet_tx.addr[1] = (VIRTUALMEM_ADDR >> 8) & 0xFF;
    11f6:	7161      	strb	r1, [r4, #5]
	/* Length of the TWI data address segment (1-3 bytes) */
	packet_tx.addr_length = TARGET_ADDR_LGT;
    11f8:	f04f 0002 	mov.w	r0, #2
    11fc:	71e0      	strb	r0, [r4, #7]
	/* Where to find the data to be written */
	packet_tx.buffer = (void *) write_data;
    11fe:	60a7      	str	r7, [r4, #8]
	/* How many bytes do we want to write */
	packet_tx.length = PATTERN_TEST_LENGTH;
    1200:	f04f 0219 	mov.w	r2, #25
    1204:	60e2      	str	r2, [r4, #12]
	//printf("Writing data to TARGET\r\n");
	/* Write data to TARGET */
	return twi_master_write(EXAMPLE_TWIM, &packet_tx);
    1206:	4630      	mov	r0, r6
    1208:	4621      	mov	r1, r4
    120a:	47c0      	blx	r8
	/* Perform Write Test */
	for(addr = 1; addr < 128; addr++)
	{
		status = write_test(addr);
		/* Check status of transfer */
		if (status == STATUS_OK) 
    120c:	b950      	cbnz	r0, 1224 <main+0x1e8>
		{
			printf("Addr: %02x \tPASS\r\n", addr);
    120e:	f245 70f4 	movw	r0, #22516	; 0x57f4
    1212:	f2c0 0000 	movt	r0, #0
    1216:	4629      	mov	r1, r5
    1218:	f243 02d1 	movw	r2, #12497	; 0x30d1
    121c:	f2c0 0200 	movt	r2, #0
    1220:	4790      	blx	r2
    1222:	e006      	b.n	1232 <main+0x1f6>
		} 
		else 
		{
			//puts("FAIL\n");
			printf("Addr:%02x\tFAILED\r\n", addr);
    1224:	4648      	mov	r0, r9
    1226:	4629      	mov	r1, r5
    1228:	f243 03d1 	movw	r3, #12497	; 0x30d1
    122c:	f2c0 0300 	movt	r3, #0
    1230:	4798      	blx	r3

	puts("Start Scan...\n\r");
	
	addr = TARGET_ADDRESS;
	/* Perform Write Test */
	for(addr = 1; addr < 128; addr++)
    1232:	f105 0501 	add.w	r5, r5, #1
    1236:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 * \return STATUS_OK   if all bytes were written, error code otherwise.
 */
static status_code_t write_test(uint8_t addr)
{
	/* TWI chip address to communicate with */
	packet_tx.chip = addr;
    123a:	6025      	str	r5, [r4, #0]
	/* TWI address/commands to issue to the other chip (node) */
	packet_tx.addr[0] = (VIRTUALMEM_ADDR >> 16) & 0xFF;
    123c:	f04f 0100 	mov.w	r1, #0
    1240:	7121      	strb	r1, [r4, #4]
	packet_tx.addr[1] = (VIRTUALMEM_ADDR >> 8) & 0xFF;
    1242:	7161      	strb	r1, [r4, #5]
	/* Length of the TWI data address segment (1-3 bytes) */
	packet_tx.addr_length = TARGET_ADDR_LGT;
    1244:	f04f 0002 	mov.w	r0, #2
    1248:	71e0      	strb	r0, [r4, #7]
	/* Where to find the data to be written */
	packet_tx.buffer = (void *) write_data;
    124a:	60a7      	str	r7, [r4, #8]
	/* How many bytes do we want to write */
	packet_tx.length = PATTERN_TEST_LENGTH;
    124c:	f04f 0319 	mov.w	r3, #25
    1250:	60e3      	str	r3, [r4, #12]
	//printf("Writing data to TARGET\r\n");
	/* Write data to TARGET */
	return twi_master_write(EXAMPLE_TWIM, &packet_tx);
    1252:	4630      	mov	r0, r6
    1254:	4621      	mov	r1, r4
    1256:	47c0      	blx	r8
	/* Perform Write Test */
	for(addr = 1; addr < 128; addr++)
	{
		status = write_test(addr);
		/* Check status of transfer */
		if (status == STATUS_OK) 
    1258:	b9b0      	cbnz	r0, 1288 <main+0x24c>
    125a:	e01d      	b.n	1298 <main+0x25c>
    125c:	e7fe      	b.n	125c <main+0x220>
			printf("Addr: %02x \tPASS\r\n", addr);
		} 
		else 
		{
			//puts("FAIL\n");
			printf("Addr:%02x\tFAILED\r\n", addr);
    125e:	4648      	mov	r0, r9
    1260:	4629      	mov	r1, r5
    1262:	f243 02d1 	movw	r2, #12497	; 0x30d1
    1266:	f2c0 0200 	movt	r2, #0
    126a:	4790      	blx	r2
    126c:	e009      	b.n	1282 <main+0x246>
	{
		status = write_test(addr);
		/* Check status of transfer */
		if (status == STATUS_OK) 
		{
			printf("Addr: %02x \tPASS\r\n", addr);
    126e:	f245 70f4 	movw	r0, #22516	; 0x57f4
    1272:	f2c0 0000 	movt	r0, #0
    1276:	4629      	mov	r1, r5
    1278:	f243 03d1 	movw	r3, #12497	; 0x30d1
    127c:	f2c0 0300 	movt	r3, #0
    1280:	4798      	blx	r3

	puts("Start Scan...\n\r");
	
	addr = TARGET_ADDRESS;
	/* Perform Write Test */
	for(addr = 1; addr < 128; addr++)
    1282:	f105 0501 	add.w	r5, r5, #1
    1286:	e7b2      	b.n	11ee <main+0x1b2>
			printf("Addr: %02x \tPASS\r\n", addr);
		} 
		else 
		{
			//puts("FAIL\n");
			printf("Addr:%02x\tFAILED\r\n", addr);
    1288:	4648      	mov	r0, r9
    128a:	4629      	mov	r1, r5
    128c:	f243 02d1 	movw	r2, #12497	; 0x30d1
    1290:	f2c0 0200 	movt	r2, #0
    1294:	4790      	blx	r2
    1296:	e009      	b.n	12ac <main+0x270>
	{
		status = write_test(addr);
		/* Check status of transfer */
		if (status == STATUS_OK) 
		{
			printf("Addr: %02x \tPASS\r\n", addr);
    1298:	f245 70f4 	movw	r0, #22516	; 0x57f4
    129c:	f2c0 0000 	movt	r0, #0
    12a0:	4629      	mov	r1, r5
    12a2:	f243 03d1 	movw	r3, #12497	; 0x30d1
    12a6:	f2c0 0300 	movt	r3, #0
    12aa:	4798      	blx	r3

	puts("Start Scan...\n\r");
	
	addr = TARGET_ADDRESS;
	/* Perform Write Test */
	for(addr = 1; addr < 128; addr++)
    12ac:	f105 0501 	add.w	r5, r5, #1
    12b0:	b2ed      	uxtb	r5, r5
    12b2:	2d80      	cmp	r5, #128	; 0x80
    12b4:	d19b      	bne.n	11ee <main+0x1b2>
    12b6:	e7d1      	b.n	125c <main+0x220>

000012b8 <dfll_enable_closed_loop>:
	/* Finally, stop the reference clock */
	genclk_disable(0);
}

void dfll_enable_closed_loop(const struct dfll_config *cfg, uint32_t dfll_id)
{
    12b8:	b410      	push	{r4}
}

static inline void genclk_enable(const struct genclk_config *cfg,
		uint32_t id)
{
	 SCIF->SCIF_GCCTRL[id].SCIF_GCCTRL = cfg->ctrl | SCIF_GCCTRL_CEN;
    12ba:	6803      	ldr	r3, [r0, #0]
    12bc:	f043 0201 	orr.w	r2, r3, #1
    12c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
    12c4:	f2c4 030e 	movt	r3, #16398	; 0x400e
    12c8:	675a      	str	r2, [r3, #116]	; 0x74
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    12ca:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    12ce:	b672      	cpsid	i
    12d0:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    12d4:	f240 0238 	movw	r2, #56	; 0x38
    12d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    12dc:	f04f 0400 	mov.w	r4, #0
    12e0:	7014      	strb	r4, [r2, #0]
	 * Enable the DFLL first, but don't wait for the DFLL0RDY bit
	 * because if the DFLL has been disabled before, the DFLL0RDY
	 * bit stays cleared until it is re-enabled.
	 */
	flags = cpu_irq_save();
	SCIF->SCIF_UNLOCK = SCIF_UNLOCK_KEY(0xAAUL)
    12e2:	f04f 0228 	mov.w	r2, #40	; 0x28
    12e6:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    12ea:	619a      	str	r2, [r3, #24]
		| SCIF_UNLOCK_ADDR((uint32_t)&SCIF->SCIF_DFLL0CONF - (uint32_t)SCIF);
	SCIF->SCIF_DFLL0CONF = SCIF_DFLL0CONF_EN;
    12ec:	f04f 0201 	mov.w	r2, #1
    12f0:	629a      	str	r2, [r3, #40]	; 0x28
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    12f2:	b939      	cbnz	r1, 1304 <dfll_enable_closed_loop+0x4c>
		cpu_irq_enable();
    12f4:	f240 0338 	movw	r3, #56	; 0x38
    12f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12fc:	701a      	strb	r2, [r3, #0]
    12fe:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    1302:	b662      	cpsie	i

	/*
	 * Then, configure the DFLL, taking care to wait for the
	 * DFLL0RDY bit before every step.
	 */
	dfll_write_reg(DFLL0STEP, cfg->step);
    1304:	f44f 6100 	mov.w	r1, #2048	; 0x800
    1308:	f2c4 010e 	movt	r1, #16398	; 0x400e
    130c:	694a      	ldr	r2, [r1, #20]
    130e:	f012 0f08 	tst.w	r2, #8
    1312:	d0fb      	beq.n	130c <dfll_enable_closed_loop+0x54>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1314:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    1318:	b672      	cpsid	i
    131a:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    131e:	f240 0338 	movw	r3, #56	; 0x38
    1322:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1326:	f04f 0200 	mov.w	r2, #0
    132a:	701a      	strb	r2, [r3, #0]
    132c:	f44f 6300 	mov.w	r3, #2048	; 0x800
    1330:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1334:	f04f 0234 	mov.w	r2, #52	; 0x34
    1338:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    133c:	619a      	str	r2, [r3, #24]
    133e:	68c2      	ldr	r2, [r0, #12]
    1340:	635a      	str	r2, [r3, #52]	; 0x34
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    1342:	b949      	cbnz	r1, 1358 <dfll_enable_closed_loop+0xa0>
		cpu_irq_enable();
    1344:	f240 0138 	movw	r1, #56	; 0x38
    1348:	f2c2 0100 	movt	r1, #8192	; 0x2000
    134c:	f04f 0301 	mov.w	r3, #1
    1350:	700b      	strb	r3, [r1, #0]
    1352:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    1356:	b662      	cpsie	i
	dfll_write_reg(DFLL0MUL, cfg->mul);
    1358:	f44f 6200 	mov.w	r2, #2048	; 0x800
    135c:	f2c4 020e 	movt	r2, #16398	; 0x400e
    1360:	6951      	ldr	r1, [r2, #20]
    1362:	f011 0f08 	tst.w	r1, #8
    1366:	d0fb      	beq.n	1360 <dfll_enable_closed_loop+0xa8>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1368:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    136c:	b672      	cpsid	i
    136e:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    1372:	f240 0338 	movw	r3, #56	; 0x38
    1376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    137a:	f04f 0200 	mov.w	r2, #0
    137e:	701a      	strb	r2, [r3, #0]
    1380:	f44f 6300 	mov.w	r3, #2048	; 0x800
    1384:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1388:	f04f 0230 	mov.w	r2, #48	; 0x30
    138c:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    1390:	619a      	str	r2, [r3, #24]
    1392:	6882      	ldr	r2, [r0, #8]
    1394:	631a      	str	r2, [r3, #48]	; 0x30
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    1396:	b949      	cbnz	r1, 13ac <dfll_enable_closed_loop+0xf4>
		cpu_irq_enable();
    1398:	f240 0138 	movw	r1, #56	; 0x38
    139c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    13a0:	f04f 0301 	mov.w	r3, #1
    13a4:	700b      	strb	r3, [r1, #0]
    13a6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    13aa:	b662      	cpsie	i
	dfll_write_reg(DFLL0SSG, cfg->ssg);
    13ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
    13b0:	f2c4 020e 	movt	r2, #16398	; 0x400e
    13b4:	6951      	ldr	r1, [r2, #20]
    13b6:	f011 0f08 	tst.w	r1, #8
    13ba:	d0fb      	beq.n	13b4 <dfll_enable_closed_loop+0xfc>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    13bc:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    13c0:	b672      	cpsid	i
    13c2:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    13c6:	f240 0338 	movw	r3, #56	; 0x38
    13ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ce:	f04f 0200 	mov.w	r2, #0
    13d2:	701a      	strb	r2, [r3, #0]
    13d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
    13d8:	f2c4 030e 	movt	r3, #16398	; 0x400e
    13dc:	f04f 0238 	mov.w	r2, #56	; 0x38
    13e0:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    13e4:	619a      	str	r2, [r3, #24]
    13e6:	6902      	ldr	r2, [r0, #16]
    13e8:	639a      	str	r2, [r3, #56]	; 0x38
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    13ea:	b949      	cbnz	r1, 1400 <dfll_enable_closed_loop+0x148>
		cpu_irq_enable();
    13ec:	f240 0138 	movw	r1, #56	; 0x38
    13f0:	f2c2 0100 	movt	r1, #8192	; 0x2000
    13f4:	f04f 0301 	mov.w	r3, #1
    13f8:	700b      	strb	r3, [r1, #0]
    13fa:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    13fe:	b662      	cpsie	i
	dfll_write_reg(DFLL0CONF, cfg->conf | SCIF_DFLL0CONF_EN);
    1400:	f44f 6200 	mov.w	r2, #2048	; 0x800
    1404:	f2c4 020e 	movt	r2, #16398	; 0x400e
    1408:	6951      	ldr	r1, [r2, #20]
    140a:	f011 0f08 	tst.w	r1, #8
    140e:	d0fb      	beq.n	1408 <dfll_enable_closed_loop+0x150>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1410:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    1414:	b672      	cpsid	i
    1416:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    141a:	f240 0338 	movw	r3, #56	; 0x38
    141e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1422:	f04f 0200 	mov.w	r2, #0
    1426:	701a      	strb	r2, [r3, #0]
    1428:	f44f 6300 	mov.w	r3, #2048	; 0x800
    142c:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1430:	f04f 0228 	mov.w	r2, #40	; 0x28
    1434:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    1438:	619a      	str	r2, [r3, #24]
    143a:	6840      	ldr	r0, [r0, #4]
    143c:	f040 0201 	orr.w	r2, r0, #1
    1440:	629a      	str	r2, [r3, #40]	; 0x28
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    1442:	b949      	cbnz	r1, 1458 <dfll_enable_closed_loop+0x1a0>
		cpu_irq_enable();
    1444:	f240 0138 	movw	r1, #56	; 0x38
    1448:	f2c2 0100 	movt	r1, #8192	; 0x2000
    144c:	f04f 0301 	mov.w	r3, #1
    1450:	700b      	strb	r3, [r1, #0]
    1452:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    1456:	b662      	cpsie	i
}
    1458:	bc10      	pop	{r4}
    145a:	4770      	bx	lr

0000145c <dfll_enable_config_defaults>:
	/* Finally, stop the reference clock */
	genclk_disable(0);
}

void dfll_enable_config_defaults(uint32_t dfll_id)
{
    145c:	b500      	push	{lr}
    145e:	b089      	sub	sp, #36	; 0x24
#ifdef CONFIG_DFLL0_SOURCE
	struct dfll_config dfllcfg;
#endif
	static bool open_loop_done = false;

	if(SCIF->SCIF_DFLL0CONF & SCIF_DFLL0CONF_MODE) {
    1460:	f44f 6300 	mov.w	r3, #2048	; 0x800
    1464:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1468:	6a99      	ldr	r1, [r3, #40]	; 0x28
    146a:	f011 0f02 	tst.w	r1, #2
    146e:	d007      	beq.n	1480 <dfll_enable_config_defaults+0x24>
}

static inline bool dfll_is_fine_locked(uint32_t dfll_id)
{
	UNUSED(dfll_id);
	return !!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_DFLL0LOCKF);
    1470:	f44f 6200 	mov.w	r2, #2048	; 0x800
    1474:	f2c4 020e 	movt	r2, #16398	; 0x400e
    1478:	6953      	ldr	r3, [r2, #20]
		// Closed-loop mode
		if (dfll_is_fine_locked(dfll_id)) {
    147a:	f013 0f04 	tst.w	r3, #4
    147e:	d14e      	bne.n	151e <dfll_enable_config_defaults+0xc2>
	}
	if (open_loop_done == true) {
		return;
	}

	switch (dfll_id) {
    1480:	2800      	cmp	r0, #0
    1482:	d14c      	bne.n	151e <dfll_enable_config_defaults+0xc2>
		return !!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_OSC0RDY);
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		return !!(BSCIF->BSCIF_PCLKSR & BSCIF_PCLKSR_OSC32RDY);
    1484:	f44f 6080 	mov.w	r0, #1024	; 0x400
    1488:	f2c4 000f 	movt	r0, #16399	; 0x400f
    148c:	6941      	ldr	r1, [r0, #20]
		/* Nothing to do */
		break;

#ifdef BOARD_OSC32_HZ
	case GENCLK_SRC_OSC32K:
		if (!osc_is_ready(OSC_ID_OSC32)) {
    148e:	f011 0f01 	tst.w	r1, #1
    1492:	d10c      	bne.n	14ae <dfll_enable_config_defaults+0x52>
		break;
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		osc_priv_enable_osc32();
    1494:	f241 5225 	movw	r2, #5413	; 0x1525
    1498:	f2c0 0200 	movt	r2, #0
    149c:	4790      	blx	r2
		return !!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_OSC0RDY);
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		return !!(BSCIF->BSCIF_PCLKSR & BSCIF_PCLKSR_OSC32RDY);
    149e:	f44f 6080 	mov.w	r0, #1024	; 0x400
    14a2:	f2c4 000f 	movt	r0, #16399	; 0x400f
    14a6:	6943      	ldr	r3, [r0, #20]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    14a8:	f013 0f01 	tst.w	r3, #1
    14ac:	d0fb      	beq.n	14a6 <dfll_enable_config_defaults+0x4a>
}

static inline void genclk_config_set_source(struct genclk_config *cfg,
		enum genclk_source src)
{
	cfg->ctrl = (cfg->ctrl & ~SCIF_GCCTRL_OSCSEL_Msk)
    14ae:	f44f 7180 	mov.w	r1, #256	; 0x100
    14b2:	9101      	str	r1, [sp, #4]
	genclk_config_defaults(&cfg->ref_cfg, 0);
	genclk_config_set_source(&cfg->ref_cfg, refclk);
	genclk_config_set_divider(&cfg->ref_cfg, divide);

	// Do a sync before reading a dfll conf register
	SCIF->SCIF_DFLL0SYNC = SCIF_DFLL0SYNC_SYNC;
    14b4:	f44f 6000 	mov.w	r0, #2048	; 0x800
    14b8:	f2c4 000e 	movt	r0, #16398	; 0x400e
    14bc:	f04f 0201 	mov.w	r2, #1
    14c0:	6402      	str	r2, [r0, #64]	; 0x40
	while (!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_DFLL0RDY));
    14c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
    14c6:	f2c4 010e 	movt	r1, #16398	; 0x400e
    14ca:	694b      	ldr	r3, [r1, #20]
    14cc:	f013 0f08 	tst.w	r3, #8
    14d0:	d0fb      	beq.n	14ca <dfll_enable_config_defaults+0x6e>
	cfg->conf = SCIF->SCIF_DFLL0CONF;
    14d2:	f44f 6000 	mov.w	r0, #2048	; 0x800
    14d6:	f2c4 000e 	movt	r0, #16398	; 0x400e
    14da:	6a81      	ldr	r1, [r0, #40]	; 0x28
{
	if (freq < DFLL_MAX_RANGE3){
		cfg->freq_range = DFLL_RANGE3;
	}
	else if (freq < DFLL_MAX_RANGE2){
		cfg->freq_range = DFLL_RANGE2;
    14dc:	f04f 0202 	mov.w	r2, #2
    14e0:	f88d 201c 	strb.w	r2, [sp, #28]
		cfg->freq_range = DFLL_RANGE1;
	}
	else {
		cfg->freq_range = DFLL_RANGE0;
	}
	cfg->conf &= ~SCIF_DFLL0CONF_RANGE_Msk;
    14e4:	f421 3340 	bic.w	r3, r1, #196608	; 0x30000
	cfg->conf |=SCIF_DFLL0CONF_RANGE(cfg->freq_range);
    14e8:	f043 1002 	orr.w	r0, r3, #131074	; 0x20002
    14ec:	9002      	str	r0, [sp, #8]
	// Select Closed Loop Mode
	cfg->conf |= SCIF_DFLL0CONF_MODE;
	// Write DFLL Frequency Range
	dfll_priv_set_frequency_range(cfg, CONFIG_DFLL0_FREQ);

	cfg->mul = mul;
    14ee:	f44f 61b7 	mov.w	r1, #1464	; 0x5b8
    14f2:	9103      	str	r1, [sp, #12]
	cfg->val = 0;
    14f4:	f04f 0100 	mov.w	r1, #0
    14f8:	9106      	str	r1, [sp, #24]
};

static inline void dfll_config_set_max_step(struct dfll_config *cfg,
		uint16_t coarse, uint16_t fine)
{
	cfg->step = (SCIF_DFLL0STEP_CSTEP(coarse)
    14fa:	f04f 1204 	mov.w	r2, #262148	; 0x40004
    14fe:	9204      	str	r2, [sp, #16]
	/*
	 * Initial step length of 4. If this is set too high, the DFLL
	 * may fail to lock.
	 */
	dfll_config_set_max_step(cfg, 4, 4);
	cfg->ssg = 0;
    1500:	9105      	str	r1, [sp, #20]
		dfll_config_init_closed_loop_mode(&dfllcfg,
			CONFIG_DFLL0_SOURCE,
			CONFIG_DFLL0_DIV,
			CONFIG_DFLL0_MUL);

		dfll_enable_closed_loop(&dfllcfg, dfll_id);
    1502:	a801      	add	r0, sp, #4
    1504:	f241 23b9 	movw	r3, #4793	; 0x12b9
    1508:	f2c0 0300 	movt	r3, #0
    150c:	4798      	blx	r3
}

static inline bool dfll_is_fine_locked(uint32_t dfll_id)
{
	UNUSED(dfll_id);
	return !!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_DFLL0LOCKF);
    150e:	f44f 6000 	mov.w	r0, #2048	; 0x800
    1512:	f2c4 000e 	movt	r0, #16398	; 0x400e
    1516:	6941      	ldr	r1, [r0, #20]
		while (!dfll_is_fine_locked(dfll_id));
    1518:	f011 0f04 	tst.w	r1, #4
    151c:	d0fb      	beq.n	1516 <dfll_enable_config_defaults+0xba>

	default:
		Assert(false);
		break;
	}
}
    151e:	b009      	add	sp, #36	; 0x24
    1520:	bd00      	pop	{pc}
    1522:	bf00      	nop

00001524 <osc_priv_enable_osc32>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1524:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    1528:	b672      	cpsid	i
    152a:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    152e:	f240 0338 	movw	r3, #56	; 0x38
    1532:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1536:	f04f 0200 	mov.w	r2, #0
    153a:	701a      	strb	r2, [r3, #0]
void osc_priv_enable_osc32(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	BSCIF->BSCIF_UNLOCK = BSCIF_UNLOCK_KEY(0xAAu)
    153c:	f44f 6080 	mov.w	r0, #1024	; 0x400
    1540:	f2c4 000f 	movt	r0, #16399	; 0x400f
    1544:	f04f 0320 	mov.w	r3, #32
    1548:	f6ca 2300 	movt	r3, #43520	; 0xaa00
    154c:	6183      	str	r3, [r0, #24]
		| BSCIF_UNLOCK_ADDR((uint32_t)&BSCIF->BSCIF_OSCCTRL32 - (uint32_t)BSCIF);
	BSCIF->BSCIF_OSCCTRL32 =
    154e:	f24a 120d 	movw	r2, #41229	; 0xa10d
    1552:	f2c0 0205 	movt	r2, #5
    1556:	6202      	str	r2, [r0, #32]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    1558:	b949      	cbnz	r1, 156e <osc_priv_enable_osc32+0x4a>
		cpu_irq_enable();
    155a:	f240 0138 	movw	r1, #56	; 0x38
    155e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1562:	f04f 0001 	mov.w	r0, #1
    1566:	7008      	strb	r0, [r1, #0]
    1568:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    156c:	b662      	cpsie	i
    156e:	4770      	bx	lr

00001570 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(uint32_t bus_id, uint32_t module_index)
{
    1570:	b430      	push	{r4, r5}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1572:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    1576:	b672      	cpsid	i
    1578:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    157c:	f240 0338 	movw	r3, #56	; 0x38
    1580:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1584:	f04f 0200 	mov.w	r2, #0
    1588:	701a      	strb	r2, [r3, #0]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
    158a:	f04f 0320 	mov.w	r3, #32
    158e:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1592:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
	mask |= 1U << module_index;
    1596:	f04f 0501 	mov.w	r5, #1
    159a:	fa05 f101 	lsl.w	r1, r5, r1
    159e:	4311      	orrs	r1, r2
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
    15a0:	f100 0208 	add.w	r2, r0, #8
    15a4:	ea4f 6502 	mov.w	r5, r2, lsl #24
    15a8:	ea4f 5295 	mov.w	r2, r5, lsr #22
	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
	mask |= 1U << module_index;
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
    15ac:	f042 452a 	orr.w	r5, r2, #2852126720	; 0xaa000000
    15b0:	f04f 0200 	mov.w	r2, #0
    15b4:	f2c4 020e 	movt	r2, #16398	; 0x400e
    15b8:	6595      	str	r5, [r2, #88]	; 0x58
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
	*(&PM->PM_CPUMASK + bus_id) = mask;
    15ba:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    15be:	b94c      	cbnz	r4, 15d4 <sysclk_priv_enable_module+0x64>
		cpu_irq_enable();
    15c0:	f240 0038 	movw	r0, #56	; 0x38
    15c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15c8:	f04f 0301 	mov.w	r3, #1
    15cc:	7003      	strb	r3, [r0, #0]
    15ce:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    15d2:	b662      	cpsie	i

	cpu_irq_restore(flags);
}
    15d4:	bc30      	pop	{r4, r5}
    15d6:	4770      	bx	lr

000015d8 <sysclk_priv_disable_module>:
 * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be disabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_disable_module(uint32_t bus_id, uint32_t module_index)
{
    15d8:	b430      	push	{r4, r5}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    15da:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    15de:	b672      	cpsid	i
    15e0:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    15e4:	f240 0338 	movw	r3, #56	; 0x38
    15e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15ec:	f04f 0200 	mov.w	r2, #0
    15f0:	701a      	strb	r2, [r3, #0]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Disable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
    15f2:	f04f 0320 	mov.w	r3, #32
    15f6:	f2c4 030e 	movt	r3, #16398	; 0x400e
    15fa:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
	mask &= ~(1U << module_index);
    15fe:	f04f 0501 	mov.w	r5, #1
    1602:	fa05 f101 	lsl.w	r1, r5, r1
    1606:	ea22 0101 	bic.w	r1, r2, r1
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
    160a:	f100 0208 	add.w	r2, r0, #8
    160e:	ea4f 6502 	mov.w	r5, r2, lsl #24
    1612:	ea4f 5295 	mov.w	r2, r5, lsr #22
	flags = cpu_irq_save();

	/* Disable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
	mask &= ~(1U << module_index);
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
    1616:	f042 452a 	orr.w	r5, r2, #2852126720	; 0xaa000000
    161a:	f04f 0200 	mov.w	r2, #0
    161e:	f2c4 020e 	movt	r2, #16398	; 0x400e
    1622:	6595      	str	r5, [r2, #88]	; 0x58
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
	*(&PM->PM_CPUMASK + bus_id) = mask;
    1624:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    1628:	b94c      	cbnz	r4, 163e <sysclk_priv_disable_module+0x66>
		cpu_irq_enable();
    162a:	f240 0038 	movw	r0, #56	; 0x38
    162e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1632:	f04f 0301 	mov.w	r3, #1
    1636:	7003      	strb	r3, [r0, #0]
    1638:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    163c:	b662      	cpsie	i

	cpu_irq_restore(flags);
}
    163e:	bc30      	pop	{r4, r5}
    1640:	4770      	bx	lr
    1642:	bf00      	nop

00001644 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
void sysclk_enable_pba_module(uint32_t module_index)
{
    1644:	b538      	push	{r3, r4, r5, lr}
    1646:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1648:	f3ef 8510 	mrs	r5, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    164c:	b672      	cpsid	i
    164e:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    1652:	f240 0338 	movw	r3, #56	; 0x38
    1656:	f2c2 0300 	movt	r3, #8192	; 0x2000
    165a:	f04f 0200 	mov.w	r2, #0
    165e:	701a      	strb	r2, [r3, #0]
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (PM->PM_PBAMASK == 0) {
    1660:	4610      	mov	r0, r2
    1662:	f2c4 000e 	movt	r0, #16398	; 0x400e
    1666:	6a81      	ldr	r1, [r0, #40]	; 0x28
    1668:	b941      	cbnz	r1, 167c <sysclk_enable_pba_module+0x38>
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
    166a:	f04f 0001 	mov.w	r0, #1
    166e:	f04f 0105 	mov.w	r1, #5
    1672:	f241 5371 	movw	r3, #5489	; 0x1571
    1676:	f2c0 0300 	movt	r3, #0
    167a:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    167c:	b94d      	cbnz	r5, 1692 <sysclk_enable_pba_module+0x4e>
		cpu_irq_enable();
    167e:	f240 0038 	movw	r0, #56	; 0x38
    1682:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1686:	f04f 0201 	mov.w	r2, #1
    168a:	7002      	strb	r2, [r0, #0]
    168c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    1690:	b662      	cpsie	i
	}

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(PM_CLK_GRP_PBA, module_index);
    1692:	f04f 0002 	mov.w	r0, #2
    1696:	4621      	mov	r1, r4
    1698:	f241 5371 	movw	r3, #5489	; 0x1571
    169c:	f2c0 0300 	movt	r3, #0
    16a0:	4798      	blx	r3
    16a2:	bd38      	pop	{r3, r4, r5, pc}

000016a4 <sysclk_disable_pba_module>:
/**
 * \brief Disable a module clock derived from the PBA clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
void sysclk_disable_pba_module(uint32_t module_index)
{
    16a4:	b510      	push	{r4, lr}
    16a6:	4601      	mov	r1, r0
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(PM_CLK_GRP_PBA, module_index);
    16a8:	f04f 0002 	mov.w	r0, #2
    16ac:	f241 53d9 	movw	r3, #5593	; 0x15d9
    16b0:	f2c0 0300 	movt	r3, #0
    16b4:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    16b6:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    16ba:	b672      	cpsid	i
    16bc:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    16c0:	f240 0038 	movw	r0, #56	; 0x38
    16c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16c8:	f04f 0200 	mov.w	r2, #0
    16cc:	7002      	strb	r2, [r0, #0]

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	if (PM->PM_PBAMASK == 0) {
    16ce:	4611      	mov	r1, r2
    16d0:	f2c4 010e 	movt	r1, #16398	; 0x400e
    16d4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    16d6:	b943      	cbnz	r3, 16ea <sysclk_disable_pba_module+0x46>
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
    16d8:	f04f 0001 	mov.w	r0, #1
    16dc:	f04f 0105 	mov.w	r1, #5
    16e0:	f241 52d9 	movw	r2, #5593	; 0x15d9
    16e4:	f2c0 0200 	movt	r2, #0
    16e8:	4790      	blx	r2
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    16ea:	b94c      	cbnz	r4, 1700 <sysclk_disable_pba_module+0x5c>
		cpu_irq_enable();
    16ec:	f240 0038 	movw	r0, #56	; 0x38
    16f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16f4:	f04f 0101 	mov.w	r1, #1
    16f8:	7001      	strb	r1, [r0, #0]
    16fa:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    16fe:	b662      	cpsie	i
    1700:	bd10      	pop	{r4, pc}
    1702:	bf00      	nop

00001704 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param module_index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(uint32_t module_index)
{
    1704:	b538      	push	{r3, r4, r5, lr}
    1706:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1708:	f3ef 8510 	mrs	r5, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    170c:	b672      	cpsid	i
    170e:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    1712:	f240 0338 	movw	r3, #56	; 0x38
    1716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    171a:	f04f 0200 	mov.w	r2, #0
    171e:	701a      	strb	r2, [r3, #0]
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (PM->PM_PBBMASK == 0) {
    1720:	4610      	mov	r0, r2
    1722:	f2c4 000e 	movt	r0, #16398	; 0x400e
    1726:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    1728:	b941      	cbnz	r1, 173c <sysclk_enable_pbb_module+0x38>
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
    172a:	f04f 0001 	mov.w	r0, #1
    172e:	f04f 0106 	mov.w	r1, #6
    1732:	f241 5371 	movw	r3, #5489	; 0x1571
    1736:	f2c0 0300 	movt	r3, #0
    173a:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    173c:	b94d      	cbnz	r5, 1752 <sysclk_enable_pbb_module+0x4e>
		cpu_irq_enable();
    173e:	f240 0038 	movw	r0, #56	; 0x38
    1742:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1746:	f04f 0201 	mov.w	r2, #1
    174a:	7002      	strb	r2, [r0, #0]
    174c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    1750:	b662      	cpsie	i
	}

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(PM_CLK_GRP_PBB, module_index);
    1752:	f04f 0003 	mov.w	r0, #3
    1756:	4621      	mov	r1, r4
    1758:	f241 5371 	movw	r3, #5489	; 0x1571
    175c:	f2c0 0300 	movt	r3, #0
    1760:	4798      	blx	r3
    1762:	bd38      	pop	{r3, r4, r5, pc}

00001764 <sysclk_disable_pbb_module>:
/**
 * \brief Disable a module clock derived from the PBB clock
 * \param module_index Index of the module clock in the PBBMASK register
 */
void sysclk_disable_pbb_module(uint32_t module_index)
{
    1764:	b510      	push	{r4, lr}
    1766:	4601      	mov	r1, r0
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(PM_CLK_GRP_PBB, module_index);
    1768:	f04f 0003 	mov.w	r0, #3
    176c:	f241 53d9 	movw	r3, #5593	; 0x15d9
    1770:	f2c0 0300 	movt	r3, #0
    1774:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1776:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    177a:	b672      	cpsid	i
    177c:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    1780:	f240 0038 	movw	r0, #56	; 0x38
    1784:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1788:	f04f 0200 	mov.w	r2, #0
    178c:	7002      	strb	r2, [r0, #0]

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	if (PM->PM_PBBMASK == 0) {
    178e:	4611      	mov	r1, r2
    1790:	f2c4 010e 	movt	r1, #16398	; 0x400e
    1794:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    1796:	b943      	cbnz	r3, 17aa <sysclk_disable_pbb_module+0x46>
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
    1798:	f04f 0001 	mov.w	r0, #1
    179c:	f04f 0106 	mov.w	r1, #6
    17a0:	f241 52d9 	movw	r2, #5593	; 0x15d9
    17a4:	f2c0 0200 	movt	r2, #0
    17a8:	4790      	blx	r2
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    17aa:	b94c      	cbnz	r4, 17c0 <sysclk_disable_pbb_module+0x5c>
		cpu_irq_enable();
    17ac:	f240 0038 	movw	r0, #56	; 0x38
    17b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17b4:	f04f 0101 	mov.w	r1, #1
    17b8:	7001      	strb	r1, [r0, #0]
    17ba:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    17be:	b662      	cpsie	i
    17c0:	bd10      	pop	{r4, pc}
    17c2:	bf00      	nop

000017c4 <sysclk_get_peripheral_bus_hz>:
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
	/* Fallthroughs intended for modules sharing the same peripheral bus. */
	switch ((uintptr_t)module) {
    17c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    17c8:	f2c4 0307 	movt	r3, #16391	; 0x4007
    17cc:	4298      	cmp	r0, r3
    17ce:	f000 816f 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    17d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    17d6:	f2c4 0107 	movt	r1, #16391	; 0x4007
    17da:	4288      	cmp	r0, r1
    17dc:	f200 80bb 	bhi.w	1956 <sysclk_get_peripheral_bus_hz+0x192>
    17e0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    17e4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    17e8:	4290      	cmp	r0, r2
    17ea:	f000 8161 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    17ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    17f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    17f6:	4298      	cmp	r0, r3
    17f8:	d851      	bhi.n	189e <sysclk_get_peripheral_bus_hz+0xda>
    17fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    17fe:	f2c4 0101 	movt	r1, #16385	; 0x4001
    1802:	4288      	cmp	r0, r1
    1804:	f000 8154 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1808:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    180c:	f2c4 0201 	movt	r2, #16385	; 0x4001
    1810:	4290      	cmp	r0, r2
    1812:	d820      	bhi.n	1856 <sysclk_get_peripheral_bus_hz+0x92>
    1814:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    1818:	f2c4 0300 	movt	r3, #16384	; 0x4000
    181c:	4298      	cmp	r0, r3
    181e:	f000 8147 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1822:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    1826:	f2c4 0100 	movt	r1, #16384	; 0x4000
    182a:	4288      	cmp	r0, r1
    182c:	d804      	bhi.n	1838 <sysclk_get_peripheral_bus_hz+0x74>
    182e:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
    1832:	f040 8140 	bne.w	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    1836:	e13b      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1838:	f04f 0200 	mov.w	r2, #0
    183c:	f2c4 0201 	movt	r2, #16385	; 0x4001
    1840:	4290      	cmp	r0, r2
    1842:	f000 8135 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1846:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    184a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    184e:	4298      	cmp	r0, r3
    1850:	f040 8131 	bne.w	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    1854:	e12c      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1856:	f44f 4140 	mov.w	r1, #49152	; 0xc000
    185a:	f2c4 0101 	movt	r1, #16385	; 0x4001
    185e:	4288      	cmp	r0, r1
    1860:	f000 8126 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1864:	f44f 4240 	mov.w	r2, #49152	; 0xc000
    1868:	f2c4 0201 	movt	r2, #16385	; 0x4001
    186c:	4290      	cmp	r0, r2
    186e:	d807      	bhi.n	1880 <sysclk_get_peripheral_bus_hz+0xbc>
    1870:	f44f 4304 	mov.w	r3, #33792	; 0x8400
    1874:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1878:	4298      	cmp	r0, r3
    187a:	f040 811c 	bne.w	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    187e:	e117      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1880:	f44f 4144 	mov.w	r1, #50176	; 0xc400
    1884:	f2c4 0101 	movt	r1, #16385	; 0x4001
    1888:	4288      	cmp	r0, r1
    188a:	f000 8111 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    188e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1892:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1896:	4290      	cmp	r0, r2
    1898:	f040 810d 	bne.w	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    189c:	e108      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    189e:	f04f 0300 	mov.w	r3, #0
    18a2:	f2c4 0304 	movt	r3, #16388	; 0x4004
    18a6:	4298      	cmp	r0, r3
    18a8:	f000 8102 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    18ac:	f04f 0100 	mov.w	r1, #0
    18b0:	f2c4 0104 	movt	r1, #16388	; 0x4004
    18b4:	4288      	cmp	r0, r1
    18b6:	d823      	bhi.n	1900 <sysclk_get_peripheral_bus_hz+0x13c>
    18b8:	f04f 0200 	mov.w	r2, #0
    18bc:	f2c4 0203 	movt	r2, #16387	; 0x4003
    18c0:	4290      	cmp	r0, r2
    18c2:	f000 80f5 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    18c6:	f04f 0300 	mov.w	r3, #0
    18ca:	f2c4 0303 	movt	r3, #16387	; 0x4003
    18ce:	4298      	cmp	r0, r3
    18d0:	d807      	bhi.n	18e2 <sysclk_get_peripheral_bus_hz+0x11e>
    18d2:	f44f 4140 	mov.w	r1, #49152	; 0xc000
    18d6:	f2c4 0102 	movt	r1, #16386	; 0x4002
    18da:	4288      	cmp	r0, r1
    18dc:	f040 80eb 	bne.w	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    18e0:	e0e6      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    18e2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    18e6:	f2c4 0203 	movt	r2, #16387	; 0x4003
    18ea:	4290      	cmp	r0, r2
    18ec:	f000 80e0 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    18f0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    18f4:	f2c4 0303 	movt	r3, #16387	; 0x4003
    18f8:	4298      	cmp	r0, r3
    18fa:	f040 80dc 	bne.w	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    18fe:	e0d7      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1900:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    1904:	f2c4 0106 	movt	r1, #16390	; 0x4006
    1908:	4288      	cmp	r0, r1
    190a:	f000 80d1 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    190e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    1912:	f2c4 0206 	movt	r2, #16390	; 0x4006
    1916:	4290      	cmp	r0, r2
    1918:	d80e      	bhi.n	1938 <sysclk_get_peripheral_bus_hz+0x174>
    191a:	f04f 0300 	mov.w	r3, #0
    191e:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1922:	4298      	cmp	r0, r3
    1924:	f000 80c4 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1928:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    192c:	f2c4 0106 	movt	r1, #16390	; 0x4006
    1930:	4288      	cmp	r0, r1
    1932:	f040 80c0 	bne.w	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    1936:	e0bb      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1938:	f44f 4240 	mov.w	r2, #49152	; 0xc000
    193c:	f2c4 0206 	movt	r2, #16390	; 0x4006
    1940:	4290      	cmp	r0, r2
    1942:	f000 80b5 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1946:	f04f 0300 	mov.w	r3, #0
    194a:	f2c4 0307 	movt	r3, #16391	; 0x4007
    194e:	4298      	cmp	r0, r3
    1950:	f040 80b1 	bne.w	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    1954:	e0ac      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1956:	f04f 0100 	mov.w	r1, #0
    195a:	f2c4 010e 	movt	r1, #16398	; 0x400e
    195e:	4288      	cmp	r0, r1
    1960:	f000 80a6 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1964:	f04f 0200 	mov.w	r2, #0
    1968:	f2c4 020e 	movt	r2, #16398	; 0x400e
    196c:	4290      	cmp	r0, r2
    196e:	d84e      	bhi.n	1a0e <sysclk_get_peripheral_bus_hz+0x24a>
    1970:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    1974:	f2c4 030a 	movt	r3, #16394	; 0x400a
    1978:	4298      	cmp	r0, r3
    197a:	f000 8099 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    197e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    1982:	f2c4 010a 	movt	r1, #16394	; 0x400a
    1986:	4288      	cmp	r0, r1
    1988:	d821      	bhi.n	19ce <sysclk_get_peripheral_bus_hz+0x20a>
    198a:	f04f 0200 	mov.w	r2, #0
    198e:	f2c4 0208 	movt	r2, #16392	; 0x4008
    1992:	4290      	cmp	r0, r2
    1994:	f000 808c 	beq.w	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1998:	f04f 0300 	mov.w	r3, #0
    199c:	f2c4 0308 	movt	r3, #16392	; 0x4008
    19a0:	4298      	cmp	r0, r3
    19a2:	d807      	bhi.n	19b4 <sysclk_get_peripheral_bus_hz+0x1f0>
    19a4:	f44f 4140 	mov.w	r1, #49152	; 0xc000
    19a8:	f2c4 0107 	movt	r1, #16391	; 0x4007
    19ac:	4288      	cmp	r0, r1
    19ae:	f040 8082 	bne.w	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    19b2:	e07d      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    19b4:	f04f 0200 	mov.w	r2, #0
    19b8:	f2c4 020a 	movt	r2, #16394	; 0x400a
    19bc:	4290      	cmp	r0, r2
    19be:	d077      	beq.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    19c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    19c4:	f2c4 030a 	movt	r3, #16394	; 0x400a
    19c8:	4298      	cmp	r0, r3
    19ca:	d174      	bne.n	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    19cc:	e070      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    19ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    19d2:	f2c4 010a 	movt	r1, #16394	; 0x400a
    19d6:	4288      	cmp	r0, r1
    19d8:	d06a      	beq.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    19da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    19de:	f2c4 020a 	movt	r2, #16394	; 0x400a
    19e2:	4290      	cmp	r0, r2
    19e4:	d806      	bhi.n	19f4 <sysclk_get_peripheral_bus_hz+0x230>
    19e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    19ea:	f2c4 030a 	movt	r3, #16394	; 0x400a
    19ee:	4298      	cmp	r0, r3
    19f0:	d161      	bne.n	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    19f2:	e05d      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    19f4:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
    19f8:	f2c4 010a 	movt	r1, #16394	; 0x400a
    19fc:	4288      	cmp	r0, r1
    19fe:	d057      	beq.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1a00:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
    1a04:	f2c4 020a 	movt	r2, #16394	; 0x400a
    1a08:	4290      	cmp	r0, r2
    1a0a:	d154      	bne.n	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    1a0c:	e050      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1a0e:	f04f 0300 	mov.w	r3, #0
    1a12:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1a16:	4298      	cmp	r0, r3
    1a18:	d04a      	beq.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1a1a:	f04f 0100 	mov.w	r1, #0
    1a1e:	f2c4 010f 	movt	r1, #16399	; 0x400f
    1a22:	4288      	cmp	r0, r1
    1a24:	d81f      	bhi.n	1a66 <sysclk_get_peripheral_bus_hz+0x2a2>
    1a26:	f44f 6200 	mov.w	r2, #2048	; 0x800
    1a2a:	f2c4 020e 	movt	r2, #16398	; 0x400e
    1a2e:	4290      	cmp	r0, r2
    1a30:	d03e      	beq.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1a32:	f44f 6300 	mov.w	r3, #2048	; 0x800
    1a36:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1a3a:	4298      	cmp	r0, r3
    1a3c:	d806      	bhi.n	1a4c <sysclk_get_peripheral_bus_hz+0x288>
    1a3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
    1a42:	f2c4 010e 	movt	r1, #16398	; 0x400e
    1a46:	4288      	cmp	r0, r1
    1a48:	d135      	bne.n	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    1a4a:	e031      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1a4c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
    1a50:	f2c4 020e 	movt	r2, #16398	; 0x400e
    1a54:	4290      	cmp	r0, r2
    1a56:	d02b      	beq.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1a58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    1a5c:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1a60:	4298      	cmp	r0, r3
    1a62:	d128      	bne.n	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    1a64:	e024      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1a66:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    1a6a:	f2c4 010f 	movt	r1, #16399	; 0x400f
    1a6e:	4288      	cmp	r0, r1
    1a70:	d01e      	beq.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1a72:	f44f 6240 	mov.w	r2, #3072	; 0xc00
    1a76:	f2c4 020f 	movt	r2, #16399	; 0x400f
    1a7a:	4290      	cmp	r0, r2
    1a7c:	d80c      	bhi.n	1a98 <sysclk_get_peripheral_bus_hz+0x2d4>
    1a7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    1a82:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1a86:	4298      	cmp	r0, r3
    1a88:	d012      	beq.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1a8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
    1a8e:	f2c4 010f 	movt	r1, #16399	; 0x400f
    1a92:	4288      	cmp	r0, r1
    1a94:	d10f      	bne.n	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
    1a96:	e00b      	b.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1a98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    1a9c:	f2c4 020f 	movt	r2, #16399	; 0x400f
    1aa0:	4290      	cmp	r0, r2
    1aa2:	d005      	beq.n	1ab0 <sysclk_get_peripheral_bus_hz+0x2ec>
    1aa4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
    1aa8:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1aac:	4298      	cmp	r0, r3
    1aae:	d102      	bne.n	1ab6 <sysclk_get_peripheral_bus_hz+0x2f2>
	case PARC_ADDR:
	case CATB_ADDR:
	case TWIM2_ADDR:
	case TWIM3_ADDR:
	case LCDCA_ADDR:
		return sysclk_get_pba_hz();
    1ab0:	f04f 7037 	mov.w	r0, #47972352	; 0x2dc0000
    1ab4:	4770      	bx	lr
	case PICOUART_ADDR:
		return sysclk_get_pbd_hz();

	default:
		Assert(false);
		return 0;
    1ab6:	f04f 0000 	mov.w	r0, #0
	}
}
    1aba:	4770      	bx	lr

00001abc <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
void sysclk_enable_peripheral_clock(const volatile void *module)
{
    1abc:	b508      	push	{r3, lr}
	switch ((uintptr_t)module) {
    1abe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    1ac2:	f2c4 0307 	movt	r3, #16391	; 0x4007
    1ac6:	4298      	cmp	r0, r3
    1ac8:	f000 827f 	beq.w	1fca <sysclk_enable_peripheral_clock+0x50e>
    1acc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    1ad0:	f2c4 0107 	movt	r1, #16391	; 0x4007
    1ad4:	4288      	cmp	r0, r1
    1ad6:	f200 80bb 	bhi.w	1c50 <sysclk_enable_peripheral_clock+0x194>
    1ada:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    1ade:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1ae2:	4290      	cmp	r0, r2
    1ae4:	f000 81f2 	beq.w	1ecc <sysclk_enable_peripheral_clock+0x410>
    1ae8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    1aec:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1af0:	4298      	cmp	r0, r3
    1af2:	d851      	bhi.n	1b98 <sysclk_enable_peripheral_clock+0xdc>
    1af4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    1af8:	f2c4 0101 	movt	r1, #16385	; 0x4001
    1afc:	4288      	cmp	r0, r1
    1afe:	f000 81b0 	beq.w	1e62 <sysclk_enable_peripheral_clock+0x3a6>
    1b02:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    1b06:	f2c4 0201 	movt	r2, #16385	; 0x4001
    1b0a:	4290      	cmp	r0, r2
    1b0c:	d820      	bhi.n	1b50 <sysclk_enable_peripheral_clock+0x94>
    1b0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    1b12:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1b16:	4298      	cmp	r0, r3
    1b18:	f000 8171 	beq.w	1dfe <sysclk_enable_peripheral_clock+0x342>
    1b1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    1b20:	f2c4 0100 	movt	r1, #16384	; 0x4000
    1b24:	4288      	cmp	r0, r1
    1b26:	d804      	bhi.n	1b32 <sysclk_enable_peripheral_clock+0x76>
    1b28:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
    1b2c:	f040 8334 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1b30:	e15d      	b.n	1dee <sysclk_enable_peripheral_clock+0x332>
    1b32:	f04f 0300 	mov.w	r3, #0
    1b36:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1b3a:	4298      	cmp	r0, r3
    1b3c:	f000 8167 	beq.w	1e0e <sysclk_enable_peripheral_clock+0x352>
    1b40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    1b44:	f2c4 0101 	movt	r1, #16385	; 0x4001
    1b48:	4288      	cmp	r0, r1
    1b4a:	f040 8325 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1b4e:	e173      	b.n	1e38 <sysclk_enable_peripheral_clock+0x37c>
    1b50:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1b54:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1b58:	4298      	cmp	r0, r3
    1b5a:	f000 8192 	beq.w	1e82 <sysclk_enable_peripheral_clock+0x3c6>
    1b5e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
    1b62:	f2c4 0201 	movt	r2, #16385	; 0x4001
    1b66:	4290      	cmp	r0, r2
    1b68:	d807      	bhi.n	1b7a <sysclk_enable_peripheral_clock+0xbe>
    1b6a:	f44f 4104 	mov.w	r1, #33792	; 0x8400
    1b6e:	f2c4 0101 	movt	r1, #16385	; 0x4001
    1b72:	4288      	cmp	r0, r1
    1b74:	f040 8310 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1b78:	e17b      	b.n	1e72 <sysclk_enable_peripheral_clock+0x3b6>
    1b7a:	f44f 4244 	mov.w	r2, #50176	; 0xc400
    1b7e:	f2c4 0201 	movt	r2, #16385	; 0x4001
    1b82:	4290      	cmp	r0, r2
    1b84:	f000 8185 	beq.w	1e92 <sysclk_enable_peripheral_clock+0x3d6>
    1b88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    1b8c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    1b90:	4288      	cmp	r0, r1
    1b92:	f040 8301 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1b96:	e184      	b.n	1ea2 <sysclk_enable_peripheral_clock+0x3e6>
    1b98:	f04f 0200 	mov.w	r2, #0
    1b9c:	f2c4 0204 	movt	r2, #16388	; 0x4004
    1ba0:	4290      	cmp	r0, r2
    1ba2:	f000 81e2 	beq.w	1f6a <sysclk_enable_peripheral_clock+0x4ae>
    1ba6:	f04f 0100 	mov.w	r1, #0
    1baa:	f2c4 0104 	movt	r1, #16388	; 0x4004
    1bae:	4288      	cmp	r0, r1
    1bb0:	d823      	bhi.n	1bfa <sysclk_enable_peripheral_clock+0x13e>
    1bb2:	f04f 0300 	mov.w	r3, #0
    1bb6:	f2c4 0303 	movt	r3, #16387	; 0x4003
    1bba:	4298      	cmp	r0, r3
    1bbc:	f000 81b0 	beq.w	1f20 <sysclk_enable_peripheral_clock+0x464>
    1bc0:	f04f 0200 	mov.w	r2, #0
    1bc4:	f2c4 0203 	movt	r2, #16387	; 0x4003
    1bc8:	4290      	cmp	r0, r2
    1bca:	d807      	bhi.n	1bdc <sysclk_enable_peripheral_clock+0x120>
    1bcc:	f44f 4140 	mov.w	r1, #49152	; 0xc000
    1bd0:	f2c4 0102 	movt	r1, #16386	; 0x4002
    1bd4:	4288      	cmp	r0, r1
    1bd6:	f040 82df 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1bda:	e18c      	b.n	1ef6 <sysclk_enable_peripheral_clock+0x43a>
    1bdc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    1be0:	f2c4 0203 	movt	r2, #16387	; 0x4003
    1be4:	4290      	cmp	r0, r2
    1be6:	f000 81b0 	beq.w	1f4a <sysclk_enable_peripheral_clock+0x48e>
    1bea:	f44f 4140 	mov.w	r1, #49152	; 0xc000
    1bee:	f2c4 0103 	movt	r1, #16387	; 0x4003
    1bf2:	4288      	cmp	r0, r1
    1bf4:	f040 82d0 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1bf8:	e1af      	b.n	1f5a <sysclk_enable_peripheral_clock+0x49e>
    1bfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    1bfe:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1c02:	4298      	cmp	r0, r3
    1c04:	f000 81c9 	beq.w	1f9a <sysclk_enable_peripheral_clock+0x4de>
    1c08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    1c0c:	f2c4 0106 	movt	r1, #16390	; 0x4006
    1c10:	4288      	cmp	r0, r1
    1c12:	d80e      	bhi.n	1c32 <sysclk_enable_peripheral_clock+0x176>
    1c14:	f04f 0200 	mov.w	r2, #0
    1c18:	f2c4 0206 	movt	r2, #16390	; 0x4006
    1c1c:	4290      	cmp	r0, r2
    1c1e:	f000 81ac 	beq.w	1f7a <sysclk_enable_peripheral_clock+0x4be>
    1c22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1c26:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1c2a:	4298      	cmp	r0, r3
    1c2c:	f040 82b4 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1c30:	e1ab      	b.n	1f8a <sysclk_enable_peripheral_clock+0x4ce>
    1c32:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1c36:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1c3a:	4298      	cmp	r0, r3
    1c3c:	f000 81b5 	beq.w	1faa <sysclk_enable_peripheral_clock+0x4ee>
    1c40:	f04f 0100 	mov.w	r1, #0
    1c44:	f2c4 0107 	movt	r1, #16391	; 0x4007
    1c48:	4288      	cmp	r0, r1
    1c4a:	f040 82a5 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1c4e:	e1b4      	b.n	1fba <sysclk_enable_peripheral_clock+0x4fe>
    1c50:	f04f 0100 	mov.w	r1, #0
    1c54:	f2c4 010e 	movt	r1, #16398	; 0x400e
    1c58:	4288      	cmp	r0, r1
    1c5a:	f000 8232 	beq.w	20c2 <sysclk_enable_peripheral_clock+0x606>
    1c5e:	f04f 0300 	mov.w	r3, #0
    1c62:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1c66:	4298      	cmp	r0, r3
    1c68:	d85b      	bhi.n	1d22 <sysclk_enable_peripheral_clock+0x266>
    1c6a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    1c6e:	f2c4 020a 	movt	r2, #16394	; 0x400a
    1c72:	4290      	cmp	r0, r2
    1c74:	f000 81e2 	beq.w	203c <sysclk_enable_peripheral_clock+0x580>
    1c78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    1c7c:	f2c4 010a 	movt	r1, #16394	; 0x400a
    1c80:	4288      	cmp	r0, r1
    1c82:	d823      	bhi.n	1ccc <sysclk_enable_peripheral_clock+0x210>
    1c84:	f04f 0300 	mov.w	r3, #0
    1c88:	f2c4 0308 	movt	r3, #16392	; 0x4008
    1c8c:	4298      	cmp	r0, r3
    1c8e:	f000 81ac 	beq.w	1fea <sysclk_enable_peripheral_clock+0x52e>
    1c92:	f04f 0200 	mov.w	r2, #0
    1c96:	f2c4 0208 	movt	r2, #16392	; 0x4008
    1c9a:	4290      	cmp	r0, r2
    1c9c:	d807      	bhi.n	1cae <sysclk_enable_peripheral_clock+0x1f2>
    1c9e:	f44f 4140 	mov.w	r1, #49152	; 0xc000
    1ca2:	f2c4 0107 	movt	r1, #16391	; 0x4007
    1ca6:	4288      	cmp	r0, r1
    1ca8:	f040 8276 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1cac:	e195      	b.n	1fda <sysclk_enable_peripheral_clock+0x51e>
    1cae:	f04f 0200 	mov.w	r2, #0
    1cb2:	f2c4 020a 	movt	r2, #16394	; 0x400a
    1cb6:	4290      	cmp	r0, r2
    1cb8:	f000 819f 	beq.w	1ffa <sysclk_enable_peripheral_clock+0x53e>
    1cbc:	f44f 6180 	mov.w	r1, #1024	; 0x400
    1cc0:	f2c4 010a 	movt	r1, #16394	; 0x400a
    1cc4:	4288      	cmp	r0, r1
    1cc6:	f040 8267 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1cca:	e1a6      	b.n	201a <sysclk_enable_peripheral_clock+0x55e>
    1ccc:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
    1cd0:	f2c4 030a 	movt	r3, #16394	; 0x400a
    1cd4:	4298      	cmp	r0, r3
    1cd6:	f000 81db 	beq.w	2090 <sysclk_enable_peripheral_clock+0x5d4>
    1cda:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
    1cde:	f2c4 010a 	movt	r1, #16394	; 0x400a
    1ce2:	4288      	cmp	r0, r1
    1ce4:	d80e      	bhi.n	1d04 <sysclk_enable_peripheral_clock+0x248>
    1ce6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    1cea:	f2c4 020a 	movt	r2, #16394	; 0x400a
    1cee:	4290      	cmp	r0, r2
    1cf0:	f000 81ac 	beq.w	204c <sysclk_enable_peripheral_clock+0x590>
    1cf4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1cf8:	f2c4 030a 	movt	r3, #16394	; 0x400a
    1cfc:	4298      	cmp	r0, r3
    1cfe:	f040 824b 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1d02:	e1b4      	b.n	206e <sysclk_enable_peripheral_clock+0x5b2>
    1d04:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
    1d08:	f2c4 010a 	movt	r1, #16394	; 0x400a
    1d0c:	4288      	cmp	r0, r1
    1d0e:	f000 81d0 	beq.w	20b2 <sysclk_enable_peripheral_clock+0x5f6>
    1d12:	f04f 0300 	mov.w	r3, #0
    1d16:	f2c4 030b 	movt	r3, #16395	; 0x400b
    1d1a:	4298      	cmp	r0, r3
    1d1c:	f040 823c 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1d20:	e05b      	b.n	1dda <sysclk_enable_peripheral_clock+0x31e>
    1d22:	f04f 0300 	mov.w	r3, #0
    1d26:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1d2a:	4298      	cmp	r0, r3
    1d2c:	f000 81fa 	beq.w	2124 <sysclk_enable_peripheral_clock+0x668>
    1d30:	f04f 0200 	mov.w	r2, #0
    1d34:	f2c4 020f 	movt	r2, #16399	; 0x400f
    1d38:	4290      	cmp	r0, r2
    1d3a:	d823      	bhi.n	1d84 <sysclk_enable_peripheral_clock+0x2c8>
    1d3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    1d40:	f2c4 010e 	movt	r1, #16398	; 0x400e
    1d44:	4288      	cmp	r0, r1
    1d46:	f000 81d0 	beq.w	20ea <sysclk_enable_peripheral_clock+0x62e>
    1d4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
    1d4e:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1d52:	4298      	cmp	r0, r3
    1d54:	d807      	bhi.n	1d66 <sysclk_enable_peripheral_clock+0x2aa>
    1d56:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1d5a:	f2c4 020e 	movt	r2, #16398	; 0x400e
    1d5e:	4290      	cmp	r0, r2
    1d60:	f040 821a 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1d64:	e1b7      	b.n	20d6 <sysclk_enable_peripheral_clock+0x61a>
    1d66:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    1d6a:	f2c4 010e 	movt	r1, #16398	; 0x400e
    1d6e:	4288      	cmp	r0, r1
    1d70:	f000 81c5 	beq.w	20fe <sysclk_enable_peripheral_clock+0x642>
    1d74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    1d78:	f2c4 020e 	movt	r2, #16398	; 0x400e
    1d7c:	4290      	cmp	r0, r2
    1d7e:	f040 820b 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1d82:	e1c6      	b.n	2112 <sysclk_enable_peripheral_clock+0x656>
    1d84:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    1d88:	f2c4 010f 	movt	r1, #16399	; 0x400f
    1d8c:	4288      	cmp	r0, r1
    1d8e:	f000 81e7 	beq.w	2160 <sysclk_enable_peripheral_clock+0x6a4>
    1d92:	f44f 6240 	mov.w	r2, #3072	; 0xc00
    1d96:	f2c4 020f 	movt	r2, #16399	; 0x400f
    1d9a:	4290      	cmp	r0, r2
    1d9c:	d80e      	bhi.n	1dbc <sysclk_enable_peripheral_clock+0x300>
    1d9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    1da2:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1da6:	4298      	cmp	r0, r3
    1da8:	f000 81c6 	beq.w	2138 <sysclk_enable_peripheral_clock+0x67c>
    1dac:	f44f 6100 	mov.w	r1, #2048	; 0x800
    1db0:	f2c4 010f 	movt	r1, #16399	; 0x400f
    1db4:	4288      	cmp	r0, r1
    1db6:	f040 81ef 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1dba:	e1c7      	b.n	214c <sysclk_enable_peripheral_clock+0x690>
    1dbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    1dc0:	f2c4 010f 	movt	r1, #16399	; 0x400f
    1dc4:	4288      	cmp	r0, r1
    1dc6:	f000 81d5 	beq.w	2174 <sysclk_enable_peripheral_clock+0x6b8>
    1dca:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
    1dce:	f2c4 020f 	movt	r2, #16399	; 0x400f
    1dd2:	4290      	cmp	r0, r2
    1dd4:	f040 81e0 	bne.w	2198 <sysclk_enable_peripheral_clock+0x6dc>
    1dd8:	e1d6      	b.n	2188 <sysclk_enable_peripheral_clock+0x6cc>
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
    1dda:	f04f 0001 	mov.w	r0, #1
    1dde:	f04f 0109 	mov.w	r1, #9
    1de2:	f241 5271 	movw	r2, #5489	; 0x1571
    1de6:	f2c0 0200 	movt	r2, #0
    1dea:	4790      	blx	r2
    1dec:	bd08      	pop	{r3, pc}
	case AESA_ADDR:
		sysclk_enable_hsb_module(SYSCLK_AESA_HSB);
		break;

	case IISC_ADDR:
		sysclk_enable_pba_module(SYSCLK_IISC);
    1dee:	f04f 0000 	mov.w	r0, #0
    1df2:	f241 6245 	movw	r2, #5701	; 0x1645
    1df6:	f2c0 0200 	movt	r2, #0
    1dfa:	4790      	blx	r2
		break;
    1dfc:	bd08      	pop	{r3, pc}

	case SPI_ADDR:
		sysclk_enable_pba_module(SYSCLK_SPI);
    1dfe:	f04f 0001 	mov.w	r0, #1
    1e02:	f241 6145 	movw	r1, #5701	; 0x1645
    1e06:	f2c0 0100 	movt	r1, #0
    1e0a:	4788      	blx	r1
		break;
    1e0c:	bd08      	pop	{r3, pc}

	case TC0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TC0);
    1e0e:	f04f 0002 	mov.w	r0, #2
    1e12:	f241 6345 	movw	r3, #5701	; 0x1645
    1e16:	f2c0 0300 	movt	r3, #0
    1e1a:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    1e1c:	f04f 0000 	mov.w	r0, #0
    1e20:	f2c4 000e 	movt	r0, #16398	; 0x400e
    1e24:	6c01      	ldr	r1, [r0, #64]	; 0x40
	temp_mask |= mask;
    1e26:	f041 0355 	orr.w	r3, r1, #85	; 0x55
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    1e2a:	f04f 0240 	mov.w	r2, #64	; 0x40
    1e2e:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    1e32:	6582      	str	r2, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    1e34:	6403      	str	r3, [r0, #64]	; 0x40
    1e36:	bd08      	pop	{r3, pc}
			| PBA_DIVMASK_TIMER_CLOCK5
			);
		break;

	case TC1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TC1);
    1e38:	f04f 0003 	mov.w	r0, #3
    1e3c:	f241 6245 	movw	r2, #5701	; 0x1645
    1e40:	f2c0 0200 	movt	r2, #0
    1e44:	4790      	blx	r2
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    1e46:	f04f 0000 	mov.w	r0, #0
    1e4a:	f2c4 000e 	movt	r0, #16398	; 0x400e
    1e4e:	6c03      	ldr	r3, [r0, #64]	; 0x40
	temp_mask |= mask;
    1e50:	f043 0155 	orr.w	r1, r3, #85	; 0x55
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    1e54:	f04f 0240 	mov.w	r2, #64	; 0x40
    1e58:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    1e5c:	6582      	str	r2, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    1e5e:	6401      	str	r1, [r0, #64]	; 0x40
    1e60:	bd08      	pop	{r3, pc}
			| PBA_DIVMASK_TIMER_CLOCK5
			);
		break;

	case TWIM0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM0);
    1e62:	f04f 0004 	mov.w	r0, #4
    1e66:	f241 6345 	movw	r3, #5701	; 0x1645
    1e6a:	f2c0 0300 	movt	r3, #0
    1e6e:	4798      	blx	r3
		break;
    1e70:	bd08      	pop	{r3, pc}

	case TWIS0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIS0);
    1e72:	f04f 0005 	mov.w	r0, #5
    1e76:	f241 6345 	movw	r3, #5701	; 0x1645
    1e7a:	f2c0 0300 	movt	r3, #0
    1e7e:	4798      	blx	r3
		break;
    1e80:	bd08      	pop	{r3, pc}

	case TWIM1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM1);
    1e82:	f04f 0006 	mov.w	r0, #6
    1e86:	f241 6145 	movw	r1, #5701	; 0x1645
    1e8a:	f2c0 0100 	movt	r1, #0
    1e8e:	4788      	blx	r1
		break;
    1e90:	bd08      	pop	{r3, pc}

	case TWIS1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIS1);
    1e92:	f04f 0007 	mov.w	r0, #7
    1e96:	f241 6245 	movw	r2, #5701	; 0x1645
    1e9a:	f2c0 0200 	movt	r2, #0
    1e9e:	4790      	blx	r2
		break;
    1ea0:	bd08      	pop	{r3, pc}

	case USART0_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART0);
    1ea2:	f04f 0008 	mov.w	r0, #8
    1ea6:	f241 6345 	movw	r3, #5701	; 0x1645
    1eaa:	f2c0 0300 	movt	r3, #0
    1eae:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    1eb0:	f04f 0000 	mov.w	r0, #0
    1eb4:	f2c4 000e 	movt	r0, #16398	; 0x400e
    1eb8:	6c02      	ldr	r2, [r0, #64]	; 0x40
	temp_mask |= mask;
    1eba:	f042 0104 	orr.w	r1, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    1ebe:	f04f 0340 	mov.w	r3, #64	; 0x40
    1ec2:	f6ca 2300 	movt	r3, #43520	; 0xaa00
    1ec6:	6583      	str	r3, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    1ec8:	6401      	str	r1, [r0, #64]	; 0x40
    1eca:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART1_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART1);
    1ecc:	f04f 0009 	mov.w	r0, #9
    1ed0:	f241 6345 	movw	r3, #5701	; 0x1645
    1ed4:	f2c0 0300 	movt	r3, #0
    1ed8:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    1eda:	f04f 0000 	mov.w	r0, #0
    1ede:	f2c4 000e 	movt	r0, #16398	; 0x400e
    1ee2:	6c01      	ldr	r1, [r0, #64]	; 0x40
	temp_mask |= mask;
    1ee4:	f041 0304 	orr.w	r3, r1, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    1ee8:	f04f 0240 	mov.w	r2, #64	; 0x40
    1eec:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    1ef0:	6582      	str	r2, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    1ef2:	6403      	str	r3, [r0, #64]	; 0x40
    1ef4:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART2_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART2);
    1ef6:	f04f 000a 	mov.w	r0, #10
    1efa:	f241 6345 	movw	r3, #5701	; 0x1645
    1efe:	f2c0 0300 	movt	r3, #0
    1f02:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    1f04:	f04f 0000 	mov.w	r0, #0
    1f08:	f2c4 000e 	movt	r0, #16398	; 0x400e
    1f0c:	6c02      	ldr	r2, [r0, #64]	; 0x40
	temp_mask |= mask;
    1f0e:	f042 0104 	orr.w	r1, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    1f12:	f04f 0340 	mov.w	r3, #64	; 0x40
    1f16:	f6ca 2300 	movt	r3, #43520	; 0xaa00
    1f1a:	6583      	str	r3, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    1f1c:	6401      	str	r1, [r0, #64]	; 0x40
    1f1e:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART3_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART3);
    1f20:	f04f 000b 	mov.w	r0, #11
    1f24:	f241 6145 	movw	r1, #5701	; 0x1645
    1f28:	f2c0 0100 	movt	r1, #0
    1f2c:	4788      	blx	r1
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    1f2e:	f04f 0000 	mov.w	r0, #0
    1f32:	f2c4 000e 	movt	r0, #16398	; 0x400e
    1f36:	6c03      	ldr	r3, [r0, #64]	; 0x40
	temp_mask |= mask;
    1f38:	f043 0104 	orr.w	r1, r3, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    1f3c:	f04f 0240 	mov.w	r2, #64	; 0x40
    1f40:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    1f44:	6582      	str	r2, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    1f46:	6401      	str	r1, [r0, #64]	; 0x40
    1f48:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case ADCIFE_ADDR:
		sysclk_enable_pba_module(SYSCLK_ADCIFE);
    1f4a:	f04f 000c 	mov.w	r0, #12
    1f4e:	f241 6245 	movw	r2, #5701	; 0x1645
    1f52:	f2c0 0200 	movt	r2, #0
    1f56:	4790      	blx	r2
		break;
    1f58:	bd08      	pop	{r3, pc}

	case DACC_ADDR:
		sysclk_enable_pba_module(SYSCLK_DACC);
    1f5a:	f04f 000d 	mov.w	r0, #13
    1f5e:	f241 6345 	movw	r3, #5701	; 0x1645
    1f62:	f2c0 0300 	movt	r3, #0
    1f66:	4798      	blx	r3
		break;
    1f68:	bd08      	pop	{r3, pc}

	case ACIFC_ADDR:
		sysclk_enable_pba_module(SYSCLK_ACIFC);
    1f6a:	f04f 000e 	mov.w	r0, #14
    1f6e:	f241 6245 	movw	r2, #5701	; 0x1645
    1f72:	f2c0 0200 	movt	r2, #0
    1f76:	4790      	blx	r2
		break;
    1f78:	bd08      	pop	{r3, pc}

	case GLOC_ADDR:
		sysclk_enable_pba_module(SYSCLK_GLOC);
    1f7a:	f04f 000f 	mov.w	r0, #15
    1f7e:	f241 6245 	movw	r2, #5701	; 0x1645
    1f82:	f2c0 0200 	movt	r2, #0
    1f86:	4790      	blx	r2
		break;
    1f88:	bd08      	pop	{r3, pc}

	case ABDACB_ADDR:
		sysclk_enable_pba_module(SYSCLK_ABDACB);
    1f8a:	f04f 0010 	mov.w	r0, #16
    1f8e:	f241 6145 	movw	r1, #5701	; 0x1645
    1f92:	f2c0 0100 	movt	r1, #0
    1f96:	4788      	blx	r1
		break;
    1f98:	bd08      	pop	{r3, pc}

	case TRNG_ADDR:
		sysclk_enable_pba_module(SYSCLK_TRNG);
    1f9a:	f04f 0011 	mov.w	r0, #17
    1f9e:	f241 6145 	movw	r1, #5701	; 0x1645
    1fa2:	f2c0 0100 	movt	r1, #0
    1fa6:	4788      	blx	r1
		break;
    1fa8:	bd08      	pop	{r3, pc}

	case PARC_ADDR:
		sysclk_enable_pba_module(SYSCLK_PARC);
    1faa:	f04f 0012 	mov.w	r0, #18
    1fae:	f241 6345 	movw	r3, #5701	; 0x1645
    1fb2:	f2c0 0300 	movt	r3, #0
    1fb6:	4798      	blx	r3
		break;
    1fb8:	bd08      	pop	{r3, pc}

	case CATB_ADDR:
		sysclk_enable_pba_module(SYSCLK_CATB);
    1fba:	f04f 0013 	mov.w	r0, #19
    1fbe:	f241 6245 	movw	r2, #5701	; 0x1645
    1fc2:	f2c0 0200 	movt	r2, #0
    1fc6:	4790      	blx	r2
		break;
    1fc8:	bd08      	pop	{r3, pc}

	case TWIM2_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM2);
    1fca:	f04f 0015 	mov.w	r0, #21
    1fce:	f241 6145 	movw	r1, #5701	; 0x1645
    1fd2:	f2c0 0100 	movt	r1, #0
    1fd6:	4788      	blx	r1
		break;
    1fd8:	bd08      	pop	{r3, pc}

	case TWIM3_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM3);
    1fda:	f04f 0016 	mov.w	r0, #22
    1fde:	f241 6345 	movw	r3, #5701	; 0x1645
    1fe2:	f2c0 0300 	movt	r3, #0
    1fe6:	4798      	blx	r3
		break;
    1fe8:	bd08      	pop	{r3, pc}

	case LCDCA_ADDR:
		sysclk_enable_pba_module(SYSCLK_LCDCA);
    1fea:	f04f 0017 	mov.w	r0, #23
    1fee:	f241 6245 	movw	r2, #5701	; 0x1645
    1ff2:	f2c0 0200 	movt	r2, #0
    1ff6:	4790      	blx	r2
		break;
    1ff8:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
    1ffa:	f04f 0001 	mov.w	r0, #1
    1ffe:	4601      	mov	r1, r0
    2000:	f241 5371 	movw	r3, #5489	; 0x1571
    2004:	f2c0 0300 	movt	r3, #0
    2008:	4798      	blx	r3

	case HFLASHC_ADDR:
		sysclk_enable_hsb_module(SYSCLK_HFLASHC_DATA);
		sysclk_enable_pbb_module(SYSCLK_HFLASHC_REGS);
    200a:	f04f 0000 	mov.w	r0, #0
    200e:	f241 7105 	movw	r1, #5893	; 0x1705
    2012:	f2c0 0100 	movt	r1, #0
    2016:	4788      	blx	r1
		break;
    2018:	bd08      	pop	{r3, pc}
    201a:	f04f 0001 	mov.w	r0, #1
    201e:	f04f 0102 	mov.w	r1, #2
    2022:	f241 5371 	movw	r3, #5489	; 0x1571
    2026:	f2c0 0300 	movt	r3, #0
    202a:	4798      	blx	r3

	case HCACHE_ADDR:
		sysclk_enable_hsb_module(SYSCLK_HRAMC1_DATA);
		sysclk_enable_pbb_module(SYSCLK_HRAMC1_REGS);
    202c:	f04f 0001 	mov.w	r0, #1
    2030:	f241 7205 	movw	r2, #5893	; 0x1705
    2034:	f2c0 0200 	movt	r2, #0
    2038:	4790      	blx	r2
		break;
    203a:	bd08      	pop	{r3, pc}

	case HMATRIX_ADDR:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
    203c:	f04f 0002 	mov.w	r0, #2
    2040:	f241 7105 	movw	r1, #5893	; 0x1705
    2044:	f2c0 0100 	movt	r1, #0
    2048:	4788      	blx	r1
		break;
    204a:	bd08      	pop	{r3, pc}
    204c:	f04f 0001 	mov.w	r0, #1
    2050:	f04f 0100 	mov.w	r1, #0
    2054:	f241 5371 	movw	r3, #5489	; 0x1571
    2058:	f2c0 0300 	movt	r3, #0
    205c:	4798      	blx	r3

	case PDCA_ADDR:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
		sysclk_enable_pbb_module(SYSCLK_PDCA_PB);
    205e:	f04f 0003 	mov.w	r0, #3
    2062:	f241 7205 	movw	r2, #5893	; 0x1705
    2066:	f2c0 0200 	movt	r2, #0
    206a:	4790      	blx	r2
		break;
    206c:	bd08      	pop	{r3, pc}
    206e:	f04f 0001 	mov.w	r0, #1
    2072:	f04f 0104 	mov.w	r1, #4
    2076:	f241 5271 	movw	r2, #5489	; 0x1571
    207a:	f2c0 0200 	movt	r2, #0
    207e:	4790      	blx	r2

	case CRCCU_ADDR:
		sysclk_enable_hsb_module(SYSCLK_CRCCU_DATA);
		sysclk_enable_pbb_module(SYSCLK_CRCCU_REGS);
    2080:	f04f 0004 	mov.w	r0, #4
    2084:	f241 7105 	movw	r1, #5893	; 0x1705
    2088:	f2c0 0100 	movt	r1, #0
    208c:	4788      	blx	r1
		break;
    208e:	bd08      	pop	{r3, pc}
    2090:	f04f 0001 	mov.w	r0, #1
    2094:	f04f 0103 	mov.w	r1, #3
    2098:	f241 5371 	movw	r3, #5489	; 0x1571
    209c:	f2c0 0300 	movt	r3, #0
    20a0:	4798      	blx	r3

	case USBC_ADDR:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
    20a2:	f04f 0005 	mov.w	r0, #5
    20a6:	f241 7205 	movw	r2, #5893	; 0x1705
    20aa:	f2c0 0200 	movt	r2, #0
    20ae:	4790      	blx	r2
		break;
    20b0:	bd08      	pop	{r3, pc}

	case PEVC_ADDR:
		sysclk_enable_pbb_module(SYSCLK_PEVC);
    20b2:	f04f 0006 	mov.w	r0, #6
    20b6:	f241 7105 	movw	r1, #5893	; 0x1705
    20ba:	f2c0 0100 	movt	r1, #0
    20be:	4788      	blx	r1
		break;
    20c0:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the PBC clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pbc_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_PBC, module_index);
    20c2:	f04f 0004 	mov.w	r0, #4
    20c6:	f04f 0100 	mov.w	r1, #0
    20ca:	f241 5371 	movw	r3, #5489	; 0x1571
    20ce:	f2c0 0300 	movt	r3, #0
    20d2:	4798      	blx	r3
    20d4:	bd08      	pop	{r3, pc}
    20d6:	f04f 0004 	mov.w	r0, #4
    20da:	f04f 0101 	mov.w	r1, #1
    20de:	f241 5371 	movw	r3, #5489	; 0x1571
    20e2:	f2c0 0300 	movt	r3, #0
    20e6:	4798      	blx	r3
    20e8:	bd08      	pop	{r3, pc}
    20ea:	f04f 0004 	mov.w	r0, #4
    20ee:	f04f 0102 	mov.w	r1, #2
    20f2:	f241 5371 	movw	r3, #5489	; 0x1571
    20f6:	f2c0 0300 	movt	r3, #0
    20fa:	4798      	blx	r3
    20fc:	bd08      	pop	{r3, pc}
    20fe:	f04f 0004 	mov.w	r0, #4
    2102:	f04f 0103 	mov.w	r1, #3
    2106:	f241 5271 	movw	r2, #5489	; 0x1571
    210a:	f2c0 0200 	movt	r2, #0
    210e:	4790      	blx	r2
    2110:	bd08      	pop	{r3, pc}
    2112:	f04f 0004 	mov.w	r0, #4
    2116:	4601      	mov	r1, r0
    2118:	f241 5371 	movw	r3, #5489	; 0x1571
    211c:	f2c0 0300 	movt	r3, #0
    2120:	4798      	blx	r3
    2122:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the PBD clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pbd_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_PBD, module_index);
    2124:	f04f 0005 	mov.w	r0, #5
    2128:	f04f 0100 	mov.w	r1, #0
    212c:	f241 5271 	movw	r2, #5489	; 0x1571
    2130:	f2c0 0200 	movt	r2, #0
    2134:	4790      	blx	r2
    2136:	bd08      	pop	{r3, pc}
    2138:	f04f 0005 	mov.w	r0, #5
    213c:	f04f 0101 	mov.w	r1, #1
    2140:	f241 5371 	movw	r3, #5489	; 0x1571
    2144:	f2c0 0300 	movt	r3, #0
    2148:	4798      	blx	r3
    214a:	bd08      	pop	{r3, pc}
    214c:	f04f 0005 	mov.w	r0, #5
    2150:	f04f 0102 	mov.w	r1, #2
    2154:	f241 5271 	movw	r2, #5489	; 0x1571
    2158:	f2c0 0200 	movt	r2, #0
    215c:	4790      	blx	r2
    215e:	bd08      	pop	{r3, pc}
    2160:	f04f 0005 	mov.w	r0, #5
    2164:	f04f 0103 	mov.w	r1, #3
    2168:	f241 5371 	movw	r3, #5489	; 0x1571
    216c:	f2c0 0300 	movt	r3, #0
    2170:	4798      	blx	r3
    2172:	bd08      	pop	{r3, pc}
    2174:	f04f 0005 	mov.w	r0, #5
    2178:	f04f 0104 	mov.w	r1, #4
    217c:	f241 5271 	movw	r2, #5489	; 0x1571
    2180:	f2c0 0200 	movt	r2, #0
    2184:	4790      	blx	r2
    2186:	bd08      	pop	{r3, pc}
    2188:	f04f 0005 	mov.w	r0, #5
    218c:	4601      	mov	r1, r0
    218e:	f241 5371 	movw	r3, #5489	; 0x1571
    2192:	f2c0 0300 	movt	r3, #0
    2196:	4798      	blx	r3
    2198:	bd08      	pop	{r3, pc}
    219a:	bf00      	nop

0000219c <sysclk_disable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be disabled also.
 *
 * \param module Pointer to the module's base address.
 */
void sysclk_disable_peripheral_clock(const volatile void *module)
{
    219c:	b508      	push	{r3, lr}
	switch ((uintptr_t)module) {
    219e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    21a2:	f2c4 0307 	movt	r3, #16391	; 0x4007
    21a6:	4298      	cmp	r0, r3
    21a8:	f000 8231 	beq.w	260e <sysclk_disable_peripheral_clock+0x472>
    21ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    21b0:	f2c4 0107 	movt	r1, #16391	; 0x4007
    21b4:	4288      	cmp	r0, r1
    21b6:	f200 80bb 	bhi.w	2330 <sysclk_disable_peripheral_clock+0x194>
    21ba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    21be:	f2c4 0202 	movt	r2, #16386	; 0x4002
    21c2:	4290      	cmp	r0, r2
    21c4:	f000 81cb 	beq.w	255e <sysclk_disable_peripheral_clock+0x3c2>
    21c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    21cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    21d0:	4298      	cmp	r0, r3
    21d2:	d851      	bhi.n	2278 <sysclk_disable_peripheral_clock+0xdc>
    21d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    21d8:	f2c4 0101 	movt	r1, #16385	; 0x4001
    21dc:	4288      	cmp	r0, r1
    21de:	f000 8196 	beq.w	250e <sysclk_disable_peripheral_clock+0x372>
    21e2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    21e6:	f2c4 0201 	movt	r2, #16385	; 0x4001
    21ea:	4290      	cmp	r0, r2
    21ec:	d820      	bhi.n	2230 <sysclk_disable_peripheral_clock+0x94>
    21ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    21f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    21f6:	4298      	cmp	r0, r3
    21f8:	f000 8171 	beq.w	24de <sysclk_disable_peripheral_clock+0x342>
    21fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    2200:	f2c4 0100 	movt	r1, #16384	; 0x4000
    2204:	4288      	cmp	r0, r1
    2206:	d804      	bhi.n	2212 <sysclk_disable_peripheral_clock+0x76>
    2208:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
    220c:	f040 82f3 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    2210:	e15d      	b.n	24ce <sysclk_disable_peripheral_clock+0x332>
    2212:	f04f 0300 	mov.w	r3, #0
    2216:	f2c4 0301 	movt	r3, #16385	; 0x4001
    221a:	4298      	cmp	r0, r3
    221c:	f000 8167 	beq.w	24ee <sysclk_disable_peripheral_clock+0x352>
    2220:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    2224:	f2c4 0101 	movt	r1, #16385	; 0x4001
    2228:	4288      	cmp	r0, r1
    222a:	f040 82e4 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    222e:	e166      	b.n	24fe <sysclk_disable_peripheral_clock+0x362>
    2230:	f44f 4240 	mov.w	r2, #49152	; 0xc000
    2234:	f2c4 0201 	movt	r2, #16385	; 0x4001
    2238:	4290      	cmp	r0, r2
    223a:	f000 8178 	beq.w	252e <sysclk_disable_peripheral_clock+0x392>
    223e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    2242:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2246:	4298      	cmp	r0, r3
    2248:	d807      	bhi.n	225a <sysclk_disable_peripheral_clock+0xbe>
    224a:	f44f 4104 	mov.w	r1, #33792	; 0x8400
    224e:	f2c4 0101 	movt	r1, #16385	; 0x4001
    2252:	4288      	cmp	r0, r1
    2254:	f040 82cf 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    2258:	e161      	b.n	251e <sysclk_disable_peripheral_clock+0x382>
    225a:	f44f 4344 	mov.w	r3, #50176	; 0xc400
    225e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2262:	4298      	cmp	r0, r3
    2264:	f000 816b 	beq.w	253e <sysclk_disable_peripheral_clock+0x3a2>
    2268:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    226c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    2270:	4288      	cmp	r0, r1
    2272:	f040 82c0 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    2276:	e16a      	b.n	254e <sysclk_disable_peripheral_clock+0x3b2>
    2278:	f04f 0300 	mov.w	r3, #0
    227c:	f2c4 0304 	movt	r3, #16388	; 0x4004
    2280:	4298      	cmp	r0, r3
    2282:	f000 8194 	beq.w	25ae <sysclk_disable_peripheral_clock+0x412>
    2286:	f04f 0100 	mov.w	r1, #0
    228a:	f2c4 0104 	movt	r1, #16388	; 0x4004
    228e:	4288      	cmp	r0, r1
    2290:	d823      	bhi.n	22da <sysclk_disable_peripheral_clock+0x13e>
    2292:	f04f 0200 	mov.w	r2, #0
    2296:	f2c4 0203 	movt	r2, #16387	; 0x4003
    229a:	4290      	cmp	r0, r2
    229c:	f000 816f 	beq.w	257e <sysclk_disable_peripheral_clock+0x3e2>
    22a0:	f04f 0300 	mov.w	r3, #0
    22a4:	f2c4 0303 	movt	r3, #16387	; 0x4003
    22a8:	4298      	cmp	r0, r3
    22aa:	d807      	bhi.n	22bc <sysclk_disable_peripheral_clock+0x120>
    22ac:	f44f 4140 	mov.w	r1, #49152	; 0xc000
    22b0:	f2c4 0102 	movt	r1, #16386	; 0x4002
    22b4:	4288      	cmp	r0, r1
    22b6:	f040 829e 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    22ba:	e158      	b.n	256e <sysclk_disable_peripheral_clock+0x3d2>
    22bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    22c0:	f2c4 0303 	movt	r3, #16387	; 0x4003
    22c4:	4298      	cmp	r0, r3
    22c6:	f000 8162 	beq.w	258e <sysclk_disable_peripheral_clock+0x3f2>
    22ca:	f44f 4140 	mov.w	r1, #49152	; 0xc000
    22ce:	f2c4 0103 	movt	r1, #16387	; 0x4003
    22d2:	4288      	cmp	r0, r1
    22d4:	f040 828f 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    22d8:	e161      	b.n	259e <sysclk_disable_peripheral_clock+0x402>
    22da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    22de:	f2c4 0206 	movt	r2, #16390	; 0x4006
    22e2:	4290      	cmp	r0, r2
    22e4:	f000 817b 	beq.w	25de <sysclk_disable_peripheral_clock+0x442>
    22e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    22ec:	f2c4 0306 	movt	r3, #16390	; 0x4006
    22f0:	4298      	cmp	r0, r3
    22f2:	d80e      	bhi.n	2312 <sysclk_disable_peripheral_clock+0x176>
    22f4:	f04f 0100 	mov.w	r1, #0
    22f8:	f2c4 0106 	movt	r1, #16390	; 0x4006
    22fc:	4288      	cmp	r0, r1
    22fe:	f000 815e 	beq.w	25be <sysclk_disable_peripheral_clock+0x422>
    2302:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2306:	f2c4 0206 	movt	r2, #16390	; 0x4006
    230a:	4290      	cmp	r0, r2
    230c:	f040 8273 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    2310:	e15d      	b.n	25ce <sysclk_disable_peripheral_clock+0x432>
    2312:	f44f 4240 	mov.w	r2, #49152	; 0xc000
    2316:	f2c4 0206 	movt	r2, #16390	; 0x4006
    231a:	4290      	cmp	r0, r2
    231c:	f000 8167 	beq.w	25ee <sysclk_disable_peripheral_clock+0x452>
    2320:	f04f 0300 	mov.w	r3, #0
    2324:	f2c4 0307 	movt	r3, #16391	; 0x4007
    2328:	4298      	cmp	r0, r3
    232a:	f040 8264 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    232e:	e166      	b.n	25fe <sysclk_disable_peripheral_clock+0x462>
    2330:	f04f 0300 	mov.w	r3, #0
    2334:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2338:	4298      	cmp	r0, r3
    233a:	f000 81dc 	beq.w	26f6 <sysclk_disable_peripheral_clock+0x55a>
    233e:	f04f 0100 	mov.w	r1, #0
    2342:	f2c4 010e 	movt	r1, #16398	; 0x400e
    2346:	4288      	cmp	r0, r1
    2348:	d85b      	bhi.n	2402 <sysclk_disable_peripheral_clock+0x266>
    234a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    234e:	f2c4 020a 	movt	r2, #16394	; 0x400a
    2352:	4290      	cmp	r0, r2
    2354:	f000 818c 	beq.w	2670 <sysclk_disable_peripheral_clock+0x4d4>
    2358:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    235c:	f2c4 030a 	movt	r3, #16394	; 0x400a
    2360:	4298      	cmp	r0, r3
    2362:	d823      	bhi.n	23ac <sysclk_disable_peripheral_clock+0x210>
    2364:	f04f 0100 	mov.w	r1, #0
    2368:	f2c4 0108 	movt	r1, #16392	; 0x4008
    236c:	4288      	cmp	r0, r1
    236e:	f000 815e 	beq.w	262e <sysclk_disable_peripheral_clock+0x492>
    2372:	f04f 0200 	mov.w	r2, #0
    2376:	f2c4 0208 	movt	r2, #16392	; 0x4008
    237a:	4290      	cmp	r0, r2
    237c:	d807      	bhi.n	238e <sysclk_disable_peripheral_clock+0x1f2>
    237e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    2382:	f2c4 0307 	movt	r3, #16391	; 0x4007
    2386:	4298      	cmp	r0, r3
    2388:	f040 8235 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    238c:	e147      	b.n	261e <sysclk_disable_peripheral_clock+0x482>
    238e:	f04f 0200 	mov.w	r2, #0
    2392:	f2c4 020a 	movt	r2, #16394	; 0x400a
    2396:	4290      	cmp	r0, r2
    2398:	f000 8151 	beq.w	263e <sysclk_disable_peripheral_clock+0x4a2>
    239c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    23a0:	f2c4 030a 	movt	r3, #16394	; 0x400a
    23a4:	4298      	cmp	r0, r3
    23a6:	f040 8226 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    23aa:	e150      	b.n	264e <sysclk_disable_peripheral_clock+0x4b2>
    23ac:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
    23b0:	f2c4 010a 	movt	r1, #16394	; 0x400a
    23b4:	4288      	cmp	r0, r1
    23b6:	f000 8185 	beq.w	26c4 <sysclk_disable_peripheral_clock+0x528>
    23ba:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
    23be:	f2c4 030a 	movt	r3, #16394	; 0x400a
    23c2:	4298      	cmp	r0, r3
    23c4:	d80e      	bhi.n	23e4 <sysclk_disable_peripheral_clock+0x248>
    23c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    23ca:	f2c4 020a 	movt	r2, #16394	; 0x400a
    23ce:	4290      	cmp	r0, r2
    23d0:	f000 8156 	beq.w	2680 <sysclk_disable_peripheral_clock+0x4e4>
    23d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    23d8:	f2c4 010a 	movt	r1, #16394	; 0x400a
    23dc:	4288      	cmp	r0, r1
    23de:	f040 820a 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    23e2:	e15e      	b.n	26a2 <sysclk_disable_peripheral_clock+0x506>
    23e4:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
    23e8:	f2c4 020a 	movt	r2, #16394	; 0x400a
    23ec:	4290      	cmp	r0, r2
    23ee:	f000 817a 	beq.w	26e6 <sysclk_disable_peripheral_clock+0x54a>
    23f2:	f04f 0300 	mov.w	r3, #0
    23f6:	f2c4 030b 	movt	r3, #16395	; 0x400b
    23fa:	4298      	cmp	r0, r3
    23fc:	f040 81fb 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    2400:	e05b      	b.n	24ba <sysclk_disable_peripheral_clock+0x31e>
    2402:	f04f 0300 	mov.w	r3, #0
    2406:	f2c4 030f 	movt	r3, #16399	; 0x400f
    240a:	4298      	cmp	r0, r3
    240c:	f000 81a4 	beq.w	2758 <sysclk_disable_peripheral_clock+0x5bc>
    2410:	f04f 0200 	mov.w	r2, #0
    2414:	f2c4 020f 	movt	r2, #16399	; 0x400f
    2418:	4290      	cmp	r0, r2
    241a:	d823      	bhi.n	2464 <sysclk_disable_peripheral_clock+0x2c8>
    241c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    2420:	f2c4 010e 	movt	r1, #16398	; 0x400e
    2424:	4288      	cmp	r0, r1
    2426:	f000 817a 	beq.w	271e <sysclk_disable_peripheral_clock+0x582>
    242a:	f44f 6300 	mov.w	r3, #2048	; 0x800
    242e:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2432:	4298      	cmp	r0, r3
    2434:	d807      	bhi.n	2446 <sysclk_disable_peripheral_clock+0x2aa>
    2436:	f44f 6280 	mov.w	r2, #1024	; 0x400
    243a:	f2c4 020e 	movt	r2, #16398	; 0x400e
    243e:	4290      	cmp	r0, r2
    2440:	f040 81d9 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    2444:	e161      	b.n	270a <sysclk_disable_peripheral_clock+0x56e>
    2446:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    244a:	f2c4 010e 	movt	r1, #16398	; 0x400e
    244e:	4288      	cmp	r0, r1
    2450:	f000 816f 	beq.w	2732 <sysclk_disable_peripheral_clock+0x596>
    2454:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    2458:	f2c4 020e 	movt	r2, #16398	; 0x400e
    245c:	4290      	cmp	r0, r2
    245e:	f040 81ca 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    2462:	e170      	b.n	2746 <sysclk_disable_peripheral_clock+0x5aa>
    2464:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    2468:	f2c4 010f 	movt	r1, #16399	; 0x400f
    246c:	4288      	cmp	r0, r1
    246e:	f000 8191 	beq.w	2794 <sysclk_disable_peripheral_clock+0x5f8>
    2472:	f44f 6240 	mov.w	r2, #3072	; 0xc00
    2476:	f2c4 020f 	movt	r2, #16399	; 0x400f
    247a:	4290      	cmp	r0, r2
    247c:	d80e      	bhi.n	249c <sysclk_disable_peripheral_clock+0x300>
    247e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2482:	f2c4 030f 	movt	r3, #16399	; 0x400f
    2486:	4298      	cmp	r0, r3
    2488:	f000 8170 	beq.w	276c <sysclk_disable_peripheral_clock+0x5d0>
    248c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    2490:	f2c4 010f 	movt	r1, #16399	; 0x400f
    2494:	4288      	cmp	r0, r1
    2496:	f040 81ae 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    249a:	e171      	b.n	2780 <sysclk_disable_peripheral_clock+0x5e4>
    249c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    24a0:	f2c4 010f 	movt	r1, #16399	; 0x400f
    24a4:	4288      	cmp	r0, r1
    24a6:	f000 817f 	beq.w	27a8 <sysclk_disable_peripheral_clock+0x60c>
    24aa:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
    24ae:	f2c4 020f 	movt	r2, #16399	; 0x400f
    24b2:	4290      	cmp	r0, r2
    24b4:	f040 819f 	bne.w	27f6 <sysclk_disable_peripheral_clock+0x65a>
    24b8:	e180      	b.n	27bc <sysclk_disable_peripheral_clock+0x620>
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
    24ba:	f04f 0001 	mov.w	r0, #1
    24be:	f04f 0109 	mov.w	r1, #9
    24c2:	f241 52d9 	movw	r2, #5593	; 0x15d9
    24c6:	f2c0 0200 	movt	r2, #0
    24ca:	4790      	blx	r2
    24cc:	e17e      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
	case AESA_ADDR:
		sysclk_disable_hsb_module(SYSCLK_AESA_HSB);
		break;

	case IISC_ADDR:
		sysclk_disable_pba_module(SYSCLK_IISC);
    24ce:	f04f 0000 	mov.w	r0, #0
    24d2:	f241 62a5 	movw	r2, #5797	; 0x16a5
    24d6:	f2c0 0200 	movt	r2, #0
    24da:	4790      	blx	r2
		break;
    24dc:	e176      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case SPI_ADDR:
		sysclk_disable_pba_module(SYSCLK_SPI);
    24de:	f04f 0001 	mov.w	r0, #1
    24e2:	f241 61a5 	movw	r1, #5797	; 0x16a5
    24e6:	f2c0 0100 	movt	r1, #0
    24ea:	4788      	blx	r1
		break;
    24ec:	e16e      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case TC0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TC0);
    24ee:	f04f 0002 	mov.w	r0, #2
    24f2:	f241 63a5 	movw	r3, #5797	; 0x16a5
    24f6:	f2c0 0300 	movt	r3, #0
    24fa:	4798      	blx	r3
		break;
    24fc:	e166      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case TC1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TC1);
    24fe:	f04f 0003 	mov.w	r0, #3
    2502:	f241 62a5 	movw	r2, #5797	; 0x16a5
    2506:	f2c0 0200 	movt	r2, #0
    250a:	4790      	blx	r2
		break;
    250c:	e15e      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case TWIM0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM0);
    250e:	f04f 0004 	mov.w	r0, #4
    2512:	f241 62a5 	movw	r2, #5797	; 0x16a5
    2516:	f2c0 0200 	movt	r2, #0
    251a:	4790      	blx	r2
		break;
    251c:	e156      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case TWIS0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIS0);
    251e:	f04f 0005 	mov.w	r0, #5
    2522:	f241 62a5 	movw	r2, #5797	; 0x16a5
    2526:	f2c0 0200 	movt	r2, #0
    252a:	4790      	blx	r2
		break;
    252c:	e14e      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case TWIM1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM1);
    252e:	f04f 0006 	mov.w	r0, #6
    2532:	f241 61a5 	movw	r1, #5797	; 0x16a5
    2536:	f2c0 0100 	movt	r1, #0
    253a:	4788      	blx	r1
		break;
    253c:	e146      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case TWIS1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIS1);
    253e:	f04f 0007 	mov.w	r0, #7
    2542:	f241 63a5 	movw	r3, #5797	; 0x16a5
    2546:	f2c0 0300 	movt	r3, #0
    254a:	4798      	blx	r3
		break;
    254c:	e13e      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case USART0_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART0);
    254e:	f04f 0008 	mov.w	r0, #8
    2552:	f241 62a5 	movw	r2, #5797	; 0x16a5
    2556:	f2c0 0200 	movt	r2, #0
    255a:	4790      	blx	r2
		break;
    255c:	e136      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case USART1_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART1);
    255e:	f04f 0009 	mov.w	r0, #9
    2562:	f241 62a5 	movw	r2, #5797	; 0x16a5
    2566:	f2c0 0200 	movt	r2, #0
    256a:	4790      	blx	r2
		break;
    256c:	e12e      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case USART2_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART2);
    256e:	f04f 000a 	mov.w	r0, #10
    2572:	f241 62a5 	movw	r2, #5797	; 0x16a5
    2576:	f2c0 0200 	movt	r2, #0
    257a:	4790      	blx	r2
		break;
    257c:	e126      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case USART3_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART3);
    257e:	f04f 000b 	mov.w	r0, #11
    2582:	f241 61a5 	movw	r1, #5797	; 0x16a5
    2586:	f2c0 0100 	movt	r1, #0
    258a:	4788      	blx	r1
		break;
    258c:	e11e      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case ADCIFE_ADDR:
		sysclk_disable_pba_module(SYSCLK_ADCIFE);
    258e:	f04f 000c 	mov.w	r0, #12
    2592:	f241 63a5 	movw	r3, #5797	; 0x16a5
    2596:	f2c0 0300 	movt	r3, #0
    259a:	4798      	blx	r3
		break;
    259c:	e116      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case DACC_ADDR:
		sysclk_disable_pba_module(SYSCLK_DACC);
    259e:	f04f 000d 	mov.w	r0, #13
    25a2:	f241 62a5 	movw	r2, #5797	; 0x16a5
    25a6:	f2c0 0200 	movt	r2, #0
    25aa:	4790      	blx	r2
		break;
    25ac:	e10e      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case ACIFC_ADDR:
		sysclk_disable_pba_module(SYSCLK_ACIFC);
    25ae:	f04f 000e 	mov.w	r0, #14
    25b2:	f241 61a5 	movw	r1, #5797	; 0x16a5
    25b6:	f2c0 0100 	movt	r1, #0
    25ba:	4788      	blx	r1
		break;
    25bc:	e106      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case GLOC_ADDR:
		sysclk_disable_pba_module(SYSCLK_GLOC);
    25be:	f04f 000f 	mov.w	r0, #15
    25c2:	f241 61a5 	movw	r1, #5797	; 0x16a5
    25c6:	f2c0 0100 	movt	r1, #0
    25ca:	4788      	blx	r1
		break;
    25cc:	e0fe      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case ABDACB_ADDR:
		sysclk_disable_pba_module(SYSCLK_ABDACB);
    25ce:	f04f 0010 	mov.w	r0, #16
    25d2:	f241 63a5 	movw	r3, #5797	; 0x16a5
    25d6:	f2c0 0300 	movt	r3, #0
    25da:	4798      	blx	r3
		break;
    25dc:	e0f6      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case TRNG_ADDR:
		sysclk_disable_pba_module(SYSCLK_TRNG);
    25de:	f04f 0011 	mov.w	r0, #17
    25e2:	f241 63a5 	movw	r3, #5797	; 0x16a5
    25e6:	f2c0 0300 	movt	r3, #0
    25ea:	4798      	blx	r3
		break;
    25ec:	e0ee      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case PARC_ADDR:
		sysclk_disable_pba_module(SYSCLK_PARC);
    25ee:	f04f 0012 	mov.w	r0, #18
    25f2:	f241 62a5 	movw	r2, #5797	; 0x16a5
    25f6:	f2c0 0200 	movt	r2, #0
    25fa:	4790      	blx	r2
		break;
    25fc:	e0e6      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case CATB_ADDR:
		sysclk_disable_pba_module(SYSCLK_CATB);
    25fe:	f04f 0013 	mov.w	r0, #19
    2602:	f241 61a5 	movw	r1, #5797	; 0x16a5
    2606:	f2c0 0100 	movt	r1, #0
    260a:	4788      	blx	r1
		break;
    260c:	e0de      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case TWIM2_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM2);
    260e:	f04f 0015 	mov.w	r0, #21
    2612:	f241 61a5 	movw	r1, #5797	; 0x16a5
    2616:	f2c0 0100 	movt	r1, #0
    261a:	4788      	blx	r1
		break;
    261c:	e0d6      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case TWIM3_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM3);
    261e:	f04f 0016 	mov.w	r0, #22
    2622:	f241 61a5 	movw	r1, #5797	; 0x16a5
    2626:	f2c0 0100 	movt	r1, #0
    262a:	4788      	blx	r1
		break;
    262c:	e0ce      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case LCDCA_ADDR:
		sysclk_disable_pba_module(SYSCLK_LCDCA);
    262e:	f04f 0017 	mov.w	r0, #23
    2632:	f241 62a5 	movw	r2, #5797	; 0x16a5
    2636:	f2c0 0200 	movt	r2, #0
    263a:	4790      	blx	r2
		break;
    263c:	e0c6      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case HFLASHC_ADDR:
		sysclk_disable_pbb_module(SYSCLK_HFLASHC_REGS);
    263e:	f04f 0000 	mov.w	r0, #0
    2642:	f241 7365 	movw	r3, #5989	; 0x1765
    2646:	f2c0 0300 	movt	r3, #0
    264a:	4798      	blx	r3
		break;
    264c:	e0be      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    264e:	f04f 0001 	mov.w	r0, #1
    2652:	f04f 0102 	mov.w	r1, #2
    2656:	f241 52d9 	movw	r2, #5593	; 0x15d9
    265a:	f2c0 0200 	movt	r2, #0
    265e:	4790      	blx	r2

	case HCACHE_ADDR:
		sysclk_disable_hsb_module(SYSCLK_HRAMC1_DATA);
		sysclk_disable_pbb_module(SYSCLK_HRAMC1_REGS);
    2660:	f04f 0001 	mov.w	r0, #1
    2664:	f241 7165 	movw	r1, #5989	; 0x1765
    2668:	f2c0 0100 	movt	r1, #0
    266c:	4788      	blx	r1
		break;
    266e:	e0ad      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case HMATRIX_ADDR:
		sysclk_disable_pbb_module(SYSCLK_HMATRIX);
    2670:	f04f 0002 	mov.w	r0, #2
    2674:	f241 7165 	movw	r1, #5989	; 0x1765
    2678:	f2c0 0100 	movt	r1, #0
    267c:	4788      	blx	r1
		break;
    267e:	e0a5      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    2680:	f04f 0001 	mov.w	r0, #1
    2684:	f04f 0100 	mov.w	r1, #0
    2688:	f241 53d9 	movw	r3, #5593	; 0x15d9
    268c:	f2c0 0300 	movt	r3, #0
    2690:	4798      	blx	r3

	case PDCA_ADDR:
		sysclk_disable_hsb_module(SYSCLK_PDCA_HSB);
		sysclk_disable_pbb_module(SYSCLK_PDCA_PB);
    2692:	f04f 0003 	mov.w	r0, #3
    2696:	f241 7165 	movw	r1, #5989	; 0x1765
    269a:	f2c0 0100 	movt	r1, #0
    269e:	4788      	blx	r1
		break;
    26a0:	e094      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    26a2:	f04f 0001 	mov.w	r0, #1
    26a6:	f04f 0104 	mov.w	r1, #4
    26aa:	f241 53d9 	movw	r3, #5593	; 0x15d9
    26ae:	f2c0 0300 	movt	r3, #0
    26b2:	4798      	blx	r3

	case CRCCU_ADDR:
		sysclk_disable_hsb_module(SYSCLK_CRCCU_DATA);
		sysclk_disable_pbb_module(SYSCLK_CRCCU_REGS);
    26b4:	f04f 0004 	mov.w	r0, #4
    26b8:	f241 7265 	movw	r2, #5989	; 0x1765
    26bc:	f2c0 0200 	movt	r2, #0
    26c0:	4790      	blx	r2
		break;
    26c2:	e083      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    26c4:	f04f 0001 	mov.w	r0, #1
    26c8:	f04f 0103 	mov.w	r1, #3
    26cc:	f241 53d9 	movw	r3, #5593	; 0x15d9
    26d0:	f2c0 0300 	movt	r3, #0
    26d4:	4798      	blx	r3

	case USBC_ADDR:
		sysclk_disable_hsb_module(SYSCLK_USBC_DATA);
		sysclk_disable_pbb_module(SYSCLK_USBC_REGS);
    26d6:	f04f 0005 	mov.w	r0, #5
    26da:	f241 7265 	movw	r2, #5989	; 0x1765
    26de:	f2c0 0200 	movt	r2, #0
    26e2:	4790      	blx	r2
		break;
    26e4:	e072      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>

	case PEVC_ADDR:
		sysclk_disable_pbb_module(SYSCLK_PEVC);
    26e6:	f04f 0006 	mov.w	r0, #6
    26ea:	f241 7165 	movw	r1, #5989	; 0x1765
    26ee:	f2c0 0100 	movt	r1, #0
    26f2:	4788      	blx	r1
		break;
    26f4:	e06a      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
 * \brief Disable a module clock derived from the PBC clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_disable_pbc_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_PBC, module_index);
    26f6:	f04f 0004 	mov.w	r0, #4
    26fa:	f04f 0100 	mov.w	r1, #0
    26fe:	f241 53d9 	movw	r3, #5593	; 0x15d9
    2702:	f2c0 0300 	movt	r3, #0
    2706:	4798      	blx	r3
    2708:	e060      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    270a:	f04f 0004 	mov.w	r0, #4
    270e:	f04f 0101 	mov.w	r1, #1
    2712:	f241 53d9 	movw	r3, #5593	; 0x15d9
    2716:	f2c0 0300 	movt	r3, #0
    271a:	4798      	blx	r3
    271c:	e056      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    271e:	f04f 0004 	mov.w	r0, #4
    2722:	f04f 0102 	mov.w	r1, #2
    2726:	f241 53d9 	movw	r3, #5593	; 0x15d9
    272a:	f2c0 0300 	movt	r3, #0
    272e:	4798      	blx	r3
    2730:	e04c      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    2732:	f04f 0004 	mov.w	r0, #4
    2736:	f04f 0103 	mov.w	r1, #3
    273a:	f241 52d9 	movw	r2, #5593	; 0x15d9
    273e:	f2c0 0200 	movt	r2, #0
    2742:	4790      	blx	r2
    2744:	e042      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    2746:	f04f 0004 	mov.w	r0, #4
    274a:	4601      	mov	r1, r0
    274c:	f241 53d9 	movw	r3, #5593	; 0x15d9
    2750:	f2c0 0300 	movt	r3, #0
    2754:	4798      	blx	r3
    2756:	e039      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
 * \brief Disable a module clock derived from the PBD clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_disable_pbd_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_PBD, module_index);
    2758:	f04f 0005 	mov.w	r0, #5
    275c:	f04f 0100 	mov.w	r1, #0
    2760:	f241 52d9 	movw	r2, #5593	; 0x15d9
    2764:	f2c0 0200 	movt	r2, #0
    2768:	4790      	blx	r2
    276a:	e02f      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    276c:	f04f 0005 	mov.w	r0, #5
    2770:	f04f 0101 	mov.w	r1, #1
    2774:	f241 53d9 	movw	r3, #5593	; 0x15d9
    2778:	f2c0 0300 	movt	r3, #0
    277c:	4798      	blx	r3
    277e:	e025      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    2780:	f04f 0005 	mov.w	r0, #5
    2784:	f04f 0102 	mov.w	r1, #2
    2788:	f241 52d9 	movw	r2, #5593	; 0x15d9
    278c:	f2c0 0200 	movt	r2, #0
    2790:	4790      	blx	r2
    2792:	e01b      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    2794:	f04f 0005 	mov.w	r0, #5
    2798:	f04f 0103 	mov.w	r1, #3
    279c:	f241 53d9 	movw	r3, #5593	; 0x15d9
    27a0:	f2c0 0300 	movt	r3, #0
    27a4:	4798      	blx	r3
    27a6:	e011      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    27a8:	f04f 0005 	mov.w	r0, #5
    27ac:	f04f 0104 	mov.w	r1, #4
    27b0:	f241 52d9 	movw	r2, #5593	; 0x15d9
    27b4:	f2c0 0200 	movt	r2, #0
    27b8:	4790      	blx	r2
    27ba:	e007      	b.n	27cc <sysclk_disable_peripheral_clock+0x630>
    27bc:	f04f 0005 	mov.w	r0, #5
    27c0:	4601      	mov	r1, r0
    27c2:	f241 53d9 	movw	r3, #5593	; 0x15d9
    27c6:	f2c0 0300 	movt	r3, #0
    27ca:	4798      	blx	r3
	}

	// Disable PBA divided clock if possible.
#define PBADIV_CLKSRC_MASK (SYSCLK_TC0 | SYSCLK_TC1 \
		| SYSCLK_USART0 | SYSCLK_USART1 | SYSCLK_USART2 | SYSCLK_USART3)
	if ((PM->PM_PBAMASK & PBADIV_CLKSRC_MASK) == 0) {
    27cc:	f04f 0000 	mov.w	r0, #0
    27d0:	f2c4 000e 	movt	r0, #16398	; 0x400e
    27d4:	6a82      	ldr	r2, [r0, #40]	; 0x28
    27d6:	f012 0f0b 	tst.w	r2, #11
    27da:	d10c      	bne.n	27f6 <sysclk_disable_peripheral_clock+0x65a>
 */
static inline void sysclk_disable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    27dc:	f04f 0300 	mov.w	r3, #0
    27e0:	f2c4 030e 	movt	r3, #16398	; 0x400e
    27e4:	6c19      	ldr	r1, [r3, #64]	; 0x40
	temp_mask &= ~mask;
    27e6:	f021 007f 	bic.w	r0, r1, #127	; 0x7f
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    27ea:	f04f 0240 	mov.w	r2, #64	; 0x40
    27ee:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    27f2:	659a      	str	r2, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    27f4:	6418      	str	r0, [r3, #64]	; 0x40
    27f6:	bd08      	pop	{r3, pc}

000027f8 <sysclk_set_source>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    27f8:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    27fc:	b672      	cpsid	i
    27fe:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    2802:	f240 0338 	movw	r3, #56	; 0x38
    2806:	f2c2 0300 	movt	r3, #8192	; 0x2000
    280a:	f04f 0100 	mov.w	r1, #0
    280e:	7019      	strb	r1, [r3, #0]
{
	irqflags_t flags;
	Assert(src <= SYSCLK_SRC_RC1M);

	flags = cpu_irq_save();
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    2810:	460b      	mov	r3, r1
    2812:	f2c4 030e 	movt	r3, #16398	; 0x400e
    2816:	f04f 412a 	mov.w	r1, #2852126720	; 0xaa000000
    281a:	6599      	str	r1, [r3, #88]	; 0x58
		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_MCCTRL - (uint32_t)PM);
	PM->PM_MCCTRL = src;
    281c:	6018      	str	r0, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    281e:	b94a      	cbnz	r2, 2834 <sysclk_set_source+0x3c>
		cpu_irq_enable();
    2820:	f240 0038 	movw	r0, #56	; 0x38
    2824:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2828:	f04f 0201 	mov.w	r2, #1
    282c:	7002      	strb	r2, [r0, #0]
    282e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    2832:	b662      	cpsie	i
    2834:	4770      	bx	lr
    2836:	bf00      	nop

00002838 <sysclk_init>:
   genclk_disable(7);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
    2838:	b538      	push	{r3, r4, r5, lr}
	uint32_t ps_value = 0;
	bool is_fwu_enabled = false;

#if CONFIG_HCACHE_ENABLE == 1
	/* Enable HCACHE */
	sysclk_enable_peripheral_clock(HCACHE);
    283a:	f44f 6480 	mov.w	r4, #1024	; 0x400
    283e:	f2c4 040a 	movt	r4, #16394	; 0x400a
    2842:	4620      	mov	r0, r4
    2844:	f641 23bd 	movw	r3, #6845	; 0x1abd
    2848:	f2c0 0300 	movt	r3, #0
    284c:	4798      	blx	r3
	HCACHE->HCACHE_CTRL = HCACHE_CTRL_CEN_YES;
    284e:	f04f 0001 	mov.w	r0, #1
    2852:	60a0      	str	r0, [r4, #8]
	while (!(HCACHE->HCACHE_SR & HCACHE_SR_CSTS_EN));
    2854:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2858:	f2c4 020a 	movt	r2, #16394	; 0x400a
    285c:	68d1      	ldr	r1, [r2, #12]
    285e:	f011 0f01 	tst.w	r1, #1
    2862:	d0fb      	beq.n	285c <sysclk_init+0x24>
		sysclk_set_source(SYSCLK_SRC_OSC0);
	}
#endif
#ifdef CONFIG_DFLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_DFLL) {
		dfll_enable_config_defaults(0);
    2864:	f04f 0000 	mov.w	r0, #0
    2868:	f241 455d 	movw	r5, #5213	; 0x145d
    286c:	f2c0 0500 	movt	r5, #0
    2870:	47a8      	blx	r5
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz(), ps_value, is_fwu_enabled);
    2872:	f04f 7037 	mov.w	r0, #47972352	; 0x2dc0000
    2876:	f04f 0100 	mov.w	r1, #0
    287a:	460a      	mov	r2, r1
    287c:	f642 4409 	movw	r4, #11273	; 0x2c09
    2880:	f2c0 0400 	movt	r4, #0
    2884:	47a0      	blx	r4
		sysclk_set_source(SYSCLK_SRC_DFLL);
    2886:	f04f 0003 	mov.w	r0, #3
    288a:	f242 73f9 	movw	r3, #10233	; 0x27f9
    288e:	f2c0 0300 	movt	r3, #0
    2892:	4798      	blx	r3
	if (!no_halt) {
		bpm_power_scaling_cpu(bpm, ps_value);
		return true;
	}

	return bpm_power_scaling_cpu_failsafe(bpm, ps_value, 240000);
    2894:	f04f 0000 	mov.w	r0, #0
    2898:	f2c4 000f 	movt	r0, #16399	; 0x400f
    289c:	f04f 0100 	mov.w	r1, #0
    28a0:	f64a 1280 	movw	r2, #43392	; 0xa980
    28a4:	f2c0 0203 	movt	r2, #3
    28a8:	f642 15e1 	movw	r5, #10721	; 0x29e1
    28ac:	f2c0 0500 	movt	r5, #0
    28b0:	47a8      	blx	r5
		Assert(false);
	}

	/* Automatically switch to low power mode */
	bpm_configure_power_scaling(BPM, ps_value, BPM_PSCM_CPU_NOT_HALT);
	while ((bpm_get_status(BPM) & BPM_SR_PSOK) == 0);
    28b2:	f04f 0400 	mov.w	r4, #0
    28b6:	f2c4 040f 	movt	r4, #16399	; 0x400f
    28ba:	f642 2559 	movw	r5, #10841	; 0x2a59
    28be:	f2c0 0500 	movt	r5, #0
    28c2:	4620      	mov	r0, r4
    28c4:	47a8      	blx	r5
    28c6:	f010 0f01 	tst.w	r0, #1
    28ca:	d0fa      	beq.n	28c2 <sysclk_init+0x8a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    28cc:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    28d0:	b672      	cpsid	i
    28d2:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    28d6:	f240 0238 	movw	r2, #56	; 0x38
    28da:	f2c2 0200 	movt	r2, #8192	; 0x2000
    28de:	f04f 0100 	mov.w	r1, #0
    28e2:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    28e4:	b928      	cbnz	r0, 28f2 <sysclk_init+0xba>
		cpu_irq_enable();
    28e6:	f04f 0001 	mov.w	r0, #1
    28ea:	7010      	strb	r0, [r2, #0]
    28ec:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    28f0:	b662      	cpsie	i
    28f2:	bd38      	pop	{r3, r4, r5, pc}

000028f4 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_disable_pin(pin);\
	} while (0)

void board_init(void)
{
    28f4:	b500      	push	{lr}
    28f6:	b087      	sub	sp, #28
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	struct wdt_dev_inst wdt_inst;
	struct wdt_config   wdt_cfg;

	wdt_get_config_defaults(&wdt_cfg);
    28f8:	4668      	mov	r0, sp
    28fa:	f642 5335 	movw	r3, #11573	; 0x2d35
    28fe:	f2c0 0300 	movt	r3, #0
    2902:	4798      	blx	r3
	wdt_init(&wdt_inst, WDT, &wdt_cfg);
    2904:	a804      	add	r0, sp, #16
    2906:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    290a:	f2c4 010f 	movt	r1, #16399	; 0x400f
    290e:	466a      	mov	r2, sp
    2910:	f642 5351 	movw	r3, #11601	; 0x2d51
    2914:	f2c0 0300 	movt	r3, #0
    2918:	4798      	blx	r3
	wdt_disable(&wdt_inst);
    291a:	a804      	add	r0, sp, #16
    291c:	f642 611d 	movw	r1, #11805	; 0x2e1d
    2920:	f2c0 0100 	movt	r1, #0
    2924:	4788      	blx	r1
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_peripheral_clock(GPIO);
    2926:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    292a:	f2c4 000e 	movt	r0, #16398	; 0x400e
    292e:	f641 22bd 	movw	r2, #6845	; 0x1abd
    2932:	f2c0 0200 	movt	r2, #0
    2936:	4790      	blx	r2

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
    2938:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
    293c:	f2c4 000e 	movt	r0, #16398	; 0x400e
    2940:	f04f 0380 	mov.w	r3, #128	; 0x80
    2944:	6443      	str	r3, [r0, #68]	; 0x44
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
    2946:	f8c0 3168 	str.w	r3, [r0, #360]	; 0x168

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
    294a:	6543      	str	r3, [r0, #84]	; 0x54
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERC = arch_ioport_pin_to_mask(pin);
    294c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
    2950:	6481      	str	r1, [r0, #72]	; 0x48
		// Always enable the Schmitt trigger for input pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERS = arch_ioport_pin_to_mask(pin);
    2952:	f8c0 1164 	str.w	r1, [r0, #356]	; 0x164
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
    2956:	6741      	str	r1, [r0, #116]	; 0x74

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    2958:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    295c:	f8c0 10c8 	str.w	r1, [r0, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    2960:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    2964:	6181      	str	r1, [r0, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    2966:	6281      	str	r1, [r0, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    2968:	6381      	str	r1, [r0, #56]	; 0x38
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    296a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    296e:	6782      	str	r2, [r0, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    2970:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    2974:	f8c0 20c8 	str.w	r2, [r0, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    2978:	f8c0 2108 	str.w	r2, [r0, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    297c:	6182      	str	r2, [r0, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    297e:	6282      	str	r2, [r0, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    2980:	6382      	str	r2, [r0, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    2982:	6082      	str	r2, [r0, #8]
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    2984:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    2988:	6783      	str	r3, [r0, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    298a:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    298e:	f8c0 30c8 	str.w	r3, [r0, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    2992:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    2996:	6183      	str	r3, [r0, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    2998:	6283      	str	r3, [r0, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    299a:	6383      	str	r3, [r0, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    299c:	6083      	str	r3, [r0, #8]
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    299e:	f44f 5090 	mov.w	r0, #4608	; 0x1200
    29a2:	f2c4 000e 	movt	r0, #16398	; 0x400e
    29a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    29aa:	6781      	str	r1, [r0, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    29ac:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    29b0:	f8c0 10c8 	str.w	r1, [r0, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    29b4:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    29b8:	6181      	str	r1, [r0, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
    29ba:	6241      	str	r1, [r0, #36]	; 0x24

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    29bc:	6381      	str	r1, [r0, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    29be:	6081      	str	r1, [r0, #8]
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    29c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    29c4:	6782      	str	r2, [r0, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    29c6:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    29ca:	f8c0 20c8 	str.w	r2, [r0, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    29ce:	f8c0 2108 	str.w	r2, [r0, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    29d2:	6182      	str	r2, [r0, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
    29d4:	6242      	str	r2, [r0, #36]	; 0x24

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    29d6:	6382      	str	r2, [r0, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    29d8:	6082      	str	r2, [r0, #8]
	ioport_set_pin_peripheral_mode(PIN_PA15D_PARC_PCDATA6, MUX_PA15D_PARC_PCDATA6);
	ioport_set_pin_peripheral_mode(PIN_PA16D_PARC_PCDATA7, MUX_PA16D_PARC_PCDATA7);
	ioport_set_pin_peripheral_mode(PIN_PA18D_PARC_PCEN1, MUX_PA18D_PARC_PCEN1);
	ioport_set_pin_peripheral_mode(PIN_PA19D_PARC_PCEN2, MUX_PA19D_PARC_PCEN2);
#endif
}
    29da:	b007      	add	sp, #28
    29dc:	bd00      	pop	{pc}
    29de:	bf00      	nop

000029e0 <bpm_power_scaling_cpu_failsafe>:
}


bool bpm_power_scaling_cpu_failsafe(Bpm *bpm, uint32_t ps_value,
	uint32_t timeout)
{
    29e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint32_t pmcon = 0;

	/* Read last PM_CON value */
	pmcon = bpm->BPM_PMCON;
    29e4:	69c4      	ldr	r4, [r0, #28]

	/* Clear last PS Value & Write new one */
	pmcon &= ~BPM_PMCON_PS_Msk;
    29e6:	f024 0503 	bic.w	r5, r4, #3
	pmcon |= BPM_PMCON_PS(ps_value);
    29ea:	f045 030c 	orr.w	r3, r5, #12
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    29ee:	f3ef 8610 	mrs	r6, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    29f2:	b672      	cpsid	i
    29f4:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    29f8:	f04f 0500 	mov.w	r5, #0
    29fc:	f240 0738 	movw	r7, #56	; 0x38
    2a00:	f2c2 0700 	movt	r7, #8192	; 0x2000
    2a04:	703d      	strb	r5, [r7, #0]
	uint32_t ctrl, load, val;
	/* Avoid interrupt while flash halt */
	flags = cpu_irq_save();

	/* Save SysTick */
	val = SysTick->VAL;
    2a06:	f24e 0410 	movw	r4, #57360	; 0xe010
    2a0a:	f2ce 0400 	movt	r4, #57344	; 0xe000
    2a0e:	f8d4 8008 	ldr.w	r8, [r4, #8]
	ctrl = SysTick->CTRL;
    2a12:	6827      	ldr	r7, [r4, #0]
	load = SysTick->LOAD;
    2a14:	f8d4 9004 	ldr.w	r9, [r4, #4]
	/* Setup SysTick & start counting */
	SysTick->LOAD = timeout;
    2a18:	6062      	str	r2, [r4, #4]
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    2a1a:	f04f 0205 	mov.w	r2, #5
    2a1e:	6022      	str	r2, [r4, #0]
	/* Read last PM_CON value */
	pmcon = bpm->BPM_PMCON;

	/* Clear last PS Value & Write new one */
	pmcon &= ~BPM_PMCON_PS_Msk;
	pmcon |= BPM_PMCON_PS(ps_value);
    2a20:	f001 0103 	and.w	r1, r1, #3
	load = SysTick->LOAD;
	/* Setup SysTick & start counting */
	SysTick->LOAD = timeout;
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;

	b_psok = bpm_ps_no_halt_exec(bpm, pmcon);
    2a24:	4319      	orrs	r1, r3
    2a26:	f240 0301 	movw	r3, #1
    2a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a2e:	4798      	blx	r3

	/* Restore SysTick */
	SysTick->CTRL = 0;
    2a30:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = load;
    2a32:	f8c4 9004 	str.w	r9, [r4, #4]
	SysTick->VAL = val;
    2a36:	f8c4 8008 	str.w	r8, [r4, #8]
	SysTick->CTRL = ctrl;
    2a3a:	6027      	str	r7, [r4, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    2a3c:	b94e      	cbnz	r6, 2a52 <bpm_power_scaling_cpu_failsafe+0x72>
		cpu_irq_enable();
    2a3e:	f240 0138 	movw	r1, #56	; 0x38
    2a42:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2a46:	f04f 0201 	mov.w	r2, #1
    2a4a:	700a      	strb	r2, [r1, #0]
    2a4c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    2a50:	b662      	cpsie	i

	cpu_irq_restore(flags);
	return b_psok;
}
    2a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2a56:	bf00      	nop

00002a58 <bpm_get_status>:
	bpm->BPM_ICR = sources;
}

uint32_t bpm_get_status(Bpm *bpm)
{
	return bpm->BPM_SR;
    2a58:	6940      	ldr	r0, [r0, #20]
}
    2a5a:	4770      	bx	lr

00002a5c <bpm_sleep>:
{
	return bpm->BPM_VERSION;
}

void bpm_sleep(Bpm *bpm, uint32_t sleep_mode)
{
    2a5c:	b410      	push	{r4}
	uint32_t pmcon;

	/* Read PMCON register */
	pmcon = bpm->BPM_PMCON;
    2a5e:	69c3      	ldr	r3, [r0, #28]
	pmcon &= ~BPM_PMCON_BKUP;
	pmcon &= ~BPM_PMCON_RET;
	pmcon &= ~BPM_PMCON_SLEEP_Msk;
    2a60:	f423 544c 	bic.w	r4, r3, #13056	; 0x3300

	/* Unlock PMCON register */
	BPM_UNLOCK(PMCON);
    2a64:	f04f 0300 	mov.w	r3, #0
    2a68:	f2c4 030f 	movt	r3, #16399	; 0x400f
    2a6c:	f04f 021c 	mov.w	r2, #28
    2a70:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    2a74:	619a      	str	r2, [r3, #24]

	if (sleep_mode == BPM_SM_SLEEP_0) {
    2a76:	2901      	cmp	r1, #1
    2a78:	d109      	bne.n	2a8e <bpm_sleep+0x32>
		pmcon |= BPM_PMCON_SLEEP(0);
		bpm->BPM_PMCON = pmcon;
    2a7a:	61c4      	str	r4, [r0, #28]
		SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
    2a7c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
    2a80:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a84:	6918      	ldr	r0, [r3, #16]
    2a86:	f020 0104 	bic.w	r1, r0, #4
    2a8a:	6119      	str	r1, [r3, #16]
    2a8c:	e050      	b.n	2b30 <bpm_sleep+0xd4>
	} else if (sleep_mode == BPM_SM_SLEEP_1) {
    2a8e:	2902      	cmp	r1, #2
    2a90:	d10b      	bne.n	2aaa <bpm_sleep+0x4e>
		pmcon |= BPM_PMCON_SLEEP(1);
    2a92:	f444 5480 	orr.w	r4, r4, #4096	; 0x1000
		bpm->BPM_PMCON = pmcon;
    2a96:	61c4      	str	r4, [r0, #28]
		SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
    2a98:	f44f 406d 	mov.w	r0, #60672	; 0xed00
    2a9c:	f2ce 0000 	movt	r0, #57344	; 0xe000
    2aa0:	6901      	ldr	r1, [r0, #16]
    2aa2:	f021 0204 	bic.w	r2, r1, #4
    2aa6:	6102      	str	r2, [r0, #16]
    2aa8:	e042      	b.n	2b30 <bpm_sleep+0xd4>
	} else if (sleep_mode == BPM_SM_SLEEP_2) {
    2aaa:	2903      	cmp	r1, #3
    2aac:	d10b      	bne.n	2ac6 <bpm_sleep+0x6a>
		pmcon |= BPM_PMCON_SLEEP(2);
    2aae:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
		bpm->BPM_PMCON = pmcon;
    2ab2:	61c4      	str	r4, [r0, #28]
		SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
    2ab4:	f44f 416d 	mov.w	r1, #60672	; 0xed00
    2ab8:	f2ce 0100 	movt	r1, #57344	; 0xe000
    2abc:	690a      	ldr	r2, [r1, #16]
    2abe:	f022 0304 	bic.w	r3, r2, #4
    2ac2:	610b      	str	r3, [r1, #16]
    2ac4:	e034      	b.n	2b30 <bpm_sleep+0xd4>
	} else if (sleep_mode == BPM_SM_SLEEP_3) {
    2ac6:	2904      	cmp	r1, #4
    2ac8:	d10b      	bne.n	2ae2 <bpm_sleep+0x86>
		pmcon |= BPM_PMCON_SLEEP(3);
    2aca:	f444 5440 	orr.w	r4, r4, #12288	; 0x3000
		bpm->BPM_PMCON = pmcon;
    2ace:	61c4      	str	r4, [r0, #28]
		SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
    2ad0:	f44f 416d 	mov.w	r1, #60672	; 0xed00
    2ad4:	f2ce 0100 	movt	r1, #57344	; 0xe000
    2ad8:	690b      	ldr	r3, [r1, #16]
    2ada:	f023 0004 	bic.w	r0, r3, #4
    2ade:	6108      	str	r0, [r1, #16]
    2ae0:	e026      	b.n	2b30 <bpm_sleep+0xd4>
	} else if (sleep_mode == BPM_SM_WAIT) {
    2ae2:	2905      	cmp	r1, #5
    2ae4:	d109      	bne.n	2afa <bpm_sleep+0x9e>
		bpm->BPM_PMCON = pmcon;
    2ae6:	61c4      	str	r4, [r0, #28]
		SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
    2ae8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
    2aec:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2af0:	6918      	ldr	r0, [r3, #16]
    2af2:	f040 0204 	orr.w	r2, r0, #4
    2af6:	611a      	str	r2, [r3, #16]
    2af8:	e01a      	b.n	2b30 <bpm_sleep+0xd4>
	} else if (sleep_mode == BPM_SM_RET) {
    2afa:	2906      	cmp	r1, #6
    2afc:	d10b      	bne.n	2b16 <bpm_sleep+0xba>
		pmcon |= BPM_PMCON_RET;
    2afe:	f444 7400 	orr.w	r4, r4, #512	; 0x200
		bpm->BPM_PMCON = pmcon;
    2b02:	61c4      	str	r4, [r0, #28]
		SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
    2b04:	f44f 406d 	mov.w	r0, #60672	; 0xed00
    2b08:	f2ce 0000 	movt	r0, #57344	; 0xe000
    2b0c:	6902      	ldr	r2, [r0, #16]
    2b0e:	f042 0104 	orr.w	r1, r2, #4
    2b12:	6101      	str	r1, [r0, #16]
    2b14:	e00c      	b.n	2b30 <bpm_sleep+0xd4>
	} else if (sleep_mode == BPM_SM_BACKUP) { 
    2b16:	2907      	cmp	r1, #7
    2b18:	d11e      	bne.n	2b58 <bpm_sleep+0xfc>
		pmcon |= BPM_PMCON_BKUP;
    2b1a:	f444 7480 	orr.w	r4, r4, #256	; 0x100
		bpm->BPM_PMCON = pmcon;
    2b1e:	61c4      	str	r4, [r0, #28]
		SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
    2b20:	f44f 406d 	mov.w	r0, #60672	; 0xed00
    2b24:	f2ce 0000 	movt	r0, #57344	; 0xe000
    2b28:	6901      	ldr	r1, [r0, #16]
    2b2a:	f041 0304 	orr.w	r3, r1, #4
    2b2e:	6103      	str	r3, [r0, #16]
	} else {
		return;
	}

	/* Wait until vreg is ok. */
	while(!(BSCIF->BSCIF_PCLKSR & BSCIF_PCLKSR_VREGOK));
    2b30:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2b34:	f2c4 020f 	movt	r2, #16399	; 0x400f
    2b38:	6953      	ldr	r3, [r2, #20]
    2b3a:	f413 6f80 	tst.w	r3, #1024	; 0x400
    2b3e:	d0fb      	beq.n	2b38 <bpm_sleep+0xdc>
	asm volatile ("wfi");
    2b40:	bf30      	wfi
	/* ensure sleep request propagation to flash. */
	asm volatile ("nop");
    2b42:	bf00      	nop
	 * masked since we are in the critical section thanks to the previous
	 * set_pri_mask(1). Thus, we need to leave the critical section.
	 * Please note that we should probably use something like
	 * cpu_leave_critical(), using set_pri_mask(0)
	 */
	cpu_irq_enable();
    2b44:	f240 0038 	movw	r0, #56	; 0x38
    2b48:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2b4c:	f04f 0101 	mov.w	r1, #1
    2b50:	7001      	strb	r1, [r0, #0]
    2b52:	f3bf 8f5f 	dmb	sy
    2b56:	b662      	cpsie	i
}
    2b58:	bc10      	pop	{r4}
    2b5a:	4770      	bx	lr

00002b5c <flashcalw_set_wait_state>:
 * \param wait_state The number of wait states of flash read accesses: \c 0 to
 *                   \c 1.
 */
void flashcalw_set_wait_state(uint32_t wait_state)
{
	HFLASHC->FLASHCALW_FCR = (HFLASHC->FLASHCALW_FCR & ~FLASHCALW_FCR_FWS)
    2b5c:	f04f 0300 	mov.w	r3, #0
    2b60:	f2c4 030a 	movt	r3, #16394	; 0x400a
    2b64:	6819      	ldr	r1, [r3, #0]
    2b66:	f021 0240 	bic.w	r2, r1, #64	; 0x40
			| (wait_state ? FLASHCALW_FCR_FWS_1 :
    2b6a:	2800      	cmp	r0, #0
    2b6c:	bf14      	ite	ne
    2b6e:	2040      	movne	r0, #64	; 0x40
    2b70:	2000      	moveq	r0, #0
    2b72:	4310      	orrs	r0, r2
 * \param wait_state The number of wait states of flash read accesses: \c 0 to
 *                   \c 1.
 */
void flashcalw_set_wait_state(uint32_t wait_state)
{
	HFLASHC->FLASHCALW_FCR = (HFLASHC->FLASHCALW_FCR & ~FLASHCALW_FCR_FWS)
    2b74:	f04f 0300 	mov.w	r3, #0
    2b78:	f2c4 030a 	movt	r3, #16394	; 0x400a
    2b7c:	6018      	str	r0, [r3, #0]
    2b7e:	4770      	bx	lr

00002b80 <flashcalw_is_ready>:
 *
 * \return Whether the FLASHCALW is ready to run a new command.
 */
bool flashcalw_is_ready(void)
{
	return ((HFLASHC->FLASHCALW_FSR & FLASHCALW_FSR_FRDY) != 0);
    2b80:	f04f 0300 	mov.w	r3, #0
    2b84:	f2c4 030a 	movt	r3, #16394	; 0x400a
    2b88:	6898      	ldr	r0, [r3, #8]
}
    2b8a:	f000 0001 	and.w	r0, r0, #1
    2b8e:	4770      	bx	lr

00002b90 <flashcalw_default_wait_until_ready>:
/*! \brief Waits actively until the FLASHCALW is ready to run a new command.
 *
 * This is the default function assigned to \ref flashcalw_wait_until_ready.
 */
void flashcalw_default_wait_until_ready(void)
{
    2b90:	b510      	push	{r4, lr}
	while (!flashcalw_is_ready()) {
    2b92:	f642 3481 	movw	r4, #11137	; 0x2b81
    2b96:	f2c0 0400 	movt	r4, #0
    2b9a:	47a0      	blx	r4
    2b9c:	2800      	cmp	r0, #0
    2b9e:	d0fc      	beq.n	2b9a <flashcalw_default_wait_until_ready+0xa>
	}
}
    2ba0:	bd10      	pop	{r4, pc}
    2ba2:	bf00      	nop

00002ba4 <flashcalw_issue_command>:
 *
 * \note The FLASHCALW error status returned by \ref flashcalw_is_lock_error and
 *       \ref flashcalw_is_programming_error is updated.
 */
void flashcalw_issue_command(uint32_t command, int page_number)
{
    2ba4:	b538      	push	{r3, r4, r5, lr}
    2ba6:	4605      	mov	r5, r0
    2ba8:	460c      	mov	r4, r1
	uint32_t tempo;

	flashcalw_wait_until_ready();
    2baa:	f240 033c 	movw	r3, #60	; 0x3c
    2bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bb2:	6818      	ldr	r0, [r3, #0]
    2bb4:	4780      	blx	r0
	tempo = HFLASHC->FLASHCALW_FCMD;
    2bb6:	f04f 0100 	mov.w	r1, #0
    2bba:	f2c4 010a 	movt	r1, #16394	; 0x400a
    2bbe:	684a      	ldr	r2, [r1, #4]
	/* Clear the command bitfield. */
	tempo &= ~FLASHCALW_FCMD_CMD_Msk;
	if (page_number >= 0) {
    2bc0:	2c00      	cmp	r4, #0
    2bc2:	db07      	blt.n	2bd4 <flashcalw_issue_command+0x30>
		tempo = (FLASHCALW_FCMD_KEY_KEY
				| FLASHCALW_FCMD_PAGEN(page_number) | command);
    2bc4:	f045 4525 	orr.w	r5, r5, #2768240640	; 0xa5000000
    2bc8:	ea4f 2404 	mov.w	r4, r4, lsl #8
    2bcc:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
	flashcalw_wait_until_ready();
	tempo = HFLASHC->FLASHCALW_FCMD;
	/* Clear the command bitfield. */
	tempo &= ~FLASHCALW_FCMD_CMD_Msk;
	if (page_number >= 0) {
		tempo = (FLASHCALW_FCMD_KEY_KEY
    2bd0:	4325      	orrs	r5, r4
    2bd2:	e004      	b.n	2bde <flashcalw_issue_command+0x3a>
	uint32_t tempo;

	flashcalw_wait_until_ready();
	tempo = HFLASHC->FLASHCALW_FCMD;
	/* Clear the command bitfield. */
	tempo &= ~FLASHCALW_FCMD_CMD_Msk;
    2bd4:	f022 033f 	bic.w	r3, r2, #63	; 0x3f
	if (page_number >= 0) {
		tempo = (FLASHCALW_FCMD_KEY_KEY
				| FLASHCALW_FCMD_PAGEN(page_number) | command);
	} else {
		tempo |= (FLASHCALW_FCMD_KEY_KEY | command);
    2bd8:	f043 4025 	orr.w	r0, r3, #2768240640	; 0xa5000000
    2bdc:	4305      	orrs	r5, r0
	}

	HFLASHC->FLASHCALW_FCMD = tempo;
    2bde:	f04f 0100 	mov.w	r1, #0
    2be2:	f2c4 010a 	movt	r1, #16394	; 0x400a
    2be6:	604d      	str	r5, [r1, #4]
 *          the driver's API which instead presents \ref flashcalw_is_lock_error
 *          and \ref flashcalw_is_programming_error.
 */
static uint32_t flashcalw_get_error_status(void)
{
	return HFLASHC->FLASHCALW_FSR &
    2be8:	688a      	ldr	r2, [r1, #8]
    2bea:	f002 000c 	and.w	r0, r2, #12
	} else {
		tempo |= (FLASHCALW_FCMD_KEY_KEY | command);
	}

	HFLASHC->FLASHCALW_FCMD = tempo;
	flashcalw_error_status = flashcalw_get_error_status();
    2bee:	f640 138c 	movw	r3, #2444	; 0x98c
    2bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bf6:	6018      	str	r0, [r3, #0]
	flashcalw_wait_until_ready();
    2bf8:	f240 013c 	movw	r1, #60	; 0x3c
    2bfc:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2c00:	680a      	ldr	r2, [r1, #0]
    2c02:	4790      	blx	r2
    2c04:	bd38      	pop	{r3, r4, r5, pc}
    2c06:	bf00      	nop

00002c08 <flashcalw_set_flash_waitstate_and_readmode>:
 * \param ps_value Power Scaling mode value (0, 1)
 * \param is_fwu_enabled (boolean), Is fast wakeup mode enabled or not
 */
void flashcalw_set_flash_waitstate_and_readmode(uint32_t cpu_f_hz,
		uint32_t ps_value, bool is_fwu_enabled)
{
    2c08:	b508      	push	{r3, lr}
	}

	/* Enable the high-speed read mode. */
	flashcalw_issue_command(FLASHCALW_FCMD_CMD_HSEN, -1);
#else
	if (ps_value == 0) {
    2c0a:	2900      	cmp	r1, #0
    2c0c:	d156      	bne.n	2cbc <flashcalw_set_flash_waitstate_and_readmode+0xb4>
		if (cpu_f_hz > FLASH_FREQ_PS0_FWS_0_MAX_FREQ) {
    2c0e:	f64a 0380 	movw	r3, #43136	; 0xa880
    2c12:	f2c0 1312 	movt	r3, #274	; 0x112
    2c16:	4298      	cmp	r0, r3
    2c18:	d927      	bls.n	2c6a <flashcalw_set_flash_waitstate_and_readmode+0x62>
			// > 18MHz
			if (cpu_f_hz <= FLASH_FREQ_PS0_FWS_1_MAX_FREQ) {
    2c1a:	f44f 43a2 	mov.w	r3, #20736	; 0x5100
    2c1e:	f2c0 2325 	movt	r3, #549	; 0x225
    2c22:	4298      	cmp	r0, r3
    2c24:	d810      	bhi.n	2c48 <flashcalw_set_flash_waitstate_and_readmode+0x40>
				// <= 36MHz
				/* Set a wait-state, disable the high-speed read
				 * mode. */
				flashcalw_set_wait_state(1);
    2c26:	f04f 0001 	mov.w	r0, #1
    2c2a:	f642 335d 	movw	r3, #11101	; 0x2b5d
    2c2e:	f2c0 0300 	movt	r3, #0
    2c32:	4798      	blx	r3
				flashcalw_issue_command(
    2c34:	f04f 0011 	mov.w	r0, #17
    2c38:	f04f 31ff 	mov.w	r1, #4294967295
    2c3c:	f642 32a5 	movw	r2, #11173	; 0x2ba5
    2c40:	f2c0 0200 	movt	r2, #0
    2c44:	4790      	blx	r2
    2c46:	bd08      	pop	{r3, pc}
						FLASHCALW_FCMD_CMD_HSDIS, -1);
			} else {
				// > 36 MHz
				/* Set a wait-state, enable the high-speed read
				mode. */
				flashcalw_set_wait_state(1);
    2c48:	f04f 0001 	mov.w	r0, #1
    2c4c:	f642 315d 	movw	r1, #11101	; 0x2b5d
    2c50:	f2c0 0100 	movt	r1, #0
    2c54:	4788      	blx	r1
				flashcalw_issue_command(FLASHCALW_FCMD_CMD_HSEN,
    2c56:	f04f 0010 	mov.w	r0, #16
    2c5a:	f04f 31ff 	mov.w	r1, #4294967295
    2c5e:	f642 32a5 	movw	r2, #11173	; 0x2ba5
    2c62:	f2c0 0200 	movt	r2, #0
    2c66:	4790      	blx	r2
    2c68:	bd08      	pop	{r3, pc}
						-1);
			}
		} else { // <= 18MHz
			if((is_fwu_enabled == true) &&
    2c6a:	b1b2      	cbz	r2, 2c9a <flashcalw_set_flash_waitstate_and_readmode+0x92>
    2c6c:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
    2c70:	f2c0 01b7 	movt	r1, #183	; 0xb7
    2c74:	4288      	cmp	r0, r1
    2c76:	d810      	bhi.n	2c9a <flashcalw_set_flash_waitstate_and_readmode+0x92>
				(cpu_f_hz <= FLASH_FREQ_PS1_FWS_1_FWU_MAX_FREQ))
			{
				// <= 12MHz
				/* Set a wait-state, disable the high-speed read
				mode. */
				flashcalw_set_wait_state(1);
    2c78:	f04f 0001 	mov.w	r0, #1
    2c7c:	f642 315d 	movw	r1, #11101	; 0x2b5d
    2c80:	f2c0 0100 	movt	r1, #0
    2c84:	4788      	blx	r1
				flashcalw_issue_command(
    2c86:	f04f 0011 	mov.w	r0, #17
    2c8a:	f04f 31ff 	mov.w	r1, #4294967295
    2c8e:	f642 32a5 	movw	r2, #11173	; 0x2ba5
    2c92:	f2c0 0200 	movt	r2, #0
    2c96:	4790      	blx	r2
    2c98:	bd08      	pop	{r3, pc}
						FLASHCALW_FCMD_CMD_HSDIS, -1);
			} else {
				/* No wait-state, disable the high-speed read
				mode */
				flashcalw_set_wait_state(0);
    2c9a:	f04f 0000 	mov.w	r0, #0
    2c9e:	f642 325d 	movw	r2, #11101	; 0x2b5d
    2ca2:	f2c0 0200 	movt	r2, #0
    2ca6:	4790      	blx	r2
				flashcalw_issue_command(
    2ca8:	f04f 0011 	mov.w	r0, #17
    2cac:	f04f 31ff 	mov.w	r1, #4294967295
    2cb0:	f642 33a5 	movw	r3, #11173	; 0x2ba5
    2cb4:	f2c0 0300 	movt	r3, #0
    2cb8:	4798      	blx	r3
    2cba:	bd08      	pop	{r3, pc}
					FLASHCALW_FCMD_CMD_HSDIS, -1);
			}
		}
	} else { /* ps_value == 1 */
		if (cpu_f_hz > FLASH_FREQ_PS0_FWS_0_MAX_FREQ) { /* > 8MHz */
    2cbc:	f64a 0380 	movw	r3, #43136	; 0xa880
    2cc0:	f2c0 1312 	movt	r3, #274	; 0x112
    2cc4:	4298      	cmp	r0, r3
			/* Set a wait-state. */
			flashcalw_set_wait_state(1);
    2cc6:	bf8c      	ite	hi
    2cc8:	2001      	movhi	r0, #1
		} else {
			/* No wait-state. */
			flashcalw_set_wait_state(0);
    2cca:	2000      	movls	r0, #0
    2ccc:	f642 315d 	movw	r1, #11101	; 0x2b5d
    2cd0:	f2c0 0100 	movt	r1, #0
    2cd4:	4788      	blx	r1
		}

		/* Disable the high-speed read mode. */
		flashcalw_issue_command(FLASHCALW_FCMD_CMD_HSDIS, -1);
    2cd6:	f04f 0011 	mov.w	r0, #17
    2cda:	f04f 31ff 	mov.w	r1, #4294967295
    2cde:	f642 32a5 	movw	r2, #11173	; 0x2ba5
    2ce2:	f2c0 0200 	movt	r2, #0
    2ce6:	4790      	blx	r2
    2ce8:	bd08      	pop	{r3, pc}
    2cea:	bf00      	nop

00002cec <wdt_set_ctrl>:
 *        to the WatchDog Timer key.
 *
 * \param ctrl  Value to set the WatchDog Timer Control register to.
 */
static void wdt_set_ctrl(uint32_t ctrl)
{
    2cec:	b082      	sub	sp, #8
	volatile uint32_t dly;

	/* Calculate delay for internal synchronization, see 44.1.2 WDT errata */
	if ((WDT->WDT_CTRL & WDT_CTRL_CSSEL) == WDT_CLK_SRC_RCSYS) {
    2cee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
    2cf2:	f2c4 030f 	movt	r3, #16399	; 0x400f
    2cf6:	6819      	ldr	r1, [r3, #0]
    2cf8:	f411 3f00 	tst.w	r1, #131072	; 0x20000
		dly = div_ceil(sysclk_get_cpu_hz() * 2, OSC_RCSYS_NOMINAL_HZ);
    2cfc:	bf0c      	ite	eq
    2cfe:	f240 3143 	movweq	r1, #835	; 0x343
	} else { /* WDT_CLK_SRC_32K */
		dly = div_ceil(sysclk_get_cpu_hz() * 2, OSC_RC32K_NOMINAL_HZ);
    2d02:	f44f 6137 	movne.w	r1, #2928	; 0xb70
    2d06:	9101      	str	r1, [sp, #4]
	}
	dly >>= 3; /* ~8 cycles for one while loop */
    2d08:	9a01      	ldr	r2, [sp, #4]
    2d0a:	ea4f 03d2 	mov.w	r3, r2, lsr #3
    2d0e:	9301      	str	r3, [sp, #4]
	while(dly--);
    2d10:	9901      	ldr	r1, [sp, #4]
    2d12:	f101 32ff 	add.w	r2, r1, #4294967295
    2d16:	9201      	str	r2, [sp, #4]
    2d18:	2900      	cmp	r1, #0
    2d1a:	d1f9      	bne.n	2d10 <wdt_set_ctrl+0x24>
	WDT->WDT_CTRL = ctrl | WDT_CTRL_KEY(WDT_FIRST_KEY);
    2d1c:	f040 41aa 	orr.w	r1, r0, #1426063360	; 0x55000000
    2d20:	f44f 6340 	mov.w	r3, #3072	; 0xc00
    2d24:	f2c4 030f 	movt	r3, #16399	; 0x400f
    2d28:	6019      	str	r1, [r3, #0]
	WDT->WDT_CTRL = ctrl | WDT_CTRL_KEY(WDT_SECOND_KEY);
    2d2a:	f040 402a 	orr.w	r0, r0, #2852126720	; 0xaa000000
    2d2e:	6018      	str	r0, [r3, #0]
}
    2d30:	b002      	add	sp, #8
    2d32:	4770      	bx	lr

00002d34 <wdt_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(cfg);

	/* Default configuration values */
	cfg->clk_src = WDT_CLK_SRC_RCSYS;
    2d34:	f04f 0300 	mov.w	r3, #0
    2d38:	6003      	str	r3, [r0, #0]
	cfg->wdt_mode = WDT_MODE_BASIC;
    2d3a:	6043      	str	r3, [r0, #4]
	cfg->timeout_period = WDT_PERIOD_131072_CLK;
    2d3c:	f04f 0210 	mov.w	r2, #16
    2d40:	7202      	strb	r2, [r0, #8]
	cfg->window_period = WDT_PERIOD_NONE;
    2d42:	7243      	strb	r3, [r0, #9]
	cfg->disable_flash_cali = true;
    2d44:	f04f 0101 	mov.w	r1, #1
    2d48:	7281      	strb	r1, [r0, #10]
	cfg->disable_wdt_after_reset = true;
    2d4a:	72c1      	strb	r1, [r0, #11]
	cfg->always_on = false;
    2d4c:	7303      	strb	r3, [r0, #12]
    2d4e:	4770      	bx	lr

00002d50 <wdt_init>:
 */
bool wdt_init(
		struct wdt_dev_inst *const dev_inst,
		Wdt *const wdt,
		struct wdt_config *const cfg)
{
    2d50:	b538      	push	{r3, r4, r5, lr}
    2d52:	460c      	mov	r4, r1
    2d54:	4615      	mov	r5, r2
	/* Sanity check arguments */
	Assert(dev_inst);
	Assert(wdt);
	Assert(cfg);

	dev_inst->hw_dev = wdt;
    2d56:	6001      	str	r1, [r0, #0]
	dev_inst->wdt_cfg = cfg;
    2d58:	6042      	str	r2, [r0, #4]

	/* Enable APB clock for WDT */
	sysclk_enable_peripheral_clock(wdt);
    2d5a:	4608      	mov	r0, r1
    2d5c:	f641 23bd 	movw	r3, #6845	; 0x1abd
    2d60:	f2c0 0300 	movt	r3, #0
    2d64:	4798      	blx	r3

	/* Check SFV bit: if SFV bit is set, Control Register is locked */
	if (wdt->WDT_CTRL & WDT_CTRL_SFV) {
    2d66:	6820      	ldr	r0, [r4, #0]
    2d68:	f010 0f08 	tst.w	r0, #8
    2d6c:	d152      	bne.n	2e14 <wdt_init+0xc4>
		return false;
	}

	/* Disable the WDT */
	if (wdt->WDT_CTRL & WDT_CTRL_EN) {
    2d6e:	6821      	ldr	r1, [r4, #0]
    2d70:	f011 0f01 	tst.w	r1, #1
    2d74:	d00b      	beq.n	2d8e <wdt_init+0x3e>
		wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_EN);
    2d76:	6822      	ldr	r2, [r4, #0]
    2d78:	f022 0001 	bic.w	r0, r2, #1
    2d7c:	f642 43ed 	movw	r3, #11501	; 0x2ced
    2d80:	f2c0 0300 	movt	r3, #0
    2d84:	4798      	blx	r3
		while (wdt->WDT_CTRL & WDT_CTRL_EN) {
    2d86:	6820      	ldr	r0, [r4, #0]
    2d88:	f010 0f01 	tst.w	r0, #1
    2d8c:	d1fb      	bne.n	2d86 <wdt_init+0x36>
		}
	}
	/* Disable the WDT clock */
	if (wdt->WDT_CTRL & WDT_CTRL_CEN) {
    2d8e:	6821      	ldr	r1, [r4, #0]
    2d90:	f411 3f80 	tst.w	r1, #65536	; 0x10000
    2d94:	d00b      	beq.n	2dae <wdt_init+0x5e>
		wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_CEN);
    2d96:	6822      	ldr	r2, [r4, #0]
    2d98:	f422 3080 	bic.w	r0, r2, #65536	; 0x10000
    2d9c:	f642 43ed 	movw	r3, #11501	; 0x2ced
    2da0:	f2c0 0300 	movt	r3, #0
    2da4:	4798      	blx	r3
		while (wdt->WDT_CTRL & WDT_CTRL_CEN) {
    2da6:	6820      	ldr	r0, [r4, #0]
    2da8:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    2dac:	d1fb      	bne.n	2da6 <wdt_init+0x56>
		}
	}

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
    2dae:	6869      	ldr	r1, [r5, #4]
    2db0:	682a      	ldr	r2, [r5, #0]
    2db2:	ea41 0302 	orr.w	r3, r1, r2
			cfg->wdt_mode |
			WDT_CTRL_PSEL(cfg->timeout_period) |
    2db6:	7a28      	ldrb	r0, [r5, #8]
    2db8:	ea4f 2100 	mov.w	r1, r0, lsl #8
		}
	}

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
			cfg->wdt_mode |
    2dbc:	f401 52f8 	and.w	r2, r1, #7936	; 0x1f00
    2dc0:	ea43 0002 	orr.w	r0, r3, r2
			WDT_CTRL_PSEL(cfg->timeout_period) |
			WDT_CTRL_TBAN(cfg->window_period) |
    2dc4:	7a6b      	ldrb	r3, [r5, #9]
    2dc6:	ea4f 4183 	mov.w	r1, r3, lsl #18
	}

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
			cfg->wdt_mode |
			WDT_CTRL_PSEL(cfg->timeout_period) |
    2dca:	f401 02f8 	and.w	r2, r1, #8126464	; 0x7c0000
    2dce:	4310      	orrs	r0, r2
			WDT_CTRL_TBAN(cfg->window_period) |
    2dd0:	7aab      	ldrb	r3, [r5, #10]
    2dd2:	2b00      	cmp	r3, #0
    2dd4:	bf14      	ite	ne
    2dd6:	2180      	movne	r1, #128	; 0x80
    2dd8:	2100      	moveq	r1, #0
    2dda:	4308      	orrs	r0, r1
		while (wdt->WDT_CTRL & WDT_CTRL_CEN) {
		}
	}

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
    2ddc:	7aed      	ldrb	r5, [r5, #11]
    2dde:	2d00      	cmp	r5, #0
    2de0:	bf14      	ite	ne
    2de2:	2202      	movne	r2, #2
    2de4:	2200      	moveq	r2, #0
    2de6:	4310      	orrs	r0, r2
    2de8:	f642 45ed 	movw	r5, #11501	; 0x2ced
    2dec:	f2c0 0500 	movt	r5, #0
    2df0:	47a8      	blx	r5
			WDT_CTRL_PSEL(cfg->timeout_period) |
			WDT_CTRL_TBAN(cfg->window_period) |
			(cfg->disable_flash_cali ? WDT_CTRL_FCD : 0) |
			(cfg->disable_wdt_after_reset ? WDT_CTRL_DAR : 0)
	);
	wdt_set_ctrl(wdt->WDT_CTRL | WDT_CTRL_CEN);
    2df2:	6820      	ldr	r0, [r4, #0]
    2df4:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
    2df8:	47a8      	blx	r5
	while (!(wdt->WDT_CTRL & WDT_CTRL_CEN)) {
    2dfa:	6823      	ldr	r3, [r4, #0]
    2dfc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2e00:	d0fb      	beq.n	2dfa <wdt_init+0xaa>
	}

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);
    2e02:	4620      	mov	r0, r4
    2e04:	f242 119d 	movw	r1, #8605	; 0x219d
    2e08:	f2c0 0100 	movt	r1, #0
    2e0c:	4788      	blx	r1

	return true;
    2e0e:	f04f 0001 	mov.w	r0, #1
    2e12:	bd38      	pop	{r3, r4, r5, pc}
	/* Enable APB clock for WDT */
	sysclk_enable_peripheral_clock(wdt);

	/* Check SFV bit: if SFV bit is set, Control Register is locked */
	if (wdt->WDT_CTRL & WDT_CTRL_SFV) {
		return false;
    2e14:	f04f 0000 	mov.w	r0, #0

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);

	return true;
}
    2e18:	bd38      	pop	{r3, r4, r5, pc}
    2e1a:	bf00      	nop

00002e1c <wdt_disable>:
 * \brief Disable the WDT module.
 *
 * \param dev_inst    Device structure pointer.
 */
void wdt_disable(struct wdt_dev_inst *const dev_inst)
{
    2e1c:	b510      	push	{r4, lr}
	Wdt *wdt = dev_inst->hw_dev;
    2e1e:	6804      	ldr	r4, [r0, #0]

	/* Disable the WDT */
	wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_EN);
    2e20:	6820      	ldr	r0, [r4, #0]
    2e22:	f020 0001 	bic.w	r0, r0, #1
    2e26:	f642 43ed 	movw	r3, #11501	; 0x2ced
    2e2a:	f2c0 0300 	movt	r3, #0
    2e2e:	4798      	blx	r3
	while (wdt->WDT_CTRL & WDT_CTRL_EN) {
    2e30:	6821      	ldr	r1, [r4, #0]
    2e32:	f011 0f01 	tst.w	r1, #1
    2e36:	d1fb      	bne.n	2e30 <wdt_disable+0x14>
	}

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);
    2e38:	4620      	mov	r0, r4
    2e3a:	f242 129d 	movw	r2, #8605	; 0x219d
    2e3e:	f2c0 0200 	movt	r2, #0
    2e42:	4790      	blx	r2
    2e44:	bd10      	pop	{r4, pc}
    2e46:	bf00      	nop

00002e48 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2e48:	e7fe      	b.n	2e48 <Dummy_Handler>
    2e4a:	bf00      	nop

00002e4c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2e4c:	b538      	push	{r3, r4, r5, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
    2e4e:	f240 0300 	movw	r3, #0
    2e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e56:	f645 029c 	movw	r2, #22684	; 0x589c
    2e5a:	f2c0 0200 	movt	r2, #0
    2e5e:	429a      	cmp	r2, r3
    2e60:	d003      	beq.n	2e6a <Reset_Handler+0x1e>
		for (; pDest < &_erelocate;) {
    2e62:	4839      	ldr	r0, [pc, #228]	; (2f48 <Reset_Handler+0xfc>)
    2e64:	4939      	ldr	r1, [pc, #228]	; (2f4c <Reset_Handler+0x100>)
    2e66:	4281      	cmp	r1, r0
    2e68:	d304      	bcc.n	2e74 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    2e6a:	4b39      	ldr	r3, [pc, #228]	; (2f50 <Reset_Handler+0x104>)
    2e6c:	4a39      	ldr	r2, [pc, #228]	; (2f54 <Reset_Handler+0x108>)
    2e6e:	429a      	cmp	r2, r3
    2e70:	d325      	bcc.n	2ebe <Reset_Handler+0x72>
    2e72:	e042      	b.n	2efa <Reset_Handler+0xae>

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
    2e74:	4d38      	ldr	r5, [pc, #224]	; (2f58 <Reset_Handler+0x10c>)
    2e76:	4c39      	ldr	r4, [pc, #228]	; (2f5c <Reset_Handler+0x110>)
    2e78:	1b63      	subs	r3, r4, r5
    2e7a:	f023 0503 	bic.w	r5, r3, #3
    2e7e:	f04f 0300 	mov.w	r3, #0
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
    2e82:	f240 0200 	movw	r2, #0
    2e86:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2e8a:	f645 019c 	movw	r1, #22684	; 0x589c
    2e8e:	f2c0 0100 	movt	r1, #0
    2e92:	f105 0004 	add.w	r0, r5, #4
    2e96:	f3c5 0480 	ubfx	r4, r5, #2, #1
    2e9a:	585d      	ldr	r5, [r3, r1]
    2e9c:	509d      	str	r5, [r3, r2]
    2e9e:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
    2ea2:	4283      	cmp	r3, r0
    2ea4:	d146      	bne.n	2f34 <Reset_Handler+0xe8>
    2ea6:	e7e0      	b.n	2e6a <Reset_Handler+0x1e>
			*pDest++ = *pSrc++;
    2ea8:	585d      	ldr	r5, [r3, r1]
    2eaa:	509d      	str	r5, [r3, r2]
    2eac:	f103 0304 	add.w	r3, r3, #4
    2eb0:	585c      	ldr	r4, [r3, r1]
    2eb2:	509c      	str	r4, [r3, r2]
    2eb4:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
    2eb8:	4283      	cmp	r3, r0
    2eba:	d1f5      	bne.n	2ea8 <Reset_Handler+0x5c>
    2ebc:	e7d5      	b.n	2e6a <Reset_Handler+0x1e>
    2ebe:	4d28      	ldr	r5, [pc, #160]	; (2f60 <Reset_Handler+0x114>)

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
    2ec0:	4928      	ldr	r1, [pc, #160]	; (2f64 <Reset_Handler+0x118>)
    2ec2:	1b48      	subs	r0, r1, r5
    2ec4:	f020 0403 	bic.w	r4, r0, #3
    2ec8:	f640 1300 	movw	r3, #2304	; 0x900
    2ecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ed0:	18e2      	adds	r2, r4, r3
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
    2ed2:	f04f 0100 	mov.w	r1, #0
    2ed6:	1b50      	subs	r0, r2, r5
    2ed8:	f1a0 0004 	sub.w	r0, r0, #4
    2edc:	f3c0 0480 	ubfx	r4, r0, #2, #1
    2ee0:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    2ee4:	4295      	cmp	r5, r2
    2ee6:	d11e      	bne.n	2f26 <Reset_Handler+0xda>
    2ee8:	e007      	b.n	2efa <Reset_Handler+0xae>
    2eea:	f105 0304 	add.w	r3, r5, #4
		*pDest++ = 0;
    2eee:	6069      	str	r1, [r5, #4]
    2ef0:	f105 0508 	add.w	r5, r5, #8
    2ef4:	6059      	str	r1, [r3, #4]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    2ef6:	4295      	cmp	r5, r2
    2ef8:	d1f7      	bne.n	2eea <Reset_Handler+0x9e>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) &_sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2efa:	f240 0500 	movw	r5, #0
    2efe:	f2c0 0500 	movt	r5, #0
    2f02:	f025 027f 	bic.w	r2, r5, #127	; 0x7f
    2f06:	f44f 416d 	mov.w	r1, #60672	; 0xed00
    2f0a:	f2ce 0100 	movt	r1, #57344	; 0xe000
    2f0e:	608a      	str	r2, [r1, #8]

	/* Initialize the C library */
	__libc_init_array();
    2f10:	f243 0085 	movw	r0, #12421	; 0x3085
    2f14:	f2c0 0000 	movt	r0, #0
    2f18:	4780      	blx	r0

	/* Branch to main function */
	main();
    2f1a:	f241 043d 	movw	r4, #4157	; 0x103d
    2f1e:	f2c0 0400 	movt	r4, #0
    2f22:	47a0      	blx	r4
    2f24:	e7fe      	b.n	2f24 <Reset_Handler+0xd8>
    2f26:	2c00      	cmp	r4, #0
    2f28:	d0df      	beq.n	2eea <Reset_Handler+0x9e>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
    2f2a:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    2f2e:	4295      	cmp	r5, r2
    2f30:	d1db      	bne.n	2eea <Reset_Handler+0x9e>
    2f32:	e7e2      	b.n	2efa <Reset_Handler+0xae>
    2f34:	2c00      	cmp	r4, #0
    2f36:	d0b7      	beq.n	2ea8 <Reset_Handler+0x5c>
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
    2f38:	585c      	ldr	r4, [r3, r1]
    2f3a:	509c      	str	r4, [r3, r2]
    2f3c:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
    2f40:	4283      	cmp	r3, r0
    2f42:	d1b1      	bne.n	2ea8 <Reset_Handler+0x5c>
    2f44:	e791      	b.n	2e6a <Reset_Handler+0x1e>
    2f46:	bf00      	nop
    2f48:	20000900 	.word	0x20000900
    2f4c:	20000000 	.word	0x20000000
    2f50:	20000a74 	.word	0x20000a74
    2f54:	20000900 	.word	0x20000900
    2f58:	20000004 	.word	0x20000004
    2f5c:	20000903 	.word	0x20000903
    2f60:	200008fc 	.word	0x200008fc
    2f64:	20000a6f 	.word	0x20000a6f

00002f68 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2f68:	f640 1390 	movw	r3, #2448	; 0x990
    2f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f70:	6819      	ldr	r1, [r3, #0]
    2f72:	b941      	cbnz	r1, 2f86 <_sbrk+0x1e>
		heap = (unsigned char *)&_end;
    2f74:	f640 1390 	movw	r3, #2448	; 0x990
    2f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f7c:	f641 2278 	movw	r2, #6776	; 0x1a78
    2f80:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2f84:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    2f86:	f640 1190 	movw	r1, #2448	; 0x990
    2f8a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2f8e:	680b      	ldr	r3, [r1, #0]

	heap += incr;
    2f90:	1818      	adds	r0, r3, r0
    2f92:	6008      	str	r0, [r1, #0]

	return (caddr_t) prev_heap;
}
    2f94:	4618      	mov	r0, r3
    2f96:	4770      	bx	lr

00002f98 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2f98:	f04f 30ff 	mov.w	r0, #4294967295
    2f9c:	4770      	bx	lr
    2f9e:	bf00      	nop

00002fa0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2fa0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    2fa4:	604b      	str	r3, [r1, #4]

	return 0;
}
    2fa6:	f04f 0000 	mov.w	r0, #0
    2faa:	4770      	bx	lr

00002fac <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2fac:	f04f 0001 	mov.w	r0, #1
    2fb0:	4770      	bx	lr
    2fb2:	bf00      	nop

00002fb4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2fb4:	f04f 0000 	mov.w	r0, #0
    2fb8:	4770      	bx	lr
    2fba:	bf00      	nop

00002fbc <__register_exitproc>:
    2fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2fc0:	4698      	mov	r8, r3
    2fc2:	4b23      	ldr	r3, [pc, #140]	; (3050 <__register_exitproc+0x94>)
    2fc4:	681c      	ldr	r4, [r3, #0]
    2fc6:	4606      	mov	r6, r0
    2fc8:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
    2fcc:	460f      	mov	r7, r1
    2fce:	4691      	mov	r9, r2
    2fd0:	b918      	cbnz	r0, 2fda <__register_exitproc+0x1e>
    2fd2:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
    2fd6:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
    2fda:	6841      	ldr	r1, [r0, #4]
    2fdc:	291f      	cmp	r1, #31
    2fde:	dd16      	ble.n	300e <__register_exitproc+0x52>
    2fe0:	481c      	ldr	r0, [pc, #112]	; (3054 <__register_exitproc+0x98>)
    2fe2:	b918      	cbnz	r0, 2fec <__register_exitproc+0x30>
    2fe4:	f04f 30ff 	mov.w	r0, #4294967295
    2fe8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2fec:	f44f 70c8 	mov.w	r0, #400	; 0x190
    2ff0:	f001 fb84 	bl	46fc <malloc>
    2ff4:	2800      	cmp	r0, #0
    2ff6:	d0f5      	beq.n	2fe4 <__register_exitproc+0x28>
    2ff8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
    2ffc:	2500      	movs	r5, #0
    2ffe:	6045      	str	r5, [r0, #4]
    3000:	6002      	str	r2, [r0, #0]
    3002:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
    3006:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
    300a:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
    300e:	b1b6      	cbz	r6, 303e <__register_exitproc+0x82>
    3010:	6844      	ldr	r4, [r0, #4]
    3012:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
    3016:	2201      	movs	r2, #1
    3018:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    301c:	fa02 f204 	lsl.w	r2, r2, r4
    3020:	4311      	orrs	r1, r2
    3022:	2e02      	cmp	r6, #2
    3024:	f8c3 9088 	str.w	r9, [r3, #136]	; 0x88
    3028:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
    302c:	461c      	mov	r4, r3
    302e:	f8c3 8108 	str.w	r8, [r3, #264]	; 0x108
    3032:	d104      	bne.n	303e <__register_exitproc+0x82>
    3034:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
    3038:	431a      	orrs	r2, r3
    303a:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
    303e:	6841      	ldr	r1, [r0, #4]
    3040:	1c8b      	adds	r3, r1, #2
    3042:	1c4a      	adds	r2, r1, #1
    3044:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
    3048:	6042      	str	r2, [r0, #4]
    304a:	2000      	movs	r0, #0
    304c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    3050:	0000581c 	.word	0x0000581c
    3054:	000046fd 	.word	0x000046fd

00003058 <__libc_fini_array>:
    3058:	b570      	push	{r4, r5, r6, lr}
    305a:	4b08      	ldr	r3, [pc, #32]	; (307c <__libc_fini_array+0x24>)
    305c:	4c08      	ldr	r4, [pc, #32]	; (3080 <__libc_fini_array+0x28>)
    305e:	1ae0      	subs	r0, r4, r3
    3060:	1084      	asrs	r4, r0, #2
    3062:	eb03 0684 	add.w	r6, r3, r4, lsl #2
    3066:	2500      	movs	r5, #0
    3068:	3d04      	subs	r5, #4
    306a:	b11c      	cbz	r4, 3074 <__libc_fini_array+0x1c>
    306c:	5972      	ldr	r2, [r6, r5]
    306e:	4790      	blx	r2
    3070:	3c01      	subs	r4, #1
    3072:	e7f9      	b.n	3068 <__libc_fini_array+0x10>
    3074:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3078:	f002 bc04 	b.w	5884 <_fini>
    307c:	00005890 	.word	0x00005890
    3080:	00005894 	.word	0x00005894

00003084 <__libc_init_array>:
    3084:	b538      	push	{r3, r4, r5, lr}
    3086:	4d0e      	ldr	r5, [pc, #56]	; (30c0 <__libc_init_array+0x3c>)
    3088:	4b0e      	ldr	r3, [pc, #56]	; (30c4 <__libc_init_array+0x40>)
    308a:	1ae8      	subs	r0, r5, r3
    308c:	1085      	asrs	r5, r0, #2
    308e:	2400      	movs	r4, #0
    3090:	42ac      	cmp	r4, r5
    3092:	d005      	beq.n	30a0 <__libc_init_array+0x1c>
    3094:	490b      	ldr	r1, [pc, #44]	; (30c4 <__libc_init_array+0x40>)
    3096:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
    309a:	4790      	blx	r2
    309c:	3401      	adds	r4, #1
    309e:	e7f7      	b.n	3090 <__libc_init_array+0xc>
    30a0:	f002 fbe6 	bl	5870 <_init>
    30a4:	4908      	ldr	r1, [pc, #32]	; (30c8 <__libc_init_array+0x44>)
    30a6:	4a09      	ldr	r2, [pc, #36]	; (30cc <__libc_init_array+0x48>)
    30a8:	1a54      	subs	r4, r2, r1
    30aa:	10a5      	asrs	r5, r4, #2
    30ac:	2400      	movs	r4, #0
    30ae:	42ac      	cmp	r4, r5
    30b0:	d005      	beq.n	30be <__libc_init_array+0x3a>
    30b2:	4b05      	ldr	r3, [pc, #20]	; (30c8 <__libc_init_array+0x44>)
    30b4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    30b8:	4780      	blx	r0
    30ba:	3401      	adds	r4, #1
    30bc:	e7f7      	b.n	30ae <__libc_init_array+0x2a>
    30be:	bd38      	pop	{r3, r4, r5, pc}
    30c0:	0000587c 	.word	0x0000587c
    30c4:	0000587c 	.word	0x0000587c
    30c8:	0000587c 	.word	0x0000587c
    30cc:	00005884 	.word	0x00005884

000030d0 <iprintf>:
    30d0:	b40f      	push	{r0, r1, r2, r3}
    30d2:	b507      	push	{r0, r1, r2, lr}
    30d4:	4906      	ldr	r1, [pc, #24]	; (30f0 <iprintf+0x20>)
    30d6:	ab04      	add	r3, sp, #16
    30d8:	6808      	ldr	r0, [r1, #0]
    30da:	f853 2b04 	ldr.w	r2, [r3], #4
    30de:	6881      	ldr	r1, [r0, #8]
    30e0:	9301      	str	r3, [sp, #4]
    30e2:	f000 f911 	bl	3308 <_vfiprintf_r>
    30e6:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
    30ea:	b004      	add	sp, #16
    30ec:	4770      	bx	lr
    30ee:	bf00      	nop
    30f0:	20000040 	.word	0x20000040

000030f4 <_iprintf_r>:
    30f4:	b40e      	push	{r1, r2, r3}
    30f6:	b503      	push	{r0, r1, lr}
    30f8:	ab03      	add	r3, sp, #12
    30fa:	6881      	ldr	r1, [r0, #8]
    30fc:	f853 2b04 	ldr.w	r2, [r3], #4
    3100:	9301      	str	r3, [sp, #4]
    3102:	f000 f901 	bl	3308 <_vfiprintf_r>
    3106:	e8bd 400c 	ldmia.w	sp!, {r2, r3, lr}
    310a:	b003      	add	sp, #12
    310c:	4770      	bx	lr
    310e:	bf00      	nop

00003110 <memset>:
    3110:	1882      	adds	r2, r0, r2
    3112:	4603      	mov	r3, r0
    3114:	4293      	cmp	r3, r2
    3116:	d002      	beq.n	311e <memset+0xe>
    3118:	f803 1b01 	strb.w	r1, [r3], #1
    311c:	e7fa      	b.n	3114 <memset+0x4>
    311e:	4770      	bx	lr

00003120 <_puts_r>:
    3120:	b530      	push	{r4, r5, lr}
    3122:	4605      	mov	r5, r0
    3124:	b089      	sub	sp, #36	; 0x24
    3126:	4608      	mov	r0, r1
    3128:	460c      	mov	r4, r1
    312a:	f000 f8b1 	bl	3290 <strlen>
    312e:	2101      	movs	r1, #1
    3130:	1843      	adds	r3, r0, r1
    3132:	9107      	str	r1, [sp, #28]
    3134:	4911      	ldr	r1, [pc, #68]	; (317c <_puts_r+0x5c>)
    3136:	9303      	str	r3, [sp, #12]
    3138:	680b      	ldr	r3, [r1, #0]
    313a:	4a11      	ldr	r2, [pc, #68]	; (3180 <_puts_r+0x60>)
    313c:	9005      	str	r0, [sp, #20]
    313e:	a804      	add	r0, sp, #16
    3140:	9001      	str	r0, [sp, #4]
    3142:	6898      	ldr	r0, [r3, #8]
    3144:	9206      	str	r2, [sp, #24]
    3146:	2202      	movs	r2, #2
    3148:	9202      	str	r2, [sp, #8]
    314a:	8982      	ldrh	r2, [r0, #12]
    314c:	9404      	str	r4, [sp, #16]
    314e:	f402 5100 	and.w	r1, r2, #8192	; 0x2000
    3152:	b20b      	sxth	r3, r1
    3154:	b933      	cbnz	r3, 3164 <_puts_r+0x44>
    3156:	6e41      	ldr	r1, [r0, #100]	; 0x64
    3158:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    315c:	f421 5300 	bic.w	r3, r1, #8192	; 0x2000
    3160:	8182      	strh	r2, [r0, #12]
    3162:	6643      	str	r3, [r0, #100]	; 0x64
    3164:	4628      	mov	r0, r5
    3166:	68a9      	ldr	r1, [r5, #8]
    3168:	aa01      	add	r2, sp, #4
    316a:	f001 f879 	bl	4260 <__sfvwrite_r>
    316e:	2800      	cmp	r0, #0
    3170:	bf0c      	ite	eq
    3172:	200a      	moveq	r0, #10
    3174:	f04f 30ff 	movne.w	r0, #4294967295
    3178:	b009      	add	sp, #36	; 0x24
    317a:	bd30      	pop	{r4, r5, pc}
    317c:	20000040 	.word	0x20000040
    3180:	00005822 	.word	0x00005822

00003184 <puts>:
    3184:	4b02      	ldr	r3, [pc, #8]	; (3190 <puts+0xc>)
    3186:	4601      	mov	r1, r0
    3188:	6818      	ldr	r0, [r3, #0]
    318a:	f7ff bfc9 	b.w	3120 <_puts_r>
    318e:	bf00      	nop
    3190:	20000040 	.word	0x20000040

00003194 <setbuf>:
    3194:	2900      	cmp	r1, #0
    3196:	bf0c      	ite	eq
    3198:	2202      	moveq	r2, #2
    319a:	2200      	movne	r2, #0
    319c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    31a0:	f000 b800 	b.w	31a4 <setvbuf>

000031a4 <setvbuf>:
    31a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    31a8:	461d      	mov	r5, r3
    31aa:	4b37      	ldr	r3, [pc, #220]	; (3288 <setvbuf+0xe4>)
    31ac:	4604      	mov	r4, r0
    31ae:	6818      	ldr	r0, [r3, #0]
    31b0:	460e      	mov	r6, r1
    31b2:	4617      	mov	r7, r2
    31b4:	4698      	mov	r8, r3
    31b6:	b118      	cbz	r0, 31c0 <setvbuf+0x1c>
    31b8:	6b82      	ldr	r2, [r0, #56]	; 0x38
    31ba:	b90a      	cbnz	r2, 31c0 <setvbuf+0x1c>
    31bc:	f000 fe5c 	bl	3e78 <__sinit>
    31c0:	2f02      	cmp	r7, #2
    31c2:	d85d      	bhi.n	3280 <setvbuf+0xdc>
    31c4:	2d00      	cmp	r5, #0
    31c6:	db5b      	blt.n	3280 <setvbuf+0xdc>
    31c8:	4621      	mov	r1, r4
    31ca:	f8d8 0000 	ldr.w	r0, [r8]
    31ce:	f000 fd5f 	bl	3c90 <_fflush_r>
    31d2:	89a1      	ldrh	r1, [r4, #12]
    31d4:	f001 0380 	and.w	r3, r1, #128	; 0x80
    31d8:	2000      	movs	r0, #0
    31da:	b21a      	sxth	r2, r3
    31dc:	6060      	str	r0, [r4, #4]
    31de:	61a0      	str	r0, [r4, #24]
    31e0:	b122      	cbz	r2, 31ec <setvbuf+0x48>
    31e2:	4829      	ldr	r0, [pc, #164]	; (3288 <setvbuf+0xe4>)
    31e4:	6921      	ldr	r1, [r4, #16]
    31e6:	6800      	ldr	r0, [r0, #0]
    31e8:	f000 ff84 	bl	40f4 <_free_r>
    31ec:	89a1      	ldrh	r1, [r4, #12]
    31ee:	2f02      	cmp	r7, #2
    31f0:	f021 0383 	bic.w	r3, r1, #131	; 0x83
    31f4:	81a3      	strh	r3, [r4, #12]
    31f6:	d012      	beq.n	321e <setvbuf+0x7a>
    31f8:	bb36      	cbnz	r6, 3248 <setvbuf+0xa4>
    31fa:	2d00      	cmp	r5, #0
    31fc:	bf08      	it	eq
    31fe:	f44f 6580 	moveq.w	r5, #1024	; 0x400
    3202:	4628      	mov	r0, r5
    3204:	f001 fa7a 	bl	46fc <malloc>
    3208:	4606      	mov	r6, r0
    320a:	b9c8      	cbnz	r0, 3240 <setvbuf+0x9c>
    320c:	f44f 6080 	mov.w	r0, #1024	; 0x400
    3210:	f001 fa74 	bl	46fc <malloc>
    3214:	4606      	mov	r6, r0
    3216:	b988      	cbnz	r0, 323c <setvbuf+0x98>
    3218:	f04f 30ff 	mov.w	r0, #4294967295
    321c:	e000      	b.n	3220 <setvbuf+0x7c>
    321e:	2000      	movs	r0, #0
    3220:	89a1      	ldrh	r1, [r4, #12]
    3222:	f041 0302 	orr.w	r3, r1, #2
    3226:	81a3      	strh	r3, [r4, #12]
    3228:	f104 0143 	add.w	r1, r4, #67	; 0x43
    322c:	2200      	movs	r2, #0
    322e:	2301      	movs	r3, #1
    3230:	60a2      	str	r2, [r4, #8]
    3232:	6021      	str	r1, [r4, #0]
    3234:	6121      	str	r1, [r4, #16]
    3236:	6163      	str	r3, [r4, #20]
    3238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    323c:	f44f 6580 	mov.w	r5, #1024	; 0x400
    3240:	89a2      	ldrh	r2, [r4, #12]
    3242:	f042 0080 	orr.w	r0, r2, #128	; 0x80
    3246:	81a0      	strh	r0, [r4, #12]
    3248:	2f01      	cmp	r7, #1
    324a:	d105      	bne.n	3258 <setvbuf+0xb4>
    324c:	89a1      	ldrh	r1, [r4, #12]
    324e:	426a      	negs	r2, r5
    3250:	f041 0301 	orr.w	r3, r1, #1
    3254:	81a3      	strh	r3, [r4, #12]
    3256:	61a2      	str	r2, [r4, #24]
    3258:	480b      	ldr	r0, [pc, #44]	; (3288 <setvbuf+0xe4>)
    325a:	89a2      	ldrh	r2, [r4, #12]
    325c:	6801      	ldr	r1, [r0, #0]
    325e:	4b0b      	ldr	r3, [pc, #44]	; (328c <setvbuf+0xe8>)
    3260:	f002 0008 	and.w	r0, r2, #8
    3264:	b200      	sxth	r0, r0
    3266:	63cb      	str	r3, [r1, #60]	; 0x3c
    3268:	6026      	str	r6, [r4, #0]
    326a:	6126      	str	r6, [r4, #16]
    326c:	6165      	str	r5, [r4, #20]
    326e:	b148      	cbz	r0, 3284 <setvbuf+0xe0>
    3270:	f012 0f03 	tst.w	r2, #3
    3274:	bf18      	it	ne
    3276:	2500      	movne	r5, #0
    3278:	60a5      	str	r5, [r4, #8]
    327a:	2000      	movs	r0, #0
    327c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3280:	f04f 30ff 	mov.w	r0, #4294967295
    3284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3288:	20000040 	.word	0x20000040
    328c:	00003ded 	.word	0x00003ded

00003290 <strlen>:
    3290:	4603      	mov	r3, r0
    3292:	f813 2b01 	ldrb.w	r2, [r3], #1
    3296:	2a00      	cmp	r2, #0
    3298:	d1fb      	bne.n	3292 <strlen+0x2>
    329a:	1a18      	subs	r0, r3, r0
    329c:	3801      	subs	r0, #1
    329e:	4770      	bx	lr

000032a0 <__sprint_r>:
    32a0:	6893      	ldr	r3, [r2, #8]
    32a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    32a6:	4681      	mov	r9, r0
    32a8:	460f      	mov	r7, r1
    32aa:	4614      	mov	r4, r2
    32ac:	b91b      	cbnz	r3, 32b6 <__sprint_r+0x16>
    32ae:	6053      	str	r3, [r2, #4]
    32b0:	4618      	mov	r0, r3
    32b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    32b6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
    32b8:	049b      	lsls	r3, r3, #18
    32ba:	d51e      	bpl.n	32fa <__sprint_r+0x5a>
    32bc:	6815      	ldr	r5, [r2, #0]
    32be:	68a0      	ldr	r0, [r4, #8]
    32c0:	3508      	adds	r5, #8
    32c2:	b1c8      	cbz	r0, 32f8 <__sprint_r+0x58>
    32c4:	f855 1c04 	ldr.w	r1, [r5, #-4]
    32c8:	f855 ac08 	ldr.w	sl, [r5, #-8]
    32cc:	ea4f 0891 	mov.w	r8, r1, lsr #2
    32d0:	2600      	movs	r6, #0
    32d2:	4546      	cmp	r6, r8
    32d4:	da09      	bge.n	32ea <__sprint_r+0x4a>
    32d6:	4648      	mov	r0, r9
    32d8:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
    32dc:	463a      	mov	r2, r7
    32de:	f000 fe47 	bl	3f70 <_fputwc_r>
    32e2:	1c43      	adds	r3, r0, #1
    32e4:	d00b      	beq.n	32fe <__sprint_r+0x5e>
    32e6:	3601      	adds	r6, #1
    32e8:	e7f3      	b.n	32d2 <__sprint_r+0x32>
    32ea:	68a2      	ldr	r2, [r4, #8]
    32ec:	ea4f 0888 	mov.w	r8, r8, lsl #2
    32f0:	ebc8 0302 	rsb	r3, r8, r2
    32f4:	60a3      	str	r3, [r4, #8]
    32f6:	e7e2      	b.n	32be <__sprint_r+0x1e>
    32f8:	e001      	b.n	32fe <__sprint_r+0x5e>
    32fa:	f000 ffb1 	bl	4260 <__sfvwrite_r>
    32fe:	2100      	movs	r1, #0
    3300:	60a1      	str	r1, [r4, #8]
    3302:	6061      	str	r1, [r4, #4]
    3304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00003308 <_vfiprintf_r>:
    3308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    330c:	4689      	mov	r9, r1
    330e:	b0a9      	sub	sp, #164	; 0xa4
    3310:	4614      	mov	r4, r2
    3312:	461d      	mov	r5, r3
    3314:	461e      	mov	r6, r3
    3316:	4682      	mov	sl, r0
    3318:	b118      	cbz	r0, 3322 <_vfiprintf_r+0x1a>
    331a:	6b83      	ldr	r3, [r0, #56]	; 0x38
    331c:	b90b      	cbnz	r3, 3322 <_vfiprintf_r+0x1a>
    331e:	f000 fdab 	bl	3e78 <__sinit>
    3322:	f8b9 000c 	ldrh.w	r0, [r9, #12]
    3326:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
    332a:	b211      	sxth	r1, r2
    332c:	b949      	cbnz	r1, 3342 <_vfiprintf_r+0x3a>
    332e:	f440 5300 	orr.w	r3, r0, #8192	; 0x2000
    3332:	f8d9 0064 	ldr.w	r0, [r9, #100]	; 0x64
    3336:	f8a9 300c 	strh.w	r3, [r9, #12]
    333a:	f420 5200 	bic.w	r2, r0, #8192	; 0x2000
    333e:	f8c9 2064 	str.w	r2, [r9, #100]	; 0x64
    3342:	f8b9 100c 	ldrh.w	r1, [r9, #12]
    3346:	f001 0308 	and.w	r3, r1, #8
    334a:	b218      	sxth	r0, r3
    334c:	b148      	cbz	r0, 3362 <_vfiprintf_r+0x5a>
    334e:	f8d9 2010 	ldr.w	r2, [r9, #16]
    3352:	b132      	cbz	r2, 3362 <_vfiprintf_r+0x5a>
    3354:	f8b9 100c 	ldrh.w	r1, [r9, #12]
    3358:	f001 031a 	and.w	r3, r1, #26
    335c:	2b0a      	cmp	r3, #10
    335e:	d116      	bne.n	338e <_vfiprintf_r+0x86>
    3360:	e009      	b.n	3376 <_vfiprintf_r+0x6e>
    3362:	4650      	mov	r0, sl
    3364:	4649      	mov	r1, r9
    3366:	f000 fc27 	bl	3bb8 <__swsetup_r>
    336a:	2800      	cmp	r0, #0
    336c:	d0f2      	beq.n	3354 <_vfiprintf_r+0x4c>
    336e:	f04f 32ff 	mov.w	r2, #4294967295
    3372:	9203      	str	r2, [sp, #12]
    3374:	e3d5      	b.n	3b22 <_vfiprintf_r+0x81a>
    3376:	f9b9 000e 	ldrsh.w	r0, [r9, #14]
    337a:	2800      	cmp	r0, #0
    337c:	db07      	blt.n	338e <_vfiprintf_r+0x86>
    337e:	4650      	mov	r0, sl
    3380:	4649      	mov	r1, r9
    3382:	4622      	mov	r2, r4
    3384:	462b      	mov	r3, r5
    3386:	f000 fbd0 	bl	3b2a <__sbprintf>
    338a:	9003      	str	r0, [sp, #12]
    338c:	e3c9      	b.n	3b22 <_vfiprintf_r+0x81a>
    338e:	2200      	movs	r2, #0
    3390:	ad18      	add	r5, sp, #96	; 0x60
    3392:	950b      	str	r5, [sp, #44]	; 0x2c
    3394:	920d      	str	r2, [sp, #52]	; 0x34
    3396:	920c      	str	r2, [sp, #48]	; 0x30
    3398:	9401      	str	r4, [sp, #4]
    339a:	9205      	str	r2, [sp, #20]
    339c:	9203      	str	r2, [sp, #12]
    339e:	46a8      	mov	r8, r5
    33a0:	9901      	ldr	r1, [sp, #4]
    33a2:	460c      	mov	r4, r1
    33a4:	f811 3b01 	ldrb.w	r3, [r1], #1
    33a8:	b10b      	cbz	r3, 33ae <_vfiprintf_r+0xa6>
    33aa:	2b25      	cmp	r3, #37	; 0x25
    33ac:	d1f9      	bne.n	33a2 <_vfiprintf_r+0x9a>
    33ae:	9a01      	ldr	r2, [sp, #4]
    33b0:	1aa5      	subs	r5, r4, r2
    33b2:	d019      	beq.n	33e8 <_vfiprintf_r+0xe0>
    33b4:	990c      	ldr	r1, [sp, #48]	; 0x30
    33b6:	980d      	ldr	r0, [sp, #52]	; 0x34
    33b8:	1c4b      	adds	r3, r1, #1
    33ba:	e888 0024 	stmia.w	r8, {r2, r5}
    33be:	2b07      	cmp	r3, #7
    33c0:	eb00 0205 	add.w	r2, r0, r5
    33c4:	920d      	str	r2, [sp, #52]	; 0x34
    33c6:	f108 0808 	add.w	r8, r8, #8
    33ca:	930c      	str	r3, [sp, #48]	; 0x30
    33cc:	dd09      	ble.n	33e2 <_vfiprintf_r+0xda>
    33ce:	4650      	mov	r0, sl
    33d0:	4649      	mov	r1, r9
    33d2:	aa0b      	add	r2, sp, #44	; 0x2c
    33d4:	f7ff ff64 	bl	32a0 <__sprint_r>
    33d8:	2800      	cmp	r0, #0
    33da:	f040 839a 	bne.w	3b12 <_vfiprintf_r+0x80a>
    33de:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    33e2:	9803      	ldr	r0, [sp, #12]
    33e4:	1942      	adds	r2, r0, r5
    33e6:	9203      	str	r2, [sp, #12]
    33e8:	7821      	ldrb	r1, [r4, #0]
    33ea:	2900      	cmp	r1, #0
    33ec:	f000 838a 	beq.w	3b04 <_vfiprintf_r+0x7fc>
    33f0:	2200      	movs	r2, #0
    33f2:	3401      	adds	r4, #1
    33f4:	9401      	str	r4, [sp, #4]
    33f6:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    33fa:	f04f 3cff 	mov.w	ip, #4294967295
    33fe:	9204      	str	r2, [sp, #16]
    3400:	4617      	mov	r7, r2
    3402:	9801      	ldr	r0, [sp, #4]
    3404:	f810 3b01 	ldrb.w	r3, [r0], #1
    3408:	9001      	str	r0, [sp, #4]
    340a:	2b63      	cmp	r3, #99	; 0x63
    340c:	f000 80b3 	beq.w	3576 <_vfiprintf_r+0x26e>
    3410:	dc33      	bgt.n	347a <_vfiprintf_r+0x172>
    3412:	2b39      	cmp	r3, #57	; 0x39
    3414:	dc1a      	bgt.n	344c <_vfiprintf_r+0x144>
    3416:	2b31      	cmp	r3, #49	; 0x31
    3418:	f280 8091 	bge.w	353e <_vfiprintf_r+0x236>
    341c:	2b2b      	cmp	r3, #43	; 0x2b
    341e:	d101      	bne.n	3424 <_vfiprintf_r+0x11c>
    3420:	461a      	mov	r2, r3
    3422:	e7ee      	b.n	3402 <_vfiprintf_r+0xfa>
    3424:	dc0a      	bgt.n	343c <_vfiprintf_r+0x134>
    3426:	2b23      	cmp	r3, #35	; 0x23
    3428:	d055      	beq.n	34d6 <_vfiprintf_r+0x1ce>
    342a:	2b2a      	cmp	r3, #42	; 0x2a
    342c:	d056      	beq.n	34dc <_vfiprintf_r+0x1d4>
    342e:	2b20      	cmp	r3, #32
    3430:	f040 81f7 	bne.w	3822 <_vfiprintf_r+0x51a>
    3434:	2a00      	cmp	r2, #0
    3436:	bf08      	it	eq
    3438:	2220      	moveq	r2, #32
    343a:	e7e2      	b.n	3402 <_vfiprintf_r+0xfa>
    343c:	2b2e      	cmp	r3, #46	; 0x2e
    343e:	d058      	beq.n	34f2 <_vfiprintf_r+0x1ea>
    3440:	2b30      	cmp	r3, #48	; 0x30
    3442:	d079      	beq.n	3538 <_vfiprintf_r+0x230>
    3444:	2b2d      	cmp	r3, #45	; 0x2d
    3446:	f040 81ec 	bne.w	3822 <_vfiprintf_r+0x51a>
    344a:	e04f      	b.n	34ec <_vfiprintf_r+0x1e4>
    344c:	2b4f      	cmp	r3, #79	; 0x4f
    344e:	f000 80de 	beq.w	360e <_vfiprintf_r+0x306>
    3452:	dc07      	bgt.n	3464 <_vfiprintf_r+0x15c>
    3454:	2b44      	cmp	r3, #68	; 0x44
    3456:	f040 81e4 	bne.w	3822 <_vfiprintf_r+0x51a>
    345a:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    345e:	f047 0710 	orr.w	r7, r7, #16
    3462:	e090      	b.n	3586 <_vfiprintf_r+0x27e>
    3464:	2b55      	cmp	r3, #85	; 0x55
    3466:	f000 811f 	beq.w	36a8 <_vfiprintf_r+0x3a0>
    346a:	2b58      	cmp	r3, #88	; 0x58
    346c:	f040 81d9 	bne.w	3822 <_vfiprintf_r+0x51a>
    3470:	4daf      	ldr	r5, [pc, #700]	; (3730 <_vfiprintf_r+0x428>)
    3472:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    3476:	9505      	str	r5, [sp, #20]
    3478:	e131      	b.n	36de <_vfiprintf_r+0x3d6>
    347a:	2b6f      	cmp	r3, #111	; 0x6f
    347c:	f000 80c9 	beq.w	3612 <_vfiprintf_r+0x30a>
    3480:	dc10      	bgt.n	34a4 <_vfiprintf_r+0x19c>
    3482:	2b69      	cmp	r3, #105	; 0x69
    3484:	d024      	beq.n	34d0 <_vfiprintf_r+0x1c8>
    3486:	dc07      	bgt.n	3498 <_vfiprintf_r+0x190>
    3488:	2b64      	cmp	r3, #100	; 0x64
    348a:	d021      	beq.n	34d0 <_vfiprintf_r+0x1c8>
    348c:	2b68      	cmp	r3, #104	; 0x68
    348e:	f040 81c8 	bne.w	3822 <_vfiprintf_r+0x51a>
    3492:	f047 0740 	orr.w	r7, r7, #64	; 0x40
    3496:	e7b4      	b.n	3402 <_vfiprintf_r+0xfa>
    3498:	2b6c      	cmp	r3, #108	; 0x6c
    349a:	d05f      	beq.n	355c <_vfiprintf_r+0x254>
    349c:	2b6e      	cmp	r3, #110	; 0x6e
    349e:	f040 81c0 	bne.w	3822 <_vfiprintf_r+0x51a>
    34a2:	e096      	b.n	35d2 <_vfiprintf_r+0x2ca>
    34a4:	2b73      	cmp	r3, #115	; 0x73
    34a6:	f000 80df 	beq.w	3668 <_vfiprintf_r+0x360>
    34aa:	dc06      	bgt.n	34ba <_vfiprintf_r+0x1b2>
    34ac:	2b70      	cmp	r3, #112	; 0x70
    34ae:	f000 80cd 	beq.w	364c <_vfiprintf_r+0x344>
    34b2:	2b71      	cmp	r3, #113	; 0x71
    34b4:	f040 81b5 	bne.w	3822 <_vfiprintf_r+0x51a>
    34b8:	e05a      	b.n	3570 <_vfiprintf_r+0x268>
    34ba:	2b75      	cmp	r3, #117	; 0x75
    34bc:	f000 80f6 	beq.w	36ac <_vfiprintf_r+0x3a4>
    34c0:	2b78      	cmp	r3, #120	; 0x78
    34c2:	f040 81ae 	bne.w	3822 <_vfiprintf_r+0x51a>
    34c6:	4d9b      	ldr	r5, [pc, #620]	; (3734 <_vfiprintf_r+0x42c>)
    34c8:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    34cc:	9505      	str	r5, [sp, #20]
    34ce:	e106      	b.n	36de <_vfiprintf_r+0x3d6>
    34d0:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    34d4:	e057      	b.n	3586 <_vfiprintf_r+0x27e>
    34d6:	f047 0701 	orr.w	r7, r7, #1
    34da:	e792      	b.n	3402 <_vfiprintf_r+0xfa>
    34dc:	1d33      	adds	r3, r6, #4
    34de:	6836      	ldr	r6, [r6, #0]
    34e0:	2e00      	cmp	r6, #0
    34e2:	9604      	str	r6, [sp, #16]
    34e4:	da15      	bge.n	3512 <_vfiprintf_r+0x20a>
    34e6:	4270      	negs	r0, r6
    34e8:	9004      	str	r0, [sp, #16]
    34ea:	461e      	mov	r6, r3
    34ec:	f047 0704 	orr.w	r7, r7, #4
    34f0:	e787      	b.n	3402 <_vfiprintf_r+0xfa>
    34f2:	9901      	ldr	r1, [sp, #4]
    34f4:	f811 3b01 	ldrb.w	r3, [r1], #1
    34f8:	2b2a      	cmp	r3, #42	; 0x2a
    34fa:	9101      	str	r1, [sp, #4]
    34fc:	d10b      	bne.n	3516 <_vfiprintf_r+0x20e>
    34fe:	f8d6 c000 	ldr.w	ip, [r6]
    3502:	1d33      	adds	r3, r6, #4
    3504:	f1bc 0f00 	cmp.w	ip, #0
    3508:	da03      	bge.n	3512 <_vfiprintf_r+0x20a>
    350a:	461e      	mov	r6, r3
    350c:	f04f 3cff 	mov.w	ip, #4294967295
    3510:	e777      	b.n	3402 <_vfiprintf_r+0xfa>
    3512:	461e      	mov	r6, r3
    3514:	e775      	b.n	3402 <_vfiprintf_r+0xfa>
    3516:	f04f 0c00 	mov.w	ip, #0
    351a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    351e:	2809      	cmp	r0, #9
    3520:	d807      	bhi.n	3532 <_vfiprintf_r+0x22a>
    3522:	9901      	ldr	r1, [sp, #4]
    3524:	230a      	movs	r3, #10
    3526:	fb03 0c0c 	mla	ip, r3, ip, r0
    352a:	f811 3b01 	ldrb.w	r3, [r1], #1
    352e:	9101      	str	r1, [sp, #4]
    3530:	e7f3      	b.n	351a <_vfiprintf_r+0x212>
    3532:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
    3536:	e768      	b.n	340a <_vfiprintf_r+0x102>
    3538:	f047 0780 	orr.w	r7, r7, #128	; 0x80
    353c:	e761      	b.n	3402 <_vfiprintf_r+0xfa>
    353e:	9801      	ldr	r0, [sp, #4]
    3540:	2100      	movs	r1, #0
    3542:	3b30      	subs	r3, #48	; 0x30
    3544:	240a      	movs	r4, #10
    3546:	fb04 3101 	mla	r1, r4, r1, r3
    354a:	f810 3b01 	ldrb.w	r3, [r0], #1
    354e:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
    3552:	2c09      	cmp	r4, #9
    3554:	9001      	str	r0, [sp, #4]
    3556:	d9f4      	bls.n	3542 <_vfiprintf_r+0x23a>
    3558:	9104      	str	r1, [sp, #16]
    355a:	e756      	b.n	340a <_vfiprintf_r+0x102>
    355c:	9901      	ldr	r1, [sp, #4]
    355e:	780b      	ldrb	r3, [r1, #0]
    3560:	2b6c      	cmp	r3, #108	; 0x6c
    3562:	d102      	bne.n	356a <_vfiprintf_r+0x262>
    3564:	1c48      	adds	r0, r1, #1
    3566:	9001      	str	r0, [sp, #4]
    3568:	e002      	b.n	3570 <_vfiprintf_r+0x268>
    356a:	f047 0710 	orr.w	r7, r7, #16
    356e:	e748      	b.n	3402 <_vfiprintf_r+0xfa>
    3570:	f047 0720 	orr.w	r7, r7, #32
    3574:	e745      	b.n	3402 <_vfiprintf_r+0xfa>
    3576:	6832      	ldr	r2, [r6, #0]
    3578:	2500      	movs	r5, #0
    357a:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
    357e:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
    3582:	3604      	adds	r6, #4
    3584:	e157      	b.n	3836 <_vfiprintf_r+0x52e>
    3586:	06ba      	lsls	r2, r7, #26
    3588:	d507      	bpl.n	359a <_vfiprintf_r+0x292>
    358a:	3607      	adds	r6, #7
    358c:	f026 0507 	bic.w	r5, r6, #7
    3590:	f105 0608 	add.w	r6, r5, #8
    3594:	e9d5 4500 	ldrd	r4, r5, [r5]
    3598:	e00f      	b.n	35ba <_vfiprintf_r+0x2b2>
    359a:	f017 0f10 	tst.w	r7, #16
    359e:	f106 0104 	add.w	r1, r6, #4
    35a2:	d001      	beq.n	35a8 <_vfiprintf_r+0x2a0>
    35a4:	6832      	ldr	r2, [r6, #0]
    35a6:	e005      	b.n	35b4 <_vfiprintf_r+0x2ac>
    35a8:	f017 0f40 	tst.w	r7, #64	; 0x40
    35ac:	6832      	ldr	r2, [r6, #0]
    35ae:	d001      	beq.n	35b4 <_vfiprintf_r+0x2ac>
    35b0:	b214      	sxth	r4, r2
    35b2:	e000      	b.n	35b6 <_vfiprintf_r+0x2ae>
    35b4:	4614      	mov	r4, r2
    35b6:	17e5      	asrs	r5, r4, #31
    35b8:	460e      	mov	r6, r1
    35ba:	2c00      	cmp	r4, #0
    35bc:	f175 0200 	sbcs.w	r2, r5, #0
    35c0:	f280 80ba 	bge.w	3738 <_vfiprintf_r+0x430>
    35c4:	232d      	movs	r3, #45	; 0x2d
    35c6:	4264      	negs	r4, r4
    35c8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
    35cc:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    35d0:	e0b2      	b.n	3738 <_vfiprintf_r+0x430>
    35d2:	f017 0f20 	tst.w	r7, #32
    35d6:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    35da:	f106 0204 	add.w	r2, r6, #4
    35de:	d005      	beq.n	35ec <_vfiprintf_r+0x2e4>
    35e0:	9c03      	ldr	r4, [sp, #12]
    35e2:	6835      	ldr	r5, [r6, #0]
    35e4:	17e0      	asrs	r0, r4, #31
    35e6:	602c      	str	r4, [r5, #0]
    35e8:	6068      	str	r0, [r5, #4]
    35ea:	e004      	b.n	35f6 <_vfiprintf_r+0x2ee>
    35ec:	06fb      	lsls	r3, r7, #27
    35ee:	d504      	bpl.n	35fa <_vfiprintf_r+0x2f2>
    35f0:	6833      	ldr	r3, [r6, #0]
    35f2:	9903      	ldr	r1, [sp, #12]
    35f4:	6019      	str	r1, [r3, #0]
    35f6:	4616      	mov	r6, r2
    35f8:	e6d2      	b.n	33a0 <_vfiprintf_r+0x98>
    35fa:	6830      	ldr	r0, [r6, #0]
    35fc:	9c03      	ldr	r4, [sp, #12]
    35fe:	f017 0f40 	tst.w	r7, #64	; 0x40
    3602:	f106 0604 	add.w	r6, r6, #4
    3606:	bf14      	ite	ne
    3608:	8004      	strhne	r4, [r0, #0]
    360a:	6004      	streq	r4, [r0, #0]
    360c:	e6c8      	b.n	33a0 <_vfiprintf_r+0x98>
    360e:	f047 0710 	orr.w	r7, r7, #16
    3612:	f017 0020 	ands.w	r0, r7, #32
    3616:	d008      	beq.n	362a <_vfiprintf_r+0x322>
    3618:	1df3      	adds	r3, r6, #7
    361a:	f023 0507 	bic.w	r5, r3, #7
    361e:	f105 0608 	add.w	r6, r5, #8
    3622:	e9d5 4500 	ldrd	r4, r5, [r5]
    3626:	2000      	movs	r0, #0
    3628:	e07d      	b.n	3726 <_vfiprintf_r+0x41e>
    362a:	f017 0110 	ands.w	r1, r7, #16
    362e:	f106 0204 	add.w	r2, r6, #4
    3632:	d106      	bne.n	3642 <_vfiprintf_r+0x33a>
    3634:	f017 0040 	ands.w	r0, r7, #64	; 0x40
    3638:	d003      	beq.n	3642 <_vfiprintf_r+0x33a>
    363a:	8834      	ldrh	r4, [r6, #0]
    363c:	2500      	movs	r5, #0
    363e:	4616      	mov	r6, r2
    3640:	e7f1      	b.n	3626 <_vfiprintf_r+0x31e>
    3642:	6836      	ldr	r6, [r6, #0]
    3644:	2500      	movs	r5, #0
    3646:	4634      	mov	r4, r6
    3648:	4616      	mov	r6, r2
    364a:	e06c      	b.n	3726 <_vfiprintf_r+0x41e>
    364c:	4b39      	ldr	r3, [pc, #228]	; (3734 <_vfiprintf_r+0x42c>)
    364e:	6834      	ldr	r4, [r6, #0]
    3650:	9305      	str	r3, [sp, #20]
    3652:	2130      	movs	r1, #48	; 0x30
    3654:	2278      	movs	r2, #120	; 0x78
    3656:	2500      	movs	r5, #0
    3658:	f047 0702 	orr.w	r7, r7, #2
    365c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    3660:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
    3664:	3604      	adds	r6, #4
    3666:	e05d      	b.n	3724 <_vfiprintf_r+0x41c>
    3668:	4631      	mov	r1, r6
    366a:	2500      	movs	r5, #0
    366c:	f8d1 b000 	ldr.w	fp, [r1]
    3670:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
    3674:	3604      	adds	r6, #4
    3676:	45ac      	cmp	ip, r5
    3678:	4658      	mov	r0, fp
    367a:	db11      	blt.n	36a0 <_vfiprintf_r+0x398>
    367c:	4662      	mov	r2, ip
    367e:	4629      	mov	r1, r5
    3680:	f8cd c000 	str.w	ip, [sp]
    3684:	f001 fa4c 	bl	4b20 <memchr>
    3688:	f8dd c000 	ldr.w	ip, [sp]
    368c:	2800      	cmp	r0, #0
    368e:	f000 80d6 	beq.w	383e <_vfiprintf_r+0x536>
    3692:	ebcb 0400 	rsb	r4, fp, r0
    3696:	4564      	cmp	r4, ip
    3698:	f340 80d3 	ble.w	3842 <_vfiprintf_r+0x53a>
    369c:	4664      	mov	r4, ip
    369e:	e0d0      	b.n	3842 <_vfiprintf_r+0x53a>
    36a0:	f7ff fdf6 	bl	3290 <strlen>
    36a4:	4604      	mov	r4, r0
    36a6:	e0cc      	b.n	3842 <_vfiprintf_r+0x53a>
    36a8:	f047 0710 	orr.w	r7, r7, #16
    36ac:	06bd      	lsls	r5, r7, #26
    36ae:	d507      	bpl.n	36c0 <_vfiprintf_r+0x3b8>
    36b0:	1df0      	adds	r0, r6, #7
    36b2:	f020 0407 	bic.w	r4, r0, #7
    36b6:	f104 0608 	add.w	r6, r4, #8
    36ba:	e9d4 4500 	ldrd	r4, r5, [r4]
    36be:	e00c      	b.n	36da <_vfiprintf_r+0x3d2>
    36c0:	f017 0f10 	tst.w	r7, #16
    36c4:	f106 0304 	add.w	r3, r6, #4
    36c8:	d103      	bne.n	36d2 <_vfiprintf_r+0x3ca>
    36ca:	067c      	lsls	r4, r7, #25
    36cc:	d501      	bpl.n	36d2 <_vfiprintf_r+0x3ca>
    36ce:	8834      	ldrh	r4, [r6, #0]
    36d0:	e001      	b.n	36d6 <_vfiprintf_r+0x3ce>
    36d2:	6835      	ldr	r5, [r6, #0]
    36d4:	462c      	mov	r4, r5
    36d6:	2500      	movs	r5, #0
    36d8:	461e      	mov	r6, r3
    36da:	2001      	movs	r0, #1
    36dc:	e023      	b.n	3726 <_vfiprintf_r+0x41e>
    36de:	06b8      	lsls	r0, r7, #26
    36e0:	d507      	bpl.n	36f2 <_vfiprintf_r+0x3ea>
    36e2:	1df4      	adds	r4, r6, #7
    36e4:	f024 0107 	bic.w	r1, r4, #7
    36e8:	f101 0608 	add.w	r6, r1, #8
    36ec:	e9d1 4500 	ldrd	r4, r5, [r1]
    36f0:	e00c      	b.n	370c <_vfiprintf_r+0x404>
    36f2:	f017 0f10 	tst.w	r7, #16
    36f6:	f106 0004 	add.w	r0, r6, #4
    36fa:	d103      	bne.n	3704 <_vfiprintf_r+0x3fc>
    36fc:	0679      	lsls	r1, r7, #25
    36fe:	d501      	bpl.n	3704 <_vfiprintf_r+0x3fc>
    3700:	8834      	ldrh	r4, [r6, #0]
    3702:	e001      	b.n	3708 <_vfiprintf_r+0x400>
    3704:	6836      	ldr	r6, [r6, #0]
    3706:	4634      	mov	r4, r6
    3708:	2500      	movs	r5, #0
    370a:	4606      	mov	r6, r0
    370c:	07fa      	lsls	r2, r7, #31
    370e:	d509      	bpl.n	3724 <_vfiprintf_r+0x41c>
    3710:	ea54 0205 	orrs.w	r2, r4, r5
    3714:	d006      	beq.n	3724 <_vfiprintf_r+0x41c>
    3716:	2230      	movs	r2, #48	; 0x30
    3718:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
    371c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    3720:	f047 0702 	orr.w	r7, r7, #2
    3724:	2002      	movs	r0, #2
    3726:	2100      	movs	r1, #0
    3728:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
    372c:	e005      	b.n	373a <_vfiprintf_r+0x432>
    372e:	bf00      	nop
    3730:	00005844 	.word	0x00005844
    3734:	00005855 	.word	0x00005855
    3738:	2001      	movs	r0, #1
    373a:	f1bc 0f00 	cmp.w	ip, #0
    373e:	bfa8      	it	ge
    3740:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
    3744:	ea54 0105 	orrs.w	r1, r4, r5
    3748:	d102      	bne.n	3750 <_vfiprintf_r+0x448>
    374a:	f1bc 0f00 	cmp.w	ip, #0
    374e:	d058      	beq.n	3802 <_vfiprintf_r+0x4fa>
    3750:	2801      	cmp	r0, #1
    3752:	d01d      	beq.n	3790 <_vfiprintf_r+0x488>
    3754:	2802      	cmp	r0, #2
    3756:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    375a:	d041      	beq.n	37e0 <_vfiprintf_r+0x4d8>
    375c:	f004 0207 	and.w	r2, r4, #7
    3760:	08e4      	lsrs	r4, r4, #3
    3762:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
    3766:	08e9      	lsrs	r1, r5, #3
    3768:	4604      	mov	r4, r0
    376a:	460d      	mov	r5, r1
    376c:	3230      	adds	r2, #48	; 0x30
    376e:	ea54 0105 	orrs.w	r1, r4, r5
    3772:	469b      	mov	fp, r3
    3774:	701a      	strb	r2, [r3, #0]
    3776:	f103 33ff 	add.w	r3, r3, #4294967295
    377a:	d1ef      	bne.n	375c <_vfiprintf_r+0x454>
    377c:	07f8      	lsls	r0, r7, #31
    377e:	465d      	mov	r5, fp
    3780:	d54a      	bpl.n	3818 <_vfiprintf_r+0x510>
    3782:	2a30      	cmp	r2, #48	; 0x30
    3784:	d048      	beq.n	3818 <_vfiprintf_r+0x510>
    3786:	2230      	movs	r2, #48	; 0x30
    3788:	469b      	mov	fp, r3
    378a:	f805 2c01 	strb.w	r2, [r5, #-1]
    378e:	e043      	b.n	3818 <_vfiprintf_r+0x510>
    3790:	2d00      	cmp	r5, #0
    3792:	bf08      	it	eq
    3794:	2c0a      	cmpeq	r4, #10
    3796:	d203      	bcs.n	37a0 <_vfiprintf_r+0x498>
    3798:	3430      	adds	r4, #48	; 0x30
    379a:	f88d 405f 	strb.w	r4, [sp, #95]	; 0x5f
    379e:	e036      	b.n	380e <_vfiprintf_r+0x506>
    37a0:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    37a4:	9302      	str	r3, [sp, #8]
    37a6:	4620      	mov	r0, r4
    37a8:	4629      	mov	r1, r5
    37aa:	220a      	movs	r2, #10
    37ac:	2300      	movs	r3, #0
    37ae:	f8cd c000 	str.w	ip, [sp]
    37b2:	f001 fd1b 	bl	51ec <__aeabi_uldivmod>
    37b6:	9802      	ldr	r0, [sp, #8]
    37b8:	f8dd b008 	ldr.w	fp, [sp, #8]
    37bc:	3230      	adds	r2, #48	; 0x30
    37be:	f800 2901 	strb.w	r2, [r0], #-1
    37c2:	4629      	mov	r1, r5
    37c4:	9002      	str	r0, [sp, #8]
    37c6:	220a      	movs	r2, #10
    37c8:	4620      	mov	r0, r4
    37ca:	2300      	movs	r3, #0
    37cc:	f001 fd0e 	bl	51ec <__aeabi_uldivmod>
    37d0:	4604      	mov	r4, r0
    37d2:	460d      	mov	r5, r1
    37d4:	ea54 0105 	orrs.w	r1, r4, r5
    37d8:	f8dd c000 	ldr.w	ip, [sp]
    37dc:	d1e3      	bne.n	37a6 <_vfiprintf_r+0x49e>
    37de:	e01b      	b.n	3818 <_vfiprintf_r+0x510>
    37e0:	f004 000f 	and.w	r0, r4, #15
    37e4:	9905      	ldr	r1, [sp, #20]
    37e6:	0924      	lsrs	r4, r4, #4
    37e8:	5c0a      	ldrb	r2, [r1, r0]
    37ea:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
    37ee:	0929      	lsrs	r1, r5, #4
    37f0:	4604      	mov	r4, r0
    37f2:	460d      	mov	r5, r1
    37f4:	469b      	mov	fp, r3
    37f6:	f803 2901 	strb.w	r2, [r3], #-1
    37fa:	ea54 0205 	orrs.w	r2, r4, r5
    37fe:	d1ef      	bne.n	37e0 <_vfiprintf_r+0x4d8>
    3800:	e00a      	b.n	3818 <_vfiprintf_r+0x510>
    3802:	b938      	cbnz	r0, 3814 <_vfiprintf_r+0x50c>
    3804:	07f9      	lsls	r1, r7, #31
    3806:	d505      	bpl.n	3814 <_vfiprintf_r+0x50c>
    3808:	2030      	movs	r0, #48	; 0x30
    380a:	f88d 005f 	strb.w	r0, [sp, #95]	; 0x5f
    380e:	f10d 0b5f 	add.w	fp, sp, #95	; 0x5f
    3812:	e001      	b.n	3818 <_vfiprintf_r+0x510>
    3814:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
    3818:	ad18      	add	r5, sp, #96	; 0x60
    381a:	ebcb 0405 	rsb	r4, fp, r5
    381e:	4665      	mov	r5, ip
    3820:	e00f      	b.n	3842 <_vfiprintf_r+0x53a>
    3822:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    3826:	2b00      	cmp	r3, #0
    3828:	f000 816c 	beq.w	3b04 <_vfiprintf_r+0x7fc>
    382c:	2500      	movs	r5, #0
    382e:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
    3832:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
    3836:	2401      	movs	r4, #1
    3838:	f10d 0b38 	add.w	fp, sp, #56	; 0x38
    383c:	e001      	b.n	3842 <_vfiprintf_r+0x53a>
    383e:	4664      	mov	r4, ip
    3840:	4605      	mov	r5, r0
    3842:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    3846:	42ac      	cmp	r4, r5
    3848:	bfac      	ite	ge
    384a:	4621      	movge	r1, r4
    384c:	4629      	movlt	r1, r5
    384e:	9102      	str	r1, [sp, #8]
    3850:	b113      	cbz	r3, 3858 <_vfiprintf_r+0x550>
    3852:	9802      	ldr	r0, [sp, #8]
    3854:	1c42      	adds	r2, r0, #1
    3856:	9202      	str	r2, [sp, #8]
    3858:	f017 0102 	ands.w	r1, r7, #2
    385c:	9106      	str	r1, [sp, #24]
    385e:	d002      	beq.n	3866 <_vfiprintf_r+0x55e>
    3860:	9b02      	ldr	r3, [sp, #8]
    3862:	1c98      	adds	r0, r3, #2
    3864:	9002      	str	r0, [sp, #8]
    3866:	f017 0284 	ands.w	r2, r7, #132	; 0x84
    386a:	9207      	str	r2, [sp, #28]
    386c:	d13a      	bne.n	38e4 <_vfiprintf_r+0x5dc>
    386e:	9904      	ldr	r1, [sp, #16]
    3870:	9b02      	ldr	r3, [sp, #8]
    3872:	1acb      	subs	r3, r1, r3
    3874:	2b00      	cmp	r3, #0
    3876:	dd35      	ble.n	38e4 <_vfiprintf_r+0x5dc>
    3878:	48a0      	ldr	r0, [pc, #640]	; (3afc <_vfiprintf_r+0x7f4>)
    387a:	2b10      	cmp	r3, #16
    387c:	f8c8 0000 	str.w	r0, [r8]
    3880:	dd1a      	ble.n	38b8 <_vfiprintf_r+0x5b0>
    3882:	990c      	ldr	r1, [sp, #48]	; 0x30
    3884:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3886:	2010      	movs	r0, #16
    3888:	f8c8 0004 	str.w	r0, [r8, #4]
    388c:	1c48      	adds	r0, r1, #1
    388e:	3210      	adds	r2, #16
    3890:	2807      	cmp	r0, #7
    3892:	920d      	str	r2, [sp, #52]	; 0x34
    3894:	f108 0808 	add.w	r8, r8, #8
    3898:	900c      	str	r0, [sp, #48]	; 0x30
    389a:	dd0b      	ble.n	38b4 <_vfiprintf_r+0x5ac>
    389c:	4650      	mov	r0, sl
    389e:	4649      	mov	r1, r9
    38a0:	aa0b      	add	r2, sp, #44	; 0x2c
    38a2:	9300      	str	r3, [sp, #0]
    38a4:	f7ff fcfc 	bl	32a0 <__sprint_r>
    38a8:	9b00      	ldr	r3, [sp, #0]
    38aa:	2800      	cmp	r0, #0
    38ac:	f040 8131 	bne.w	3b12 <_vfiprintf_r+0x80a>
    38b0:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    38b4:	3b10      	subs	r3, #16
    38b6:	e7df      	b.n	3878 <_vfiprintf_r+0x570>
    38b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    38ba:	f8c8 3004 	str.w	r3, [r8, #4]
    38be:	18d1      	adds	r1, r2, r3
    38c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    38c2:	910d      	str	r1, [sp, #52]	; 0x34
    38c4:	1c58      	adds	r0, r3, #1
    38c6:	2807      	cmp	r0, #7
    38c8:	f108 0808 	add.w	r8, r8, #8
    38cc:	900c      	str	r0, [sp, #48]	; 0x30
    38ce:	dd09      	ble.n	38e4 <_vfiprintf_r+0x5dc>
    38d0:	4650      	mov	r0, sl
    38d2:	4649      	mov	r1, r9
    38d4:	aa0b      	add	r2, sp, #44	; 0x2c
    38d6:	f7ff fce3 	bl	32a0 <__sprint_r>
    38da:	2800      	cmp	r0, #0
    38dc:	f040 8119 	bne.w	3b12 <_vfiprintf_r+0x80a>
    38e0:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    38e4:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
    38e8:	b1d2      	cbz	r2, 3920 <_vfiprintf_r+0x618>
    38ea:	f10d 0127 	add.w	r1, sp, #39	; 0x27
    38ee:	f8c8 1000 	str.w	r1, [r8]
    38f2:	990c      	ldr	r1, [sp, #48]	; 0x30
    38f4:	980d      	ldr	r0, [sp, #52]	; 0x34
    38f6:	2301      	movs	r3, #1
    38f8:	f8c8 3004 	str.w	r3, [r8, #4]
    38fc:	1c4b      	adds	r3, r1, #1
    38fe:	1c42      	adds	r2, r0, #1
    3900:	2b07      	cmp	r3, #7
    3902:	920d      	str	r2, [sp, #52]	; 0x34
    3904:	f108 0808 	add.w	r8, r8, #8
    3908:	930c      	str	r3, [sp, #48]	; 0x30
    390a:	dd09      	ble.n	3920 <_vfiprintf_r+0x618>
    390c:	4650      	mov	r0, sl
    390e:	4649      	mov	r1, r9
    3910:	aa0b      	add	r2, sp, #44	; 0x2c
    3912:	f7ff fcc5 	bl	32a0 <__sprint_r>
    3916:	2800      	cmp	r0, #0
    3918:	f040 80fb 	bne.w	3b12 <_vfiprintf_r+0x80a>
    391c:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    3920:	9806      	ldr	r0, [sp, #24]
    3922:	b1c8      	cbz	r0, 3958 <_vfiprintf_r+0x650>
    3924:	aa0a      	add	r2, sp, #40	; 0x28
    3926:	f8c8 2000 	str.w	r2, [r8]
    392a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    392c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    392e:	2102      	movs	r1, #2
    3930:	f8c8 1004 	str.w	r1, [r8, #4]
    3934:	1c51      	adds	r1, r2, #1
    3936:	1c98      	adds	r0, r3, #2
    3938:	2907      	cmp	r1, #7
    393a:	900d      	str	r0, [sp, #52]	; 0x34
    393c:	f108 0808 	add.w	r8, r8, #8
    3940:	910c      	str	r1, [sp, #48]	; 0x30
    3942:	dd09      	ble.n	3958 <_vfiprintf_r+0x650>
    3944:	4650      	mov	r0, sl
    3946:	4649      	mov	r1, r9
    3948:	aa0b      	add	r2, sp, #44	; 0x2c
    394a:	f7ff fca9 	bl	32a0 <__sprint_r>
    394e:	2800      	cmp	r0, #0
    3950:	f040 80df 	bne.w	3b12 <_vfiprintf_r+0x80a>
    3954:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    3958:	9b07      	ldr	r3, [sp, #28]
    395a:	2b80      	cmp	r3, #128	; 0x80
    395c:	d13a      	bne.n	39d4 <_vfiprintf_r+0x6cc>
    395e:	9804      	ldr	r0, [sp, #16]
    3960:	9a02      	ldr	r2, [sp, #8]
    3962:	1a83      	subs	r3, r0, r2
    3964:	2b00      	cmp	r3, #0
    3966:	dd35      	ble.n	39d4 <_vfiprintf_r+0x6cc>
    3968:	4965      	ldr	r1, [pc, #404]	; (3b00 <_vfiprintf_r+0x7f8>)
    396a:	2b10      	cmp	r3, #16
    396c:	f8c8 1000 	str.w	r1, [r8]
    3970:	dd1a      	ble.n	39a8 <_vfiprintf_r+0x6a0>
    3972:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3974:	980d      	ldr	r0, [sp, #52]	; 0x34
    3976:	2110      	movs	r1, #16
    3978:	f8c8 1004 	str.w	r1, [r8, #4]
    397c:	1c51      	adds	r1, r2, #1
    397e:	3010      	adds	r0, #16
    3980:	2907      	cmp	r1, #7
    3982:	900d      	str	r0, [sp, #52]	; 0x34
    3984:	f108 0808 	add.w	r8, r8, #8
    3988:	910c      	str	r1, [sp, #48]	; 0x30
    398a:	dd0b      	ble.n	39a4 <_vfiprintf_r+0x69c>
    398c:	4650      	mov	r0, sl
    398e:	4649      	mov	r1, r9
    3990:	aa0b      	add	r2, sp, #44	; 0x2c
    3992:	9300      	str	r3, [sp, #0]
    3994:	f7ff fc84 	bl	32a0 <__sprint_r>
    3998:	9b00      	ldr	r3, [sp, #0]
    399a:	2800      	cmp	r0, #0
    399c:	f040 80b9 	bne.w	3b12 <_vfiprintf_r+0x80a>
    39a0:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    39a4:	3b10      	subs	r3, #16
    39a6:	e7df      	b.n	3968 <_vfiprintf_r+0x660>
    39a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    39aa:	980d      	ldr	r0, [sp, #52]	; 0x34
    39ac:	f8c8 3004 	str.w	r3, [r8, #4]
    39b0:	1c51      	adds	r1, r2, #1
    39b2:	18c3      	adds	r3, r0, r3
    39b4:	2907      	cmp	r1, #7
    39b6:	930d      	str	r3, [sp, #52]	; 0x34
    39b8:	f108 0808 	add.w	r8, r8, #8
    39bc:	910c      	str	r1, [sp, #48]	; 0x30
    39be:	dd09      	ble.n	39d4 <_vfiprintf_r+0x6cc>
    39c0:	4650      	mov	r0, sl
    39c2:	4649      	mov	r1, r9
    39c4:	aa0b      	add	r2, sp, #44	; 0x2c
    39c6:	f7ff fc6b 	bl	32a0 <__sprint_r>
    39ca:	2800      	cmp	r0, #0
    39cc:	f040 80a1 	bne.w	3b12 <_vfiprintf_r+0x80a>
    39d0:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    39d4:	1b2d      	subs	r5, r5, r4
    39d6:	2d00      	cmp	r5, #0
    39d8:	dd32      	ble.n	3a40 <_vfiprintf_r+0x738>
    39da:	4849      	ldr	r0, [pc, #292]	; (3b00 <_vfiprintf_r+0x7f8>)
    39dc:	2d10      	cmp	r5, #16
    39de:	f8c8 0000 	str.w	r0, [r8]
    39e2:	dd18      	ble.n	3a16 <_vfiprintf_r+0x70e>
    39e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    39e6:	980d      	ldr	r0, [sp, #52]	; 0x34
    39e8:	1c53      	adds	r3, r2, #1
    39ea:	2110      	movs	r1, #16
    39ec:	3010      	adds	r0, #16
    39ee:	2b07      	cmp	r3, #7
    39f0:	f8c8 1004 	str.w	r1, [r8, #4]
    39f4:	900d      	str	r0, [sp, #52]	; 0x34
    39f6:	f108 0808 	add.w	r8, r8, #8
    39fa:	930c      	str	r3, [sp, #48]	; 0x30
    39fc:	dd09      	ble.n	3a12 <_vfiprintf_r+0x70a>
    39fe:	4650      	mov	r0, sl
    3a00:	4649      	mov	r1, r9
    3a02:	aa0b      	add	r2, sp, #44	; 0x2c
    3a04:	f7ff fc4c 	bl	32a0 <__sprint_r>
    3a08:	2800      	cmp	r0, #0
    3a0a:	f040 8082 	bne.w	3b12 <_vfiprintf_r+0x80a>
    3a0e:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    3a12:	3d10      	subs	r5, #16
    3a14:	e7e1      	b.n	39da <_vfiprintf_r+0x6d2>
    3a16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3a18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3a1a:	f8c8 5004 	str.w	r5, [r8, #4]
    3a1e:	1c51      	adds	r1, r2, #1
    3a20:	195d      	adds	r5, r3, r5
    3a22:	2907      	cmp	r1, #7
    3a24:	950d      	str	r5, [sp, #52]	; 0x34
    3a26:	f108 0808 	add.w	r8, r8, #8
    3a2a:	910c      	str	r1, [sp, #48]	; 0x30
    3a2c:	dd08      	ble.n	3a40 <_vfiprintf_r+0x738>
    3a2e:	4650      	mov	r0, sl
    3a30:	4649      	mov	r1, r9
    3a32:	aa0b      	add	r2, sp, #44	; 0x2c
    3a34:	f7ff fc34 	bl	32a0 <__sprint_r>
    3a38:	2800      	cmp	r0, #0
    3a3a:	d16a      	bne.n	3b12 <_vfiprintf_r+0x80a>
    3a3c:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    3a40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3a42:	980d      	ldr	r0, [sp, #52]	; 0x34
    3a44:	f8c8 4004 	str.w	r4, [r8, #4]
    3a48:	1c51      	adds	r1, r2, #1
    3a4a:	1904      	adds	r4, r0, r4
    3a4c:	2907      	cmp	r1, #7
    3a4e:	f8c8 b000 	str.w	fp, [r8]
    3a52:	940d      	str	r4, [sp, #52]	; 0x34
    3a54:	f108 0308 	add.w	r3, r8, #8
    3a58:	910c      	str	r1, [sp, #48]	; 0x30
    3a5a:	dd07      	ble.n	3a6c <_vfiprintf_r+0x764>
    3a5c:	4650      	mov	r0, sl
    3a5e:	4649      	mov	r1, r9
    3a60:	aa0b      	add	r2, sp, #44	; 0x2c
    3a62:	f7ff fc1d 	bl	32a0 <__sprint_r>
    3a66:	2800      	cmp	r0, #0
    3a68:	d153      	bne.n	3b12 <_vfiprintf_r+0x80a>
    3a6a:	ab18      	add	r3, sp, #96	; 0x60
    3a6c:	077a      	lsls	r2, r7, #29
    3a6e:	d40b      	bmi.n	3a88 <_vfiprintf_r+0x780>
    3a70:	9b03      	ldr	r3, [sp, #12]
    3a72:	9a02      	ldr	r2, [sp, #8]
    3a74:	9904      	ldr	r1, [sp, #16]
    3a76:	980d      	ldr	r0, [sp, #52]	; 0x34
    3a78:	428a      	cmp	r2, r1
    3a7a:	bfac      	ite	ge
    3a7c:	189b      	addge	r3, r3, r2
    3a7e:	185b      	addlt	r3, r3, r1
    3a80:	9303      	str	r3, [sp, #12]
    3a82:	2800      	cmp	r0, #0
    3a84:	d035      	beq.n	3af2 <_vfiprintf_r+0x7ea>
    3a86:	e02e      	b.n	3ae6 <_vfiprintf_r+0x7de>
    3a88:	9c04      	ldr	r4, [sp, #16]
    3a8a:	9802      	ldr	r0, [sp, #8]
    3a8c:	1a24      	subs	r4, r4, r0
    3a8e:	2c00      	cmp	r4, #0
    3a90:	ddee      	ble.n	3a70 <_vfiprintf_r+0x768>
    3a92:	4a1a      	ldr	r2, [pc, #104]	; (3afc <_vfiprintf_r+0x7f4>)
    3a94:	2c10      	cmp	r4, #16
    3a96:	601a      	str	r2, [r3, #0]
    3a98:	dd14      	ble.n	3ac4 <_vfiprintf_r+0x7bc>
    3a9a:	980c      	ldr	r0, [sp, #48]	; 0x30
    3a9c:	990d      	ldr	r1, [sp, #52]	; 0x34
    3a9e:	2210      	movs	r2, #16
    3aa0:	605a      	str	r2, [r3, #4]
    3aa2:	1c42      	adds	r2, r0, #1
    3aa4:	3110      	adds	r1, #16
    3aa6:	3308      	adds	r3, #8
    3aa8:	2a07      	cmp	r2, #7
    3aaa:	910d      	str	r1, [sp, #52]	; 0x34
    3aac:	920c      	str	r2, [sp, #48]	; 0x30
    3aae:	dd07      	ble.n	3ac0 <_vfiprintf_r+0x7b8>
    3ab0:	4650      	mov	r0, sl
    3ab2:	4649      	mov	r1, r9
    3ab4:	aa0b      	add	r2, sp, #44	; 0x2c
    3ab6:	f7ff fbf3 	bl	32a0 <__sprint_r>
    3aba:	2800      	cmp	r0, #0
    3abc:	d129      	bne.n	3b12 <_vfiprintf_r+0x80a>
    3abe:	ab18      	add	r3, sp, #96	; 0x60
    3ac0:	3c10      	subs	r4, #16
    3ac2:	e7e6      	b.n	3a92 <_vfiprintf_r+0x78a>
    3ac4:	990c      	ldr	r1, [sp, #48]	; 0x30
    3ac6:	605c      	str	r4, [r3, #4]
    3ac8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3aca:	1c48      	adds	r0, r1, #1
    3acc:	191c      	adds	r4, r3, r4
    3ace:	2807      	cmp	r0, #7
    3ad0:	940d      	str	r4, [sp, #52]	; 0x34
    3ad2:	900c      	str	r0, [sp, #48]	; 0x30
    3ad4:	ddcc      	ble.n	3a70 <_vfiprintf_r+0x768>
    3ad6:	4650      	mov	r0, sl
    3ad8:	4649      	mov	r1, r9
    3ada:	aa0b      	add	r2, sp, #44	; 0x2c
    3adc:	f7ff fbe0 	bl	32a0 <__sprint_r>
    3ae0:	2800      	cmp	r0, #0
    3ae2:	d0c5      	beq.n	3a70 <_vfiprintf_r+0x768>
    3ae4:	e015      	b.n	3b12 <_vfiprintf_r+0x80a>
    3ae6:	4650      	mov	r0, sl
    3ae8:	4649      	mov	r1, r9
    3aea:	aa0b      	add	r2, sp, #44	; 0x2c
    3aec:	f7ff fbd8 	bl	32a0 <__sprint_r>
    3af0:	b978      	cbnz	r0, 3b12 <_vfiprintf_r+0x80a>
    3af2:	2500      	movs	r5, #0
    3af4:	950c      	str	r5, [sp, #48]	; 0x30
    3af6:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    3afa:	e451      	b.n	33a0 <_vfiprintf_r+0x98>
    3afc:	00005824 	.word	0x00005824
    3b00:	00005834 	.word	0x00005834
    3b04:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3b06:	b122      	cbz	r2, 3b12 <_vfiprintf_r+0x80a>
    3b08:	4650      	mov	r0, sl
    3b0a:	4649      	mov	r1, r9
    3b0c:	aa0b      	add	r2, sp, #44	; 0x2c
    3b0e:	f7ff fbc7 	bl	32a0 <__sprint_r>
    3b12:	f8b9 100c 	ldrh.w	r1, [r9, #12]
    3b16:	f001 0040 	and.w	r0, r1, #64	; 0x40
    3b1a:	b203      	sxth	r3, r0
    3b1c:	2b00      	cmp	r3, #0
    3b1e:	f47f ac26 	bne.w	336e <_vfiprintf_r+0x66>
    3b22:	9803      	ldr	r0, [sp, #12]
    3b24:	b029      	add	sp, #164	; 0xa4
    3b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00003b2a <__sbprintf>:
    3b2a:	b570      	push	{r4, r5, r6, lr}
    3b2c:	460c      	mov	r4, r1
    3b2e:	8989      	ldrh	r1, [r1, #12]
    3b30:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
    3b34:	f021 0502 	bic.w	r5, r1, #2
    3b38:	6e61      	ldr	r1, [r4, #100]	; 0x64
    3b3a:	f8ad 500c 	strh.w	r5, [sp, #12]
    3b3e:	9119      	str	r1, [sp, #100]	; 0x64
    3b40:	89e5      	ldrh	r5, [r4, #14]
    3b42:	69e1      	ldr	r1, [r4, #28]
    3b44:	f8ad 500e 	strh.w	r5, [sp, #14]
    3b48:	9107      	str	r1, [sp, #28]
    3b4a:	6a65      	ldr	r5, [r4, #36]	; 0x24
    3b4c:	a91a      	add	r1, sp, #104	; 0x68
    3b4e:	9100      	str	r1, [sp, #0]
    3b50:	9104      	str	r1, [sp, #16]
    3b52:	2100      	movs	r1, #0
    3b54:	9509      	str	r5, [sp, #36]	; 0x24
    3b56:	9106      	str	r1, [sp, #24]
    3b58:	f44f 6580 	mov.w	r5, #1024	; 0x400
    3b5c:	4669      	mov	r1, sp
    3b5e:	9502      	str	r5, [sp, #8]
    3b60:	9505      	str	r5, [sp, #20]
    3b62:	4606      	mov	r6, r0
    3b64:	f7ff fbd0 	bl	3308 <_vfiprintf_r>
    3b68:	1e05      	subs	r5, r0, #0
    3b6a:	db07      	blt.n	3b7c <__sbprintf+0x52>
    3b6c:	4630      	mov	r0, r6
    3b6e:	4669      	mov	r1, sp
    3b70:	f000 f88e 	bl	3c90 <_fflush_r>
    3b74:	2800      	cmp	r0, #0
    3b76:	bf18      	it	ne
    3b78:	f04f 35ff 	movne.w	r5, #4294967295
    3b7c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    3b80:	f003 0040 	and.w	r0, r3, #64	; 0x40
    3b84:	b202      	sxth	r2, r0
    3b86:	b11a      	cbz	r2, 3b90 <__sbprintf+0x66>
    3b88:	89a1      	ldrh	r1, [r4, #12]
    3b8a:	f041 0340 	orr.w	r3, r1, #64	; 0x40
    3b8e:	81a3      	strh	r3, [r4, #12]
    3b90:	4628      	mov	r0, r5
    3b92:	b01a      	add	sp, #104	; 0x68
    3b94:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    3b98:	bd70      	pop	{r4, r5, r6, pc}

00003b9a <vfiprintf>:
    3b9a:	b530      	push	{r4, r5, lr}
    3b9c:	4613      	mov	r3, r2
    3b9e:	4a05      	ldr	r2, [pc, #20]	; (3bb4 <vfiprintf+0x1a>)
    3ba0:	4605      	mov	r5, r0
    3ba2:	460c      	mov	r4, r1
    3ba4:	6810      	ldr	r0, [r2, #0]
    3ba6:	4629      	mov	r1, r5
    3ba8:	4622      	mov	r2, r4
    3baa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    3bae:	f7ff bbab 	b.w	3308 <_vfiprintf_r>
    3bb2:	bf00      	nop
    3bb4:	20000040 	.word	0x20000040

00003bb8 <__swsetup_r>:
    3bb8:	b538      	push	{r3, r4, r5, lr}
    3bba:	4b2c      	ldr	r3, [pc, #176]	; (3c6c <__swsetup_r+0xb4>)
    3bbc:	4605      	mov	r5, r0
    3bbe:	6818      	ldr	r0, [r3, #0]
    3bc0:	460c      	mov	r4, r1
    3bc2:	b118      	cbz	r0, 3bcc <__swsetup_r+0x14>
    3bc4:	6b82      	ldr	r2, [r0, #56]	; 0x38
    3bc6:	b90a      	cbnz	r2, 3bcc <__swsetup_r+0x14>
    3bc8:	f000 f956 	bl	3e78 <__sinit>
    3bcc:	89a0      	ldrh	r0, [r4, #12]
    3bce:	f000 0108 	and.w	r1, r0, #8
    3bd2:	b20b      	sxth	r3, r1
    3bd4:	bb0b      	cbnz	r3, 3c1a <__swsetup_r+0x62>
    3bd6:	f000 0210 	and.w	r2, r0, #16
    3bda:	b211      	sxth	r1, r2
    3bdc:	b911      	cbnz	r1, 3be4 <__swsetup_r+0x2c>
    3bde:	f04f 30ff 	mov.w	r0, #4294967295
    3be2:	bd38      	pop	{r3, r4, r5, pc}
    3be4:	f000 0004 	and.w	r0, r0, #4
    3be8:	b203      	sxth	r3, r0
    3bea:	b193      	cbz	r3, 3c12 <__swsetup_r+0x5a>
    3bec:	6b21      	ldr	r1, [r4, #48]	; 0x30
    3bee:	b141      	cbz	r1, 3c02 <__swsetup_r+0x4a>
    3bf0:	f104 0240 	add.w	r2, r4, #64	; 0x40
    3bf4:	4291      	cmp	r1, r2
    3bf6:	d002      	beq.n	3bfe <__swsetup_r+0x46>
    3bf8:	4628      	mov	r0, r5
    3bfa:	f000 fa7b 	bl	40f4 <_free_r>
    3bfe:	2100      	movs	r1, #0
    3c00:	6321      	str	r1, [r4, #48]	; 0x30
    3c02:	89a0      	ldrh	r0, [r4, #12]
    3c04:	6921      	ldr	r1, [r4, #16]
    3c06:	f020 0324 	bic.w	r3, r0, #36	; 0x24
    3c0a:	2200      	movs	r2, #0
    3c0c:	81a3      	strh	r3, [r4, #12]
    3c0e:	6062      	str	r2, [r4, #4]
    3c10:	6021      	str	r1, [r4, #0]
    3c12:	89a0      	ldrh	r0, [r4, #12]
    3c14:	f040 0308 	orr.w	r3, r0, #8
    3c18:	81a3      	strh	r3, [r4, #12]
    3c1a:	6922      	ldr	r2, [r4, #16]
    3c1c:	b94a      	cbnz	r2, 3c32 <__swsetup_r+0x7a>
    3c1e:	89a1      	ldrh	r1, [r4, #12]
    3c20:	f401 7020 	and.w	r0, r1, #640	; 0x280
    3c24:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    3c28:	d003      	beq.n	3c32 <__swsetup_r+0x7a>
    3c2a:	4628      	mov	r0, r5
    3c2c:	4621      	mov	r1, r4
    3c2e:	f000 fcf9 	bl	4624 <__smakebuf_r>
    3c32:	89a3      	ldrh	r3, [r4, #12]
    3c34:	f013 0201 	ands.w	r2, r3, #1
    3c38:	d005      	beq.n	3c46 <__swsetup_r+0x8e>
    3c3a:	6961      	ldr	r1, [r4, #20]
    3c3c:	2200      	movs	r2, #0
    3c3e:	4248      	negs	r0, r1
    3c40:	60a2      	str	r2, [r4, #8]
    3c42:	61a0      	str	r0, [r4, #24]
    3c44:	e007      	b.n	3c56 <__swsetup_r+0x9e>
    3c46:	f003 0102 	and.w	r1, r3, #2
    3c4a:	b208      	sxth	r0, r1
    3c4c:	b908      	cbnz	r0, 3c52 <__swsetup_r+0x9a>
    3c4e:	6963      	ldr	r3, [r4, #20]
    3c50:	e000      	b.n	3c54 <__swsetup_r+0x9c>
    3c52:	4613      	mov	r3, r2
    3c54:	60a3      	str	r3, [r4, #8]
    3c56:	6923      	ldr	r3, [r4, #16]
    3c58:	b933      	cbnz	r3, 3c68 <__swsetup_r+0xb0>
    3c5a:	89a2      	ldrh	r2, [r4, #12]
    3c5c:	f002 0180 	and.w	r1, r2, #128	; 0x80
    3c60:	b208      	sxth	r0, r1
    3c62:	2800      	cmp	r0, #0
    3c64:	d1bb      	bne.n	3bde <__swsetup_r+0x26>
    3c66:	bd38      	pop	{r3, r4, r5, pc}
    3c68:	2000      	movs	r0, #0
    3c6a:	bd38      	pop	{r3, r4, r5, pc}
    3c6c:	20000040 	.word	0x20000040

00003c70 <register_fini>:
    3c70:	4b02      	ldr	r3, [pc, #8]	; (3c7c <register_fini+0xc>)
    3c72:	b113      	cbz	r3, 3c7a <register_fini+0xa>
    3c74:	4802      	ldr	r0, [pc, #8]	; (3c80 <register_fini+0x10>)
    3c76:	f000 b805 	b.w	3c84 <atexit>
    3c7a:	4770      	bx	lr
    3c7c:	00000000 	.word	0x00000000
    3c80:	00003059 	.word	0x00003059

00003c84 <atexit>:
    3c84:	4601      	mov	r1, r0
    3c86:	2000      	movs	r0, #0
    3c88:	4602      	mov	r2, r0
    3c8a:	4603      	mov	r3, r0
    3c8c:	f7ff b996 	b.w	2fbc <__register_exitproc>

00003c90 <_fflush_r>:
    3c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3c94:	460c      	mov	r4, r1
    3c96:	4605      	mov	r5, r0
    3c98:	b118      	cbz	r0, 3ca2 <_fflush_r+0x12>
    3c9a:	6b83      	ldr	r3, [r0, #56]	; 0x38
    3c9c:	b90b      	cbnz	r3, 3ca2 <_fflush_r+0x12>
    3c9e:	f000 f8eb 	bl	3e78 <__sinit>
    3ca2:	89a2      	ldrh	r2, [r4, #12]
    3ca4:	b332      	cbz	r2, 3cf4 <_fflush_r+0x64>
    3ca6:	f002 0008 	and.w	r0, r2, #8
    3caa:	b201      	sxth	r1, r0
    3cac:	2900      	cmp	r1, #0
    3cae:	d162      	bne.n	3d76 <_fflush_r+0xe6>
    3cb0:	6861      	ldr	r1, [r4, #4]
    3cb2:	f442 6000 	orr.w	r0, r2, #2048	; 0x800
    3cb6:	2900      	cmp	r1, #0
    3cb8:	81a0      	strh	r0, [r4, #12]
    3cba:	dc02      	bgt.n	3cc2 <_fflush_r+0x32>
    3cbc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    3cbe:	2b00      	cmp	r3, #0
    3cc0:	dd18      	ble.n	3cf4 <_fflush_r+0x64>
    3cc2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3cc4:	b1b6      	cbz	r6, 3cf4 <_fflush_r+0x64>
    3cc6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
    3cca:	2000      	movs	r0, #0
    3ccc:	b212      	sxth	r2, r2
    3cce:	682f      	ldr	r7, [r5, #0]
    3cd0:	6028      	str	r0, [r5, #0]
    3cd2:	b10a      	cbz	r2, 3cd8 <_fflush_r+0x48>
    3cd4:	6d22      	ldr	r2, [r4, #80]	; 0x50
    3cd6:	e010      	b.n	3cfa <_fflush_r+0x6a>
    3cd8:	2301      	movs	r3, #1
    3cda:	4628      	mov	r0, r5
    3cdc:	69e1      	ldr	r1, [r4, #28]
    3cde:	47b0      	blx	r6
    3ce0:	4602      	mov	r2, r0
    3ce2:	3001      	adds	r0, #1
    3ce4:	d109      	bne.n	3cfa <_fflush_r+0x6a>
    3ce6:	6829      	ldr	r1, [r5, #0]
    3ce8:	b139      	cbz	r1, 3cfa <_fflush_r+0x6a>
    3cea:	291d      	cmp	r1, #29
    3cec:	d001      	beq.n	3cf2 <_fflush_r+0x62>
    3cee:	2916      	cmp	r1, #22
    3cf0:	d14f      	bne.n	3d92 <_fflush_r+0x102>
    3cf2:	602f      	str	r7, [r5, #0]
    3cf4:	2000      	movs	r0, #0
    3cf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3cfa:	89a6      	ldrh	r6, [r4, #12]
    3cfc:	f006 0104 	and.w	r1, r6, #4
    3d00:	b20b      	sxth	r3, r1
    3d02:	b12b      	cbz	r3, 3d10 <_fflush_r+0x80>
    3d04:	6860      	ldr	r0, [r4, #4]
    3d06:	6b26      	ldr	r6, [r4, #48]	; 0x30
    3d08:	1a12      	subs	r2, r2, r0
    3d0a:	b10e      	cbz	r6, 3d10 <_fflush_r+0x80>
    3d0c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    3d0e:	1a52      	subs	r2, r2, r1
    3d10:	69e1      	ldr	r1, [r4, #28]
    3d12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3d14:	2300      	movs	r3, #0
    3d16:	4628      	mov	r0, r5
    3d18:	47b0      	blx	r6
    3d1a:	1c41      	adds	r1, r0, #1
    3d1c:	d105      	bne.n	3d2a <_fflush_r+0x9a>
    3d1e:	682a      	ldr	r2, [r5, #0]
    3d20:	b11a      	cbz	r2, 3d2a <_fflush_r+0x9a>
    3d22:	2a1d      	cmp	r2, #29
    3d24:	d001      	beq.n	3d2a <_fflush_r+0x9a>
    3d26:	2a16      	cmp	r2, #22
    3d28:	d11f      	bne.n	3d6a <_fflush_r+0xda>
    3d2a:	89a3      	ldrh	r3, [r4, #12]
    3d2c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
    3d30:	2100      	movs	r1, #0
    3d32:	81a2      	strh	r2, [r4, #12]
    3d34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    3d38:	6922      	ldr	r2, [r4, #16]
    3d3a:	6061      	str	r1, [r4, #4]
    3d3c:	b219      	sxth	r1, r3
    3d3e:	6022      	str	r2, [r4, #0]
    3d40:	b121      	cbz	r1, 3d4c <_fflush_r+0xbc>
    3d42:	1c42      	adds	r2, r0, #1
    3d44:	d101      	bne.n	3d4a <_fflush_r+0xba>
    3d46:	682a      	ldr	r2, [r5, #0]
    3d48:	b902      	cbnz	r2, 3d4c <_fflush_r+0xbc>
    3d4a:	6520      	str	r0, [r4, #80]	; 0x50
    3d4c:	6b21      	ldr	r1, [r4, #48]	; 0x30
    3d4e:	602f      	str	r7, [r5, #0]
    3d50:	2900      	cmp	r1, #0
    3d52:	d0cf      	beq.n	3cf4 <_fflush_r+0x64>
    3d54:	f104 0040 	add.w	r0, r4, #64	; 0x40
    3d58:	4281      	cmp	r1, r0
    3d5a:	d002      	beq.n	3d62 <_fflush_r+0xd2>
    3d5c:	4628      	mov	r0, r5
    3d5e:	f000 f9c9 	bl	40f4 <_free_r>
    3d62:	2000      	movs	r0, #0
    3d64:	6320      	str	r0, [r4, #48]	; 0x30
    3d66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3d6a:	89a3      	ldrh	r3, [r4, #12]
    3d6c:	f043 0140 	orr.w	r1, r3, #64	; 0x40
    3d70:	81a1      	strh	r1, [r4, #12]
    3d72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3d76:	6926      	ldr	r6, [r4, #16]
    3d78:	2e00      	cmp	r6, #0
    3d7a:	d0bb      	beq.n	3cf4 <_fflush_r+0x64>
    3d7c:	0792      	lsls	r2, r2, #30
    3d7e:	6823      	ldr	r3, [r4, #0]
    3d80:	bf08      	it	eq
    3d82:	6962      	ldreq	r2, [r4, #20]
    3d84:	6026      	str	r6, [r4, #0]
    3d86:	bf18      	it	ne
    3d88:	2200      	movne	r2, #0
    3d8a:	ebc6 0803 	rsb	r8, r6, r3
    3d8e:	60a2      	str	r2, [r4, #8]
    3d90:	e012      	b.n	3db8 <_fflush_r+0x128>
    3d92:	89a3      	ldrh	r3, [r4, #12]
    3d94:	f043 0040 	orr.w	r0, r3, #64	; 0x40
    3d98:	81a0      	strh	r0, [r4, #12]
    3d9a:	f04f 30ff 	mov.w	r0, #4294967295
    3d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3da2:	6a67      	ldr	r7, [r4, #36]	; 0x24
    3da4:	69e1      	ldr	r1, [r4, #28]
    3da6:	4628      	mov	r0, r5
    3da8:	4632      	mov	r2, r6
    3daa:	4643      	mov	r3, r8
    3dac:	47b8      	blx	r7
    3dae:	2800      	cmp	r0, #0
    3db0:	ddef      	ble.n	3d92 <_fflush_r+0x102>
    3db2:	1836      	adds	r6, r6, r0
    3db4:	ebc0 0808 	rsb	r8, r0, r8
    3db8:	f1b8 0f00 	cmp.w	r8, #0
    3dbc:	dcf1      	bgt.n	3da2 <_fflush_r+0x112>
    3dbe:	e799      	b.n	3cf4 <_fflush_r+0x64>

00003dc0 <fflush>:
    3dc0:	4601      	mov	r1, r0
    3dc2:	b920      	cbnz	r0, 3dce <fflush+0xe>
    3dc4:	4804      	ldr	r0, [pc, #16]	; (3dd8 <fflush+0x18>)
    3dc6:	4905      	ldr	r1, [pc, #20]	; (3ddc <fflush+0x1c>)
    3dc8:	6800      	ldr	r0, [r0, #0]
    3dca:	f000 bbc5 	b.w	4558 <_fwalk_reent>
    3dce:	4b04      	ldr	r3, [pc, #16]	; (3de0 <fflush+0x20>)
    3dd0:	6818      	ldr	r0, [r3, #0]
    3dd2:	f7ff bf5d 	b.w	3c90 <_fflush_r>
    3dd6:	bf00      	nop
    3dd8:	0000581c 	.word	0x0000581c
    3ddc:	00003c91 	.word	0x00003c91
    3de0:	20000040 	.word	0x20000040

00003de4 <__fp_lock>:
    3de4:	2000      	movs	r0, #0
    3de6:	4770      	bx	lr

00003de8 <__fp_unlock>:
    3de8:	2000      	movs	r0, #0
    3dea:	4770      	bx	lr

00003dec <_cleanup_r>:
    3dec:	4901      	ldr	r1, [pc, #4]	; (3df4 <_cleanup_r+0x8>)
    3dee:	f000 bb92 	b.w	4516 <_fwalk>
    3df2:	bf00      	nop
    3df4:	00005151 	.word	0x00005151

00003df8 <std.isra.0>:
    3df8:	2300      	movs	r3, #0
    3dfa:	b510      	push	{r4, lr}
    3dfc:	4604      	mov	r4, r0
    3dfe:	6003      	str	r3, [r0, #0]
    3e00:	6043      	str	r3, [r0, #4]
    3e02:	6083      	str	r3, [r0, #8]
    3e04:	8181      	strh	r1, [r0, #12]
    3e06:	6643      	str	r3, [r0, #100]	; 0x64
    3e08:	81c2      	strh	r2, [r0, #14]
    3e0a:	6103      	str	r3, [r0, #16]
    3e0c:	6143      	str	r3, [r0, #20]
    3e0e:	6183      	str	r3, [r0, #24]
    3e10:	4619      	mov	r1, r3
    3e12:	2208      	movs	r2, #8
    3e14:	f100 005c 	add.w	r0, r0, #92	; 0x5c
    3e18:	f7ff f97a 	bl	3110 <memset>
    3e1c:	4804      	ldr	r0, [pc, #16]	; (3e30 <std.isra.0+0x38>)
    3e1e:	4905      	ldr	r1, [pc, #20]	; (3e34 <std.isra.0+0x3c>)
    3e20:	4a05      	ldr	r2, [pc, #20]	; (3e38 <std.isra.0+0x40>)
    3e22:	4b06      	ldr	r3, [pc, #24]	; (3e3c <std.isra.0+0x44>)
    3e24:	61e4      	str	r4, [r4, #28]
    3e26:	6220      	str	r0, [r4, #32]
    3e28:	6261      	str	r1, [r4, #36]	; 0x24
    3e2a:	62a2      	str	r2, [r4, #40]	; 0x28
    3e2c:	62e3      	str	r3, [r4, #44]	; 0x2c
    3e2e:	bd10      	pop	{r4, pc}
    3e30:	00004e85 	.word	0x00004e85
    3e34:	00004eab 	.word	0x00004eab
    3e38:	00004ee7 	.word	0x00004ee7
    3e3c:	00004f0b 	.word	0x00004f0b

00003e40 <__sfmoreglue>:
    3e40:	b570      	push	{r4, r5, r6, lr}
    3e42:	2568      	movs	r5, #104	; 0x68
    3e44:	434d      	muls	r5, r1
    3e46:	460e      	mov	r6, r1
    3e48:	f105 010c 	add.w	r1, r5, #12
    3e4c:	f000 fc66 	bl	471c <_malloc_r>
    3e50:	4604      	mov	r4, r0
    3e52:	b140      	cbz	r0, 3e66 <__sfmoreglue+0x26>
    3e54:	f100 000c 	add.w	r0, r0, #12
    3e58:	2100      	movs	r1, #0
    3e5a:	e884 0042 	stmia.w	r4, {r1, r6}
    3e5e:	60a0      	str	r0, [r4, #8]
    3e60:	462a      	mov	r2, r5
    3e62:	f7ff f955 	bl	3110 <memset>
    3e66:	4620      	mov	r0, r4
    3e68:	bd70      	pop	{r4, r5, r6, pc}

00003e6a <_cleanup>:
    3e6a:	4b02      	ldr	r3, [pc, #8]	; (3e74 <_cleanup+0xa>)
    3e6c:	6818      	ldr	r0, [r3, #0]
    3e6e:	f7ff bfbd 	b.w	3dec <_cleanup_r>
    3e72:	bf00      	nop
    3e74:	0000581c 	.word	0x0000581c

00003e78 <__sinit>:
    3e78:	b538      	push	{r3, r4, r5, lr}
    3e7a:	6b83      	ldr	r3, [r0, #56]	; 0x38
    3e7c:	4604      	mov	r4, r0
    3e7e:	b9eb      	cbnz	r3, 3ebc <__sinit+0x44>
    3e80:	4a0f      	ldr	r2, [pc, #60]	; (3ec0 <__sinit+0x48>)
    3e82:	f8c0 32e0 	str.w	r3, [r0, #736]	; 0x2e0
    3e86:	2501      	movs	r5, #1
    3e88:	63c2      	str	r2, [r0, #60]	; 0x3c
    3e8a:	6385      	str	r5, [r0, #56]	; 0x38
    3e8c:	f504 713b 	add.w	r1, r4, #748	; 0x2ec
    3e90:	2003      	movs	r0, #3
    3e92:	461a      	mov	r2, r3
    3e94:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
    3e98:	f8c4 12e8 	str.w	r1, [r4, #744]	; 0x2e8
    3e9c:	6860      	ldr	r0, [r4, #4]
    3e9e:	2104      	movs	r1, #4
    3ea0:	f7ff ffaa 	bl	3df8 <std.isra.0>
    3ea4:	68a0      	ldr	r0, [r4, #8]
    3ea6:	2109      	movs	r1, #9
    3ea8:	462a      	mov	r2, r5
    3eaa:	f7ff ffa5 	bl	3df8 <std.isra.0>
    3eae:	68e0      	ldr	r0, [r4, #12]
    3eb0:	2112      	movs	r1, #18
    3eb2:	2202      	movs	r2, #2
    3eb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    3eb8:	f7ff bf9e 	b.w	3df8 <std.isra.0>
    3ebc:	bd38      	pop	{r3, r4, r5, pc}
    3ebe:	bf00      	nop
    3ec0:	00003ded 	.word	0x00003ded

00003ec4 <__sfp>:
    3ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ec6:	4b1d      	ldr	r3, [pc, #116]	; (3f3c <__sfp+0x78>)
    3ec8:	681e      	ldr	r6, [r3, #0]
    3eca:	4607      	mov	r7, r0
    3ecc:	6bb0      	ldr	r0, [r6, #56]	; 0x38
    3ece:	b910      	cbnz	r0, 3ed6 <__sfp+0x12>
    3ed0:	4630      	mov	r0, r6
    3ed2:	f7ff ffd1 	bl	3e78 <__sinit>
    3ed6:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
    3eda:	68b4      	ldr	r4, [r6, #8]
    3edc:	6871      	ldr	r1, [r6, #4]
    3ede:	3901      	subs	r1, #1
    3ee0:	d404      	bmi.n	3eec <__sfp+0x28>
    3ee2:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    3ee6:	b185      	cbz	r5, 3f0a <__sfp+0x46>
    3ee8:	3468      	adds	r4, #104	; 0x68
    3eea:	e7f8      	b.n	3ede <__sfp+0x1a>
    3eec:	6832      	ldr	r2, [r6, #0]
    3eee:	b10a      	cbz	r2, 3ef4 <__sfp+0x30>
    3ef0:	6836      	ldr	r6, [r6, #0]
    3ef2:	e7f2      	b.n	3eda <__sfp+0x16>
    3ef4:	4638      	mov	r0, r7
    3ef6:	2104      	movs	r1, #4
    3ef8:	f7ff ffa2 	bl	3e40 <__sfmoreglue>
    3efc:	6030      	str	r0, [r6, #0]
    3efe:	2800      	cmp	r0, #0
    3f00:	d1f6      	bne.n	3ef0 <__sfp+0x2c>
    3f02:	240c      	movs	r4, #12
    3f04:	603c      	str	r4, [r7, #0]
    3f06:	4604      	mov	r4, r0
    3f08:	e015      	b.n	3f36 <__sfp+0x72>
    3f0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3f0e:	2001      	movs	r0, #1
    3f10:	81a0      	strh	r0, [r4, #12]
    3f12:	81e3      	strh	r3, [r4, #14]
    3f14:	6665      	str	r5, [r4, #100]	; 0x64
    3f16:	6025      	str	r5, [r4, #0]
    3f18:	60a5      	str	r5, [r4, #8]
    3f1a:	6065      	str	r5, [r4, #4]
    3f1c:	6125      	str	r5, [r4, #16]
    3f1e:	6165      	str	r5, [r4, #20]
    3f20:	61a5      	str	r5, [r4, #24]
    3f22:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    3f26:	4629      	mov	r1, r5
    3f28:	2208      	movs	r2, #8
    3f2a:	f7ff f8f1 	bl	3110 <memset>
    3f2e:	6325      	str	r5, [r4, #48]	; 0x30
    3f30:	6365      	str	r5, [r4, #52]	; 0x34
    3f32:	6465      	str	r5, [r4, #68]	; 0x44
    3f34:	64a5      	str	r5, [r4, #72]	; 0x48
    3f36:	4620      	mov	r0, r4
    3f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3f3a:	bf00      	nop
    3f3c:	0000581c 	.word	0x0000581c

00003f40 <__sfp_lock_acquire>:
    3f40:	4770      	bx	lr

00003f42 <__sfp_lock_release>:
    3f42:	4770      	bx	lr

00003f44 <__sinit_lock_acquire>:
    3f44:	4770      	bx	lr

00003f46 <__sinit_lock_release>:
    3f46:	4770      	bx	lr

00003f48 <__fp_lock_all>:
    3f48:	4b02      	ldr	r3, [pc, #8]	; (3f54 <__fp_lock_all+0xc>)
    3f4a:	4903      	ldr	r1, [pc, #12]	; (3f58 <__fp_lock_all+0x10>)
    3f4c:	6818      	ldr	r0, [r3, #0]
    3f4e:	f000 bae2 	b.w	4516 <_fwalk>
    3f52:	bf00      	nop
    3f54:	20000040 	.word	0x20000040
    3f58:	00003de5 	.word	0x00003de5

00003f5c <__fp_unlock_all>:
    3f5c:	4b02      	ldr	r3, [pc, #8]	; (3f68 <__fp_unlock_all+0xc>)
    3f5e:	4903      	ldr	r1, [pc, #12]	; (3f6c <__fp_unlock_all+0x10>)
    3f60:	6818      	ldr	r0, [r3, #0]
    3f62:	f000 bad8 	b.w	4516 <_fwalk>
    3f66:	bf00      	nop
    3f68:	20000040 	.word	0x20000040
    3f6c:	00003de9 	.word	0x00003de9

00003f70 <_fputwc_r>:
    3f70:	8993      	ldrh	r3, [r2, #12]
    3f72:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    3f76:	4614      	mov	r4, r2
    3f78:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
    3f7c:	4680      	mov	r8, r0
    3f7e:	b210      	sxth	r0, r2
    3f80:	460e      	mov	r6, r1
    3f82:	b930      	cbnz	r0, 3f92 <_fputwc_r+0x22>
    3f84:	6e67      	ldr	r7, [r4, #100]	; 0x64
    3f86:	f443 5100 	orr.w	r1, r3, #8192	; 0x2000
    3f8a:	f447 5300 	orr.w	r3, r7, #8192	; 0x2000
    3f8e:	81a1      	strh	r1, [r4, #12]
    3f90:	6663      	str	r3, [r4, #100]	; 0x64
    3f92:	f000 fb29 	bl	45e8 <__locale_mb_cur_max>
    3f96:	2801      	cmp	r0, #1
    3f98:	d106      	bne.n	3fa8 <_fputwc_r+0x38>
    3f9a:	b12e      	cbz	r6, 3fa8 <_fputwc_r+0x38>
    3f9c:	2eff      	cmp	r6, #255	; 0xff
    3f9e:	d803      	bhi.n	3fa8 <_fputwc_r+0x38>
    3fa0:	f88d 6004 	strb.w	r6, [sp, #4]
    3fa4:	4607      	mov	r7, r0
    3fa6:	e00f      	b.n	3fc8 <_fputwc_r+0x58>
    3fa8:	4632      	mov	r2, r6
    3faa:	4640      	mov	r0, r8
    3fac:	a901      	add	r1, sp, #4
    3fae:	f104 035c 	add.w	r3, r4, #92	; 0x5c
    3fb2:	f001 f813 	bl	4fdc <_wcrtomb_r>
    3fb6:	1c42      	adds	r2, r0, #1
    3fb8:	4607      	mov	r7, r0
    3fba:	d105      	bne.n	3fc8 <_fputwc_r+0x58>
    3fbc:	89a2      	ldrh	r2, [r4, #12]
    3fbe:	f042 0040 	orr.w	r0, r2, #64	; 0x40
    3fc2:	81a0      	strh	r0, [r4, #12]
    3fc4:	4638      	mov	r0, r7
    3fc6:	e031      	b.n	402c <_fputwc_r+0xbc>
    3fc8:	2500      	movs	r5, #0
    3fca:	42bd      	cmp	r5, r7
    3fcc:	d02a      	beq.n	4024 <_fputwc_r+0xb4>
    3fce:	68a1      	ldr	r1, [r4, #8]
    3fd0:	1e4a      	subs	r2, r1, #1
    3fd2:	2a00      	cmp	r2, #0
    3fd4:	60a2      	str	r2, [r4, #8]
    3fd6:	ab01      	add	r3, sp, #4
    3fd8:	da1a      	bge.n	4010 <_fputwc_r+0xa0>
    3fda:	69a0      	ldr	r0, [r4, #24]
    3fdc:	4282      	cmp	r2, r0
    3fde:	db0c      	blt.n	3ffa <_fputwc_r+0x8a>
    3fe0:	6821      	ldr	r1, [r4, #0]
    3fe2:	5d5a      	ldrb	r2, [r3, r5]
    3fe4:	700a      	strb	r2, [r1, #0]
    3fe6:	6823      	ldr	r3, [r4, #0]
    3fe8:	7819      	ldrb	r1, [r3, #0]
    3fea:	290a      	cmp	r1, #10
    3fec:	d003      	beq.n	3ff6 <_fputwc_r+0x86>
    3fee:	3301      	adds	r3, #1
    3ff0:	2200      	movs	r2, #0
    3ff2:	6023      	str	r3, [r4, #0]
    3ff4:	e013      	b.n	401e <_fputwc_r+0xae>
    3ff6:	4640      	mov	r0, r8
    3ff8:	e001      	b.n	3ffe <_fputwc_r+0x8e>
    3ffa:	5d59      	ldrb	r1, [r3, r5]
    3ffc:	4640      	mov	r0, r8
    3ffe:	4622      	mov	r2, r4
    4000:	f000 ff92 	bl	4f28 <__swbuf_r>
    4004:	f1b0 31ff 	subs.w	r1, r0, #4294967295
    4008:	4248      	negs	r0, r1
    400a:	eb50 0201 	adcs.w	r2, r0, r1
    400e:	e006      	b.n	401e <_fputwc_r+0xae>
    4010:	6820      	ldr	r0, [r4, #0]
    4012:	5d59      	ldrb	r1, [r3, r5]
    4014:	7001      	strb	r1, [r0, #0]
    4016:	6822      	ldr	r2, [r4, #0]
    4018:	1c53      	adds	r3, r2, #1
    401a:	6023      	str	r3, [r4, #0]
    401c:	e000      	b.n	4020 <_fputwc_r+0xb0>
    401e:	b91a      	cbnz	r2, 4028 <_fputwc_r+0xb8>
    4020:	3501      	adds	r5, #1
    4022:	e7d2      	b.n	3fca <_fputwc_r+0x5a>
    4024:	4630      	mov	r0, r6
    4026:	e001      	b.n	402c <_fputwc_r+0xbc>
    4028:	f04f 30ff 	mov.w	r0, #4294967295
    402c:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}

00004030 <fputwc>:
    4030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4032:	4c08      	ldr	r4, [pc, #32]	; (4054 <fputwc+0x24>)
    4034:	4607      	mov	r7, r0
    4036:	6820      	ldr	r0, [r4, #0]
    4038:	460e      	mov	r6, r1
    403a:	b118      	cbz	r0, 4044 <fputwc+0x14>
    403c:	6b85      	ldr	r5, [r0, #56]	; 0x38
    403e:	b90d      	cbnz	r5, 4044 <fputwc+0x14>
    4040:	f7ff ff1a 	bl	3e78 <__sinit>
    4044:	6820      	ldr	r0, [r4, #0]
    4046:	4639      	mov	r1, r7
    4048:	4632      	mov	r2, r6
    404a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    404e:	f7ff bf8f 	b.w	3f70 <_fputwc_r>
    4052:	bf00      	nop
    4054:	20000040 	.word	0x20000040

00004058 <_malloc_trim_r>:
    4058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    405a:	4d23      	ldr	r5, [pc, #140]	; (40e8 <_malloc_trim_r+0x90>)
    405c:	460e      	mov	r6, r1
    405e:	4604      	mov	r4, r0
    4060:	f000 fd8f 	bl	4b82 <__malloc_lock>
    4064:	68ab      	ldr	r3, [r5, #8]
    4066:	685f      	ldr	r7, [r3, #4]
    4068:	f027 0703 	bic.w	r7, r7, #3
    406c:	f607 70ef 	addw	r0, r7, #4079	; 0xfef
    4070:	1b81      	subs	r1, r0, r6
    4072:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
    4076:	f022 060f 	bic.w	r6, r2, #15
    407a:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
    407e:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
    4082:	da04      	bge.n	408e <_malloc_trim_r+0x36>
    4084:	4620      	mov	r0, r4
    4086:	f000 fd7d 	bl	4b84 <__malloc_unlock>
    408a:	2000      	movs	r0, #0
    408c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    408e:	2100      	movs	r1, #0
    4090:	4620      	mov	r0, r4
    4092:	f000 fee7 	bl	4e64 <_sbrk_r>
    4096:	68ab      	ldr	r3, [r5, #8]
    4098:	19d9      	adds	r1, r3, r7
    409a:	4288      	cmp	r0, r1
    409c:	d1f2      	bne.n	4084 <_malloc_trim_r+0x2c>
    409e:	4271      	negs	r1, r6
    40a0:	4620      	mov	r0, r4
    40a2:	f000 fedf 	bl	4e64 <_sbrk_r>
    40a6:	3001      	adds	r0, #1
    40a8:	d110      	bne.n	40cc <_malloc_trim_r+0x74>
    40aa:	2100      	movs	r1, #0
    40ac:	4620      	mov	r0, r4
    40ae:	f000 fed9 	bl	4e64 <_sbrk_r>
    40b2:	68ab      	ldr	r3, [r5, #8]
    40b4:	1ac2      	subs	r2, r0, r3
    40b6:	2a0f      	cmp	r2, #15
    40b8:	dde4      	ble.n	4084 <_malloc_trim_r+0x2c>
    40ba:	490c      	ldr	r1, [pc, #48]	; (40ec <_malloc_trim_r+0x94>)
    40bc:	6809      	ldr	r1, [r1, #0]
    40be:	1a40      	subs	r0, r0, r1
    40c0:	490b      	ldr	r1, [pc, #44]	; (40f0 <_malloc_trim_r+0x98>)
    40c2:	f042 0201 	orr.w	r2, r2, #1
    40c6:	6008      	str	r0, [r1, #0]
    40c8:	605a      	str	r2, [r3, #4]
    40ca:	e7db      	b.n	4084 <_malloc_trim_r+0x2c>
    40cc:	4b08      	ldr	r3, [pc, #32]	; (40f0 <_malloc_trim_r+0x98>)
    40ce:	68a8      	ldr	r0, [r5, #8]
    40d0:	681a      	ldr	r2, [r3, #0]
    40d2:	1bbf      	subs	r7, r7, r6
    40d4:	f047 0701 	orr.w	r7, r7, #1
    40d8:	6047      	str	r7, [r0, #4]
    40da:	1b96      	subs	r6, r2, r6
    40dc:	4620      	mov	r0, r4
    40de:	601e      	str	r6, [r3, #0]
    40e0:	f000 fd50 	bl	4b84 <__malloc_unlock>
    40e4:	2001      	movs	r0, #1
    40e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    40e8:	200004ec 	.word	0x200004ec
    40ec:	200008f4 	.word	0x200008f4
    40f0:	20000998 	.word	0x20000998

000040f4 <_free_r>:
    40f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    40f6:	4606      	mov	r6, r0
    40f8:	460d      	mov	r5, r1
    40fa:	2900      	cmp	r1, #0
    40fc:	f000 80a6 	beq.w	424c <_free_r+0x158>
    4100:	f000 fd3f 	bl	4b82 <__malloc_lock>
    4104:	f855 cc04 	ldr.w	ip, [r5, #-4]
    4108:	4f51      	ldr	r7, [pc, #324]	; (4250 <_free_r+0x15c>)
    410a:	f1a5 0308 	sub.w	r3, r5, #8
    410e:	f02c 0201 	bic.w	r2, ip, #1
    4112:	189c      	adds	r4, r3, r2
    4114:	68b9      	ldr	r1, [r7, #8]
    4116:	6860      	ldr	r0, [r4, #4]
    4118:	428c      	cmp	r4, r1
    411a:	f020 0003 	bic.w	r0, r0, #3
    411e:	f00c 0101 	and.w	r1, ip, #1
    4122:	d11c      	bne.n	415e <_free_r+0x6a>
    4124:	1882      	adds	r2, r0, r2
    4126:	b939      	cbnz	r1, 4138 <_free_r+0x44>
    4128:	f855 1c08 	ldr.w	r1, [r5, #-8]
    412c:	1a5b      	subs	r3, r3, r1
    412e:	1852      	adds	r2, r2, r1
    4130:	6898      	ldr	r0, [r3, #8]
    4132:	68d9      	ldr	r1, [r3, #12]
    4134:	60c1      	str	r1, [r0, #12]
    4136:	6088      	str	r0, [r1, #8]
    4138:	4845      	ldr	r0, [pc, #276]	; (4250 <_free_r+0x15c>)
    413a:	f042 0101 	orr.w	r1, r2, #1
    413e:	6059      	str	r1, [r3, #4]
    4140:	6083      	str	r3, [r0, #8]
    4142:	4b44      	ldr	r3, [pc, #272]	; (4254 <_free_r+0x160>)
    4144:	6819      	ldr	r1, [r3, #0]
    4146:	428a      	cmp	r2, r1
    4148:	d304      	bcc.n	4154 <_free_r+0x60>
    414a:	4a43      	ldr	r2, [pc, #268]	; (4258 <_free_r+0x164>)
    414c:	4630      	mov	r0, r6
    414e:	6811      	ldr	r1, [r2, #0]
    4150:	f7ff ff82 	bl	4058 <_malloc_trim_r>
    4154:	4630      	mov	r0, r6
    4156:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    415a:	f000 bd13 	b.w	4b84 <__malloc_unlock>
    415e:	6060      	str	r0, [r4, #4]
    4160:	b959      	cbnz	r1, 417a <_free_r+0x86>
    4162:	f855 5c08 	ldr.w	r5, [r5, #-8]
    4166:	1b5b      	subs	r3, r3, r5
    4168:	1952      	adds	r2, r2, r5
    416a:	689d      	ldr	r5, [r3, #8]
    416c:	3708      	adds	r7, #8
    416e:	42bd      	cmp	r5, r7
    4170:	d005      	beq.n	417e <_free_r+0x8a>
    4172:	68df      	ldr	r7, [r3, #12]
    4174:	60ef      	str	r7, [r5, #12]
    4176:	60bd      	str	r5, [r7, #8]
    4178:	e002      	b.n	4180 <_free_r+0x8c>
    417a:	2100      	movs	r1, #0
    417c:	e000      	b.n	4180 <_free_r+0x8c>
    417e:	2101      	movs	r1, #1
    4180:	1825      	adds	r5, r4, r0
    4182:	686d      	ldr	r5, [r5, #4]
    4184:	f015 0f01 	tst.w	r5, #1
    4188:	d10f      	bne.n	41aa <_free_r+0xb6>
    418a:	1812      	adds	r2, r2, r0
    418c:	b949      	cbnz	r1, 41a2 <_free_r+0xae>
    418e:	68a0      	ldr	r0, [r4, #8]
    4190:	4d32      	ldr	r5, [pc, #200]	; (425c <_free_r+0x168>)
    4192:	42a8      	cmp	r0, r5
    4194:	d105      	bne.n	41a2 <_free_r+0xae>
    4196:	60eb      	str	r3, [r5, #12]
    4198:	60ab      	str	r3, [r5, #8]
    419a:	60d8      	str	r0, [r3, #12]
    419c:	6098      	str	r0, [r3, #8]
    419e:	2101      	movs	r1, #1
    41a0:	e003      	b.n	41aa <_free_r+0xb6>
    41a2:	68e0      	ldr	r0, [r4, #12]
    41a4:	68a4      	ldr	r4, [r4, #8]
    41a6:	60e0      	str	r0, [r4, #12]
    41a8:	6084      	str	r4, [r0, #8]
    41aa:	f042 0001 	orr.w	r0, r2, #1
    41ae:	6058      	str	r0, [r3, #4]
    41b0:	509a      	str	r2, [r3, r2]
    41b2:	2900      	cmp	r1, #0
    41b4:	d1ce      	bne.n	4154 <_free_r+0x60>
    41b6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    41ba:	d20c      	bcs.n	41d6 <_free_r+0xe2>
    41bc:	4924      	ldr	r1, [pc, #144]	; (4250 <_free_r+0x15c>)
    41be:	08d2      	lsrs	r2, r2, #3
    41c0:	1090      	asrs	r0, r2, #2
    41c2:	2401      	movs	r4, #1
    41c4:	fa04 f400 	lsl.w	r4, r4, r0
    41c8:	6848      	ldr	r0, [r1, #4]
    41ca:	4320      	orrs	r0, r4
    41cc:	6048      	str	r0, [r1, #4]
    41ce:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
    41d2:	6881      	ldr	r1, [r0, #8]
    41d4:	e035      	b.n	4242 <_free_r+0x14e>
    41d6:	0a54      	lsrs	r4, r2, #9
    41d8:	2c04      	cmp	r4, #4
    41da:	d802      	bhi.n	41e2 <_free_r+0xee>
    41dc:	0994      	lsrs	r4, r2, #6
    41de:	3438      	adds	r4, #56	; 0x38
    41e0:	e016      	b.n	4210 <_free_r+0x11c>
    41e2:	2c14      	cmp	r4, #20
    41e4:	d801      	bhi.n	41ea <_free_r+0xf6>
    41e6:	345b      	adds	r4, #91	; 0x5b
    41e8:	e012      	b.n	4210 <_free_r+0x11c>
    41ea:	2c54      	cmp	r4, #84	; 0x54
    41ec:	d802      	bhi.n	41f4 <_free_r+0x100>
    41ee:	0b14      	lsrs	r4, r2, #12
    41f0:	346e      	adds	r4, #110	; 0x6e
    41f2:	e00d      	b.n	4210 <_free_r+0x11c>
    41f4:	f5b4 7faa 	cmp.w	r4, #340	; 0x154
    41f8:	d802      	bhi.n	4200 <_free_r+0x10c>
    41fa:	0bd4      	lsrs	r4, r2, #15
    41fc:	3477      	adds	r4, #119	; 0x77
    41fe:	e007      	b.n	4210 <_free_r+0x11c>
    4200:	f240 5554 	movw	r5, #1364	; 0x554
    4204:	42ac      	cmp	r4, r5
    4206:	d802      	bhi.n	420e <_free_r+0x11a>
    4208:	0c94      	lsrs	r4, r2, #18
    420a:	347c      	adds	r4, #124	; 0x7c
    420c:	e000      	b.n	4210 <_free_r+0x11c>
    420e:	247e      	movs	r4, #126	; 0x7e
    4210:	4d0f      	ldr	r5, [pc, #60]	; (4250 <_free_r+0x15c>)
    4212:	eb05 00c4 	add.w	r0, r5, r4, lsl #3
    4216:	6881      	ldr	r1, [r0, #8]
    4218:	4281      	cmp	r1, r0
    421a:	d10c      	bne.n	4236 <_free_r+0x142>
    421c:	6868      	ldr	r0, [r5, #4]
    421e:	2201      	movs	r2, #1
    4220:	10a4      	asrs	r4, r4, #2
    4222:	fa02 f404 	lsl.w	r4, r2, r4
    4226:	ea44 0200 	orr.w	r2, r4, r0
    422a:	606a      	str	r2, [r5, #4]
    422c:	4608      	mov	r0, r1
    422e:	e008      	b.n	4242 <_free_r+0x14e>
    4230:	6889      	ldr	r1, [r1, #8]
    4232:	4281      	cmp	r1, r0
    4234:	d004      	beq.n	4240 <_free_r+0x14c>
    4236:	684c      	ldr	r4, [r1, #4]
    4238:	f024 0403 	bic.w	r4, r4, #3
    423c:	42a2      	cmp	r2, r4
    423e:	d3f7      	bcc.n	4230 <_free_r+0x13c>
    4240:	68c8      	ldr	r0, [r1, #12]
    4242:	60d8      	str	r0, [r3, #12]
    4244:	6099      	str	r1, [r3, #8]
    4246:	6083      	str	r3, [r0, #8]
    4248:	60cb      	str	r3, [r1, #12]
    424a:	e783      	b.n	4154 <_free_r+0x60>
    424c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    424e:	bf00      	nop
    4250:	200004ec 	.word	0x200004ec
    4254:	200008f8 	.word	0x200008f8
    4258:	20000994 	.word	0x20000994
    425c:	200004f4 	.word	0x200004f4

00004260 <__sfvwrite_r>:
    4260:	6893      	ldr	r3, [r2, #8]
    4262:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4266:	4606      	mov	r6, r0
    4268:	460c      	mov	r4, r1
    426a:	4691      	mov	r9, r2
    426c:	b90b      	cbnz	r3, 4272 <__sfvwrite_r+0x12>
    426e:	2000      	movs	r0, #0
    4270:	e14f      	b.n	4512 <__sfvwrite_r+0x2b2>
    4272:	8988      	ldrh	r0, [r1, #12]
    4274:	f000 0108 	and.w	r1, r0, #8
    4278:	b20a      	sxth	r2, r1
    427a:	b10a      	cbz	r2, 4280 <__sfvwrite_r+0x20>
    427c:	6923      	ldr	r3, [r4, #16]
    427e:	b95b      	cbnz	r3, 4298 <__sfvwrite_r+0x38>
    4280:	4630      	mov	r0, r6
    4282:	4621      	mov	r1, r4
    4284:	f7ff fc98 	bl	3bb8 <__swsetup_r>
    4288:	b130      	cbz	r0, 4298 <__sfvwrite_r+0x38>
    428a:	89a1      	ldrh	r1, [r4, #12]
    428c:	2209      	movs	r2, #9
    428e:	f041 0040 	orr.w	r0, r1, #64	; 0x40
    4292:	81a0      	strh	r0, [r4, #12]
    4294:	6032      	str	r2, [r6, #0]
    4296:	e13a      	b.n	450e <__sfvwrite_r+0x2ae>
    4298:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
    429c:	f8d9 8000 	ldr.w	r8, [r9]
    42a0:	f00a 0c02 	and.w	ip, sl, #2
    42a4:	fa0f f58c 	sxth.w	r5, ip
    42a8:	b315      	cbz	r5, 42f0 <__sfvwrite_r+0x90>
    42aa:	f04f 0a00 	mov.w	sl, #0
    42ae:	4657      	mov	r7, sl
    42b0:	b937      	cbnz	r7, 42c0 <__sfvwrite_r+0x60>
    42b2:	f8d8 a000 	ldr.w	sl, [r8]
    42b6:	f8d8 7004 	ldr.w	r7, [r8, #4]
    42ba:	f108 0808 	add.w	r8, r8, #8
    42be:	e7f7      	b.n	42b0 <__sfvwrite_r+0x50>
    42c0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    42c4:	bf34      	ite	cc
    42c6:	463b      	movcc	r3, r7
    42c8:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    42cc:	4630      	mov	r0, r6
    42ce:	69e1      	ldr	r1, [r4, #28]
    42d0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    42d2:	4652      	mov	r2, sl
    42d4:	47a8      	blx	r5
    42d6:	2800      	cmp	r0, #0
    42d8:	f340 8115 	ble.w	4506 <__sfvwrite_r+0x2a6>
    42dc:	f8d9 1008 	ldr.w	r1, [r9, #8]
    42e0:	4482      	add	sl, r0
    42e2:	1a3f      	subs	r7, r7, r0
    42e4:	1a08      	subs	r0, r1, r0
    42e6:	f8c9 0008 	str.w	r0, [r9, #8]
    42ea:	2800      	cmp	r0, #0
    42ec:	d1e0      	bne.n	42b0 <__sfvwrite_r+0x50>
    42ee:	e7be      	b.n	426e <__sfvwrite_r+0xe>
    42f0:	f01a 0a01 	ands.w	sl, sl, #1
    42f4:	d004      	beq.n	4300 <__sfvwrite_r+0xa0>
    42f6:	46ab      	mov	fp, r5
    42f8:	9501      	str	r5, [sp, #4]
    42fa:	462f      	mov	r7, r5
    42fc:	46aa      	mov	sl, r5
    42fe:	e0c7      	b.n	4490 <__sfvwrite_r+0x230>
    4300:	4655      	mov	r5, sl
    4302:	b935      	cbnz	r5, 4312 <__sfvwrite_r+0xb2>
    4304:	f8d8 a000 	ldr.w	sl, [r8]
    4308:	f8d8 5004 	ldr.w	r5, [r8, #4]
    430c:	f108 0808 	add.w	r8, r8, #8
    4310:	e7f7      	b.n	4302 <__sfvwrite_r+0xa2>
    4312:	89a2      	ldrh	r2, [r4, #12]
    4314:	f8d4 b008 	ldr.w	fp, [r4, #8]
    4318:	f402 7000 	and.w	r0, r2, #512	; 0x200
    431c:	b203      	sxth	r3, r0
    431e:	2b00      	cmp	r3, #0
    4320:	d052      	beq.n	43c8 <__sfvwrite_r+0x168>
    4322:	455d      	cmp	r5, fp
    4324:	d340      	bcc.n	43a8 <__sfvwrite_r+0x148>
    4326:	f412 6f90 	tst.w	r2, #1152	; 0x480
    432a:	d03b      	beq.n	43a4 <__sfvwrite_r+0x144>
    432c:	6921      	ldr	r1, [r4, #16]
    432e:	6827      	ldr	r7, [r4, #0]
    4330:	6963      	ldr	r3, [r4, #20]
    4332:	f04f 0b03 	mov.w	fp, #3
    4336:	fb0b f303 	mul.w	r3, fp, r3
    433a:	2002      	movs	r0, #2
    433c:	1a7f      	subs	r7, r7, r1
    433e:	fb93 fcf0 	sdiv	ip, r3, r0
    4342:	1c7b      	adds	r3, r7, #1
    4344:	1958      	adds	r0, r3, r5
    4346:	f402 6280 	and.w	r2, r2, #1024	; 0x400
    434a:	4584      	cmp	ip, r0
    434c:	bf28      	it	cs
    434e:	4660      	movcs	r0, ip
    4350:	b213      	sxth	r3, r2
    4352:	9001      	str	r0, [sp, #4]
    4354:	4630      	mov	r0, r6
    4356:	b17b      	cbz	r3, 4378 <__sfvwrite_r+0x118>
    4358:	9901      	ldr	r1, [sp, #4]
    435a:	f000 f9df 	bl	471c <_malloc_r>
    435e:	4683      	mov	fp, r0
    4360:	b198      	cbz	r0, 438a <__sfvwrite_r+0x12a>
    4362:	6921      	ldr	r1, [r4, #16]
    4364:	463a      	mov	r2, r7
    4366:	f000 fbe9 	bl	4b3c <memcpy>
    436a:	89a1      	ldrh	r1, [r4, #12]
    436c:	f421 6090 	bic.w	r0, r1, #1152	; 0x480
    4370:	f040 0280 	orr.w	r2, r0, #128	; 0x80
    4374:	81a2      	strh	r2, [r4, #12]
    4376:	e00b      	b.n	4390 <__sfvwrite_r+0x130>
    4378:	9a01      	ldr	r2, [sp, #4]
    437a:	f000 fc05 	bl	4b88 <_realloc_r>
    437e:	4683      	mov	fp, r0
    4380:	b930      	cbnz	r0, 4390 <__sfvwrite_r+0x130>
    4382:	4630      	mov	r0, r6
    4384:	6921      	ldr	r1, [r4, #16]
    4386:	f7ff feb5 	bl	40f4 <_free_r>
    438a:	230c      	movs	r3, #12
    438c:	6033      	str	r3, [r6, #0]
    438e:	e0ba      	b.n	4506 <__sfvwrite_r+0x2a6>
    4390:	9901      	ldr	r1, [sp, #4]
    4392:	f8c4 b010 	str.w	fp, [r4, #16]
    4396:	eb0b 0307 	add.w	r3, fp, r7
    439a:	1bcf      	subs	r7, r1, r7
    439c:	6023      	str	r3, [r4, #0]
    439e:	6161      	str	r1, [r4, #20]
    43a0:	46ab      	mov	fp, r5
    43a2:	60a7      	str	r7, [r4, #8]
    43a4:	455d      	cmp	r5, fp
    43a6:	d200      	bcs.n	43aa <__sfvwrite_r+0x14a>
    43a8:	46ab      	mov	fp, r5
    43aa:	465a      	mov	r2, fp
    43ac:	4651      	mov	r1, sl
    43ae:	6820      	ldr	r0, [r4, #0]
    43b0:	f000 fbcd 	bl	4b4e <memmove>
    43b4:	68a0      	ldr	r0, [r4, #8]
    43b6:	6823      	ldr	r3, [r4, #0]
    43b8:	ebcb 0200 	rsb	r2, fp, r0
    43bc:	eb03 010b 	add.w	r1, r3, fp
    43c0:	60a2      	str	r2, [r4, #8]
    43c2:	6021      	str	r1, [r4, #0]
    43c4:	46ab      	mov	fp, r5
    43c6:	e02a      	b.n	441e <__sfvwrite_r+0x1be>
    43c8:	6820      	ldr	r0, [r4, #0]
    43ca:	6921      	ldr	r1, [r4, #16]
    43cc:	4288      	cmp	r0, r1
    43ce:	d90f      	bls.n	43f0 <__sfvwrite_r+0x190>
    43d0:	455d      	cmp	r5, fp
    43d2:	d90d      	bls.n	43f0 <__sfvwrite_r+0x190>
    43d4:	4651      	mov	r1, sl
    43d6:	465a      	mov	r2, fp
    43d8:	f000 fbb9 	bl	4b4e <memmove>
    43dc:	6822      	ldr	r2, [r4, #0]
    43de:	eb02 000b 	add.w	r0, r2, fp
    43e2:	6020      	str	r0, [r4, #0]
    43e4:	4621      	mov	r1, r4
    43e6:	4630      	mov	r0, r6
    43e8:	f7ff fc52 	bl	3c90 <_fflush_r>
    43ec:	b1b8      	cbz	r0, 441e <__sfvwrite_r+0x1be>
    43ee:	e08a      	b.n	4506 <__sfvwrite_r+0x2a6>
    43f0:	6963      	ldr	r3, [r4, #20]
    43f2:	429d      	cmp	r5, r3
    43f4:	d308      	bcc.n	4408 <__sfvwrite_r+0x1a8>
    43f6:	6a67      	ldr	r7, [r4, #36]	; 0x24
    43f8:	69e1      	ldr	r1, [r4, #28]
    43fa:	4630      	mov	r0, r6
    43fc:	4652      	mov	r2, sl
    43fe:	47b8      	blx	r7
    4400:	f1b0 0b00 	subs.w	fp, r0, #0
    4404:	dc0b      	bgt.n	441e <__sfvwrite_r+0x1be>
    4406:	e07e      	b.n	4506 <__sfvwrite_r+0x2a6>
    4408:	4651      	mov	r1, sl
    440a:	462a      	mov	r2, r5
    440c:	f000 fb9f 	bl	4b4e <memmove>
    4410:	68a2      	ldr	r2, [r4, #8]
    4412:	6823      	ldr	r3, [r4, #0]
    4414:	1b50      	subs	r0, r2, r5
    4416:	1959      	adds	r1, r3, r5
    4418:	46ab      	mov	fp, r5
    441a:	60a0      	str	r0, [r4, #8]
    441c:	6021      	str	r1, [r4, #0]
    441e:	f8d9 0008 	ldr.w	r0, [r9, #8]
    4422:	ebcb 0200 	rsb	r2, fp, r0
    4426:	44da      	add	sl, fp
    4428:	ebcb 0505 	rsb	r5, fp, r5
    442c:	f8c9 2008 	str.w	r2, [r9, #8]
    4430:	2a00      	cmp	r2, #0
    4432:	f47f af66 	bne.w	4302 <__sfvwrite_r+0xa2>
    4436:	e71a      	b.n	426e <__sfvwrite_r+0xe>
    4438:	9801      	ldr	r0, [sp, #4]
    443a:	2800      	cmp	r0, #0
    443c:	d032      	beq.n	44a4 <__sfvwrite_r+0x244>
    443e:	6820      	ldr	r0, [r4, #0]
    4440:	6921      	ldr	r1, [r4, #16]
    4442:	68a5      	ldr	r5, [r4, #8]
    4444:	f8d4 e014 	ldr.w	lr, [r4, #20]
    4448:	45d3      	cmp	fp, sl
    444a:	bf34      	ite	cc
    444c:	465b      	movcc	r3, fp
    444e:	4653      	movcs	r3, sl
    4450:	4288      	cmp	r0, r1
    4452:	d937      	bls.n	44c4 <__sfvwrite_r+0x264>
    4454:	4475      	add	r5, lr
    4456:	42ab      	cmp	r3, r5
    4458:	dd34      	ble.n	44c4 <__sfvwrite_r+0x264>
    445a:	4639      	mov	r1, r7
    445c:	462a      	mov	r2, r5
    445e:	f000 fb76 	bl	4b4e <memmove>
    4462:	6820      	ldr	r0, [r4, #0]
    4464:	1943      	adds	r3, r0, r5
    4466:	6023      	str	r3, [r4, #0]
    4468:	4630      	mov	r0, r6
    446a:	4621      	mov	r1, r4
    446c:	f7ff fc10 	bl	3c90 <_fflush_r>
    4470:	2800      	cmp	r0, #0
    4472:	d148      	bne.n	4506 <__sfvwrite_r+0x2a6>
    4474:	ebbb 0b05 	subs.w	fp, fp, r5
    4478:	d03d      	beq.n	44f6 <__sfvwrite_r+0x296>
    447a:	f8d9 2008 	ldr.w	r2, [r9, #8]
    447e:	197f      	adds	r7, r7, r5
    4480:	ebc5 0a0a 	rsb	sl, r5, sl
    4484:	1b55      	subs	r5, r2, r5
    4486:	f8c9 5008 	str.w	r5, [r9, #8]
    448a:	2d00      	cmp	r5, #0
    448c:	f43f aeef 	beq.w	426e <__sfvwrite_r+0xe>
    4490:	f1ba 0f00 	cmp.w	sl, #0
    4494:	d1d0      	bne.n	4438 <__sfvwrite_r+0x1d8>
    4496:	2100      	movs	r1, #0
    4498:	e898 0480 	ldmia.w	r8, {r7, sl}
    449c:	9101      	str	r1, [sp, #4]
    449e:	f108 0808 	add.w	r8, r8, #8
    44a2:	e7f5      	b.n	4490 <__sfvwrite_r+0x230>
    44a4:	4638      	mov	r0, r7
    44a6:	210a      	movs	r1, #10
    44a8:	4652      	mov	r2, sl
    44aa:	f000 fb39 	bl	4b20 <memchr>
    44ae:	b120      	cbz	r0, 44ba <__sfvwrite_r+0x25a>
    44b0:	f100 0101 	add.w	r1, r0, #1
    44b4:	ebc7 0b01 	rsb	fp, r7, r1
    44b8:	e001      	b.n	44be <__sfvwrite_r+0x25e>
    44ba:	f10a 0b01 	add.w	fp, sl, #1
    44be:	2201      	movs	r2, #1
    44c0:	9201      	str	r2, [sp, #4]
    44c2:	e7bc      	b.n	443e <__sfvwrite_r+0x1de>
    44c4:	4573      	cmp	r3, lr
    44c6:	db08      	blt.n	44da <__sfvwrite_r+0x27a>
    44c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    44ca:	69e1      	ldr	r1, [r4, #28]
    44cc:	4630      	mov	r0, r6
    44ce:	463a      	mov	r2, r7
    44d0:	4673      	mov	r3, lr
    44d2:	47a8      	blx	r5
    44d4:	1e05      	subs	r5, r0, #0
    44d6:	dccd      	bgt.n	4474 <__sfvwrite_r+0x214>
    44d8:	e015      	b.n	4506 <__sfvwrite_r+0x2a6>
    44da:	461a      	mov	r2, r3
    44dc:	4639      	mov	r1, r7
    44de:	9300      	str	r3, [sp, #0]
    44e0:	f000 fb35 	bl	4b4e <memmove>
    44e4:	9b00      	ldr	r3, [sp, #0]
    44e6:	6825      	ldr	r5, [r4, #0]
    44e8:	68a0      	ldr	r0, [r4, #8]
    44ea:	18e9      	adds	r1, r5, r3
    44ec:	1ac2      	subs	r2, r0, r3
    44ee:	60a2      	str	r2, [r4, #8]
    44f0:	6021      	str	r1, [r4, #0]
    44f2:	461d      	mov	r5, r3
    44f4:	e7be      	b.n	4474 <__sfvwrite_r+0x214>
    44f6:	4630      	mov	r0, r6
    44f8:	4621      	mov	r1, r4
    44fa:	f7ff fbc9 	bl	3c90 <_fflush_r>
    44fe:	b910      	cbnz	r0, 4506 <__sfvwrite_r+0x2a6>
    4500:	f8cd b004 	str.w	fp, [sp, #4]
    4504:	e7b9      	b.n	447a <__sfvwrite_r+0x21a>
    4506:	89a2      	ldrh	r2, [r4, #12]
    4508:	f042 0340 	orr.w	r3, r2, #64	; 0x40
    450c:	81a3      	strh	r3, [r4, #12]
    450e:	f04f 30ff 	mov.w	r0, #4294967295
    4512:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

00004516 <_fwalk>:
    4516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    451a:	4604      	mov	r4, r0
    451c:	4688      	mov	r8, r1
    451e:	f7ff fd0f 	bl	3f40 <__sfp_lock_acquire>
    4522:	f504 7438 	add.w	r4, r4, #736	; 0x2e0
    4526:	2600      	movs	r6, #0
    4528:	b18c      	cbz	r4, 454e <_fwalk+0x38>
    452a:	68a5      	ldr	r5, [r4, #8]
    452c:	6867      	ldr	r7, [r4, #4]
    452e:	3f01      	subs	r7, #1
    4530:	d40b      	bmi.n	454a <_fwalk+0x34>
    4532:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
    4536:	b133      	cbz	r3, 4546 <_fwalk+0x30>
    4538:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
    453c:	1c43      	adds	r3, r0, #1
    453e:	d002      	beq.n	4546 <_fwalk+0x30>
    4540:	4628      	mov	r0, r5
    4542:	47c0      	blx	r8
    4544:	4306      	orrs	r6, r0
    4546:	3568      	adds	r5, #104	; 0x68
    4548:	e7f1      	b.n	452e <_fwalk+0x18>
    454a:	6824      	ldr	r4, [r4, #0]
    454c:	e7ec      	b.n	4528 <_fwalk+0x12>
    454e:	f7ff fcf8 	bl	3f42 <__sfp_lock_release>
    4552:	4630      	mov	r0, r6
    4554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004558 <_fwalk_reent>:
    4558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    455c:	4680      	mov	r8, r0
    455e:	4689      	mov	r9, r1
    4560:	f7ff fcee 	bl	3f40 <__sfp_lock_acquire>
    4564:	f508 7438 	add.w	r4, r8, #736	; 0x2e0
    4568:	2600      	movs	r6, #0
    456a:	b194      	cbz	r4, 4592 <_fwalk_reent+0x3a>
    456c:	68a5      	ldr	r5, [r4, #8]
    456e:	6867      	ldr	r7, [r4, #4]
    4570:	3f01      	subs	r7, #1
    4572:	d40c      	bmi.n	458e <_fwalk_reent+0x36>
    4574:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
    4578:	b13b      	cbz	r3, 458a <_fwalk_reent+0x32>
    457a:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
    457e:	1c43      	adds	r3, r0, #1
    4580:	d003      	beq.n	458a <_fwalk_reent+0x32>
    4582:	4640      	mov	r0, r8
    4584:	4629      	mov	r1, r5
    4586:	47c8      	blx	r9
    4588:	4306      	orrs	r6, r0
    458a:	3568      	adds	r5, #104	; 0x68
    458c:	e7f0      	b.n	4570 <_fwalk_reent+0x18>
    458e:	6824      	ldr	r4, [r4, #0]
    4590:	e7eb      	b.n	456a <_fwalk_reent+0x12>
    4592:	f7ff fcd6 	bl	3f42 <__sfp_lock_release>
    4596:	4630      	mov	r0, r6
    4598:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000459c <_setlocale_r>:
    459c:	b510      	push	{r4, lr}
    459e:	4614      	mov	r4, r2
    45a0:	b90a      	cbnz	r2, 45a6 <_setlocale_r+0xa>
    45a2:	480c      	ldr	r0, [pc, #48]	; (45d4 <_setlocale_r+0x38>)
    45a4:	bd10      	pop	{r4, pc}
    45a6:	4610      	mov	r0, r2
    45a8:	490b      	ldr	r1, [pc, #44]	; (45d8 <_setlocale_r+0x3c>)
    45aa:	f000 fcb2 	bl	4f12 <strcmp>
    45ae:	2800      	cmp	r0, #0
    45b0:	d0f7      	beq.n	45a2 <_setlocale_r+0x6>
    45b2:	4620      	mov	r0, r4
    45b4:	4907      	ldr	r1, [pc, #28]	; (45d4 <_setlocale_r+0x38>)
    45b6:	f000 fcac 	bl	4f12 <strcmp>
    45ba:	2800      	cmp	r0, #0
    45bc:	d0f1      	beq.n	45a2 <_setlocale_r+0x6>
    45be:	4620      	mov	r0, r4
    45c0:	4906      	ldr	r1, [pc, #24]	; (45dc <_setlocale_r+0x40>)
    45c2:	f000 fca6 	bl	4f12 <strcmp>
    45c6:	4b03      	ldr	r3, [pc, #12]	; (45d4 <_setlocale_r+0x38>)
    45c8:	2800      	cmp	r0, #0
    45ca:	bf0c      	ite	eq
    45cc:	4618      	moveq	r0, r3
    45ce:	2000      	movne	r0, #0
    45d0:	bd10      	pop	{r4, pc}
    45d2:	bf00      	nop
    45d4:	00005820 	.word	0x00005820
    45d8:	00005866 	.word	0x00005866
    45dc:	00005823 	.word	0x00005823

000045e0 <__locale_charset>:
    45e0:	4800      	ldr	r0, [pc, #0]	; (45e4 <__locale_charset+0x4>)
    45e2:	4770      	bx	lr
    45e4:	20000470 	.word	0x20000470

000045e8 <__locale_mb_cur_max>:
    45e8:	4b01      	ldr	r3, [pc, #4]	; (45f0 <__locale_mb_cur_max+0x8>)
    45ea:	6a18      	ldr	r0, [r3, #32]
    45ec:	4770      	bx	lr
    45ee:	bf00      	nop
    45f0:	20000470 	.word	0x20000470

000045f4 <__locale_msgcharset>:
    45f4:	4800      	ldr	r0, [pc, #0]	; (45f8 <__locale_msgcharset+0x4>)
    45f6:	4770      	bx	lr
    45f8:	20000494 	.word	0x20000494

000045fc <__locale_cjk_lang>:
    45fc:	2000      	movs	r0, #0
    45fe:	4770      	bx	lr

00004600 <_localeconv_r>:
    4600:	4800      	ldr	r0, [pc, #0]	; (4604 <_localeconv_r+0x4>)
    4602:	4770      	bx	lr
    4604:	200004b4 	.word	0x200004b4

00004608 <setlocale>:
    4608:	460a      	mov	r2, r1
    460a:	4903      	ldr	r1, [pc, #12]	; (4618 <setlocale+0x10>)
    460c:	4603      	mov	r3, r0
    460e:	6808      	ldr	r0, [r1, #0]
    4610:	4619      	mov	r1, r3
    4612:	f7ff bfc3 	b.w	459c <_setlocale_r>
    4616:	bf00      	nop
    4618:	20000040 	.word	0x20000040

0000461c <localeconv>:
    461c:	4800      	ldr	r0, [pc, #0]	; (4620 <localeconv+0x4>)
    461e:	4770      	bx	lr
    4620:	200004b4 	.word	0x200004b4

00004624 <__smakebuf_r>:
    4624:	b5f0      	push	{r4, r5, r6, r7, lr}
    4626:	898b      	ldrh	r3, [r1, #12]
    4628:	460c      	mov	r4, r1
    462a:	f003 0102 	and.w	r1, r3, #2
    462e:	b20a      	sxth	r2, r1
    4630:	b091      	sub	sp, #68	; 0x44
    4632:	4606      	mov	r6, r0
    4634:	2a00      	cmp	r2, #0
    4636:	d13f      	bne.n	46b8 <__smakebuf_r+0x94>
    4638:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    463c:	2900      	cmp	r1, #0
    463e:	da0d      	bge.n	465c <__smakebuf_r+0x38>
    4640:	89a7      	ldrh	r7, [r4, #12]
    4642:	f007 0280 	and.w	r2, r7, #128	; 0x80
    4646:	f447 6300 	orr.w	r3, r7, #2048	; 0x800
    464a:	b210      	sxth	r0, r2
    464c:	2800      	cmp	r0, #0
    464e:	bf0c      	ite	eq
    4650:	f44f 6580 	moveq.w	r5, #1024	; 0x400
    4654:	2540      	movne	r5, #64	; 0x40
    4656:	81a3      	strh	r3, [r4, #12]
    4658:	2700      	movs	r7, #0
    465a:	e020      	b.n	469e <__smakebuf_r+0x7a>
    465c:	aa01      	add	r2, sp, #4
    465e:	f000 fd7f 	bl	5160 <_fstat_r>
    4662:	2800      	cmp	r0, #0
    4664:	dbec      	blt.n	4640 <__smakebuf_r+0x1c>
    4666:	9802      	ldr	r0, [sp, #8]
    4668:	f400 4570 	and.w	r5, r0, #61440	; 0xf000
    466c:	f5b5 5300 	subs.w	r3, r5, #8192	; 0x2000
    4670:	425f      	negs	r7, r3
    4672:	415f      	adcs	r7, r3
    4674:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
    4678:	d10b      	bne.n	4692 <__smakebuf_r+0x6e>
    467a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    467c:	4a1d      	ldr	r2, [pc, #116]	; (46f4 <__smakebuf_r+0xd0>)
    467e:	4291      	cmp	r1, r2
    4680:	d107      	bne.n	4692 <__smakebuf_r+0x6e>
    4682:	89a3      	ldrh	r3, [r4, #12]
    4684:	f44f 6580 	mov.w	r5, #1024	; 0x400
    4688:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
    468c:	81a1      	strh	r1, [r4, #12]
    468e:	64e5      	str	r5, [r4, #76]	; 0x4c
    4690:	e005      	b.n	469e <__smakebuf_r+0x7a>
    4692:	89a0      	ldrh	r0, [r4, #12]
    4694:	f440 6500 	orr.w	r5, r0, #2048	; 0x800
    4698:	81a5      	strh	r5, [r4, #12]
    469a:	f44f 6580 	mov.w	r5, #1024	; 0x400
    469e:	4630      	mov	r0, r6
    46a0:	4629      	mov	r1, r5
    46a2:	f000 f83b 	bl	471c <_malloc_r>
    46a6:	b970      	cbnz	r0, 46c6 <__smakebuf_r+0xa2>
    46a8:	89a3      	ldrh	r3, [r4, #12]
    46aa:	f403 7200 	and.w	r2, r3, #512	; 0x200
    46ae:	b210      	sxth	r0, r2
    46b0:	b9e8      	cbnz	r0, 46ee <__smakebuf_r+0xca>
    46b2:	f043 0102 	orr.w	r1, r3, #2
    46b6:	81a1      	strh	r1, [r4, #12]
    46b8:	f104 0343 	add.w	r3, r4, #67	; 0x43
    46bc:	2201      	movs	r2, #1
    46be:	6023      	str	r3, [r4, #0]
    46c0:	6123      	str	r3, [r4, #16]
    46c2:	6162      	str	r2, [r4, #20]
    46c4:	e013      	b.n	46ee <__smakebuf_r+0xca>
    46c6:	89a2      	ldrh	r2, [r4, #12]
    46c8:	490b      	ldr	r1, [pc, #44]	; (46f8 <__smakebuf_r+0xd4>)
    46ca:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    46ce:	63f1      	str	r1, [r6, #60]	; 0x3c
    46d0:	81a3      	strh	r3, [r4, #12]
    46d2:	6020      	str	r0, [r4, #0]
    46d4:	6120      	str	r0, [r4, #16]
    46d6:	6165      	str	r5, [r4, #20]
    46d8:	b14f      	cbz	r7, 46ee <__smakebuf_r+0xca>
    46da:	4630      	mov	r0, r6
    46dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    46e0:	f000 fd50 	bl	5184 <_isatty_r>
    46e4:	b118      	cbz	r0, 46ee <__smakebuf_r+0xca>
    46e6:	89a0      	ldrh	r0, [r4, #12]
    46e8:	f040 0101 	orr.w	r1, r0, #1
    46ec:	81a1      	strh	r1, [r4, #12]
    46ee:	b011      	add	sp, #68	; 0x44
    46f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    46f2:	bf00      	nop
    46f4:	00004ee7 	.word	0x00004ee7
    46f8:	00003ded 	.word	0x00003ded

000046fc <malloc>:
    46fc:	4b02      	ldr	r3, [pc, #8]	; (4708 <malloc+0xc>)
    46fe:	4601      	mov	r1, r0
    4700:	6818      	ldr	r0, [r3, #0]
    4702:	f000 b80b 	b.w	471c <_malloc_r>
    4706:	bf00      	nop
    4708:	20000040 	.word	0x20000040

0000470c <free>:
    470c:	4b02      	ldr	r3, [pc, #8]	; (4718 <free+0xc>)
    470e:	4601      	mov	r1, r0
    4710:	6818      	ldr	r0, [r3, #0]
    4712:	f7ff bcef 	b.w	40f4 <_free_r>
    4716:	bf00      	nop
    4718:	20000040 	.word	0x20000040

0000471c <_malloc_r>:
    471c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4720:	f101 040b 	add.w	r4, r1, #11
    4724:	2c16      	cmp	r4, #22
    4726:	4606      	mov	r6, r0
    4728:	d903      	bls.n	4732 <_malloc_r+0x16>
    472a:	f034 0407 	bics.w	r4, r4, #7
    472e:	d501      	bpl.n	4734 <_malloc_r+0x18>
    4730:	e002      	b.n	4738 <_malloc_r+0x1c>
    4732:	2410      	movs	r4, #16
    4734:	428c      	cmp	r4, r1
    4736:	d202      	bcs.n	473e <_malloc_r+0x22>
    4738:	250c      	movs	r5, #12
    473a:	6035      	str	r5, [r6, #0]
    473c:	e1d9      	b.n	4af2 <_malloc_r+0x3d6>
    473e:	4630      	mov	r0, r6
    4740:	f000 fa1f 	bl	4b82 <__malloc_lock>
    4744:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    4748:	d214      	bcs.n	4774 <_malloc_r+0x58>
    474a:	4da0      	ldr	r5, [pc, #640]	; (49cc <_malloc_r+0x2b0>)
    474c:	08e1      	lsrs	r1, r4, #3
    474e:	eb05 00c1 	add.w	r0, r5, r1, lsl #3
    4752:	68c5      	ldr	r5, [r0, #12]
    4754:	4285      	cmp	r5, r0
    4756:	d105      	bne.n	4764 <_malloc_r+0x48>
    4758:	f105 0308 	add.w	r3, r5, #8
    475c:	696d      	ldr	r5, [r5, #20]
    475e:	1c8a      	adds	r2, r1, #2
    4760:	429d      	cmp	r5, r3
    4762:	d044      	beq.n	47ee <_malloc_r+0xd2>
    4764:	68e8      	ldr	r0, [r5, #12]
    4766:	68a9      	ldr	r1, [r5, #8]
    4768:	686a      	ldr	r2, [r5, #4]
    476a:	60c8      	str	r0, [r1, #12]
    476c:	f022 0303 	bic.w	r3, r2, #3
    4770:	6081      	str	r1, [r0, #8]
    4772:	e059      	b.n	4828 <_malloc_r+0x10c>
    4774:	0a62      	lsrs	r2, r4, #9
    4776:	d101      	bne.n	477c <_malloc_r+0x60>
    4778:	08e2      	lsrs	r2, r4, #3
    477a:	e01b      	b.n	47b4 <_malloc_r+0x98>
    477c:	2a04      	cmp	r2, #4
    477e:	d802      	bhi.n	4786 <_malloc_r+0x6a>
    4780:	09a2      	lsrs	r2, r4, #6
    4782:	3238      	adds	r2, #56	; 0x38
    4784:	e016      	b.n	47b4 <_malloc_r+0x98>
    4786:	2a14      	cmp	r2, #20
    4788:	d801      	bhi.n	478e <_malloc_r+0x72>
    478a:	325b      	adds	r2, #91	; 0x5b
    478c:	e012      	b.n	47b4 <_malloc_r+0x98>
    478e:	2a54      	cmp	r2, #84	; 0x54
    4790:	d802      	bhi.n	4798 <_malloc_r+0x7c>
    4792:	0b22      	lsrs	r2, r4, #12
    4794:	326e      	adds	r2, #110	; 0x6e
    4796:	e00d      	b.n	47b4 <_malloc_r+0x98>
    4798:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    479c:	d802      	bhi.n	47a4 <_malloc_r+0x88>
    479e:	0be2      	lsrs	r2, r4, #15
    47a0:	3277      	adds	r2, #119	; 0x77
    47a2:	e007      	b.n	47b4 <_malloc_r+0x98>
    47a4:	f240 5354 	movw	r3, #1364	; 0x554
    47a8:	429a      	cmp	r2, r3
    47aa:	d802      	bhi.n	47b2 <_malloc_r+0x96>
    47ac:	0ca2      	lsrs	r2, r4, #18
    47ae:	327c      	adds	r2, #124	; 0x7c
    47b0:	e000      	b.n	47b4 <_malloc_r+0x98>
    47b2:	227e      	movs	r2, #126	; 0x7e
    47b4:	4885      	ldr	r0, [pc, #532]	; (49cc <_malloc_r+0x2b0>)
    47b6:	eb00 03c2 	add.w	r3, r0, r2, lsl #3
    47ba:	68dd      	ldr	r5, [r3, #12]
    47bc:	429d      	cmp	r5, r3
    47be:	d015      	beq.n	47ec <_malloc_r+0xd0>
    47c0:	6869      	ldr	r1, [r5, #4]
    47c2:	f021 0103 	bic.w	r1, r1, #3
    47c6:	1b08      	subs	r0, r1, r4
    47c8:	280f      	cmp	r0, #15
    47ca:	dd01      	ble.n	47d0 <_malloc_r+0xb4>
    47cc:	3a01      	subs	r2, #1
    47ce:	e00d      	b.n	47ec <_malloc_r+0xd0>
    47d0:	2800      	cmp	r0, #0
    47d2:	db09      	blt.n	47e8 <_malloc_r+0xcc>
    47d4:	68eb      	ldr	r3, [r5, #12]
    47d6:	68aa      	ldr	r2, [r5, #8]
    47d8:	60d3      	str	r3, [r2, #12]
    47da:	609a      	str	r2, [r3, #8]
    47dc:	186b      	adds	r3, r5, r1
    47de:	685a      	ldr	r2, [r3, #4]
    47e0:	f042 0001 	orr.w	r0, r2, #1
    47e4:	6058      	str	r0, [r3, #4]
    47e6:	e190      	b.n	4b0a <_malloc_r+0x3ee>
    47e8:	68ed      	ldr	r5, [r5, #12]
    47ea:	e7e7      	b.n	47bc <_malloc_r+0xa0>
    47ec:	3201      	adds	r2, #1
    47ee:	4977      	ldr	r1, [pc, #476]	; (49cc <_malloc_r+0x2b0>)
    47f0:	690d      	ldr	r5, [r1, #16]
    47f2:	f101 0708 	add.w	r7, r1, #8
    47f6:	42bd      	cmp	r5, r7
    47f8:	d068      	beq.n	48cc <_malloc_r+0x1b0>
    47fa:	6868      	ldr	r0, [r5, #4]
    47fc:	f020 0303 	bic.w	r3, r0, #3
    4800:	1b18      	subs	r0, r3, r4
    4802:	280f      	cmp	r0, #15
    4804:	dd0c      	ble.n	4820 <_malloc_r+0x104>
    4806:	192b      	adds	r3, r5, r4
    4808:	614b      	str	r3, [r1, #20]
    480a:	610b      	str	r3, [r1, #16]
    480c:	f044 0401 	orr.w	r4, r4, #1
    4810:	f040 0101 	orr.w	r1, r0, #1
    4814:	606c      	str	r4, [r5, #4]
    4816:	60df      	str	r7, [r3, #12]
    4818:	609f      	str	r7, [r3, #8]
    481a:	6059      	str	r1, [r3, #4]
    481c:	5018      	str	r0, [r3, r0]
    481e:	e174      	b.n	4b0a <_malloc_r+0x3ee>
    4820:	2800      	cmp	r0, #0
    4822:	614f      	str	r7, [r1, #20]
    4824:	610f      	str	r7, [r1, #16]
    4826:	db01      	blt.n	482c <_malloc_r+0x110>
    4828:	18eb      	adds	r3, r5, r3
    482a:	e7d8      	b.n	47de <_malloc_r+0xc2>
    482c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4830:	d20f      	bcs.n	4852 <_malloc_r+0x136>
    4832:	08db      	lsrs	r3, r3, #3
    4834:	1098      	asrs	r0, r3, #2
    4836:	2701      	movs	r7, #1
    4838:	fa07 f700 	lsl.w	r7, r7, r0
    483c:	6848      	ldr	r0, [r1, #4]
    483e:	4307      	orrs	r7, r0
    4840:	604f      	str	r7, [r1, #4]
    4842:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
    4846:	60e9      	str	r1, [r5, #12]
    4848:	688b      	ldr	r3, [r1, #8]
    484a:	60ab      	str	r3, [r5, #8]
    484c:	60dd      	str	r5, [r3, #12]
    484e:	608d      	str	r5, [r1, #8]
    4850:	e03c      	b.n	48cc <_malloc_r+0x1b0>
    4852:	0a58      	lsrs	r0, r3, #9
    4854:	2804      	cmp	r0, #4
    4856:	d802      	bhi.n	485e <_malloc_r+0x142>
    4858:	0998      	lsrs	r0, r3, #6
    485a:	3038      	adds	r0, #56	; 0x38
    485c:	e016      	b.n	488c <_malloc_r+0x170>
    485e:	2814      	cmp	r0, #20
    4860:	d801      	bhi.n	4866 <_malloc_r+0x14a>
    4862:	305b      	adds	r0, #91	; 0x5b
    4864:	e012      	b.n	488c <_malloc_r+0x170>
    4866:	2854      	cmp	r0, #84	; 0x54
    4868:	d802      	bhi.n	4870 <_malloc_r+0x154>
    486a:	0b18      	lsrs	r0, r3, #12
    486c:	306e      	adds	r0, #110	; 0x6e
    486e:	e00d      	b.n	488c <_malloc_r+0x170>
    4870:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
    4874:	d802      	bhi.n	487c <_malloc_r+0x160>
    4876:	0bd8      	lsrs	r0, r3, #15
    4878:	3077      	adds	r0, #119	; 0x77
    487a:	e007      	b.n	488c <_malloc_r+0x170>
    487c:	f240 5754 	movw	r7, #1364	; 0x554
    4880:	42b8      	cmp	r0, r7
    4882:	d802      	bhi.n	488a <_malloc_r+0x16e>
    4884:	0c98      	lsrs	r0, r3, #18
    4886:	307c      	adds	r0, #124	; 0x7c
    4888:	e000      	b.n	488c <_malloc_r+0x170>
    488a:	207e      	movs	r0, #126	; 0x7e
    488c:	f8df e13c 	ldr.w	lr, [pc, #316]	; 49cc <_malloc_r+0x2b0>
    4890:	eb0e 07c0 	add.w	r7, lr, r0, lsl #3
    4894:	68b9      	ldr	r1, [r7, #8]
    4896:	42b9      	cmp	r1, r7
    4898:	d10e      	bne.n	48b8 <_malloc_r+0x19c>
    489a:	1087      	asrs	r7, r0, #2
    489c:	2301      	movs	r3, #1
    489e:	fa03 f007 	lsl.w	r0, r3, r7
    48a2:	f8de 7004 	ldr.w	r7, [lr, #4]
    48a6:	ea40 0307 	orr.w	r3, r0, r7
    48aa:	f8ce 3004 	str.w	r3, [lr, #4]
    48ae:	4608      	mov	r0, r1
    48b0:	e008      	b.n	48c4 <_malloc_r+0x1a8>
    48b2:	6889      	ldr	r1, [r1, #8]
    48b4:	42b9      	cmp	r1, r7
    48b6:	d004      	beq.n	48c2 <_malloc_r+0x1a6>
    48b8:	6848      	ldr	r0, [r1, #4]
    48ba:	f020 0003 	bic.w	r0, r0, #3
    48be:	4283      	cmp	r3, r0
    48c0:	d3f7      	bcc.n	48b2 <_malloc_r+0x196>
    48c2:	68c8      	ldr	r0, [r1, #12]
    48c4:	60e8      	str	r0, [r5, #12]
    48c6:	60a9      	str	r1, [r5, #8]
    48c8:	60cd      	str	r5, [r1, #12]
    48ca:	6085      	str	r5, [r0, #8]
    48cc:	4f3f      	ldr	r7, [pc, #252]	; (49cc <_malloc_r+0x2b0>)
    48ce:	1095      	asrs	r5, r2, #2
    48d0:	2001      	movs	r0, #1
    48d2:	6879      	ldr	r1, [r7, #4]
    48d4:	fa00 f305 	lsl.w	r3, r0, r5
    48d8:	428b      	cmp	r3, r1
    48da:	d85d      	bhi.n	4998 <_malloc_r+0x27c>
    48dc:	420b      	tst	r3, r1
    48de:	d105      	bne.n	48ec <_malloc_r+0x1d0>
    48e0:	f022 0203 	bic.w	r2, r2, #3
    48e4:	005b      	lsls	r3, r3, #1
    48e6:	3204      	adds	r2, #4
    48e8:	420b      	tst	r3, r1
    48ea:	d0fb      	beq.n	48e4 <_malloc_r+0x1c8>
    48ec:	4d37      	ldr	r5, [pc, #220]	; (49cc <_malloc_r+0x2b0>)
    48ee:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
    48f2:	4677      	mov	r7, lr
    48f4:	4610      	mov	r0, r2
    48f6:	68fd      	ldr	r5, [r7, #12]
    48f8:	42bd      	cmp	r5, r7
    48fa:	d02d      	beq.n	4958 <_malloc_r+0x23c>
    48fc:	6869      	ldr	r1, [r5, #4]
    48fe:	f021 0c03 	bic.w	ip, r1, #3
    4902:	ebc4 010c 	rsb	r1, r4, ip
    4906:	290f      	cmp	r1, #15
    4908:	dd13      	ble.n	4932 <_malloc_r+0x216>
    490a:	192b      	adds	r3, r5, r4
    490c:	f044 0401 	orr.w	r4, r4, #1
    4910:	68ea      	ldr	r2, [r5, #12]
    4912:	606c      	str	r4, [r5, #4]
    4914:	f855 0f08 	ldr.w	r0, [r5, #8]!
    4918:	5059      	str	r1, [r3, r1]
    491a:	60c2      	str	r2, [r0, #12]
    491c:	6090      	str	r0, [r2, #8]
    491e:	4a2b      	ldr	r2, [pc, #172]	; (49cc <_malloc_r+0x2b0>)
    4920:	f041 0001 	orr.w	r0, r1, #1
    4924:	6153      	str	r3, [r2, #20]
    4926:	6113      	str	r3, [r2, #16]
    4928:	3208      	adds	r2, #8
    492a:	60da      	str	r2, [r3, #12]
    492c:	609a      	str	r2, [r3, #8]
    492e:	6058      	str	r0, [r3, #4]
    4930:	e00c      	b.n	494c <_malloc_r+0x230>
    4932:	2900      	cmp	r1, #0
    4934:	db0e      	blt.n	4954 <_malloc_r+0x238>
    4936:	eb05 000c 	add.w	r0, r5, ip
    493a:	68e9      	ldr	r1, [r5, #12]
    493c:	6842      	ldr	r2, [r0, #4]
    493e:	f042 0301 	orr.w	r3, r2, #1
    4942:	6043      	str	r3, [r0, #4]
    4944:	f855 0f08 	ldr.w	r0, [r5, #8]!
    4948:	60c1      	str	r1, [r0, #12]
    494a:	6088      	str	r0, [r1, #8]
    494c:	4630      	mov	r0, r6
    494e:	f000 f919 	bl	4b84 <__malloc_unlock>
    4952:	e0de      	b.n	4b12 <_malloc_r+0x3f6>
    4954:	68ed      	ldr	r5, [r5, #12]
    4956:	e7cf      	b.n	48f8 <_malloc_r+0x1dc>
    4958:	3001      	adds	r0, #1
    495a:	0781      	lsls	r1, r0, #30
    495c:	f105 0708 	add.w	r7, r5, #8
    4960:	d1c9      	bne.n	48f6 <_malloc_r+0x1da>
    4962:	4671      	mov	r1, lr
    4964:	0795      	lsls	r5, r2, #30
    4966:	d105      	bne.n	4974 <_malloc_r+0x258>
    4968:	4a18      	ldr	r2, [pc, #96]	; (49cc <_malloc_r+0x2b0>)
    496a:	6855      	ldr	r5, [r2, #4]
    496c:	ea25 0503 	bic.w	r5, r5, r3
    4970:	6055      	str	r5, [r2, #4]
    4972:	e005      	b.n	4980 <_malloc_r+0x264>
    4974:	f1a1 0708 	sub.w	r7, r1, #8
    4978:	6809      	ldr	r1, [r1, #0]
    497a:	3a01      	subs	r2, #1
    497c:	42b9      	cmp	r1, r7
    497e:	d0f1      	beq.n	4964 <_malloc_r+0x248>
    4980:	4f12      	ldr	r7, [pc, #72]	; (49cc <_malloc_r+0x2b0>)
    4982:	687f      	ldr	r7, [r7, #4]
    4984:	005b      	lsls	r3, r3, #1
    4986:	42bb      	cmp	r3, r7
    4988:	d806      	bhi.n	4998 <_malloc_r+0x27c>
    498a:	b12b      	cbz	r3, 4998 <_malloc_r+0x27c>
    498c:	4602      	mov	r2, r0
    498e:	423b      	tst	r3, r7
    4990:	d1ac      	bne.n	48ec <_malloc_r+0x1d0>
    4992:	3204      	adds	r2, #4
    4994:	005b      	lsls	r3, r3, #1
    4996:	e7fa      	b.n	498e <_malloc_r+0x272>
    4998:	4b0c      	ldr	r3, [pc, #48]	; (49cc <_malloc_r+0x2b0>)
    499a:	689f      	ldr	r7, [r3, #8]
    499c:	6878      	ldr	r0, [r7, #4]
    499e:	f020 0903 	bic.w	r9, r0, #3
    49a2:	45a1      	cmp	r9, r4
    49a4:	4619      	mov	r1, r3
    49a6:	d304      	bcc.n	49b2 <_malloc_r+0x296>
    49a8:	ebc4 0009 	rsb	r0, r4, r9
    49ac:	280f      	cmp	r0, #15
    49ae:	f300 80a2 	bgt.w	4af6 <_malloc_r+0x3da>
    49b2:	4a07      	ldr	r2, [pc, #28]	; (49d0 <_malloc_r+0x2b4>)
    49b4:	f8d1 3408 	ldr.w	r3, [r1, #1032]	; 0x408
    49b8:	6815      	ldr	r5, [r2, #0]
    49ba:	3301      	adds	r3, #1
    49bc:	eb07 0a09 	add.w	sl, r7, r9
    49c0:	eb04 0805 	add.w	r8, r4, r5
    49c4:	d106      	bne.n	49d4 <_malloc_r+0x2b8>
    49c6:	f108 0810 	add.w	r8, r8, #16
    49ca:	e00b      	b.n	49e4 <_malloc_r+0x2c8>
    49cc:	200004ec 	.word	0x200004ec
    49d0:	20000994 	.word	0x20000994
    49d4:	f508 5080 	add.w	r0, r8, #4096	; 0x1000
    49d8:	f100 010f 	add.w	r1, r0, #15
    49dc:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
    49e0:	f022 080f 	bic.w	r8, r2, #15
    49e4:	4630      	mov	r0, r6
    49e6:	4641      	mov	r1, r8
    49e8:	f000 fa3c 	bl	4e64 <_sbrk_r>
    49ec:	1c42      	adds	r2, r0, #1
    49ee:	4605      	mov	r5, r0
    49f0:	d071      	beq.n	4ad6 <_malloc_r+0x3ba>
    49f2:	4550      	cmp	r0, sl
    49f4:	d202      	bcs.n	49fc <_malloc_r+0x2e0>
    49f6:	4b48      	ldr	r3, [pc, #288]	; (4b18 <_malloc_r+0x3fc>)
    49f8:	429f      	cmp	r7, r3
    49fa:	d16c      	bne.n	4ad6 <_malloc_r+0x3ba>
    49fc:	4847      	ldr	r0, [pc, #284]	; (4b1c <_malloc_r+0x400>)
    49fe:	4a46      	ldr	r2, [pc, #280]	; (4b18 <_malloc_r+0x3fc>)
    4a00:	6841      	ldr	r1, [r0, #4]
    4a02:	4555      	cmp	r5, sl
    4a04:	eb08 0301 	add.w	r3, r8, r1
    4a08:	6043      	str	r3, [r0, #4]
    4a0a:	d107      	bne.n	4a1c <_malloc_r+0x300>
    4a0c:	0529      	lsls	r1, r5, #20
    4a0e:	d105      	bne.n	4a1c <_malloc_r+0x300>
    4a10:	6895      	ldr	r5, [r2, #8]
    4a12:	44c8      	add	r8, r9
    4a14:	f048 0001 	orr.w	r0, r8, #1
    4a18:	6068      	str	r0, [r5, #4]
    4a1a:	e051      	b.n	4ac0 <_malloc_r+0x3a4>
    4a1c:	f8d2 0408 	ldr.w	r0, [r2, #1032]	; 0x408
    4a20:	1c42      	adds	r2, r0, #1
    4a22:	d103      	bne.n	4a2c <_malloc_r+0x310>
    4a24:	4a3c      	ldr	r2, [pc, #240]	; (4b18 <_malloc_r+0x3fc>)
    4a26:	f8c2 5408 	str.w	r5, [r2, #1032]	; 0x408
    4a2a:	e005      	b.n	4a38 <_malloc_r+0x31c>
    4a2c:	ebca 0a05 	rsb	sl, sl, r5
    4a30:	eb03 010a 	add.w	r1, r3, sl
    4a34:	4b39      	ldr	r3, [pc, #228]	; (4b1c <_malloc_r+0x400>)
    4a36:	6059      	str	r1, [r3, #4]
    4a38:	f015 0007 	ands.w	r0, r5, #7
    4a3c:	bf1c      	itt	ne
    4a3e:	f1c0 0008 	rsbne	r0, r0, #8
    4a42:	182d      	addne	r5, r5, r0
    4a44:	eb05 0c08 	add.w	ip, r5, r8
    4a48:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
    4a4c:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
    4a50:	eba1 581e 	sub.w	r8, r1, lr, lsr #20
    4a54:	4641      	mov	r1, r8
    4a56:	4630      	mov	r0, r6
    4a58:	f000 fa04 	bl	4e64 <_sbrk_r>
    4a5c:	4a2f      	ldr	r2, [pc, #188]	; (4b1c <_malloc_r+0x400>)
    4a5e:	1c43      	adds	r3, r0, #1
    4a60:	6853      	ldr	r3, [r2, #4]
    4a62:	bf08      	it	eq
    4a64:	f04f 0800 	moveq.w	r8, #0
    4a68:	eb08 0103 	add.w	r1, r8, r3
    4a6c:	bf08      	it	eq
    4a6e:	4628      	moveq	r0, r5
    4a70:	6051      	str	r1, [r2, #4]
    4a72:	1b40      	subs	r0, r0, r5
    4a74:	4a28      	ldr	r2, [pc, #160]	; (4b18 <_malloc_r+0x3fc>)
    4a76:	eb00 0308 	add.w	r3, r0, r8
    4a7a:	f043 0101 	orr.w	r1, r3, #1
    4a7e:	4297      	cmp	r7, r2
    4a80:	6095      	str	r5, [r2, #8]
    4a82:	6069      	str	r1, [r5, #4]
    4a84:	d01c      	beq.n	4ac0 <_malloc_r+0x3a4>
    4a86:	f1b9 0f0f 	cmp.w	r9, #15
    4a8a:	d802      	bhi.n	4a92 <_malloc_r+0x376>
    4a8c:	2201      	movs	r2, #1
    4a8e:	606a      	str	r2, [r5, #4]
    4a90:	e021      	b.n	4ad6 <_malloc_r+0x3ba>
    4a92:	687d      	ldr	r5, [r7, #4]
    4a94:	f1a9 090c 	sub.w	r9, r9, #12
    4a98:	f029 0907 	bic.w	r9, r9, #7
    4a9c:	eb07 0309 	add.w	r3, r7, r9
    4aa0:	f005 0201 	and.w	r2, r5, #1
    4aa4:	2105      	movs	r1, #5
    4aa6:	ea49 0002 	orr.w	r0, r9, r2
    4aaa:	f1b9 0f0f 	cmp.w	r9, #15
    4aae:	6078      	str	r0, [r7, #4]
    4ab0:	6059      	str	r1, [r3, #4]
    4ab2:	6099      	str	r1, [r3, #8]
    4ab4:	d904      	bls.n	4ac0 <_malloc_r+0x3a4>
    4ab6:	4630      	mov	r0, r6
    4ab8:	f107 0108 	add.w	r1, r7, #8
    4abc:	f7ff fb1a 	bl	40f4 <_free_r>
    4ac0:	4a16      	ldr	r2, [pc, #88]	; (4b1c <_malloc_r+0x400>)
    4ac2:	6853      	ldr	r3, [r2, #4]
    4ac4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    4ac6:	6b15      	ldr	r5, [r2, #48]	; 0x30
    4ac8:	428b      	cmp	r3, r1
    4aca:	bf88      	it	hi
    4acc:	62d3      	strhi	r3, [r2, #44]	; 0x2c
    4ace:	42ab      	cmp	r3, r5
    4ad0:	bf84      	itt	hi
    4ad2:	4d12      	ldrhi	r5, [pc, #72]	; (4b1c <_malloc_r+0x400>)
    4ad4:	632b      	strhi	r3, [r5, #48]	; 0x30
    4ad6:	4810      	ldr	r0, [pc, #64]	; (4b18 <_malloc_r+0x3fc>)
    4ad8:	6882      	ldr	r2, [r0, #8]
    4ada:	6853      	ldr	r3, [r2, #4]
    4adc:	f023 0103 	bic.w	r1, r3, #3
    4ae0:	42a1      	cmp	r1, r4
    4ae2:	ebc4 0001 	rsb	r0, r4, r1
    4ae6:	d301      	bcc.n	4aec <_malloc_r+0x3d0>
    4ae8:	280f      	cmp	r0, #15
    4aea:	dc04      	bgt.n	4af6 <_malloc_r+0x3da>
    4aec:	4630      	mov	r0, r6
    4aee:	f000 f849 	bl	4b84 <__malloc_unlock>
    4af2:	2500      	movs	r5, #0
    4af4:	e00d      	b.n	4b12 <_malloc_r+0x3f6>
    4af6:	4a08      	ldr	r2, [pc, #32]	; (4b18 <_malloc_r+0x3fc>)
    4af8:	6895      	ldr	r5, [r2, #8]
    4afa:	f044 0301 	orr.w	r3, r4, #1
    4afe:	192c      	adds	r4, r5, r4
    4b00:	f040 0101 	orr.w	r1, r0, #1
    4b04:	606b      	str	r3, [r5, #4]
    4b06:	6094      	str	r4, [r2, #8]
    4b08:	6061      	str	r1, [r4, #4]
    4b0a:	4630      	mov	r0, r6
    4b0c:	f000 f83a 	bl	4b84 <__malloc_unlock>
    4b10:	3508      	adds	r5, #8
    4b12:	4628      	mov	r0, r5
    4b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4b18:	200004ec 	.word	0x200004ec
    4b1c:	20000994 	.word	0x20000994

00004b20 <memchr>:
    4b20:	b510      	push	{r4, lr}
    4b22:	b2c9      	uxtb	r1, r1
    4b24:	4603      	mov	r3, r0
    4b26:	1882      	adds	r2, r0, r2
    4b28:	4293      	cmp	r3, r2
    4b2a:	4618      	mov	r0, r3
    4b2c:	d004      	beq.n	4b38 <memchr+0x18>
    4b2e:	7804      	ldrb	r4, [r0, #0]
    4b30:	3301      	adds	r3, #1
    4b32:	428c      	cmp	r4, r1
    4b34:	d1f8      	bne.n	4b28 <memchr+0x8>
    4b36:	e000      	b.n	4b3a <memchr+0x1a>
    4b38:	2000      	movs	r0, #0
    4b3a:	bd10      	pop	{r4, pc}

00004b3c <memcpy>:
    4b3c:	b510      	push	{r4, lr}
    4b3e:	2300      	movs	r3, #0
    4b40:	4293      	cmp	r3, r2
    4b42:	d003      	beq.n	4b4c <memcpy+0x10>
    4b44:	5ccc      	ldrb	r4, [r1, r3]
    4b46:	54c4      	strb	r4, [r0, r3]
    4b48:	3301      	adds	r3, #1
    4b4a:	e7f9      	b.n	4b40 <memcpy+0x4>
    4b4c:	bd10      	pop	{r4, pc}

00004b4e <memmove>:
    4b4e:	4281      	cmp	r1, r0
    4b50:	b570      	push	{r4, r5, r6, lr}
    4b52:	d20e      	bcs.n	4b72 <memmove+0x24>
    4b54:	188c      	adds	r4, r1, r2
    4b56:	42a0      	cmp	r0, r4
    4b58:	d20b      	bcs.n	4b72 <memmove+0x24>
    4b5a:	1885      	adds	r5, r0, r2
    4b5c:	4613      	mov	r3, r2
    4b5e:	f113 33ff 	adds.w	r3, r3, #4294967295
    4b62:	d305      	bcc.n	4b70 <memmove+0x22>
    4b64:	4251      	negs	r1, r2
    4b66:	1866      	adds	r6, r4, r1
    4b68:	1869      	adds	r1, r5, r1
    4b6a:	5cf6      	ldrb	r6, [r6, r3]
    4b6c:	54ce      	strb	r6, [r1, r3]
    4b6e:	e7f6      	b.n	4b5e <memmove+0x10>
    4b70:	bd70      	pop	{r4, r5, r6, pc}
    4b72:	2300      	movs	r3, #0
    4b74:	4293      	cmp	r3, r2
    4b76:	d003      	beq.n	4b80 <memmove+0x32>
    4b78:	5ccc      	ldrb	r4, [r1, r3]
    4b7a:	54c4      	strb	r4, [r0, r3]
    4b7c:	3301      	adds	r3, #1
    4b7e:	e7f9      	b.n	4b74 <memmove+0x26>
    4b80:	bd70      	pop	{r4, r5, r6, pc}

00004b82 <__malloc_lock>:
    4b82:	4770      	bx	lr

00004b84 <__malloc_unlock>:
    4b84:	4770      	bx	lr
	...

00004b88 <_realloc_r>:
    4b88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4b8c:	4681      	mov	r9, r0
    4b8e:	4616      	mov	r6, r2
    4b90:	460c      	mov	r4, r1
    4b92:	b921      	cbnz	r1, 4b9e <_realloc_r+0x16>
    4b94:	4611      	mov	r1, r2
    4b96:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4b9a:	f7ff bdbf 	b.w	471c <_malloc_r>
    4b9e:	f7ff fff0 	bl	4b82 <__malloc_lock>
    4ba2:	f106 070b 	add.w	r7, r6, #11
    4ba6:	f854 5c04 	ldr.w	r5, [r4, #-4]
    4baa:	2f16      	cmp	r7, #22
    4bac:	f1a4 0b08 	sub.w	fp, r4, #8
    4bb0:	f025 0803 	bic.w	r8, r5, #3
    4bb4:	d903      	bls.n	4bbe <_realloc_r+0x36>
    4bb6:	f037 0707 	bics.w	r7, r7, #7
    4bba:	d501      	bpl.n	4bc0 <_realloc_r+0x38>
    4bbc:	e002      	b.n	4bc4 <_realloc_r+0x3c>
    4bbe:	2710      	movs	r7, #16
    4bc0:	42b7      	cmp	r7, r6
    4bc2:	d204      	bcs.n	4bce <_realloc_r+0x46>
    4bc4:	200c      	movs	r0, #12
    4bc6:	f8c9 0000 	str.w	r0, [r9]
    4bca:	2600      	movs	r6, #0
    4bcc:	e145      	b.n	4e5a <_realloc_r+0x2d2>
    4bce:	45b8      	cmp	r8, r7
    4bd0:	f280 811a 	bge.w	4e08 <_realloc_r+0x280>
    4bd4:	4aa2      	ldr	r2, [pc, #648]	; (4e60 <_realloc_r+0x2d8>)
    4bd6:	6891      	ldr	r1, [r2, #8]
    4bd8:	eb0b 0308 	add.w	r3, fp, r8
    4bdc:	428b      	cmp	r3, r1
    4bde:	d006      	beq.n	4bee <_realloc_r+0x66>
    4be0:	6858      	ldr	r0, [r3, #4]
    4be2:	f020 0201 	bic.w	r2, r0, #1
    4be6:	1898      	adds	r0, r3, r2
    4be8:	6842      	ldr	r2, [r0, #4]
    4bea:	07d0      	lsls	r0, r2, #31
    4bec:	d426      	bmi.n	4c3c <_realloc_r+0xb4>
    4bee:	685a      	ldr	r2, [r3, #4]
    4bf0:	428b      	cmp	r3, r1
    4bf2:	f022 0003 	bic.w	r0, r2, #3
    4bf6:	eb00 0a08 	add.w	sl, r0, r8
    4bfa:	d118      	bne.n	4c2e <_realloc_r+0xa6>
    4bfc:	f107 0210 	add.w	r2, r7, #16
    4c00:	4592      	cmp	sl, r2
    4c02:	db1d      	blt.n	4c40 <_realloc_r+0xb8>
    4c04:	eb0b 0507 	add.w	r5, fp, r7
    4c08:	ebc7 0a0a 	rsb	sl, r7, sl
    4c0c:	f04a 0101 	orr.w	r1, sl, #1
    4c10:	6069      	str	r1, [r5, #4]
    4c12:	f854 2c04 	ldr.w	r2, [r4, #-4]
    4c16:	4e92      	ldr	r6, [pc, #584]	; (4e60 <_realloc_r+0x2d8>)
    4c18:	f002 0301 	and.w	r3, r2, #1
    4c1c:	431f      	orrs	r7, r3
    4c1e:	60b5      	str	r5, [r6, #8]
    4c20:	f844 7c04 	str.w	r7, [r4, #-4]
    4c24:	4648      	mov	r0, r9
    4c26:	f7ff ffad 	bl	4b84 <__malloc_unlock>
    4c2a:	4626      	mov	r6, r4
    4c2c:	e115      	b.n	4e5a <_realloc_r+0x2d2>
    4c2e:	45ba      	cmp	sl, r7
    4c30:	db06      	blt.n	4c40 <_realloc_r+0xb8>
    4c32:	68dd      	ldr	r5, [r3, #12]
    4c34:	689e      	ldr	r6, [r3, #8]
    4c36:	60f5      	str	r5, [r6, #12]
    4c38:	60ae      	str	r6, [r5, #8]
    4c3a:	e0e6      	b.n	4e0a <_realloc_r+0x282>
    4c3c:	2000      	movs	r0, #0
    4c3e:	4603      	mov	r3, r0
    4c40:	07ea      	lsls	r2, r5, #31
    4c42:	f100 8091 	bmi.w	4d68 <_realloc_r+0x1e0>
    4c46:	f854 5c08 	ldr.w	r5, [r4, #-8]
    4c4a:	ebc5 050b 	rsb	r5, r5, fp
    4c4e:	686a      	ldr	r2, [r5, #4]
    4c50:	f022 0203 	bic.w	r2, r2, #3
    4c54:	2b00      	cmp	r3, #0
    4c56:	d051      	beq.n	4cfc <_realloc_r+0x174>
    4c58:	eb02 0a08 	add.w	sl, r2, r8
    4c5c:	428b      	cmp	r3, r1
    4c5e:	4482      	add	sl, r0
    4c60:	d145      	bne.n	4cee <_realloc_r+0x166>
    4c62:	f107 0310 	add.w	r3, r7, #16
    4c66:	459a      	cmp	sl, r3
    4c68:	db48      	blt.n	4cfc <_realloc_r+0x174>
    4c6a:	462e      	mov	r6, r5
    4c6c:	68e9      	ldr	r1, [r5, #12]
    4c6e:	f856 3f08 	ldr.w	r3, [r6, #8]!
    4c72:	f1a8 0204 	sub.w	r2, r8, #4
    4c76:	2a24      	cmp	r2, #36	; 0x24
    4c78:	60d9      	str	r1, [r3, #12]
    4c7a:	608b      	str	r3, [r1, #8]
    4c7c:	d825      	bhi.n	4cca <_realloc_r+0x142>
    4c7e:	2a13      	cmp	r2, #19
    4c80:	d91b      	bls.n	4cba <_realloc_r+0x132>
    4c82:	6821      	ldr	r1, [r4, #0]
    4c84:	60a9      	str	r1, [r5, #8]
    4c86:	6863      	ldr	r3, [r4, #4]
    4c88:	2a1b      	cmp	r2, #27
    4c8a:	60eb      	str	r3, [r5, #12]
    4c8c:	d803      	bhi.n	4c96 <_realloc_r+0x10e>
    4c8e:	f105 0010 	add.w	r0, r5, #16
    4c92:	3408      	adds	r4, #8
    4c94:	e012      	b.n	4cbc <_realloc_r+0x134>
    4c96:	68a0      	ldr	r0, [r4, #8]
    4c98:	6128      	str	r0, [r5, #16]
    4c9a:	68e1      	ldr	r1, [r4, #12]
    4c9c:	2a24      	cmp	r2, #36	; 0x24
    4c9e:	6169      	str	r1, [r5, #20]
    4ca0:	d003      	beq.n	4caa <_realloc_r+0x122>
    4ca2:	f105 0018 	add.w	r0, r5, #24
    4ca6:	3410      	adds	r4, #16
    4ca8:	e008      	b.n	4cbc <_realloc_r+0x134>
    4caa:	6922      	ldr	r2, [r4, #16]
    4cac:	61aa      	str	r2, [r5, #24]
    4cae:	6963      	ldr	r3, [r4, #20]
    4cb0:	f105 0020 	add.w	r0, r5, #32
    4cb4:	61eb      	str	r3, [r5, #28]
    4cb6:	3418      	adds	r4, #24
    4cb8:	e000      	b.n	4cbc <_realloc_r+0x134>
    4cba:	4630      	mov	r0, r6
    4cbc:	6821      	ldr	r1, [r4, #0]
    4cbe:	6001      	str	r1, [r0, #0]
    4cc0:	6862      	ldr	r2, [r4, #4]
    4cc2:	6042      	str	r2, [r0, #4]
    4cc4:	68a3      	ldr	r3, [r4, #8]
    4cc6:	6083      	str	r3, [r0, #8]
    4cc8:	e003      	b.n	4cd2 <_realloc_r+0x14a>
    4cca:	4630      	mov	r0, r6
    4ccc:	4621      	mov	r1, r4
    4cce:	f7ff ff3e 	bl	4b4e <memmove>
    4cd2:	19e8      	adds	r0, r5, r7
    4cd4:	ebc7 0a0a 	rsb	sl, r7, sl
    4cd8:	f04a 0201 	orr.w	r2, sl, #1
    4cdc:	6042      	str	r2, [r0, #4]
    4cde:	686b      	ldr	r3, [r5, #4]
    4ce0:	495f      	ldr	r1, [pc, #380]	; (4e60 <_realloc_r+0x2d8>)
    4ce2:	6088      	str	r0, [r1, #8]
    4ce4:	f003 0001 	and.w	r0, r3, #1
    4ce8:	4307      	orrs	r7, r0
    4cea:	606f      	str	r7, [r5, #4]
    4cec:	e088      	b.n	4e00 <_realloc_r+0x278>
    4cee:	45ba      	cmp	sl, r7
    4cf0:	db04      	blt.n	4cfc <_realloc_r+0x174>
    4cf2:	68d9      	ldr	r1, [r3, #12]
    4cf4:	6898      	ldr	r0, [r3, #8]
    4cf6:	60c1      	str	r1, [r0, #12]
    4cf8:	6088      	str	r0, [r1, #8]
    4cfa:	e003      	b.n	4d04 <_realloc_r+0x17c>
    4cfc:	eb02 0a08 	add.w	sl, r2, r8
    4d00:	45ba      	cmp	sl, r7
    4d02:	db31      	blt.n	4d68 <_realloc_r+0x1e0>
    4d04:	4628      	mov	r0, r5
    4d06:	68eb      	ldr	r3, [r5, #12]
    4d08:	f850 1f08 	ldr.w	r1, [r0, #8]!
    4d0c:	f1a8 0204 	sub.w	r2, r8, #4
    4d10:	2a24      	cmp	r2, #36	; 0x24
    4d12:	60cb      	str	r3, [r1, #12]
    4d14:	6099      	str	r1, [r3, #8]
    4d16:	d823      	bhi.n	4d60 <_realloc_r+0x1d8>
    4d18:	2a13      	cmp	r2, #19
    4d1a:	d91a      	bls.n	4d52 <_realloc_r+0x1ca>
    4d1c:	6820      	ldr	r0, [r4, #0]
    4d1e:	60a8      	str	r0, [r5, #8]
    4d20:	6866      	ldr	r6, [r4, #4]
    4d22:	2a1b      	cmp	r2, #27
    4d24:	60ee      	str	r6, [r5, #12]
    4d26:	d803      	bhi.n	4d30 <_realloc_r+0x1a8>
    4d28:	f105 0010 	add.w	r0, r5, #16
    4d2c:	3408      	adds	r4, #8
    4d2e:	e010      	b.n	4d52 <_realloc_r+0x1ca>
    4d30:	68a3      	ldr	r3, [r4, #8]
    4d32:	612b      	str	r3, [r5, #16]
    4d34:	68e1      	ldr	r1, [r4, #12]
    4d36:	2a24      	cmp	r2, #36	; 0x24
    4d38:	6169      	str	r1, [r5, #20]
    4d3a:	d003      	beq.n	4d44 <_realloc_r+0x1bc>
    4d3c:	f105 0018 	add.w	r0, r5, #24
    4d40:	3410      	adds	r4, #16
    4d42:	e006      	b.n	4d52 <_realloc_r+0x1ca>
    4d44:	6922      	ldr	r2, [r4, #16]
    4d46:	61aa      	str	r2, [r5, #24]
    4d48:	6960      	ldr	r0, [r4, #20]
    4d4a:	3418      	adds	r4, #24
    4d4c:	61e8      	str	r0, [r5, #28]
    4d4e:	f105 0020 	add.w	r0, r5, #32
    4d52:	6826      	ldr	r6, [r4, #0]
    4d54:	6006      	str	r6, [r0, #0]
    4d56:	6863      	ldr	r3, [r4, #4]
    4d58:	6043      	str	r3, [r0, #4]
    4d5a:	68a1      	ldr	r1, [r4, #8]
    4d5c:	6081      	str	r1, [r0, #8]
    4d5e:	e055      	b.n	4e0c <_realloc_r+0x284>
    4d60:	4621      	mov	r1, r4
    4d62:	f7ff fef4 	bl	4b4e <memmove>
    4d66:	e051      	b.n	4e0c <_realloc_r+0x284>
    4d68:	4631      	mov	r1, r6
    4d6a:	4648      	mov	r0, r9
    4d6c:	f7ff fcd6 	bl	471c <_malloc_r>
    4d70:	4606      	mov	r6, r0
    4d72:	2800      	cmp	r0, #0
    4d74:	d044      	beq.n	4e00 <_realloc_r+0x278>
    4d76:	f854 1c04 	ldr.w	r1, [r4, #-4]
    4d7a:	f021 0301 	bic.w	r3, r1, #1
    4d7e:	f1a0 0208 	sub.w	r2, r0, #8
    4d82:	eb0b 0103 	add.w	r1, fp, r3
    4d86:	428a      	cmp	r2, r1
    4d88:	d106      	bne.n	4d98 <_realloc_r+0x210>
    4d8a:	f850 6c04 	ldr.w	r6, [r0, #-4]
    4d8e:	f026 0503 	bic.w	r5, r6, #3
    4d92:	eb05 0a08 	add.w	sl, r5, r8
    4d96:	e038      	b.n	4e0a <_realloc_r+0x282>
    4d98:	f1a8 0204 	sub.w	r2, r8, #4
    4d9c:	2a24      	cmp	r2, #36	; 0x24
    4d9e:	d828      	bhi.n	4df2 <_realloc_r+0x26a>
    4da0:	2a13      	cmp	r2, #19
    4da2:	d91e      	bls.n	4de2 <_realloc_r+0x25a>
    4da4:	6823      	ldr	r3, [r4, #0]
    4da6:	6003      	str	r3, [r0, #0]
    4da8:	6861      	ldr	r1, [r4, #4]
    4daa:	2a1b      	cmp	r2, #27
    4dac:	6041      	str	r1, [r0, #4]
    4dae:	d804      	bhi.n	4dba <_realloc_r+0x232>
    4db0:	f100 0008 	add.w	r0, r0, #8
    4db4:	f104 0208 	add.w	r2, r4, #8
    4db8:	e014      	b.n	4de4 <_realloc_r+0x25c>
    4dba:	68a0      	ldr	r0, [r4, #8]
    4dbc:	60b0      	str	r0, [r6, #8]
    4dbe:	68e3      	ldr	r3, [r4, #12]
    4dc0:	2a24      	cmp	r2, #36	; 0x24
    4dc2:	60f3      	str	r3, [r6, #12]
    4dc4:	d004      	beq.n	4dd0 <_realloc_r+0x248>
    4dc6:	f106 0010 	add.w	r0, r6, #16
    4dca:	f104 0210 	add.w	r2, r4, #16
    4dce:	e009      	b.n	4de4 <_realloc_r+0x25c>
    4dd0:	6922      	ldr	r2, [r4, #16]
    4dd2:	6132      	str	r2, [r6, #16]
    4dd4:	6961      	ldr	r1, [r4, #20]
    4dd6:	f106 0018 	add.w	r0, r6, #24
    4dda:	6171      	str	r1, [r6, #20]
    4ddc:	f104 0218 	add.w	r2, r4, #24
    4de0:	e000      	b.n	4de4 <_realloc_r+0x25c>
    4de2:	4622      	mov	r2, r4
    4de4:	6813      	ldr	r3, [r2, #0]
    4de6:	6003      	str	r3, [r0, #0]
    4de8:	6851      	ldr	r1, [r2, #4]
    4dea:	6041      	str	r1, [r0, #4]
    4dec:	6892      	ldr	r2, [r2, #8]
    4dee:	6082      	str	r2, [r0, #8]
    4df0:	e002      	b.n	4df8 <_realloc_r+0x270>
    4df2:	4621      	mov	r1, r4
    4df4:	f7ff feab 	bl	4b4e <memmove>
    4df8:	4648      	mov	r0, r9
    4dfa:	4621      	mov	r1, r4
    4dfc:	f7ff f97a 	bl	40f4 <_free_r>
    4e00:	4648      	mov	r0, r9
    4e02:	f7ff febf 	bl	4b84 <__malloc_unlock>
    4e06:	e028      	b.n	4e5a <_realloc_r+0x2d2>
    4e08:	46c2      	mov	sl, r8
    4e0a:	465d      	mov	r5, fp
    4e0c:	ebc7 000a 	rsb	r0, r7, sl
    4e10:	280f      	cmp	r0, #15
    4e12:	686a      	ldr	r2, [r5, #4]
    4e14:	d911      	bls.n	4e3a <_realloc_r+0x2b2>
    4e16:	19e9      	adds	r1, r5, r7
    4e18:	f002 0601 	and.w	r6, r2, #1
    4e1c:	4337      	orrs	r7, r6
    4e1e:	f040 0301 	orr.w	r3, r0, #1
    4e22:	1808      	adds	r0, r1, r0
    4e24:	606f      	str	r7, [r5, #4]
    4e26:	604b      	str	r3, [r1, #4]
    4e28:	6842      	ldr	r2, [r0, #4]
    4e2a:	f042 0601 	orr.w	r6, r2, #1
    4e2e:	6046      	str	r6, [r0, #4]
    4e30:	3108      	adds	r1, #8
    4e32:	4648      	mov	r0, r9
    4e34:	f7ff f95e 	bl	40f4 <_free_r>
    4e38:	e00a      	b.n	4e50 <_realloc_r+0x2c8>
    4e3a:	f002 0601 	and.w	r6, r2, #1
    4e3e:	eb05 010a 	add.w	r1, r5, sl
    4e42:	ea4a 0306 	orr.w	r3, sl, r6
    4e46:	606b      	str	r3, [r5, #4]
    4e48:	6848      	ldr	r0, [r1, #4]
    4e4a:	f040 0201 	orr.w	r2, r0, #1
    4e4e:	604a      	str	r2, [r1, #4]
    4e50:	4648      	mov	r0, r9
    4e52:	f7ff fe97 	bl	4b84 <__malloc_unlock>
    4e56:	f105 0608 	add.w	r6, r5, #8
    4e5a:	4630      	mov	r0, r6
    4e5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4e60:	200004ec 	.word	0x200004ec

00004e64 <_sbrk_r>:
    4e64:	b538      	push	{r3, r4, r5, lr}
    4e66:	4c06      	ldr	r4, [pc, #24]	; (4e80 <_sbrk_r+0x1c>)
    4e68:	2300      	movs	r3, #0
    4e6a:	4605      	mov	r5, r0
    4e6c:	4608      	mov	r0, r1
    4e6e:	6023      	str	r3, [r4, #0]
    4e70:	f7fe f87a 	bl	2f68 <_sbrk>
    4e74:	1c43      	adds	r3, r0, #1
    4e76:	d102      	bne.n	4e7e <_sbrk_r+0x1a>
    4e78:	6821      	ldr	r1, [r4, #0]
    4e7a:	b101      	cbz	r1, 4e7e <_sbrk_r+0x1a>
    4e7c:	6029      	str	r1, [r5, #0]
    4e7e:	bd38      	pop	{r3, r4, r5, pc}
    4e80:	20000a70 	.word	0x20000a70

00004e84 <__sread>:
    4e84:	b510      	push	{r4, lr}
    4e86:	460c      	mov	r4, r1
    4e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4e8c:	f000 f99c 	bl	51c8 <_read_r>
    4e90:	2800      	cmp	r0, #0
    4e92:	db03      	blt.n	4e9c <__sread+0x18>
    4e94:	6d22      	ldr	r2, [r4, #80]	; 0x50
    4e96:	1813      	adds	r3, r2, r0
    4e98:	6523      	str	r3, [r4, #80]	; 0x50
    4e9a:	bd10      	pop	{r4, pc}
    4e9c:	89a3      	ldrh	r3, [r4, #12]
    4e9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
    4ea2:	81a1      	strh	r1, [r4, #12]
    4ea4:	bd10      	pop	{r4, pc}

00004ea6 <__seofread>:
    4ea6:	2000      	movs	r0, #0
    4ea8:	4770      	bx	lr

00004eaa <__swrite>:
    4eaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4eae:	461d      	mov	r5, r3
    4eb0:	898b      	ldrh	r3, [r1, #12]
    4eb2:	460c      	mov	r4, r1
    4eb4:	f403 7180 	and.w	r1, r3, #256	; 0x100
    4eb8:	4616      	mov	r6, r2
    4eba:	b20a      	sxth	r2, r1
    4ebc:	4607      	mov	r7, r0
    4ebe:	b12a      	cbz	r2, 4ecc <__swrite+0x22>
    4ec0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    4ec4:	2200      	movs	r2, #0
    4ec6:	2302      	movs	r3, #2
    4ec8:	f000 f96c 	bl	51a4 <_lseek_r>
    4ecc:	89a0      	ldrh	r0, [r4, #12]
    4ece:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    4ed2:	f420 5380 	bic.w	r3, r0, #4096	; 0x1000
    4ed6:	81a3      	strh	r3, [r4, #12]
    4ed8:	4638      	mov	r0, r7
    4eda:	4632      	mov	r2, r6
    4edc:	462b      	mov	r3, r5
    4ede:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    4ee2:	f000 b8d1 	b.w	5088 <_write_r>

00004ee6 <__sseek>:
    4ee6:	b510      	push	{r4, lr}
    4ee8:	460c      	mov	r4, r1
    4eea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4eee:	f000 f959 	bl	51a4 <_lseek_r>
    4ef2:	1c43      	adds	r3, r0, #1
    4ef4:	89a3      	ldrh	r3, [r4, #12]
    4ef6:	d103      	bne.n	4f00 <__sseek+0x1a>
    4ef8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
    4efc:	81a2      	strh	r2, [r4, #12]
    4efe:	bd10      	pop	{r4, pc}
    4f00:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
    4f04:	81a1      	strh	r1, [r4, #12]
    4f06:	6520      	str	r0, [r4, #80]	; 0x50
    4f08:	bd10      	pop	{r4, pc}

00004f0a <__sclose>:
    4f0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4f0e:	f000 b8cd 	b.w	50ac <_close_r>

00004f12 <strcmp>:
    4f12:	f810 2b01 	ldrb.w	r2, [r0], #1
    4f16:	f811 3b01 	ldrb.w	r3, [r1], #1
    4f1a:	2a01      	cmp	r2, #1
    4f1c:	bf28      	it	cs
    4f1e:	429a      	cmpcs	r2, r3
    4f20:	d0f7      	beq.n	4f12 <strcmp>
    4f22:	eba2 0003 	sub.w	r0, r2, r3
    4f26:	4770      	bx	lr

00004f28 <__swbuf_r>:
    4f28:	b570      	push	{r4, r5, r6, lr}
    4f2a:	460d      	mov	r5, r1
    4f2c:	4614      	mov	r4, r2
    4f2e:	4606      	mov	r6, r0
    4f30:	b118      	cbz	r0, 4f3a <__swbuf_r+0x12>
    4f32:	6b83      	ldr	r3, [r0, #56]	; 0x38
    4f34:	b90b      	cbnz	r3, 4f3a <__swbuf_r+0x12>
    4f36:	f7fe ff9f 	bl	3e78 <__sinit>
    4f3a:	89a1      	ldrh	r1, [r4, #12]
    4f3c:	69a0      	ldr	r0, [r4, #24]
    4f3e:	f001 0208 	and.w	r2, r1, #8
    4f42:	b213      	sxth	r3, r2
    4f44:	60a0      	str	r0, [r4, #8]
    4f46:	b10b      	cbz	r3, 4f4c <__swbuf_r+0x24>
    4f48:	6920      	ldr	r0, [r4, #16]
    4f4a:	b958      	cbnz	r0, 4f64 <__swbuf_r+0x3c>
    4f4c:	4630      	mov	r0, r6
    4f4e:	4621      	mov	r1, r4
    4f50:	f7fe fe32 	bl	3bb8 <__swsetup_r>
    4f54:	b130      	cbz	r0, 4f64 <__swbuf_r+0x3c>
    4f56:	89a5      	ldrh	r5, [r4, #12]
    4f58:	2009      	movs	r0, #9
    4f5a:	f045 0140 	orr.w	r1, r5, #64	; 0x40
    4f5e:	81a1      	strh	r1, [r4, #12]
    4f60:	6030      	str	r0, [r6, #0]
    4f62:	e017      	b.n	4f94 <__swbuf_r+0x6c>
    4f64:	89a1      	ldrh	r1, [r4, #12]
    4f66:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
    4f6a:	b213      	sxth	r3, r2
    4f6c:	b2ed      	uxtb	r5, r5
    4f6e:	b933      	cbnz	r3, 4f7e <__swbuf_r+0x56>
    4f70:	f441 5000 	orr.w	r0, r1, #8192	; 0x2000
    4f74:	6e61      	ldr	r1, [r4, #100]	; 0x64
    4f76:	81a0      	strh	r0, [r4, #12]
    4f78:	f421 5200 	bic.w	r2, r1, #8192	; 0x2000
    4f7c:	6662      	str	r2, [r4, #100]	; 0x64
    4f7e:	6820      	ldr	r0, [r4, #0]
    4f80:	6923      	ldr	r3, [r4, #16]
    4f82:	6961      	ldr	r1, [r4, #20]
    4f84:	1ac0      	subs	r0, r0, r3
    4f86:	4288      	cmp	r0, r1
    4f88:	db07      	blt.n	4f9a <__swbuf_r+0x72>
    4f8a:	4630      	mov	r0, r6
    4f8c:	4621      	mov	r1, r4
    4f8e:	f7fe fe7f 	bl	3c90 <_fflush_r>
    4f92:	b110      	cbz	r0, 4f9a <__swbuf_r+0x72>
    4f94:	f04f 35ff 	mov.w	r5, #4294967295
    4f98:	e015      	b.n	4fc6 <__swbuf_r+0x9e>
    4f9a:	68a2      	ldr	r2, [r4, #8]
    4f9c:	6821      	ldr	r1, [r4, #0]
    4f9e:	1e53      	subs	r3, r2, #1
    4fa0:	60a3      	str	r3, [r4, #8]
    4fa2:	f801 5b01 	strb.w	r5, [r1], #1
    4fa6:	6962      	ldr	r2, [r4, #20]
    4fa8:	6021      	str	r1, [r4, #0]
    4faa:	3001      	adds	r0, #1
    4fac:	4290      	cmp	r0, r2
    4fae:	d004      	beq.n	4fba <__swbuf_r+0x92>
    4fb0:	89a3      	ldrh	r3, [r4, #12]
    4fb2:	07db      	lsls	r3, r3, #31
    4fb4:	d507      	bpl.n	4fc6 <__swbuf_r+0x9e>
    4fb6:	2d0a      	cmp	r5, #10
    4fb8:	d105      	bne.n	4fc6 <__swbuf_r+0x9e>
    4fba:	4630      	mov	r0, r6
    4fbc:	4621      	mov	r1, r4
    4fbe:	f7fe fe67 	bl	3c90 <_fflush_r>
    4fc2:	2800      	cmp	r0, #0
    4fc4:	d1e6      	bne.n	4f94 <__swbuf_r+0x6c>
    4fc6:	4628      	mov	r0, r5
    4fc8:	bd70      	pop	{r4, r5, r6, pc}

00004fca <__swbuf>:
    4fca:	460a      	mov	r2, r1
    4fcc:	4902      	ldr	r1, [pc, #8]	; (4fd8 <__swbuf+0xe>)
    4fce:	4603      	mov	r3, r0
    4fd0:	6808      	ldr	r0, [r1, #0]
    4fd2:	4619      	mov	r1, r3
    4fd4:	f7ff bfa8 	b.w	4f28 <__swbuf_r>
    4fd8:	20000040 	.word	0x20000040

00004fdc <_wcrtomb_r>:
    4fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4fe0:	461d      	mov	r5, r3
    4fe2:	4b10      	ldr	r3, [pc, #64]	; (5024 <_wcrtomb_r+0x48>)
    4fe4:	b086      	sub	sp, #24
    4fe6:	4604      	mov	r4, r0
    4fe8:	4690      	mov	r8, r2
    4fea:	460e      	mov	r6, r1
    4fec:	681f      	ldr	r7, [r3, #0]
    4fee:	b939      	cbnz	r1, 5000 <_wcrtomb_r+0x24>
    4ff0:	f7ff faf6 	bl	45e0 <__locale_charset>
    4ff4:	9500      	str	r5, [sp, #0]
    4ff6:	4603      	mov	r3, r0
    4ff8:	a903      	add	r1, sp, #12
    4ffa:	4620      	mov	r0, r4
    4ffc:	4632      	mov	r2, r6
    4ffe:	e006      	b.n	500e <_wcrtomb_r+0x32>
    5000:	f7ff faee 	bl	45e0 <__locale_charset>
    5004:	9500      	str	r5, [sp, #0]
    5006:	4603      	mov	r3, r0
    5008:	4631      	mov	r1, r6
    500a:	4620      	mov	r0, r4
    500c:	4642      	mov	r2, r8
    500e:	47b8      	blx	r7
    5010:	1c43      	adds	r3, r0, #1
    5012:	d103      	bne.n	501c <_wcrtomb_r+0x40>
    5014:	2100      	movs	r1, #0
    5016:	228a      	movs	r2, #138	; 0x8a
    5018:	6029      	str	r1, [r5, #0]
    501a:	6022      	str	r2, [r4, #0]
    501c:	b006      	add	sp, #24
    501e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5022:	bf00      	nop
    5024:	200008fc 	.word	0x200008fc

00005028 <wcrtomb>:
    5028:	b530      	push	{r4, r5, lr}
    502a:	4613      	mov	r3, r2
    502c:	4a04      	ldr	r2, [pc, #16]	; (5040 <wcrtomb+0x18>)
    502e:	4605      	mov	r5, r0
    5030:	460c      	mov	r4, r1
    5032:	6810      	ldr	r0, [r2, #0]
    5034:	4629      	mov	r1, r5
    5036:	4622      	mov	r2, r4
    5038:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    503c:	f7ff bfce 	b.w	4fdc <_wcrtomb_r>
    5040:	20000040 	.word	0x20000040

00005044 <__ascii_wctomb>:
    5044:	b149      	cbz	r1, 505a <__ascii_wctomb+0x16>
    5046:	2aff      	cmp	r2, #255	; 0xff
    5048:	d904      	bls.n	5054 <__ascii_wctomb+0x10>
    504a:	238a      	movs	r3, #138	; 0x8a
    504c:	6003      	str	r3, [r0, #0]
    504e:	f04f 30ff 	mov.w	r0, #4294967295
    5052:	4770      	bx	lr
    5054:	700a      	strb	r2, [r1, #0]
    5056:	2001      	movs	r0, #1
    5058:	4770      	bx	lr
    505a:	4608      	mov	r0, r1
    505c:	4770      	bx	lr

0000505e <_wctomb_r>:
    505e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    5062:	4698      	mov	r8, r3
    5064:	4b07      	ldr	r3, [pc, #28]	; (5084 <_wctomb_r+0x26>)
    5066:	4605      	mov	r5, r0
    5068:	460f      	mov	r7, r1
    506a:	4616      	mov	r6, r2
    506c:	681c      	ldr	r4, [r3, #0]
    506e:	f7ff fab7 	bl	45e0 <__locale_charset>
    5072:	f8cd 8000 	str.w	r8, [sp]
    5076:	4603      	mov	r3, r0
    5078:	4639      	mov	r1, r7
    507a:	4628      	mov	r0, r5
    507c:	4632      	mov	r2, r6
    507e:	47a0      	blx	r4
    5080:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
    5084:	200008fc 	.word	0x200008fc

00005088 <_write_r>:
    5088:	b538      	push	{r3, r4, r5, lr}
    508a:	4c07      	ldr	r4, [pc, #28]	; (50a8 <_write_r+0x20>)
    508c:	4605      	mov	r5, r0
    508e:	2000      	movs	r0, #0
    5090:	6020      	str	r0, [r4, #0]
    5092:	4608      	mov	r0, r1
    5094:	4611      	mov	r1, r2
    5096:	461a      	mov	r2, r3
    5098:	f7fb f90e 	bl	2b8 <_write>
    509c:	1c43      	adds	r3, r0, #1
    509e:	d102      	bne.n	50a6 <_write_r+0x1e>
    50a0:	6823      	ldr	r3, [r4, #0]
    50a2:	b103      	cbz	r3, 50a6 <_write_r+0x1e>
    50a4:	602b      	str	r3, [r5, #0]
    50a6:	bd38      	pop	{r3, r4, r5, pc}
    50a8:	20000a70 	.word	0x20000a70

000050ac <_close_r>:
    50ac:	b538      	push	{r3, r4, r5, lr}
    50ae:	4c06      	ldr	r4, [pc, #24]	; (50c8 <_close_r+0x1c>)
    50b0:	2300      	movs	r3, #0
    50b2:	4605      	mov	r5, r0
    50b4:	4608      	mov	r0, r1
    50b6:	6023      	str	r3, [r4, #0]
    50b8:	f7fd ff6e 	bl	2f98 <_close>
    50bc:	1c43      	adds	r3, r0, #1
    50be:	d102      	bne.n	50c6 <_close_r+0x1a>
    50c0:	6821      	ldr	r1, [r4, #0]
    50c2:	b101      	cbz	r1, 50c6 <_close_r+0x1a>
    50c4:	6029      	str	r1, [r5, #0]
    50c6:	bd38      	pop	{r3, r4, r5, pc}
    50c8:	20000a70 	.word	0x20000a70

000050cc <_fclose_r>:
    50cc:	b570      	push	{r4, r5, r6, lr}
    50ce:	4605      	mov	r5, r0
    50d0:	460c      	mov	r4, r1
    50d2:	2900      	cmp	r1, #0
    50d4:	d039      	beq.n	514a <_fclose_r+0x7e>
    50d6:	f7fe ff33 	bl	3f40 <__sfp_lock_acquire>
    50da:	b125      	cbz	r5, 50e6 <_fclose_r+0x1a>
    50dc:	6bab      	ldr	r3, [r5, #56]	; 0x38
    50de:	b913      	cbnz	r3, 50e6 <_fclose_r+0x1a>
    50e0:	4628      	mov	r0, r5
    50e2:	f7fe fec9 	bl	3e78 <__sinit>
    50e6:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    50ea:	b35e      	cbz	r6, 5144 <_fclose_r+0x78>
    50ec:	4628      	mov	r0, r5
    50ee:	4621      	mov	r1, r4
    50f0:	f7fe fdce 	bl	3c90 <_fflush_r>
    50f4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    50f6:	4606      	mov	r6, r0
    50f8:	b13a      	cbz	r2, 510a <_fclose_r+0x3e>
    50fa:	4628      	mov	r0, r5
    50fc:	69e1      	ldr	r1, [r4, #28]
    50fe:	4790      	blx	r2
    5100:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    5104:	bf28      	it	cs
    5106:	f04f 36ff 	movcs.w	r6, #4294967295
    510a:	89a0      	ldrh	r0, [r4, #12]
    510c:	f000 0180 	and.w	r1, r0, #128	; 0x80
    5110:	b20b      	sxth	r3, r1
    5112:	b11b      	cbz	r3, 511c <_fclose_r+0x50>
    5114:	4628      	mov	r0, r5
    5116:	6921      	ldr	r1, [r4, #16]
    5118:	f7fe ffec 	bl	40f4 <_free_r>
    511c:	6b21      	ldr	r1, [r4, #48]	; 0x30
    511e:	b141      	cbz	r1, 5132 <_fclose_r+0x66>
    5120:	f104 0240 	add.w	r2, r4, #64	; 0x40
    5124:	4291      	cmp	r1, r2
    5126:	d002      	beq.n	512e <_fclose_r+0x62>
    5128:	4628      	mov	r0, r5
    512a:	f7fe ffe3 	bl	40f4 <_free_r>
    512e:	2000      	movs	r0, #0
    5130:	6320      	str	r0, [r4, #48]	; 0x30
    5132:	6c61      	ldr	r1, [r4, #68]	; 0x44
    5134:	b121      	cbz	r1, 5140 <_fclose_r+0x74>
    5136:	4628      	mov	r0, r5
    5138:	f7fe ffdc 	bl	40f4 <_free_r>
    513c:	2100      	movs	r1, #0
    513e:	6461      	str	r1, [r4, #68]	; 0x44
    5140:	2300      	movs	r3, #0
    5142:	81a3      	strh	r3, [r4, #12]
    5144:	f7fe fefd 	bl	3f42 <__sfp_lock_release>
    5148:	e000      	b.n	514c <_fclose_r+0x80>
    514a:	460e      	mov	r6, r1
    514c:	4630      	mov	r0, r6
    514e:	bd70      	pop	{r4, r5, r6, pc}

00005150 <fclose>:
    5150:	4b02      	ldr	r3, [pc, #8]	; (515c <fclose+0xc>)
    5152:	4601      	mov	r1, r0
    5154:	6818      	ldr	r0, [r3, #0]
    5156:	f7ff bfb9 	b.w	50cc <_fclose_r>
    515a:	bf00      	nop
    515c:	20000040 	.word	0x20000040

00005160 <_fstat_r>:
    5160:	b538      	push	{r3, r4, r5, lr}
    5162:	4c07      	ldr	r4, [pc, #28]	; (5180 <_fstat_r+0x20>)
    5164:	2300      	movs	r3, #0
    5166:	4605      	mov	r5, r0
    5168:	4608      	mov	r0, r1
    516a:	4611      	mov	r1, r2
    516c:	6023      	str	r3, [r4, #0]
    516e:	f7fd ff17 	bl	2fa0 <_fstat>
    5172:	1c43      	adds	r3, r0, #1
    5174:	d102      	bne.n	517c <_fstat_r+0x1c>
    5176:	6821      	ldr	r1, [r4, #0]
    5178:	b101      	cbz	r1, 517c <_fstat_r+0x1c>
    517a:	6029      	str	r1, [r5, #0]
    517c:	bd38      	pop	{r3, r4, r5, pc}
    517e:	bf00      	nop
    5180:	20000a70 	.word	0x20000a70

00005184 <_isatty_r>:
    5184:	b538      	push	{r3, r4, r5, lr}
    5186:	4c06      	ldr	r4, [pc, #24]	; (51a0 <_isatty_r+0x1c>)
    5188:	2300      	movs	r3, #0
    518a:	4605      	mov	r5, r0
    518c:	4608      	mov	r0, r1
    518e:	6023      	str	r3, [r4, #0]
    5190:	f7fd ff0c 	bl	2fac <_isatty>
    5194:	1c43      	adds	r3, r0, #1
    5196:	d102      	bne.n	519e <_isatty_r+0x1a>
    5198:	6821      	ldr	r1, [r4, #0]
    519a:	b101      	cbz	r1, 519e <_isatty_r+0x1a>
    519c:	6029      	str	r1, [r5, #0]
    519e:	bd38      	pop	{r3, r4, r5, pc}
    51a0:	20000a70 	.word	0x20000a70

000051a4 <_lseek_r>:
    51a4:	b538      	push	{r3, r4, r5, lr}
    51a6:	4c07      	ldr	r4, [pc, #28]	; (51c4 <_lseek_r+0x20>)
    51a8:	4605      	mov	r5, r0
    51aa:	2000      	movs	r0, #0
    51ac:	6020      	str	r0, [r4, #0]
    51ae:	4608      	mov	r0, r1
    51b0:	4611      	mov	r1, r2
    51b2:	461a      	mov	r2, r3
    51b4:	f7fd fefe 	bl	2fb4 <_lseek>
    51b8:	1c43      	adds	r3, r0, #1
    51ba:	d102      	bne.n	51c2 <_lseek_r+0x1e>
    51bc:	6823      	ldr	r3, [r4, #0]
    51be:	b103      	cbz	r3, 51c2 <_lseek_r+0x1e>
    51c0:	602b      	str	r3, [r5, #0]
    51c2:	bd38      	pop	{r3, r4, r5, pc}
    51c4:	20000a70 	.word	0x20000a70

000051c8 <_read_r>:
    51c8:	b538      	push	{r3, r4, r5, lr}
    51ca:	4c07      	ldr	r4, [pc, #28]	; (51e8 <_read_r+0x20>)
    51cc:	4605      	mov	r5, r0
    51ce:	2000      	movs	r0, #0
    51d0:	6020      	str	r0, [r4, #0]
    51d2:	4608      	mov	r0, r1
    51d4:	4611      	mov	r1, r2
    51d6:	461a      	mov	r2, r3
    51d8:	f7fb f82a 	bl	230 <_read>
    51dc:	1c43      	adds	r3, r0, #1
    51de:	d102      	bne.n	51e6 <_read_r+0x1e>
    51e0:	6823      	ldr	r3, [r4, #0]
    51e2:	b103      	cbz	r3, 51e6 <_read_r+0x1e>
    51e4:	602b      	str	r3, [r5, #0]
    51e6:	bd38      	pop	{r3, r4, r5, pc}
    51e8:	20000a70 	.word	0x20000a70

000051ec <__aeabi_uldivmod>:
    51ec:	b94b      	cbnz	r3, 5202 <__aeabi_uldivmod+0x16>
    51ee:	b942      	cbnz	r2, 5202 <__aeabi_uldivmod+0x16>
    51f0:	2900      	cmp	r1, #0
    51f2:	bf08      	it	eq
    51f4:	2800      	cmpeq	r0, #0
    51f6:	d002      	beq.n	51fe <__aeabi_uldivmod+0x12>
    51f8:	f04f 31ff 	mov.w	r1, #4294967295
    51fc:	4608      	mov	r0, r1
    51fe:	f000 b837 	b.w	5270 <__aeabi_idiv0>
    5202:	b082      	sub	sp, #8
    5204:	46ec      	mov	ip, sp
    5206:	e92d 5000 	stmdb	sp!, {ip, lr}
    520a:	f000 f81b 	bl	5244 <__gnu_uldivmod_helper>
    520e:	f8dd e004 	ldr.w	lr, [sp, #4]
    5212:	b002      	add	sp, #8
    5214:	bc0c      	pop	{r2, r3}
    5216:	4770      	bx	lr

00005218 <__gnu_ldivmod_helper>:
    5218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    521a:	4616      	mov	r6, r2
    521c:	4604      	mov	r4, r0
    521e:	460d      	mov	r5, r1
    5220:	461f      	mov	r7, r3
    5222:	f000 f827 	bl	5274 <__divdi3>
    5226:	fb06 f301 	mul.w	r3, r6, r1
    522a:	fb00 3707 	mla	r7, r0, r7, r3
    522e:	fba6 2300 	umull	r2, r3, r6, r0
    5232:	18fb      	adds	r3, r7, r3
    5234:	1aa2      	subs	r2, r4, r2
    5236:	eb65 0303 	sbc.w	r3, r5, r3
    523a:	9c06      	ldr	r4, [sp, #24]
    523c:	e9c4 2300 	strd	r2, r3, [r4]
    5240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5242:	bf00      	nop

00005244 <__gnu_uldivmod_helper>:
    5244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5246:	4616      	mov	r6, r2
    5248:	4604      	mov	r4, r0
    524a:	460d      	mov	r5, r1
    524c:	461f      	mov	r7, r3
    524e:	f000 f96f 	bl	5530 <__udivdi3>
    5252:	fb00 f707 	mul.w	r7, r0, r7
    5256:	fba0 2306 	umull	r2, r3, r0, r6
    525a:	fb06 7701 	mla	r7, r6, r1, r7
    525e:	18fb      	adds	r3, r7, r3
    5260:	1aa2      	subs	r2, r4, r2
    5262:	eb65 0303 	sbc.w	r3, r5, r3
    5266:	9c06      	ldr	r4, [sp, #24]
    5268:	e9c4 2300 	strd	r2, r3, [r4]
    526c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    526e:	bf00      	nop

00005270 <__aeabi_idiv0>:
    5270:	4770      	bx	lr
    5272:	bf00      	nop

00005274 <__divdi3>:
    5274:	2900      	cmp	r1, #0
    5276:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    527a:	461d      	mov	r5, r3
    527c:	f2c0 809d 	blt.w	53ba <__divdi3+0x146>
    5280:	2400      	movs	r4, #0
    5282:	2d00      	cmp	r5, #0
    5284:	f2c0 8094 	blt.w	53b0 <__divdi3+0x13c>
    5288:	4680      	mov	r8, r0
    528a:	460f      	mov	r7, r1
    528c:	4694      	mov	ip, r2
    528e:	461e      	mov	r6, r3
    5290:	bbe3      	cbnz	r3, 530c <__divdi3+0x98>
    5292:	428a      	cmp	r2, r1
    5294:	d955      	bls.n	5342 <__divdi3+0xce>
    5296:	fab2 f782 	clz	r7, r2
    529a:	b147      	cbz	r7, 52ae <__divdi3+0x3a>
    529c:	f1c7 0520 	rsb	r5, r7, #32
    52a0:	fa20 f605 	lsr.w	r6, r0, r5
    52a4:	fa01 f107 	lsl.w	r1, r1, r7
    52a8:	40ba      	lsls	r2, r7
    52aa:	4331      	orrs	r1, r6
    52ac:	40b8      	lsls	r0, r7
    52ae:	0c17      	lsrs	r7, r2, #16
    52b0:	fbb1 f6f7 	udiv	r6, r1, r7
    52b4:	0c03      	lsrs	r3, r0, #16
    52b6:	fa1f fc82 	uxth.w	ip, r2
    52ba:	fb07 1116 	mls	r1, r7, r6, r1
    52be:	fb0c f506 	mul.w	r5, ip, r6
    52c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    52c6:	429d      	cmp	r5, r3
    52c8:	d908      	bls.n	52dc <__divdi3+0x68>
    52ca:	1e71      	subs	r1, r6, #1
    52cc:	189b      	adds	r3, r3, r2
    52ce:	f080 8113 	bcs.w	54f8 <__divdi3+0x284>
    52d2:	429d      	cmp	r5, r3
    52d4:	f240 8110 	bls.w	54f8 <__divdi3+0x284>
    52d8:	3e02      	subs	r6, #2
    52da:	189b      	adds	r3, r3, r2
    52dc:	1b59      	subs	r1, r3, r5
    52de:	fbb1 f5f7 	udiv	r5, r1, r7
    52e2:	fb07 1315 	mls	r3, r7, r5, r1
    52e6:	b280      	uxth	r0, r0
    52e8:	fb0c fc05 	mul.w	ip, ip, r5
    52ec:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
    52f0:	458c      	cmp	ip, r1
    52f2:	d907      	bls.n	5304 <__divdi3+0x90>
    52f4:	1e6b      	subs	r3, r5, #1
    52f6:	188a      	adds	r2, r1, r2
    52f8:	f080 8100 	bcs.w	54fc <__divdi3+0x288>
    52fc:	4594      	cmp	ip, r2
    52fe:	f240 80fd 	bls.w	54fc <__divdi3+0x288>
    5302:	3d02      	subs	r5, #2
    5304:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
    5308:	2500      	movs	r5, #0
    530a:	e003      	b.n	5314 <__divdi3+0xa0>
    530c:	428b      	cmp	r3, r1
    530e:	d90c      	bls.n	532a <__divdi3+0xb6>
    5310:	2500      	movs	r5, #0
    5312:	4629      	mov	r1, r5
    5314:	460a      	mov	r2, r1
    5316:	462b      	mov	r3, r5
    5318:	b114      	cbz	r4, 5320 <__divdi3+0xac>
    531a:	4252      	negs	r2, r2
    531c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    5320:	4610      	mov	r0, r2
    5322:	4619      	mov	r1, r3
    5324:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    5328:	4770      	bx	lr
    532a:	fab3 f583 	clz	r5, r3
    532e:	2d00      	cmp	r5, #0
    5330:	f040 8087 	bne.w	5442 <__divdi3+0x1ce>
    5334:	428b      	cmp	r3, r1
    5336:	d301      	bcc.n	533c <__divdi3+0xc8>
    5338:	4282      	cmp	r2, r0
    533a:	d8ea      	bhi.n	5312 <__divdi3+0x9e>
    533c:	2500      	movs	r5, #0
    533e:	2101      	movs	r1, #1
    5340:	e7e8      	b.n	5314 <__divdi3+0xa0>
    5342:	b912      	cbnz	r2, 534a <__divdi3+0xd6>
    5344:	2601      	movs	r6, #1
    5346:	fbb6 f2f2 	udiv	r2, r6, r2
    534a:	fab2 f682 	clz	r6, r2
    534e:	2e00      	cmp	r6, #0
    5350:	d139      	bne.n	53c6 <__divdi3+0x152>
    5352:	1a8e      	subs	r6, r1, r2
    5354:	0c13      	lsrs	r3, r2, #16
    5356:	fa1f fc82 	uxth.w	ip, r2
    535a:	2501      	movs	r5, #1
    535c:	fbb6 f7f3 	udiv	r7, r6, r3
    5360:	fb03 6117 	mls	r1, r3, r7, r6
    5364:	ea4f 4910 	mov.w	r9, r0, lsr #16
    5368:	fb0c f807 	mul.w	r8, ip, r7
    536c:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
    5370:	45b0      	cmp	r8, r6
    5372:	d906      	bls.n	5382 <__divdi3+0x10e>
    5374:	1e79      	subs	r1, r7, #1
    5376:	18b6      	adds	r6, r6, r2
    5378:	d202      	bcs.n	5380 <__divdi3+0x10c>
    537a:	45b0      	cmp	r8, r6
    537c:	f200 80d3 	bhi.w	5526 <__divdi3+0x2b2>
    5380:	460f      	mov	r7, r1
    5382:	ebc8 0606 	rsb	r6, r8, r6
    5386:	fbb6 f1f3 	udiv	r1, r6, r3
    538a:	fb03 6311 	mls	r3, r3, r1, r6
    538e:	b280      	uxth	r0, r0
    5390:	fb0c fc01 	mul.w	ip, ip, r1
    5394:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
    5398:	459c      	cmp	ip, r3
    539a:	d906      	bls.n	53aa <__divdi3+0x136>
    539c:	1e4e      	subs	r6, r1, #1
    539e:	189a      	adds	r2, r3, r2
    53a0:	d202      	bcs.n	53a8 <__divdi3+0x134>
    53a2:	4594      	cmp	ip, r2
    53a4:	f200 80c2 	bhi.w	552c <__divdi3+0x2b8>
    53a8:	4631      	mov	r1, r6
    53aa:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
    53ae:	e7b1      	b.n	5314 <__divdi3+0xa0>
    53b0:	43e4      	mvns	r4, r4
    53b2:	4252      	negs	r2, r2
    53b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    53b8:	e766      	b.n	5288 <__divdi3+0x14>
    53ba:	4240      	negs	r0, r0
    53bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    53c0:	f04f 34ff 	mov.w	r4, #4294967295
    53c4:	e75d      	b.n	5282 <__divdi3+0xe>
    53c6:	40b2      	lsls	r2, r6
    53c8:	f1c6 0920 	rsb	r9, r6, #32
    53cc:	fa21 f709 	lsr.w	r7, r1, r9
    53d0:	fa20 f509 	lsr.w	r5, r0, r9
    53d4:	0c13      	lsrs	r3, r2, #16
    53d6:	fa01 f106 	lsl.w	r1, r1, r6
    53da:	fbb7 f8f3 	udiv	r8, r7, r3
    53de:	ea45 0901 	orr.w	r9, r5, r1
    53e2:	fa1f fc82 	uxth.w	ip, r2
    53e6:	fb03 7718 	mls	r7, r3, r8, r7
    53ea:	ea4f 4119 	mov.w	r1, r9, lsr #16
    53ee:	fb0c f508 	mul.w	r5, ip, r8
    53f2:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
    53f6:	40b0      	lsls	r0, r6
    53f8:	42bd      	cmp	r5, r7
    53fa:	d90a      	bls.n	5412 <__divdi3+0x19e>
    53fc:	18bf      	adds	r7, r7, r2
    53fe:	f108 36ff 	add.w	r6, r8, #4294967295
    5402:	f080 808e 	bcs.w	5522 <__divdi3+0x2ae>
    5406:	42bd      	cmp	r5, r7
    5408:	f240 808b 	bls.w	5522 <__divdi3+0x2ae>
    540c:	f1a8 0802 	sub.w	r8, r8, #2
    5410:	18bf      	adds	r7, r7, r2
    5412:	1b79      	subs	r1, r7, r5
    5414:	fbb1 f5f3 	udiv	r5, r1, r3
    5418:	fb03 1715 	mls	r7, r3, r5, r1
    541c:	fa1f f989 	uxth.w	r9, r9
    5420:	fb0c f605 	mul.w	r6, ip, r5
    5424:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
    5428:	428e      	cmp	r6, r1
    542a:	d906      	bls.n	543a <__divdi3+0x1c6>
    542c:	1e6f      	subs	r7, r5, #1
    542e:	1889      	adds	r1, r1, r2
    5430:	d271      	bcs.n	5516 <__divdi3+0x2a2>
    5432:	428e      	cmp	r6, r1
    5434:	d96f      	bls.n	5516 <__divdi3+0x2a2>
    5436:	3d02      	subs	r5, #2
    5438:	1889      	adds	r1, r1, r2
    543a:	1b8e      	subs	r6, r1, r6
    543c:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
    5440:	e78c      	b.n	535c <__divdi3+0xe8>
    5442:	f1c5 0120 	rsb	r1, r5, #32
    5446:	fa22 f301 	lsr.w	r3, r2, r1
    544a:	fa06 f605 	lsl.w	r6, r6, r5
    544e:	431e      	orrs	r6, r3
    5450:	fa27 f201 	lsr.w	r2, r7, r1
    5454:	ea4f 4916 	mov.w	r9, r6, lsr #16
    5458:	fa07 f705 	lsl.w	r7, r7, r5
    545c:	fa20 f101 	lsr.w	r1, r0, r1
    5460:	fbb2 f8f9 	udiv	r8, r2, r9
    5464:	430f      	orrs	r7, r1
    5466:	0c3b      	lsrs	r3, r7, #16
    5468:	fa1f fa86 	uxth.w	sl, r6
    546c:	fb09 2218 	mls	r2, r9, r8, r2
    5470:	fb0a fb08 	mul.w	fp, sl, r8
    5474:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
    5478:	4593      	cmp	fp, r2
    547a:	fa0c fc05 	lsl.w	ip, ip, r5
    547e:	d908      	bls.n	5492 <__divdi3+0x21e>
    5480:	1992      	adds	r2, r2, r6
    5482:	f108 31ff 	add.w	r1, r8, #4294967295
    5486:	d24a      	bcs.n	551e <__divdi3+0x2aa>
    5488:	4593      	cmp	fp, r2
    548a:	d948      	bls.n	551e <__divdi3+0x2aa>
    548c:	f1a8 0802 	sub.w	r8, r8, #2
    5490:	1992      	adds	r2, r2, r6
    5492:	ebcb 0302 	rsb	r3, fp, r2
    5496:	fbb3 f1f9 	udiv	r1, r3, r9
    549a:	fb09 3211 	mls	r2, r9, r1, r3
    549e:	b2bf      	uxth	r7, r7
    54a0:	fb0a fa01 	mul.w	sl, sl, r1
    54a4:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
    54a8:	459a      	cmp	sl, r3
    54aa:	d906      	bls.n	54ba <__divdi3+0x246>
    54ac:	1e4a      	subs	r2, r1, #1
    54ae:	199b      	adds	r3, r3, r6
    54b0:	d233      	bcs.n	551a <__divdi3+0x2a6>
    54b2:	459a      	cmp	sl, r3
    54b4:	d931      	bls.n	551a <__divdi3+0x2a6>
    54b6:	3902      	subs	r1, #2
    54b8:	199b      	adds	r3, r3, r6
    54ba:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
    54be:	0c0f      	lsrs	r7, r1, #16
    54c0:	fa1f f88c 	uxth.w	r8, ip
    54c4:	fb08 f607 	mul.w	r6, r8, r7
    54c8:	b28a      	uxth	r2, r1
    54ca:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    54ce:	fb08 f802 	mul.w	r8, r8, r2
    54d2:	fb0c 6202 	mla	r2, ip, r2, r6
    54d6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
    54da:	fb0c fc07 	mul.w	ip, ip, r7
    54de:	4296      	cmp	r6, r2
    54e0:	bf88      	it	hi
    54e2:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
    54e6:	ebca 0303 	rsb	r3, sl, r3
    54ea:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
    54ee:	4563      	cmp	r3, ip
    54f0:	d30e      	bcc.n	5510 <__divdi3+0x29c>
    54f2:	d005      	beq.n	5500 <__divdi3+0x28c>
    54f4:	2500      	movs	r5, #0
    54f6:	e70d      	b.n	5314 <__divdi3+0xa0>
    54f8:	460e      	mov	r6, r1
    54fa:	e6ef      	b.n	52dc <__divdi3+0x68>
    54fc:	461d      	mov	r5, r3
    54fe:	e701      	b.n	5304 <__divdi3+0x90>
    5500:	fa1f f888 	uxth.w	r8, r8
    5504:	fa00 f005 	lsl.w	r0, r0, r5
    5508:	eb08 4502 	add.w	r5, r8, r2, lsl #16
    550c:	42a8      	cmp	r0, r5
    550e:	d2f1      	bcs.n	54f4 <__divdi3+0x280>
    5510:	3901      	subs	r1, #1
    5512:	2500      	movs	r5, #0
    5514:	e6fe      	b.n	5314 <__divdi3+0xa0>
    5516:	463d      	mov	r5, r7
    5518:	e78f      	b.n	543a <__divdi3+0x1c6>
    551a:	4611      	mov	r1, r2
    551c:	e7cd      	b.n	54ba <__divdi3+0x246>
    551e:	4688      	mov	r8, r1
    5520:	e7b7      	b.n	5492 <__divdi3+0x21e>
    5522:	46b0      	mov	r8, r6
    5524:	e775      	b.n	5412 <__divdi3+0x19e>
    5526:	3f02      	subs	r7, #2
    5528:	18b6      	adds	r6, r6, r2
    552a:	e72a      	b.n	5382 <__divdi3+0x10e>
    552c:	3902      	subs	r1, #2
    552e:	e73c      	b.n	53aa <__divdi3+0x136>

00005530 <__udivdi3>:
    5530:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    5534:	4614      	mov	r4, r2
    5536:	4605      	mov	r5, r0
    5538:	460e      	mov	r6, r1
    553a:	2b00      	cmp	r3, #0
    553c:	d13d      	bne.n	55ba <__udivdi3+0x8a>
    553e:	428a      	cmp	r2, r1
    5540:	d949      	bls.n	55d6 <__udivdi3+0xa6>
    5542:	fab2 f782 	clz	r7, r2
    5546:	b147      	cbz	r7, 555a <__udivdi3+0x2a>
    5548:	f1c7 0120 	rsb	r1, r7, #32
    554c:	fa20 f201 	lsr.w	r2, r0, r1
    5550:	fa06 f607 	lsl.w	r6, r6, r7
    5554:	40bc      	lsls	r4, r7
    5556:	4316      	orrs	r6, r2
    5558:	40bd      	lsls	r5, r7
    555a:	0c22      	lsrs	r2, r4, #16
    555c:	fbb6 f0f2 	udiv	r0, r6, r2
    5560:	0c2f      	lsrs	r7, r5, #16
    5562:	b2a1      	uxth	r1, r4
    5564:	fb02 6610 	mls	r6, r2, r0, r6
    5568:	fb01 f300 	mul.w	r3, r1, r0
    556c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
    5570:	42b3      	cmp	r3, r6
    5572:	d908      	bls.n	5586 <__udivdi3+0x56>
    5574:	1e47      	subs	r7, r0, #1
    5576:	1936      	adds	r6, r6, r4
    5578:	f080 80f8 	bcs.w	576c <__udivdi3+0x23c>
    557c:	42b3      	cmp	r3, r6
    557e:	f240 80f5 	bls.w	576c <__udivdi3+0x23c>
    5582:	3802      	subs	r0, #2
    5584:	1936      	adds	r6, r6, r4
    5586:	1af6      	subs	r6, r6, r3
    5588:	fbb6 f3f2 	udiv	r3, r6, r2
    558c:	fb02 6213 	mls	r2, r2, r3, r6
    5590:	b2ad      	uxth	r5, r5
    5592:	fb01 f103 	mul.w	r1, r1, r3
    5596:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
    559a:	4291      	cmp	r1, r2
    559c:	d907      	bls.n	55ae <__udivdi3+0x7e>
    559e:	1e5e      	subs	r6, r3, #1
    55a0:	1912      	adds	r2, r2, r4
    55a2:	f080 80e5 	bcs.w	5770 <__udivdi3+0x240>
    55a6:	4291      	cmp	r1, r2
    55a8:	f240 80e2 	bls.w	5770 <__udivdi3+0x240>
    55ac:	3b02      	subs	r3, #2
    55ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    55b2:	2100      	movs	r1, #0
    55b4:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    55b8:	4770      	bx	lr
    55ba:	428b      	cmp	r3, r1
    55bc:	d843      	bhi.n	5646 <__udivdi3+0x116>
    55be:	fab3 f483 	clz	r4, r3
    55c2:	2c00      	cmp	r4, #0
    55c4:	d142      	bne.n	564c <__udivdi3+0x11c>
    55c6:	428b      	cmp	r3, r1
    55c8:	d302      	bcc.n	55d0 <__udivdi3+0xa0>
    55ca:	4282      	cmp	r2, r0
    55cc:	f200 80df 	bhi.w	578e <__udivdi3+0x25e>
    55d0:	2100      	movs	r1, #0
    55d2:	2001      	movs	r0, #1
    55d4:	e7ee      	b.n	55b4 <__udivdi3+0x84>
    55d6:	b912      	cbnz	r2, 55de <__udivdi3+0xae>
    55d8:	2701      	movs	r7, #1
    55da:	fbb7 f4f2 	udiv	r4, r7, r2
    55de:	fab4 f284 	clz	r2, r4
    55e2:	2a00      	cmp	r2, #0
    55e4:	f040 8088 	bne.w	56f8 <__udivdi3+0x1c8>
    55e8:	1b0a      	subs	r2, r1, r4
    55ea:	0c23      	lsrs	r3, r4, #16
    55ec:	b2a7      	uxth	r7, r4
    55ee:	2101      	movs	r1, #1
    55f0:	fbb2 f6f3 	udiv	r6, r2, r3
    55f4:	fb03 2216 	mls	r2, r3, r6, r2
    55f8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
    55fc:	fb07 f006 	mul.w	r0, r7, r6
    5600:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
    5604:	4290      	cmp	r0, r2
    5606:	d907      	bls.n	5618 <__udivdi3+0xe8>
    5608:	1912      	adds	r2, r2, r4
    560a:	f106 3cff 	add.w	ip, r6, #4294967295
    560e:	d202      	bcs.n	5616 <__udivdi3+0xe6>
    5610:	4290      	cmp	r0, r2
    5612:	f200 80ce 	bhi.w	57b2 <__udivdi3+0x282>
    5616:	4666      	mov	r6, ip
    5618:	1a12      	subs	r2, r2, r0
    561a:	fbb2 f0f3 	udiv	r0, r2, r3
    561e:	fb03 2310 	mls	r3, r3, r0, r2
    5622:	b2ad      	uxth	r5, r5
    5624:	fb07 f700 	mul.w	r7, r7, r0
    5628:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
    562c:	429f      	cmp	r7, r3
    562e:	d907      	bls.n	5640 <__udivdi3+0x110>
    5630:	1e42      	subs	r2, r0, #1
    5632:	191b      	adds	r3, r3, r4
    5634:	f080 809e 	bcs.w	5774 <__udivdi3+0x244>
    5638:	429f      	cmp	r7, r3
    563a:	f240 809b 	bls.w	5774 <__udivdi3+0x244>
    563e:	3802      	subs	r0, #2
    5640:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
    5644:	e7b6      	b.n	55b4 <__udivdi3+0x84>
    5646:	2100      	movs	r1, #0
    5648:	4608      	mov	r0, r1
    564a:	e7b3      	b.n	55b4 <__udivdi3+0x84>
    564c:	f1c4 0620 	rsb	r6, r4, #32
    5650:	fa22 f506 	lsr.w	r5, r2, r6
    5654:	fa03 f304 	lsl.w	r3, r3, r4
    5658:	432b      	orrs	r3, r5
    565a:	ea4f 4c13 	mov.w	ip, r3, lsr #16
    565e:	fa21 f506 	lsr.w	r5, r1, r6
    5662:	fa01 f104 	lsl.w	r1, r1, r4
    5666:	fa20 f606 	lsr.w	r6, r0, r6
    566a:	fbb5 f7fc 	udiv	r7, r5, ip
    566e:	ea46 0a01 	orr.w	sl, r6, r1
    5672:	fa1f f883 	uxth.w	r8, r3
    5676:	fb0c 5517 	mls	r5, ip, r7, r5
    567a:	ea4f 411a 	mov.w	r1, sl, lsr #16
    567e:	fb08 f907 	mul.w	r9, r8, r7
    5682:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
    5686:	45a9      	cmp	r9, r5
    5688:	fa02 f204 	lsl.w	r2, r2, r4
    568c:	d903      	bls.n	5696 <__udivdi3+0x166>
    568e:	1e7e      	subs	r6, r7, #1
    5690:	18ed      	adds	r5, r5, r3
    5692:	d37f      	bcc.n	5794 <__udivdi3+0x264>
    5694:	4637      	mov	r7, r6
    5696:	ebc9 0105 	rsb	r1, r9, r5
    569a:	fbb1 f6fc 	udiv	r6, r1, ip
    569e:	fb0c 1516 	mls	r5, ip, r6, r1
    56a2:	fa1f fa8a 	uxth.w	sl, sl
    56a6:	fb08 f806 	mul.w	r8, r8, r6
    56aa:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
    56ae:	4588      	cmp	r8, r1
    56b0:	d903      	bls.n	56ba <__udivdi3+0x18a>
    56b2:	1e75      	subs	r5, r6, #1
    56b4:	18c9      	adds	r1, r1, r3
    56b6:	d373      	bcc.n	57a0 <__udivdi3+0x270>
    56b8:	462e      	mov	r6, r5
    56ba:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
    56be:	0c37      	lsrs	r7, r6, #16
    56c0:	fa1f fc82 	uxth.w	ip, r2
    56c4:	fb0c f507 	mul.w	r5, ip, r7
    56c8:	0c12      	lsrs	r2, r2, #16
    56ca:	b2b3      	uxth	r3, r6
    56cc:	fb0c fc03 	mul.w	ip, ip, r3
    56d0:	fb02 5303 	mla	r3, r2, r3, r5
    56d4:	eb03 431c 	add.w	r3, r3, ip, lsr #16
    56d8:	fb02 f207 	mul.w	r2, r2, r7
    56dc:	429d      	cmp	r5, r3
    56de:	bf88      	it	hi
    56e0:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    56e4:	ebc8 0101 	rsb	r1, r8, r1
    56e8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
    56ec:	4291      	cmp	r1, r2
    56ee:	d34b      	bcc.n	5788 <__udivdi3+0x258>
    56f0:	d042      	beq.n	5778 <__udivdi3+0x248>
    56f2:	4630      	mov	r0, r6
    56f4:	2100      	movs	r1, #0
    56f6:	e75d      	b.n	55b4 <__udivdi3+0x84>
    56f8:	4094      	lsls	r4, r2
    56fa:	f1c2 0520 	rsb	r5, r2, #32
    56fe:	fa21 f605 	lsr.w	r6, r1, r5
    5702:	0c23      	lsrs	r3, r4, #16
    5704:	fa20 f705 	lsr.w	r7, r0, r5
    5708:	fa01 f102 	lsl.w	r1, r1, r2
    570c:	fbb6 fcf3 	udiv	ip, r6, r3
    5710:	4339      	orrs	r1, r7
    5712:	0c0d      	lsrs	r5, r1, #16
    5714:	b2a7      	uxth	r7, r4
    5716:	fb03 661c 	mls	r6, r3, ip, r6
    571a:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
    571e:	fb07 f80c 	mul.w	r8, r7, ip
    5722:	45b0      	cmp	r8, r6
    5724:	fa00 f502 	lsl.w	r5, r0, r2
    5728:	d908      	bls.n	573c <__udivdi3+0x20c>
    572a:	1936      	adds	r6, r6, r4
    572c:	f10c 30ff 	add.w	r0, ip, #4294967295
    5730:	d23d      	bcs.n	57ae <__udivdi3+0x27e>
    5732:	45b0      	cmp	r8, r6
    5734:	d93b      	bls.n	57ae <__udivdi3+0x27e>
    5736:	f1ac 0c02 	sub.w	ip, ip, #2
    573a:	1936      	adds	r6, r6, r4
    573c:	ebc8 0206 	rsb	r2, r8, r6
    5740:	fbb2 f0f3 	udiv	r0, r2, r3
    5744:	fb03 2610 	mls	r6, r3, r0, r2
    5748:	b28a      	uxth	r2, r1
    574a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
    574e:	fb07 f100 	mul.w	r1, r7, r0
    5752:	4291      	cmp	r1, r2
    5754:	d906      	bls.n	5764 <__udivdi3+0x234>
    5756:	1e46      	subs	r6, r0, #1
    5758:	1912      	adds	r2, r2, r4
    575a:	d226      	bcs.n	57aa <__udivdi3+0x27a>
    575c:	4291      	cmp	r1, r2
    575e:	d924      	bls.n	57aa <__udivdi3+0x27a>
    5760:	3802      	subs	r0, #2
    5762:	1912      	adds	r2, r2, r4
    5764:	1a52      	subs	r2, r2, r1
    5766:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
    576a:	e741      	b.n	55f0 <__udivdi3+0xc0>
    576c:	4638      	mov	r0, r7
    576e:	e70a      	b.n	5586 <__udivdi3+0x56>
    5770:	4633      	mov	r3, r6
    5772:	e71c      	b.n	55ae <__udivdi3+0x7e>
    5774:	4610      	mov	r0, r2
    5776:	e763      	b.n	5640 <__udivdi3+0x110>
    5778:	fa1f fc8c 	uxth.w	ip, ip
    577c:	fa00 f004 	lsl.w	r0, r0, r4
    5780:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
    5784:	4298      	cmp	r0, r3
    5786:	d2b4      	bcs.n	56f2 <__udivdi3+0x1c2>
    5788:	1e70      	subs	r0, r6, #1
    578a:	2100      	movs	r1, #0
    578c:	e712      	b.n	55b4 <__udivdi3+0x84>
    578e:	4621      	mov	r1, r4
    5790:	4620      	mov	r0, r4
    5792:	e70f      	b.n	55b4 <__udivdi3+0x84>
    5794:	45a9      	cmp	r9, r5
    5796:	f67f af7d 	bls.w	5694 <__udivdi3+0x164>
    579a:	3f02      	subs	r7, #2
    579c:	18ed      	adds	r5, r5, r3
    579e:	e77a      	b.n	5696 <__udivdi3+0x166>
    57a0:	4588      	cmp	r8, r1
    57a2:	d989      	bls.n	56b8 <__udivdi3+0x188>
    57a4:	3e02      	subs	r6, #2
    57a6:	18c9      	adds	r1, r1, r3
    57a8:	e787      	b.n	56ba <__udivdi3+0x18a>
    57aa:	4630      	mov	r0, r6
    57ac:	e7da      	b.n	5764 <__udivdi3+0x234>
    57ae:	4684      	mov	ip, r0
    57b0:	e7c4      	b.n	573c <__udivdi3+0x20c>
    57b2:	3e02      	subs	r6, #2
    57b4:	1912      	adds	r2, r2, r4
    57b6:	e72f      	b.n	5618 <__udivdi3+0xe8>

000057b8 <write_data>:
    57b8:	4153 344d 204c 5754 4d49 4d20 7361 6574     SAM4L TWIM Maste
    57c8:	2072 7845 6d61 6c70 0065 0000 0d0a 430a     r Example......C
    57d8:	6d61 7265 2061 7041 0a70 000d 7453 7261     amera App...Star
    57e8:	2074 6353 6e61 2e2e 0a2e 000d 6441 7264     t Scan......Addr
    57f8:	203a 3025 7832 0920 4150 5353 0a0d 0000     : %02x .PASS....
    5808:	6441 7264 253a 3230 0978 4146 4c49 4445     Addr:%02x.FAILED
    5818:	0a0d 0000                                   ....

0000581c <_global_impure_ptr>:
    581c:	0048 2000 0043 000a                         H.. C...

00005824 <blanks.6678>:
    5824:	2020 2020 2020 2020 2020 2020 2020 2020                     

00005834 <zeroes.6679>:
    5834:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
    5844:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
    5854:	3000 3231 3433 3635 3837 6139 6362 6564     .0123456789abcde
    5864:	0066 4f50 4953 0058 002e 0000               f.POSIX.....

00005870 <_init>:
    5870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5872:	bf00      	nop
    5874:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5876:	bc08      	pop	{r3}
    5878:	469e      	mov	lr, r3
    587a:	4770      	bx	lr

0000587c <__init_array_start>:
    587c:	00003c71 	.word	0x00003c71

00005880 <__frame_dummy_init_array_entry>:
    5880:	000001f9                                ....

00005884 <_fini>:
    5884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5886:	bf00      	nop
    5888:	bcf8      	pop	{r3, r4, r5, r6, r7}
    588a:	bc08      	pop	{r3}
    588c:	469e      	mov	lr, r3
    588e:	4770      	bx	lr

00005890 <__fini_array_start>:
    5890:	000001d1 	.word	0x000001d1

Disassembly of section .relocate:

20000000 <bpm_ps_no_halt_exec>:
 */
RAMFUNC bool bpm_ps_no_halt_exec(Bpm *bpm, uint32_t pmcon)
{
	bool b_psok = false;
	bool b_timeout = false;
	BPM_UNLOCK(PMCON);
20000000:	f04f 0300 	mov.w	r3, #0
20000004:	f2c4 030f 	movt	r3, #16399	; 0x400f
20000008:	f04f 021c 	mov.w	r2, #28
2000000c:	f6ca 2200 	movt	r2, #43520	; 0xaa00
20000010:	619a      	str	r2, [r3, #24]
	bpm->BPM_PMCON = pmcon;
20000012:	61c1      	str	r1, [r0, #28]
	do {
		b_psok = (BPM->BPM_SR & BPM_SR_PSOK);
20000014:	f04f 0100 	mov.w	r1, #0
20000018:	f2c4 010f 	movt	r1, #16399	; 0x400f
		b_timeout = (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk);
2000001c:	f24e 0210 	movw	r2, #57360	; 0xe010
20000020:	f2ce 0200 	movt	r2, #57344	; 0xe000
	bool b_psok = false;
	bool b_timeout = false;
	BPM_UNLOCK(PMCON);
	bpm->BPM_PMCON = pmcon;
	do {
		b_psok = (BPM->BPM_SR & BPM_SR_PSOK);
20000024:	6948      	ldr	r0, [r1, #20]
		b_timeout = (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk);
20000026:	6813      	ldr	r3, [r2, #0]
20000028:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
	} while (!b_psok && !b_timeout);
2000002c:	f010 0001 	ands.w	r0, r0, #1
20000030:	d101      	bne.n	20000036 <bpm_ps_no_halt_exec+0x36>
20000032:	2b00      	cmp	r3, #0
20000034:	d0f6      	beq.n	20000024 <bpm_ps_no_halt_exec+0x24>
	return b_psok;
}
20000036:	4770      	bx	lr

20000038 <g_interrupt_enabled>:
20000038:	0001 0000                                   ....

2000003c <flashcalw_wait_until_ready>:
2000003c:	2b91 0000                                   .+..

20000040 <_impure_ptr>:
20000040:	0048 2000 0000 0000                         H.. ....

20000048 <impure_data>:
20000048:	0000 0000 0334 2000 039c 2000 0404 2000     ....4.. ... ... 
	...
2000007c:	5820 0000 0000 0000 0000 0000 0000 0000      X..............
	...
200000f0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20000100:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000470 <lc_ctype_charset>:
20000470:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

20000490 <__mb_cur_max>:
20000490:	0001 0000                                   ....

20000494 <lc_message_charset>:
20000494:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

200004b4 <lconv>:
200004b4:	586c 0000 5823 0000 5823 0000 5823 0000     lX..#X..#X..#X..
200004c4:	5823 0000 5823 0000 5823 0000 5823 0000     #X..#X..#X..#X..
200004d4:	5823 0000 5823 0000 ffff ffff ffff ffff     #X..#X..........
200004e4:	ffff ffff ffff 0000                         ........

200004ec <__malloc_av_>:
	...
200004f4:	04ec 2000 04ec 2000 04f4 2000 04f4 2000     ... ... ... ... 
20000504:	04fc 2000 04fc 2000 0504 2000 0504 2000     ... ... ... ... 
20000514:	050c 2000 050c 2000 0514 2000 0514 2000     ... ... ... ... 
20000524:	051c 2000 051c 2000 0524 2000 0524 2000     ... ... $.. $.. 
20000534:	052c 2000 052c 2000 0534 2000 0534 2000     ,.. ,.. 4.. 4.. 
20000544:	053c 2000 053c 2000 0544 2000 0544 2000     <.. <.. D.. D.. 
20000554:	054c 2000 054c 2000 0554 2000 0554 2000     L.. L.. T.. T.. 
20000564:	055c 2000 055c 2000 0564 2000 0564 2000     \.. \.. d.. d.. 
20000574:	056c 2000 056c 2000 0574 2000 0574 2000     l.. l.. t.. t.. 
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 
20000864:	085c 2000 085c 2000 0864 2000 0864 2000     \.. \.. d.. d.. 
20000874:	086c 2000 086c 2000 0874 2000 0874 2000     l.. l.. t.. t.. 
20000884:	087c 2000 087c 2000 0884 2000 0884 2000     |.. |.. ... ... 
20000894:	088c 2000 088c 2000 0894 2000 0894 2000     ... ... ... ... 
200008a4:	089c 2000 089c 2000 08a4 2000 08a4 2000     ... ... ... ... 
200008b4:	08ac 2000 08ac 2000 08b4 2000 08b4 2000     ... ... ... ... 
200008c4:	08bc 2000 08bc 2000 08c4 2000 08c4 2000     ... ... ... ... 
200008d4:	08cc 2000 08cc 2000 08d4 2000 08d4 2000     ... ... ... ... 
200008e4:	08dc 2000 08dc 2000 08e4 2000 08e4 2000     ... ... ... ... 

200008f4 <__malloc_sbrk_base>:
200008f4:	ffff ffff                                   ....

200008f8 <__malloc_trim_threshold>:
200008f8:	0000 0002                                   ....

200008fc <__wctomb>:
200008fc:	5045 0000                                   EP..
