Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 16 23:18 2019
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 40420402205f000a : 4630267774069833738
@@@ mem[    8] = 0000000000000555 : 1365
@@@
@@@
@@                  1820 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  15 cycles / 2 instrs = 7.500000 CPI
@@
@@  420.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 257.
$finish at simulation time                 2820
           V C S   S i m u l a t i o n   R e p o r t 
Time: 282000 ps
CPU Time:      0.240 seconds;       Data structure size:   0.2Mb
Tue Apr 16 23:18:10 2019
