F:/VerilogHDL/RegsisterFile_32x32bit/simulation/modelsim/RegsisterFile.vo {1 {vlog -work work F:/VerilogHDL/RegsisterFile_32x32bit/simulation/modelsim/RegsisterFile.vo
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module RegsisterFile

Top level modules:
	RegsisterFile

} {} {}} F:/VerilogHDL/RegsisterFile_32x32bit/simulation/modelsim/Testbench.v {2 {vlog -work work F:/VerilogHDL/RegsisterFile_32x32bit/simulation/modelsim/Testbench.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Testbench
** Warning: F:/VerilogHDL/RegsisterFile_32x32bit/simulation/modelsim/Testbench.v(16): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.

** Warning: F:/VerilogHDL/RegsisterFile_32x32bit/simulation/modelsim/Testbench.v(24): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.


Top level modules:
	Testbench

} {} {}}
