--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml connect4_top.twx connect4_top.ncd -o connect4_top.twr
connect4_top.pcf -ucf Connect4.ucf

Design file:              connect4_top.ncd
Physical constraint file: connect4_top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1062 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.627ns.
--------------------------------------------------------------------------------

Paths for end point BPD/count_10 (SLICE_X13Y31.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_6 (FF)
  Destination:          BPD/count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_6 to BPD/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.391   BPD/count<6>
                                                       BPD/count_6
    SLICE_X15Y31.D3      net (fanout=2)        0.669   BPD/count<6>
    SLICE_X15Y31.D       Tilo                  0.259   BPD/count<13>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>4
    SLICE_X14Y30.B1      net (fanout=3)        1.167   BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X14Y30.B       Tilo                  0.205   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X13Y31.D3      net (fanout=14)       0.571   BPD/Mcount_count_val
    SLICE_X13Y31.CLK     Tas                   0.322   BPD/count<10>
                                                       BPD/count_10_rstpot
                                                       BPD/count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.177ns logic, 2.407ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_10 (FF)
  Destination:          BPD/count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.569ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_10 to BPD/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.391   BPD/count<10>
                                                       BPD/count_10
    SLICE_X15Y31.D1      net (fanout=2)        0.654   BPD/count<10>
    SLICE_X15Y31.D       Tilo                  0.259   BPD/count<13>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>4
    SLICE_X14Y30.B1      net (fanout=3)        1.167   BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X14Y30.B       Tilo                  0.205   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X13Y31.D3      net (fanout=14)       0.571   BPD/Mcount_count_val
    SLICE_X13Y31.CLK     Tas                   0.322   BPD/count<10>
                                                       BPD/count_10_rstpot
                                                       BPD/count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (1.177ns logic, 2.392ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_11 (FF)
  Destination:          BPD/count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.515ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_11 to BPD/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.AQ      Tcko                  0.391   BPD/count<13>
                                                       BPD/count_11
    SLICE_X15Y31.D2      net (fanout=2)        0.600   BPD/count<11>
    SLICE_X15Y31.D       Tilo                  0.259   BPD/count<13>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>4
    SLICE_X14Y30.B1      net (fanout=3)        1.167   BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X14Y30.B       Tilo                  0.205   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X13Y31.D3      net (fanout=14)       0.571   BPD/Mcount_count_val
    SLICE_X13Y31.CLK     Tas                   0.322   BPD/count<10>
                                                       BPD/count_10_rstpot
                                                       BPD/count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (1.177ns logic, 2.338ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_18 (SLICE_X15Y33.B1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_3 (FF)
  Destination:          BPD/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.604 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_3 to BPD/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.AQ      Tcko                  0.391   BPD/count<6>
                                                       BPD/count_3
    SLICE_X15Y30.A4      net (fanout=2)        0.786   BPD/count<3>
    SLICE_X15Y30.A       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X13Y32.A1      net (fanout=3)        0.862   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X13Y32.A       Tilo                  0.259   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X15Y33.B1      net (fanout=12)       0.681   BPD/Mcount_count_val261
    SLICE_X15Y33.CLK     Tas                   0.322   BPD/count<20>
                                                       BPD/count_18_rstpot
                                                       BPD/count_18
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.231ns logic, 2.329ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_0 (FF)
  Destination:          BPD/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.604 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_0 to BPD/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.408   BPD/count<2>
                                                       BPD/count_0
    SLICE_X15Y30.A2      net (fanout=2)        0.614   BPD/count<0>
    SLICE_X15Y30.A       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X13Y32.A1      net (fanout=3)        0.862   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X13Y32.A       Tilo                  0.259   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X15Y33.B1      net (fanout=12)       0.681   BPD/Mcount_count_val261
    SLICE_X15Y33.CLK     Tas                   0.322   BPD/count<20>
                                                       BPD/count_18_rstpot
                                                       BPD/count_18
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.248ns logic, 2.157ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_1 (FF)
  Destination:          BPD/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.403ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.604 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_1 to BPD/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.408   BPD/count<2>
                                                       BPD/count_1
    SLICE_X15Y30.A1      net (fanout=2)        0.612   BPD/count<1>
    SLICE_X15Y30.A       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X13Y32.A1      net (fanout=3)        0.862   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X13Y32.A       Tilo                  0.259   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X15Y33.B1      net (fanout=12)       0.681   BPD/Mcount_count_val261
    SLICE_X15Y33.CLK     Tas                   0.322   BPD/count<20>
                                                       BPD/count_18_rstpot
                                                       BPD/count_18
    -------------------------------------------------  ---------------------------
    Total                                      3.403ns (1.248ns logic, 2.155ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_9 (SLICE_X13Y31.C4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_6 (FF)
  Destination:          BPD/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_6 to BPD/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.391   BPD/count<6>
                                                       BPD/count_6
    SLICE_X15Y31.D3      net (fanout=2)        0.669   BPD/count<6>
    SLICE_X15Y31.D       Tilo                  0.259   BPD/count<13>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>4
    SLICE_X14Y30.B1      net (fanout=3)        1.167   BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X14Y30.B       Tilo                  0.205   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X13Y31.C4      net (fanout=14)       0.550   BPD/Mcount_count_val
    SLICE_X13Y31.CLK     Tas                   0.322   BPD/count<10>
                                                       BPD/count_9_rstpot
                                                       BPD/count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (1.177ns logic, 2.386ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_10 (FF)
  Destination:          BPD/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_10 to BPD/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.391   BPD/count<10>
                                                       BPD/count_10
    SLICE_X15Y31.D1      net (fanout=2)        0.654   BPD/count<10>
    SLICE_X15Y31.D       Tilo                  0.259   BPD/count<13>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>4
    SLICE_X14Y30.B1      net (fanout=3)        1.167   BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X14Y30.B       Tilo                  0.205   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X13Y31.C4      net (fanout=14)       0.550   BPD/Mcount_count_val
    SLICE_X13Y31.CLK     Tas                   0.322   BPD/count<10>
                                                       BPD/count_9_rstpot
                                                       BPD/count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.177ns logic, 2.371ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_11 (FF)
  Destination:          BPD/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_11 to BPD/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.AQ      Tcko                  0.391   BPD/count<13>
                                                       BPD/count_11
    SLICE_X15Y31.D2      net (fanout=2)        0.600   BPD/count<11>
    SLICE_X15Y31.D       Tilo                  0.259   BPD/count<13>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>4
    SLICE_X14Y30.B1      net (fanout=3)        1.167   BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X14Y30.B       Tilo                  0.205   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X13Y31.C4      net (fanout=14)       0.550   BPD/Mcount_count_val
    SLICE_X13Y31.CLK     Tas                   0.322   BPD/count<10>
                                                       BPD/count_9_rstpot
                                                       BPD/count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (1.177ns logic, 2.317ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point BPD/clk_out (SLICE_X13Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BPD/clk_out (FF)
  Destination:          BPD/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: BPD/clk_out to BPD/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.198   BPD/clk_out
                                                       BPD/clk_out
    SLICE_X13Y33.A6      net (fanout=6)        0.025   BPD/clk_out
    SLICE_X13Y33.CLK     Tah         (-Th)    -0.215   BPD/clk_out
                                                       BPD/clk_out_rstpot1
                                                       BPD/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point fsm/current_state_FSM_FFd2 (SLICE_X6Y28.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fsm/current_state_FSM_FFd1 (FF)
  Destination:          fsm/current_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fsm/current_state_FSM_FFd1 to fsm/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.200   fsm/current_state_FSM_FFd1
                                                       fsm/current_state_FSM_FFd1
    SLICE_X6Y28.A4       net (fanout=3)        0.235   fsm/current_state_FSM_FFd1
    SLICE_X6Y28.CLK      Tah         (-Th)    -0.121   fsm/current_state_FSM_FFd1
                                                       fsm/current_state_FSM_FFd2-In1
                                                       fsm/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.321ns logic, 0.235ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point fsm/current_state_FSM_FFd2 (SLICE_X6Y28.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WD/game_status_1 (FF)
  Destination:          fsm/current_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.109 - 0.097)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WD/game_status_1 to fsm/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.CQ       Tcko                  0.198   WD/game_status<1>
                                                       WD/game_status_1
    SLICE_X6Y28.A5       net (fanout=1)        0.306   WD/game_status<1>
    SLICE_X6Y28.CLK      Tah         (-Th)    -0.121   fsm/current_state_FSM_FFd1
                                                       fsm/current_state_FSM_FFd2-In1
                                                       fsm/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.319ns logic, 0.306ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: fsm/current_state_FSM_FFd1/CLK
  Logical resource: fsm/current_state_FSM_FFd2/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: fsm/current_state_FSM_FFd1/CLK
  Logical resource: fsm/current_state_FSM_FFd1/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.627|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1062 paths, 0 nets, and 144 connections

Design statistics:
   Minimum period:   3.627ns{1}   (Maximum frequency: 275.710MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 17 18:04:25 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



