
*** Running vivado
    with args -log Lock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lock.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Lock.tcl -notrace
Command: synth_design -top Lock -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 308.527 ; gain = 80.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lock' [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:88]
INFO: [Synth 8-638] synthesizing module 'display' [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:51]
INFO: [Synth 8-638] synthesizing module 'translator' [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:22]
INFO: [Synth 8-256] done synthesizing module 'translator' (1#1) [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:22]
INFO: [Synth 8-256] done synthesizing module 'display' (2#1) [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:51]
WARNING: [Synth 8-6014] Unused sequential element CKn_reg was removed.  [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:112]
WARNING: [Synth 8-3848] Net clk in module/entity Lock does not have driver. [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:101]
INFO: [Synth 8-256] done synthesizing module 'Lock' (3#1) [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:88]
WARNING: [Synth 8-3331] design Lock has unconnected port CK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 347.852 ; gain = 120.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d:clk to constant 0 [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 347.852 ; gain = 120.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/constrs_1/new/c.xdc]
Finished Parsing XDC File [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/constrs_1/new/c.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/constrs_1/new/c.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 646.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element lefttime_reg was removed.  [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:123]
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	   2 Input      3 Bit        Muxes := 121   
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	   2 Input      3 Bit        Muxes := 121   
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
Module translator 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element lefttime_reg was removed.  [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:123]
WARNING: [Synth 8-3331] design Lock has unconnected port CK
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d/sel_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d/sel_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d/sel_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d/sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d/sel_reg[6] )
WARNING: [Synth 8-3332] Sequential element (d/sel_reg[6]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/sel_reg[5]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/sel_reg[4]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/sel_reg[3]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/sel_reg[2]) is unused and will be removed from module Lock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (d/t/out_reg[1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/t/out_reg[0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (alarming_reg) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/i_reg[2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/i_reg[1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/i_reg[0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (times0_reg[3]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (times0_reg[2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (times0_reg[1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (times0_reg[0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (times1_reg[3]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (times1_reg[2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (times1_reg[1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (times1_reg[0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (inputing_reg) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (init_reg) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (last_reg[7]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (last_reg[6]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (last_reg[5]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (last_reg[4]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (last_reg[3]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (last_reg[2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (last_reg[1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (last_reg[0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (left_reg[9]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (left_reg[3]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (left_reg[1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (left_reg[0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (left_reg[8]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (left_reg[7]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (left_reg[6]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (left_reg[5]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (left_reg[4]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (left_reg[2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (timing_reg) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/source_reg[3]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/source_reg[2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/source_reg[1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/source_reg[0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/sel_reg[7]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/sel_reg[1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/sel_reg[0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (waiting_reg) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (changing_reg) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[1][2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[1][1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[1][0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[2][2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[2][1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[2][0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[3][2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[3][1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (p_reg[3][0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (step_reg[2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (step_reg[1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (step_reg[0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (r_green_reg) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (lefttime_reg[3]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (lefttime_reg[2]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (lefttime_reg[1]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (lefttime_reg[0]) is unused and will be removed from module Lock.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\d/t/out_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\d/t/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\d/t/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\d/t/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\d/t/out_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\d/t/out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (d/t/out_reg[7]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/t/out_reg[6]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/t/out_reg[5]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/t/out_reg[4]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/t/out_reg[3]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (d/t/out_reg[2]) is unused and will be removed from module Lock.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    27|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    27|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 646.766 ; gain = 419.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 646.766 ; gain = 120.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 646.766 ; gain = 419.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

42 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 646.766 ; gain = 424.352
INFO: [Common 17-1381] The checkpoint 'D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.runs/synth_1/Lock.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 646.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 24 00:05:41 2017...
