################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: SSArankalle
#     Report Created on: Sat Mar 22 12:24:02 2025
#     Working Directory: /home1/WBRN23/SSArankalle/VLSI_RN/Verilog_labs/Router_Lint/script
#     Report Location  : /home1/WBRN23/SSArankalle/VLSI_RN/Verilog_labs/Router_Lint/script/vcst_rtdb/spyglass/vc_lint0/Router1x3/VC_GOAL0/spyglass_reports/morelint/ReportPortInfo
#     SpyGlass Version : SpyGlass_vT-2022.06
#     Policy Name      : morelint(SpyGlass_vT-2022.06)
#     Comment          : Report Top Level Module Port Info

#
################################################################################
Module: Router1x3
---------------
Module Type: Top_Level
---------------
Port Name            Direction       Width      Index                Comment                             Comment Source
-------------------------------------------------------------------------------------------------------------
clk                  INPUT           1          -                    -                                   -         
resetn               INPUT           1          -                    -                                   -         
read_enb_0           INPUT           1          -                    -                                   -         
read_enb_1           INPUT           1          -                    -                                   -         
read_enb_2           INPUT           1          -                    -                                   -         
pkt_valid            INPUT           1          -                    -                                   -         
data_in              INPUT           8          [7:0]                -                                   -         
vld_out_0            OUTPUT          1          -                    -                                   -         
vld_out_1            OUTPUT          1          -                    -                                   -         
vld_out_2            OUTPUT          1          -                    -                                   -         
err                  OUTPUT          1          -                    -                                   -         
busy                 OUTPUT          1          -                    -                                   -         
data_out_0           OUTPUT          8          [7:0]                -                                   -         
data_out_1           OUTPUT          8          [7:0]                -                                   -         
data_out_2           OUTPUT          8          [7:0]                -                                   -         
===========================================================================================================
 
