<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>EDLSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">EDLSR, External Debug Lock Status Register</h1><p>The EDLSR characteristics are:</p><h2>Purpose</h2>
        <p>Indicates the current status of the software lock for external debug registers.</p>

      
        <p>The optional Software Lock provides a lock to prevent memory-mapped writes to the debug registers. Use of this lock mechanism reduces the risk of accidental damage to the contents of the debug registers. It does not, and cannot, prevent all accidental or malicious damage.</p>
      <h2>Configuration</h2>
        <p>If ARMv8.3-DoPD is implemented, then ARMv8.0-SoftwareLock is not implemented by the architecturally-defined debug components of the PE in the Core power domain.</p>

      
        <p>If ARMv8.3-DoPD is not implemented, then this register is in the Debug power domain.</p>

      
        <p>Software uses <a href="ext-edlar.html">EDLAR</a> to set or clear the lock, and EDLSR to check the current status of the lock.</p>
      <h2>Attributes</h2>
            <p>EDLSR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The EDLSR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="29"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#nTT_2">nTT</a></td><td class="lr" colspan="1"><a href="#SLK_1">SLK</a></td><td class="lr" colspan="1"><a href="#SLI_0">SLI</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:3]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="nTT_2">nTT, bit [2]
              </h4>
          
  <p>Not thirty-two bit access required. RAZ.</p>

          
            
  

          <h4 id="SLK_1">SLK, bit [1]
              <div style="font-size:smaller;"><br />When the Software Lock is implemented.:
                </div></h4>
          
  <p>Software Lock status for this component. For an access to LSR that is not a memory-mapped access, or when the Software Lock is not implemented, this field is <span class="arm-defined-word">RES0</span>.</p>
<p>For memory-mapped accesses when the Software Lock is implemented, possible values of this field are:</p>

          <table class="valuetable"><tr><th>SLK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Lock clear. Writes are permitted to this component's registers.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Lock set. Writes to this component's registers are ignored, and reads have no side effects.</p>
</td></tr></table>
            
  

          <p>The following resets apply:</p><ul><li>
  <p>If Armv8.3-DoPD is implemented, this register is reset by Cold reset and not affected by External debug reset. If Armv8.3-DoPD is not implemented, this register is reset by External debug reset and not affected by Cold reset.</p>
</li><li><p>This field resets to <span class="binarynumber">1</span>.
</p></li></ul><h4 id="0_1"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RAZ</span>.</p>
          <h4 id="SLI_0">SLI, bit [0]
              </h4>
          
  <p>Software Lock implemented. For an access to LSR that is not a memory-mapped access, this field is RAZ. For memory-mapped accesses, the value of this field is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>. Permitted values are:</p>

          <table class="valuetable"><tr><th>SLI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Software Lock not implemented or not memory-mapped access.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Software Lock implemented and memory-mapped access.</p>
</td></tr></table>
            
  

          <div class="text_after_fields">
    
  

    </div><h2>Accessing the EDLSR</h2><h4>EDLSR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>Debug</td><td><span class="hexnumber">0xFB4</span></td><td>EDLSR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When ARMv8.3-DoPD is not implemented or IsCorePowered()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
