// Seed: 190234294
module module_0;
  wire id_1;
  module_3 modCall_1 ();
endmodule
module module_1;
  wire id_1 = id_1;
  parameter id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input supply0 void id_1,
    output tri id_2
);
  wire id_4 = id_4;
  wire id_5;
  always begin : LABEL_0
    id_2 = id_0;
  end
  wire id_6;
  tri0 id_7;
  wire id_8;
  wire id_9, id_10;
  assign {-1'h0} = -1;
  assign id_7 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_3 ();
  wire id_1;
  initial id_2[1] <= -1;
endmodule
