# Digital_lock_FSM
Simulation of a door locking and unlocking system using a 3-bit sequence detector (0→1→1), modeled as a Moore FSM in Icarus Verilog. 
