{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619169095051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619169095051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 17:11:34 2021 " "Processing started: Fri Apr 23 17:11:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619169095051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619169095051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate " "Command: quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619169095052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1619169095341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/my_uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 switch.v(80) " "Verilog HDL Expression warning at switch.v(80): truncated literal to match 2 bits" {  } { { "switch.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1619169095380 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 switch.v(81) " "Verilog HDL Expression warning at switch.v(81): truncated literal to match 2 bits" {  } { { "switch.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch.v" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1619169095381 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 switch.v(82) " "Verilog HDL Expression warning at switch.v(82): truncated literal to match 2 bits" {  } { { "switch.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch.v" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1619169095381 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 switch.v(83) " "Verilog HDL Expression warning at switch.v(83): truncated literal to match 2 bits" {  } { { "switch.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch.v" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1619169095381 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 switch.v(84) " "Verilog HDL Expression warning at switch.v(84): truncated literal to match 2 bits" {  } { { "switch.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1619169095381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095381 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 demonstrate.v(72) " "Verilog HDL Attribute warning at demonstrate.v(72): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "demonstrate.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 72 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1619169095383 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "demonstrate.v(115) " "Verilog HDL Module Instantiation warning at demonstrate.v(115): ignored dangling comma in List of Port Connections" {  } { { "demonstrate.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 115 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1619169095383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demonstrate.v 1 1 " "Found 1 design units, including 1 entities, in source file demonstrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 demonstrate " "Found entity 1: demonstrate" {  } { { "demonstrate.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc231512.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc231512.v" { { "Info" "ISGN_ENTITY_NAME" "1 LTC231512 " "Found entity 1: LTC231512" {  } { { "LTC231512.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/LTC231512.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095386 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 switch_ctrl.v(29) " "Verilog HDL Attribute warning at switch_ctrl.v(29): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "switch_ctrl.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch_ctrl.v" 29 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1619169095388 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 switch_ctrl.v(32) " "Verilog HDL Attribute warning at switch_ctrl.v(32): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "switch_ctrl.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch_ctrl.v" 32 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1619169095388 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 switch_ctrl.v(123) " "Verilog HDL Expression warning at switch_ctrl.v(123): truncated literal to match 5 bits" {  } { { "switch_ctrl.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch_ctrl.v" 123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1619169095388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_ctrl " "Found entity 1: switch_ctrl" {  } { { "switch_ctrl.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ad_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_FIFO " "Found entity 1: AD_FIFO" {  } { { "AD_FIFO.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/AD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/Debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max1452_top.v 1 1 " "Found 1 design units, including 1 entities, in source file max1452_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 max1452_top " "Found entity 1: max1452_top" {  } { { "max1452_top.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/max1452_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095396 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SS_state demonstrate.v(83) " "Verilog HDL Implicit Net warning at demonstrate.v(83): created implicit net for \"SS_state\"" {  } { { "demonstrate.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619169095396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demonstrate " "Elaborating entity \"demonstrate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619169095809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LTC231512 LTC231512:lt1 " "Elaborating entity \"LTC231512\" for hierarchy \"LTC231512:lt1\"" {  } { { "demonstrate.v" "lt1" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:i_switch " "Elaborating entity \"switch\" for hierarchy \"switch:i_switch\"" {  } { { "demonstrate.v" "i_switch" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_ctrl switch_ctrl:i_switch_ctrl " "Elaborating entity \"switch_ctrl\" for hierarchy \"switch_ctrl:i_switch_ctrl\"" {  } { { "demonstrate.v" "i_switch_ctrl" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_FIFO switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i " "Elaborating entity \"AD_FIFO\" for hierarchy \"switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\"" {  } { { "switch_ctrl.v" "AD_FIFO_i" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch_ctrl.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\"" {  } { { "AD_FIFO.v" "scfifo_component" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/AD_FIFO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\"" {  } { { "AD_FIFO.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/AD_FIFO.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619169095901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component " "Instantiated megafunction \"switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095901 ""}  } { { "AD_FIFO.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/AD_FIFO.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1619169095901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ep31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ep31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ep31 " "Found entity 1: scfifo_ep31" {  } { { "db/scfifo_ep31.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/scfifo_ep31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ep31 switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated " "Elaborating entity \"scfifo_ep31\" for hierarchy \"switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lv31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lv31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lv31 " "Found entity 1: a_dpfifo_lv31" {  } { { "db/a_dpfifo_lv31.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/a_dpfifo_lv31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lv31 switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo " "Elaborating entity \"a_dpfifo_lv31\" for hierarchy \"switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo\"" {  } { { "db/scfifo_ep31.tdf" "dpfifo" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/scfifo_ep31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1bf " "Found entity 1: a_fefifo_1bf" {  } { { "db/a_fefifo_1bf.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/a_fefifo_1bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169095971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169095971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1bf switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state " "Elaborating entity \"a_fefifo_1bf\" for hierarchy \"switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\"" {  } { { "db/a_dpfifo_lv31.tdf" "fifo_state" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/a_dpfifo_lv31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169095972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cntr_qp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169096023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169096023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw " "Elaborating entity \"cntr_qp7\" for hierarchy \"switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw\"" {  } { { "db/a_fefifo_1bf.tdf" "count_usedw" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/a_fefifo_1bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169096023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_f811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_f811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_f811 " "Found entity 1: dpram_f811" {  } { { "db/dpram_f811.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/dpram_f811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169096074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169096074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_f811 switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram " "Elaborating entity \"dpram_f811\" for hierarchy \"switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\"" {  } { { "db/a_dpfifo_lv31.tdf" "FIFOram" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/a_dpfifo_lv31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169096074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3k1 " "Found entity 1: altsyncram_g3k1" {  } { { "db/altsyncram_g3k1.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/altsyncram_g3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169096127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169096127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g3k1 switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1 " "Elaborating entity \"altsyncram_g3k1\" for hierarchy \"switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1\"" {  } { { "db/dpram_f811.tdf" "altsyncram1" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/dpram_f811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169096127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cntr_epb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169096178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169096178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo\|cntr_epb:rd_ptr_count " "Elaborating entity \"cntr_epb\" for hierarchy \"switch_ctrl:i_switch_ctrl\|AD_FIFO:AD_FIFO_i\|scfifo:scfifo_component\|scfifo_ep31:auto_generated\|a_dpfifo_lv31:dpfifo\|cntr_epb:rd_ptr_count\"" {  } { { "db/a_dpfifo_lv31.tdf" "rd_ptr_count" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/a_dpfifo_lv31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169096179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:i_speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:i_speed_select\"" {  } { { "demonstrate.v" "i_speed_select" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169096182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 speed_select.v(25) " "Verilog HDL assignment warning at speed_select.v(25): truncated value with size 32 to match size of target (14)" {  } { { "speed_select.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/speed_select.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619169096183 "|demonstrate|speed_select:i_speed_select"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "speed_select.v(25) " "Verilog HDL warning at speed_select.v(25): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "speed_select.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/speed_select.v" 25 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1619169096183 "|demonstrate|speed_select:i_speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 speed_select.v(26) " "Verilog HDL assignment warning at speed_select.v(26): truncated value with size 32 to match size of target (14)" {  } { { "speed_select.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/speed_select.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619169096183 "|demonstrate|speed_select:i_speed_select"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "speed_select.v(26) " "Verilog HDL warning at speed_select.v(26): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "speed_select.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/speed_select.v" 26 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1619169096183 "|demonstrate|speed_select:i_speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:i_my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:i_my_uart_tx\"" {  } { { "demonstrate.v" "i_my_uart_tx" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169096184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max1452_top max1452_top:max1452 " "Elaborating entity \"max1452_top\" for hierarchy \"max1452_top:max1452\"" {  } { { "demonstrate.v" "max1452" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619169096185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unlock_cnt max1452_top.v(23) " "Verilog HDL or VHDL warning at max1452_top.v(23): object \"unlock_cnt\" assigned a value but never read" {  } { { "max1452_top.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/max1452_top.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1619169096185 "|demonstrate|max1452_top:max1452"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 max1452_top.v(53) " "Verilog HDL assignment warning at max1452_top.v(53): truncated value with size 32 to match size of target (5)" {  } { { "max1452_top.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/max1452_top.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619169096186 "|demonstrate|max1452_top:max1452"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 max1452_top.v(55) " "Verilog HDL assignment warning at max1452_top.v(55): truncated value with size 32 to match size of target (5)" {  } { { "max1452_top.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/max1452_top.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619169096186 "|demonstrate|max1452_top:max1452"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "max1452_top.v(83) " "Verilog HDL warning at max1452_top.v(83): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "max1452_top.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/max1452_top.v" 83 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1619169096186 "|demonstrate|max1452_top:max1452"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr\[5\] " "Net \"addr\[5\]\" is missing source, defaulting to GND" {  } { { "demonstrate.v" "addr\[5\]" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1619169096211 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1619169096211 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr\[5\] " "Net \"addr\[5\]\" is missing source, defaulting to GND" {  } { { "demonstrate.v" "addr\[5\]" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1619169096211 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1619169096211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au14 " "Found entity 1: altsyncram_au14" {  } { { "db/altsyncram_au14.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/altsyncram_au14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169096963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169096963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169097072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169097072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169097137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169097137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169097230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169097230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169097280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169097280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169097359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169097359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169097448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169097448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169097502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169097502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169097587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169097587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619169097644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619169097644 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619169097711 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "max1452_top:max1452\|Ram0 " "RAM logic \"max1452_top:max1452\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "max1452_top.v" "Ram0" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/max1452_top.v" 122 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1619169098240 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1619169098240 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1619169098558 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/my_uart_tx.v" 97 -1 0 } } { "LTC231512.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/LTC231512.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1619169098632 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1619169098632 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "unlock VCC " "Pin \"unlock\" is stuck at VCC" {  } { { "demonstrate.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619169098741 "|demonstrate|unlock"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSSS\[1\] GND " "Pin \"SSSS\[1\]\" is stuck at GND" {  } { { "demonstrate.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619169098741 "|demonstrate|SSSS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSSS\[2\] GND " "Pin \"SSSS\[2\]\" is stuck at GND" {  } { { "demonstrate.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619169098741 "|demonstrate|SSSS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSSS\[3\] GND " "Pin \"SSSS\[3\]\" is stuck at GND" {  } { { "demonstrate.v" "" { Text "D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619169098741 "|demonstrate|SSSS[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1619169098741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619169098861 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 47 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 47 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1619169099463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619169099484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619169099484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1540 " "Implemented 1540 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619169099746 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619169099746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1482 " "Implemented 1482 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1619169099746 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1619169099746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619169099746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619169099766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 23 17:11:39 2021 " "Processing ended: Fri Apr 23 17:11:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619169099766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619169099766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619169099766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619169099766 ""}
