// Seed: 2665761428
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  function void id_3;
    output ["" : ""] id_4;
    begin : LABEL_0
      if (-1) id_4 = -1;
      else begin : LABEL_1
        id_4 <= id_4 > 1;
      end
    end
  endfunction
  generate
    wire id_5;
  endgenerate
  wire id_6;
  logic [-1 : -1  ==  1] id_7;
  assign id_7 = 1;
  wire id_8;
  assign id_7 = id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wor id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input supply0 id_12,
    input tri1 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input uwire id_16,
    input tri0 id_17,
    input uwire id_18,
    input tri1 id_19
);
  wire id_21;
  wire id_22;
  or primCall (id_15, id_5, id_8, id_0, id_21, id_12, id_13, id_17, id_18, id_22, id_14);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_2,
      id_10
  );
  assign modCall_1.id_7 = 0;
endmodule
