// Seed: 2838787151
module module_0 (
    input wor id_0,
    input tri id_1,
    output uwire id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    output wire id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    output tri0 id_11
);
  wire id_13;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wire id_4,
    input tri id_5,
    output wire id_6,
    input tri id_7,
    input wor id_8,
    output supply0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    output supply1 id_12,
    input wire id_13,
    input tri0 id_14
);
  assign id_3 = id_1 + id_5;
  module_0(
      id_8, id_11, id_12, id_4, id_9, id_4, id_7, id_12, id_1, id_5, id_1, id_10
  );
endmodule
