Quartus Prime Archive log --	C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/component_tutorial.qarlog

Archive:	C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/component_tutorial.qar
Date:		Thu Nov 05 16:08:13 2020
Quartus Prime		20.1.0 Build 711 06/05/2020 SJ Standard Edition

	=========== Files Selected: ===========
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/Files/component_tutorial.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/Files/hex7seg.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/Files/reg32.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/Files/reg32_avalon_interface.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/Files/source.tcl
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/component_tutorial.qpf
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/component_tutorial.qsf
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system.qsys
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system.sopcinfo
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/embedded_system.cmp
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/embedded_system.debuginfo
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/embedded_system.qip
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/embedded_system.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_jtag_sld_node.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_jtag_streaming.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_reset_controller.sdc
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_reset_controller.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_reset_synchronizer.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/embedded_system_master_0.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/embedded_system_master_0_b2p_adapter.sv
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/embedded_system_master_0_p2b_adapter.sv
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/embedded_system_master_0_timing_adt.sv
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/reg32.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/embedded_system/synthesis/submodules/reg32_avalon_interface.v
C:/Users/sjfre/Documents/FPGADesign/Lab Wk 9/System/reg32_avalon_interface_hw.tcl
c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 42 files to archive =======

	================ Status: ===============
All files archived successfully.
