// Seed: 1939301425
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1 && 1'b0 - 1;
  tri1 id_3 = id_1;
  wor  id_4 = 1;
  tri  id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output wor id_2
);
  logic [7:0] id_4;
  id_5(
      .id_0(1'b0), .id_1(1)
  );
  assign id_4[1] = id_4;
  module_0();
endmodule
module module_2 (
    input  wand  id_0,
    input  uwire id_1,
    input  logic id_2,
    output logic id_3,
    input  wand  id_4,
    input  uwire id_5,
    input  wand  id_6
);
  always id_3 <= #1 id_2;
  initial begin
    assume #1  (id_5)
    else $display((id_0) >> id_1, id_2);
    #1 $display;
    id_3 = id_2 == id_2 - 1;
  end
  module_0();
endmodule
