Processor started !!
Current address(PC_value) is0
clock cycles taken is 1
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  0
Moving to Memory stage
moving to write back!
Current address(PC_value) is4
clock cycles taken is 2
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4
Moving to Memory stage
moving to write back!
Current address(PC_value) is8
clock cycles taken is 3
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8
Moving to Memory stage
moving to write back!
Current address(PC_value) is12
clock cycles taken is 4
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16
clock cycles taken is 5
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20
clock cycles taken is 6
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is24
clock cycles taken is 7
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 7
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is28
clock cycles taken is 8
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  1
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is32
clock cycles taken is 9
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  12
Moving to Memory stage
moving to write back!
Current address(PC_value) is36
clock cycles taken is 10
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  16
Moving to Memory stage
moving to write back!
Current address(PC_value) is40
clock cycles taken is 11
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  20
Moving to Memory stage
moving to write back!
Current address(PC_value) is44
clock cycles taken is 12
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is48
clock cycles taken is 13
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 13
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is52
clock cycles taken is 14
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is56
clock cycles taken is 15
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 15
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is60
clock cycles taken is 16
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  2
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is64
clock cycles taken is 17
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  24
Moving to Memory stage
moving to write back!
Current address(PC_value) is68
clock cycles taken is 18
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  28
Moving to Memory stage
moving to write back!
Current address(PC_value) is72
clock cycles taken is 19
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  32
Moving to Memory stage
moving to write back!
Current address(PC_value) is76
clock cycles taken is 20
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is80
clock cycles taken is 21
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 21
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is84
clock cycles taken is 22
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is88
clock cycles taken is 23
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 23
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is92
clock cycles taken is 24
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  3
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is96
clock cycles taken is 25
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  36
Moving to Memory stage
moving to write back!
Current address(PC_value) is100
clock cycles taken is 26
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  40
Moving to Memory stage
moving to write back!
Current address(PC_value) is104
clock cycles taken is 27
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  44
Moving to Memory stage
moving to write back!
Current address(PC_value) is108
clock cycles taken is 28
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is112
clock cycles taken is 29
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 29
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is116
clock cycles taken is 30
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is120
clock cycles taken is 31
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 31
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is124
clock cycles taken is 32
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  4
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is128
clock cycles taken is 33
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  48
Moving to Memory stage
moving to write back!
Current address(PC_value) is132
clock cycles taken is 34
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  52
Moving to Memory stage
moving to write back!
Current address(PC_value) is136
clock cycles taken is 35
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  56
Moving to Memory stage
moving to write back!
Current address(PC_value) is140
clock cycles taken is 36
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is144
clock cycles taken is 37
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 37
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is148
clock cycles taken is 38
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is152
clock cycles taken is 39
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 39
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is156
clock cycles taken is 40
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  5
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is160
clock cycles taken is 41
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  60
Moving to Memory stage
moving to write back!
Current address(PC_value) is164
clock cycles taken is 42
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  64
Moving to Memory stage
moving to write back!
Current address(PC_value) is168
clock cycles taken is 43
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  68
Moving to Memory stage
moving to write back!
Current address(PC_value) is172
clock cycles taken is 44
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is176
clock cycles taken is 45
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 45
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is180
clock cycles taken is 46
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is184
clock cycles taken is 47
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 47
final correctly formatted hidden layer value is 00000100
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is188
clock cycles taken is 48
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  6
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is192
clock cycles taken is 49
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  72
Moving to Memory stage
moving to write back!
Current address(PC_value) is196
clock cycles taken is 50
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  76
Moving to Memory stage
moving to write back!
Current address(PC_value) is200
clock cycles taken is 51
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  80
Moving to Memory stage
moving to write back!
Current address(PC_value) is204
clock cycles taken is 52
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is208
clock cycles taken is 53
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 53
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is212
clock cycles taken is 54
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is216
clock cycles taken is 55
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 55
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is220
clock cycles taken is 56
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  7
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is224
clock cycles taken is 57
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  84
Moving to Memory stage
moving to write back!
Current address(PC_value) is228
clock cycles taken is 58
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  88
Moving to Memory stage
moving to write back!
Current address(PC_value) is232
clock cycles taken is 59
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  92
Moving to Memory stage
moving to write back!
Current address(PC_value) is236
clock cycles taken is 60
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is240
clock cycles taken is 61
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 61
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is244
clock cycles taken is 62
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is248
clock cycles taken is 63
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 63
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is252
clock cycles taken is 64
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  8
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is256
clock cycles taken is 65
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  96
Moving to Memory stage
moving to write back!
Current address(PC_value) is260
clock cycles taken is 66
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  100
Moving to Memory stage
moving to write back!
Current address(PC_value) is264
clock cycles taken is 67
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  104
Moving to Memory stage
moving to write back!
Current address(PC_value) is268
clock cycles taken is 68
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is272
clock cycles taken is 69
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 69
final correctly formatted hidden layer value is 01000001
final H1 is 1
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is276
clock cycles taken is 70
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is280
clock cycles taken is 71
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 71
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is284
clock cycles taken is 72
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  9
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is288
clock cycles taken is 73
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  108
Moving to Memory stage
moving to write back!
Current address(PC_value) is292
clock cycles taken is 74
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  112
Moving to Memory stage
moving to write back!
Current address(PC_value) is296
clock cycles taken is 75
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  116
Moving to Memory stage
moving to write back!
Current address(PC_value) is300
clock cycles taken is 76
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is304
clock cycles taken is 77
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 77
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is308
clock cycles taken is 78
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is312
clock cycles taken is 79
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 79
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is316
clock cycles taken is 80
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  10
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is320
clock cycles taken is 81
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  120
Moving to Memory stage
moving to write back!
Current address(PC_value) is324
clock cycles taken is 82
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  124
Moving to Memory stage
moving to write back!
Current address(PC_value) is328
clock cycles taken is 83
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  128
Moving to Memory stage
moving to write back!
Current address(PC_value) is332
clock cycles taken is 84
OPCODE is100
R type instruction
NMUL  R3  R1  R2
input 1 error
input 2 error
input 3 error
input 4 error
Current address(PC_value) is336
clock cycles taken is 85
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 85
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is340
clock cycles taken is 86
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is344
clock cycles taken is 87
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 87
final correctly formatted hidden layer value is 00000000
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 0
Current address(PC_value) is348
clock cycles taken is 88
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  11
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is352
clock cycles taken is 89
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  132
Moving to Memory stage
moving to write back!
Current address(PC_value) is356
clock cycles taken is 90
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  136
Moving to Memory stage
moving to write back!
Current address(PC_value) is360
clock cycles taken is 91
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  140
Moving to Memory stage
moving to write back!
Current address(PC_value) is364
clock cycles taken is 92
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is368
clock cycles taken is 93
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 93
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is372
clock cycles taken is 94
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is376
clock cycles taken is 95
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 95
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is380
clock cycles taken is 96
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  12
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is384
clock cycles taken is 97
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  144
Moving to Memory stage
moving to write back!
Current address(PC_value) is388
clock cycles taken is 98
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  148
Moving to Memory stage
moving to write back!
Current address(PC_value) is392
clock cycles taken is 99
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  152
Moving to Memory stage
moving to write back!
Current address(PC_value) is396
clock cycles taken is 100
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is400
clock cycles taken is 101
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 101
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is404
clock cycles taken is 102
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is408
clock cycles taken is 103
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 103
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is412
clock cycles taken is 104
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  13
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is416
clock cycles taken is 105
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  156
Moving to Memory stage
moving to write back!
Current address(PC_value) is420
clock cycles taken is 106
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  160
Moving to Memory stage
moving to write back!
Current address(PC_value) is424
clock cycles taken is 107
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  164
Moving to Memory stage
moving to write back!
Current address(PC_value) is428
clock cycles taken is 108
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is432
clock cycles taken is 109
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 109
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is436
clock cycles taken is 110
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is440
clock cycles taken is 111
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 111
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is444
clock cycles taken is 112
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  14
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is448
clock cycles taken is 113
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  168
Moving to Memory stage
moving to write back!
Current address(PC_value) is452
clock cycles taken is 114
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  172
Moving to Memory stage
moving to write back!
Current address(PC_value) is456
clock cycles taken is 115
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  176
Moving to Memory stage
moving to write back!
Current address(PC_value) is460
clock cycles taken is 116
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is464
clock cycles taken is 117
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 117
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is468
clock cycles taken is 118
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is472
clock cycles taken is 119
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 119
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is476
clock cycles taken is 120
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  15
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is480
clock cycles taken is 121
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  180
Moving to Memory stage
moving to write back!
Current address(PC_value) is484
clock cycles taken is 122
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  184
Moving to Memory stage
moving to write back!
Current address(PC_value) is488
clock cycles taken is 123
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  188
Moving to Memory stage
moving to write back!
Current address(PC_value) is492
clock cycles taken is 124
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is496
clock cycles taken is 125
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 125
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is500
clock cycles taken is 126
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is504
clock cycles taken is 127
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 127
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is508
clock cycles taken is 128
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  16
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is512
clock cycles taken is 129
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  192
Moving to Memory stage
moving to write back!
Current address(PC_value) is516
clock cycles taken is 130
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  196
Moving to Memory stage
moving to write back!
Current address(PC_value) is520
clock cycles taken is 131
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  200
Moving to Memory stage
moving to write back!
Current address(PC_value) is524
clock cycles taken is 132
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is528
clock cycles taken is 133
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 133
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is532
clock cycles taken is 134
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is536
clock cycles taken is 135
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 135
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is540
clock cycles taken is 136
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  17
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is544
clock cycles taken is 137
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  204
Moving to Memory stage
moving to write back!
Current address(PC_value) is548
clock cycles taken is 138
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  208
Moving to Memory stage
moving to write back!
Current address(PC_value) is552
clock cycles taken is 139
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  212
Moving to Memory stage
moving to write back!
Current address(PC_value) is556
clock cycles taken is 140
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is560
clock cycles taken is 141
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 141
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is564
clock cycles taken is 142
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is568
clock cycles taken is 143
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 143
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is572
clock cycles taken is 144
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  18
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is576
clock cycles taken is 145
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  216
Moving to Memory stage
moving to write back!
Current address(PC_value) is580
clock cycles taken is 146
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  220
Moving to Memory stage
moving to write back!
Current address(PC_value) is584
clock cycles taken is 147
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  224
Moving to Memory stage
moving to write back!
Current address(PC_value) is588
clock cycles taken is 148
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is592
clock cycles taken is 149
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 149
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is596
clock cycles taken is 150
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is600
clock cycles taken is 151
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 151
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is604
clock cycles taken is 152
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  19
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is608
clock cycles taken is 153
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  228
Moving to Memory stage
moving to write back!
Current address(PC_value) is612
clock cycles taken is 154
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  232
Moving to Memory stage
moving to write back!
Current address(PC_value) is616
clock cycles taken is 155
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  236
Moving to Memory stage
moving to write back!
Current address(PC_value) is620
clock cycles taken is 156
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is624
clock cycles taken is 157
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 157
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is628
clock cycles taken is 158
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is632
clock cycles taken is 159
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 159
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is636
clock cycles taken is 160
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  20
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is640
clock cycles taken is 161
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  240
Moving to Memory stage
moving to write back!
Current address(PC_value) is644
clock cycles taken is 162
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  244
Moving to Memory stage
moving to write back!
Current address(PC_value) is648
clock cycles taken is 163
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  248
Moving to Memory stage
moving to write back!
Current address(PC_value) is652
clock cycles taken is 164
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is656
clock cycles taken is 165
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 165
final correctly formatted hidden layer value is 00000000
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 0
Current address(PC_value) is660
clock cycles taken is 166
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is664
clock cycles taken is 167
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 167
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is668
clock cycles taken is 168
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  21
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is672
clock cycles taken is 169
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  252
Moving to Memory stage
moving to write back!
Current address(PC_value) is676
clock cycles taken is 170
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  256
Moving to Memory stage
moving to write back!
Current address(PC_value) is680
clock cycles taken is 171
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  260
Moving to Memory stage
moving to write back!
Current address(PC_value) is684
clock cycles taken is 172
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is688
clock cycles taken is 173
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 173
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is692
clock cycles taken is 174
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is696
clock cycles taken is 175
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 175
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is700
clock cycles taken is 176
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  22
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is704
clock cycles taken is 177
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  264
Moving to Memory stage
moving to write back!
Current address(PC_value) is708
clock cycles taken is 178
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  268
Moving to Memory stage
moving to write back!
Current address(PC_value) is712
clock cycles taken is 179
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  272
Moving to Memory stage
moving to write back!
Current address(PC_value) is716
clock cycles taken is 180
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is720
clock cycles taken is 181
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 181
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is724
clock cycles taken is 182
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is728
clock cycles taken is 183
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 183
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is732
clock cycles taken is 184
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  23
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is736
clock cycles taken is 185
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  276
Moving to Memory stage
moving to write back!
Current address(PC_value) is740
clock cycles taken is 186
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  280
Moving to Memory stage
moving to write back!
Current address(PC_value) is744
clock cycles taken is 187
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  284
Moving to Memory stage
moving to write back!
Current address(PC_value) is748
clock cycles taken is 188
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is752
clock cycles taken is 189
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 189
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is756
clock cycles taken is 190
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is760
clock cycles taken is 191
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 191
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is764
clock cycles taken is 192
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  24
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is768
clock cycles taken is 193
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  288
Moving to Memory stage
moving to write back!
Current address(PC_value) is772
clock cycles taken is 194
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  292
Moving to Memory stage
moving to write back!
Current address(PC_value) is776
clock cycles taken is 195
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  296
Moving to Memory stage
moving to write back!
Current address(PC_value) is780
clock cycles taken is 196
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is784
clock cycles taken is 197
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 197
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is788
clock cycles taken is 198
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is792
clock cycles taken is 199
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 199
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is796
clock cycles taken is 200
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  25
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is800
clock cycles taken is 201
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  300
Moving to Memory stage
moving to write back!
Current address(PC_value) is804
clock cycles taken is 202
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  304
Moving to Memory stage
moving to write back!
Current address(PC_value) is808
clock cycles taken is 203
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  308
Moving to Memory stage
moving to write back!
Current address(PC_value) is812
clock cycles taken is 204
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is816
clock cycles taken is 205
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 205
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is820
clock cycles taken is 206
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is824
clock cycles taken is 207
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 207
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is828
clock cycles taken is 208
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  26
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is832
clock cycles taken is 209
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  312
Moving to Memory stage
moving to write back!
Current address(PC_value) is836
clock cycles taken is 210
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  316
Moving to Memory stage
moving to write back!
Current address(PC_value) is840
clock cycles taken is 211
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  320
Moving to Memory stage
moving to write back!
Current address(PC_value) is844
clock cycles taken is 212
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is848
clock cycles taken is 213
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 213
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is852
clock cycles taken is 214
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is856
clock cycles taken is 215
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 215
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is860
clock cycles taken is 216
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  27
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is864
clock cycles taken is 217
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  324
Moving to Memory stage
moving to write back!
Current address(PC_value) is868
clock cycles taken is 218
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  328
Moving to Memory stage
moving to write back!
Current address(PC_value) is872
clock cycles taken is 219
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  332
Moving to Memory stage
moving to write back!
Current address(PC_value) is876
clock cycles taken is 220
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is880
clock cycles taken is 221
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 221
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is884
clock cycles taken is 222
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is888
clock cycles taken is 223
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 223
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is892
clock cycles taken is 224
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  28
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is896
clock cycles taken is 225
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  336
Moving to Memory stage
moving to write back!
Current address(PC_value) is900
clock cycles taken is 226
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  340
Moving to Memory stage
moving to write back!
Current address(PC_value) is904
clock cycles taken is 227
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  344
Moving to Memory stage
moving to write back!
Current address(PC_value) is908
clock cycles taken is 228
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is912
clock cycles taken is 229
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 229
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is916
clock cycles taken is 230
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is920
clock cycles taken is 231
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 231
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is924
clock cycles taken is 232
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  29
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is928
clock cycles taken is 233
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  348
Moving to Memory stage
moving to write back!
Current address(PC_value) is932
clock cycles taken is 234
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  352
Moving to Memory stage
moving to write back!
Current address(PC_value) is936
clock cycles taken is 235
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  356
Moving to Memory stage
moving to write back!
Current address(PC_value) is940
clock cycles taken is 236
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is944
clock cycles taken is 237
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 237
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is948
clock cycles taken is 238
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is952
clock cycles taken is 239
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 239
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is956
clock cycles taken is 240
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  30
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is960
clock cycles taken is 241
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  360
Moving to Memory stage
moving to write back!
Current address(PC_value) is964
clock cycles taken is 242
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  364
Moving to Memory stage
moving to write back!
Current address(PC_value) is968
clock cycles taken is 243
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  368
Moving to Memory stage
moving to write back!
Current address(PC_value) is972
clock cycles taken is 244
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is976
clock cycles taken is 245
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 245
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is980
clock cycles taken is 246
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is984
clock cycles taken is 247
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 247
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is988
clock cycles taken is 248
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  31
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is992
clock cycles taken is 249
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  372
Moving to Memory stage
moving to write back!
Current address(PC_value) is996
clock cycles taken is 250
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  376
Moving to Memory stage
moving to write back!
Current address(PC_value) is1000
clock cycles taken is 251
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  380
Moving to Memory stage
moving to write back!
Current address(PC_value) is1004
clock cycles taken is 252
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1008
clock cycles taken is 253
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 253
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1012
clock cycles taken is 254
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1016
clock cycles taken is 255
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 255
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1020
clock cycles taken is 256
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  32
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1024
clock cycles taken is 257
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  384
Moving to Memory stage
moving to write back!
Current address(PC_value) is1028
clock cycles taken is 258
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  388
Moving to Memory stage
moving to write back!
Current address(PC_value) is1032
clock cycles taken is 259
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  392
Moving to Memory stage
moving to write back!
Current address(PC_value) is1036
clock cycles taken is 260
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1040
clock cycles taken is 261
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 261
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1044
clock cycles taken is 262
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1048
clock cycles taken is 263
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 263
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1052
clock cycles taken is 264
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  33
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1056
clock cycles taken is 265
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  396
Moving to Memory stage
moving to write back!
Current address(PC_value) is1060
clock cycles taken is 266
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  400
Moving to Memory stage
moving to write back!
Current address(PC_value) is1064
clock cycles taken is 267
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  404
Moving to Memory stage
moving to write back!
Current address(PC_value) is1068
clock cycles taken is 268
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1072
clock cycles taken is 269
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 269
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1076
clock cycles taken is 270
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1080
clock cycles taken is 271
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 271
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1084
clock cycles taken is 272
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  34
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1088
clock cycles taken is 273
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  408
Moving to Memory stage
moving to write back!
Current address(PC_value) is1092
clock cycles taken is 274
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  412
Moving to Memory stage
moving to write back!
Current address(PC_value) is1096
clock cycles taken is 275
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  416
Moving to Memory stage
moving to write back!
Current address(PC_value) is1100
clock cycles taken is 276
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1104
clock cycles taken is 277
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 277
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1108
clock cycles taken is 278
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1112
clock cycles taken is 279
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 279
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1116
clock cycles taken is 280
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  35
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1120
clock cycles taken is 281
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  420
Moving to Memory stage
moving to write back!
Current address(PC_value) is1124
clock cycles taken is 282
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  424
Moving to Memory stage
moving to write back!
Current address(PC_value) is1128
clock cycles taken is 283
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  428
Moving to Memory stage
moving to write back!
Current address(PC_value) is1132
clock cycles taken is 284
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1136
clock cycles taken is 285
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 285
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1140
clock cycles taken is 286
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1144
clock cycles taken is 287
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 287
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1148
clock cycles taken is 288
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  36
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1152
clock cycles taken is 289
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  432
Moving to Memory stage
moving to write back!
Current address(PC_value) is1156
clock cycles taken is 290
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  436
Moving to Memory stage
moving to write back!
Current address(PC_value) is1160
clock cycles taken is 291
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  440
Moving to Memory stage
moving to write back!
Current address(PC_value) is1164
clock cycles taken is 292
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1168
clock cycles taken is 293
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 293
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1172
clock cycles taken is 294
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1176
clock cycles taken is 295
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 295
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1180
clock cycles taken is 296
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  37
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1184
clock cycles taken is 297
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  444
Moving to Memory stage
moving to write back!
Current address(PC_value) is1188
clock cycles taken is 298
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  448
Moving to Memory stage
moving to write back!
Current address(PC_value) is1192
clock cycles taken is 299
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  452
Moving to Memory stage
moving to write back!
Current address(PC_value) is1196
clock cycles taken is 300
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1200
clock cycles taken is 301
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 301
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1204
clock cycles taken is 302
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1208
clock cycles taken is 303
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 303
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1212
clock cycles taken is 304
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  38
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1216
clock cycles taken is 305
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  456
Moving to Memory stage
moving to write back!
Current address(PC_value) is1220
clock cycles taken is 306
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  460
Moving to Memory stage
moving to write back!
Current address(PC_value) is1224
clock cycles taken is 307
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  464
Moving to Memory stage
moving to write back!
Current address(PC_value) is1228
clock cycles taken is 308
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1232
clock cycles taken is 309
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 309
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is1236
clock cycles taken is 310
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1240
clock cycles taken is 311
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 311
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1244
clock cycles taken is 312
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  39
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1248
clock cycles taken is 313
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  468
Moving to Memory stage
moving to write back!
Current address(PC_value) is1252
clock cycles taken is 314
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  472
Moving to Memory stage
moving to write back!
Current address(PC_value) is1256
clock cycles taken is 315
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  476
Moving to Memory stage
moving to write back!
Current address(PC_value) is1260
clock cycles taken is 316
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1264
clock cycles taken is 317
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 317
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is1268
clock cycles taken is 318
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1272
clock cycles taken is 319
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 319
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1276
clock cycles taken is 320
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  40
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1280
clock cycles taken is 321
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  480
Moving to Memory stage
moving to write back!
Current address(PC_value) is1284
clock cycles taken is 322
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  484
Moving to Memory stage
moving to write back!
Current address(PC_value) is1288
clock cycles taken is 323
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  488
Moving to Memory stage
moving to write back!
Current address(PC_value) is1292
clock cycles taken is 324
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1296
clock cycles taken is 325
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 325
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is1300
clock cycles taken is 326
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1304
clock cycles taken is 327
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 327
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is1308
clock cycles taken is 328
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  41
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1312
clock cycles taken is 329
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  492
Moving to Memory stage
moving to write back!
Current address(PC_value) is1316
clock cycles taken is 330
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  496
Moving to Memory stage
moving to write back!
Current address(PC_value) is1320
clock cycles taken is 331
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  500
Moving to Memory stage
moving to write back!
Current address(PC_value) is1324
clock cycles taken is 332
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1328
clock cycles taken is 333
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 333
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is1332
clock cycles taken is 334
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1336
clock cycles taken is 335
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 335
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1340
clock cycles taken is 336
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  42
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1344
clock cycles taken is 337
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  504
Moving to Memory stage
moving to write back!
Current address(PC_value) is1348
clock cycles taken is 338
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  508
Moving to Memory stage
moving to write back!
Current address(PC_value) is1352
clock cycles taken is 339
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  512
Moving to Memory stage
moving to write back!
Current address(PC_value) is1356
clock cycles taken is 340
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1360
clock cycles taken is 341
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 341
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is1364
clock cycles taken is 342
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1368
clock cycles taken is 343
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 343
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is1372
clock cycles taken is 344
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  43
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1376
clock cycles taken is 345
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  516
Moving to Memory stage
moving to write back!
Current address(PC_value) is1380
clock cycles taken is 346
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  520
Moving to Memory stage
moving to write back!
Current address(PC_value) is1384
clock cycles taken is 347
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  524
Moving to Memory stage
moving to write back!
Current address(PC_value) is1388
clock cycles taken is 348
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1392
clock cycles taken is 349
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 349
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1396
clock cycles taken is 350
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1400
clock cycles taken is 351
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 351
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is1404
clock cycles taken is 352
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  44
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1408
clock cycles taken is 353
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  528
Moving to Memory stage
moving to write back!
Current address(PC_value) is1412
clock cycles taken is 354
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  532
Moving to Memory stage
moving to write back!
Current address(PC_value) is1416
clock cycles taken is 355
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  536
Moving to Memory stage
moving to write back!
Current address(PC_value) is1420
clock cycles taken is 356
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1424
clock cycles taken is 357
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 357
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is1428
clock cycles taken is 358
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1432
clock cycles taken is 359
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 359
final correctly formatted hidden layer value is 00000100
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is1436
clock cycles taken is 360
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  45
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1440
clock cycles taken is 361
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  540
Moving to Memory stage
moving to write back!
Current address(PC_value) is1444
clock cycles taken is 362
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  544
Moving to Memory stage
moving to write back!
Current address(PC_value) is1448
clock cycles taken is 363
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  548
Moving to Memory stage
moving to write back!
Current address(PC_value) is1452
clock cycles taken is 364
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1456
clock cycles taken is 365
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 365
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is1460
clock cycles taken is 366
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1464
clock cycles taken is 367
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 367
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1468
clock cycles taken is 368
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  46
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1472
clock cycles taken is 369
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  552
Moving to Memory stage
moving to write back!
Current address(PC_value) is1476
clock cycles taken is 370
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  556
Moving to Memory stage
moving to write back!
Current address(PC_value) is1480
clock cycles taken is 371
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  560
Moving to Memory stage
moving to write back!
Current address(PC_value) is1484
clock cycles taken is 372
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1488
clock cycles taken is 373
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 373
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is1492
clock cycles taken is 374
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1496
clock cycles taken is 375
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 375
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1500
clock cycles taken is 376
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  47
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1504
clock cycles taken is 377
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  564
Moving to Memory stage
moving to write back!
Current address(PC_value) is1508
clock cycles taken is 378
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  568
Moving to Memory stage
moving to write back!
Current address(PC_value) is1512
clock cycles taken is 379
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  572
Moving to Memory stage
moving to write back!
Current address(PC_value) is1516
clock cycles taken is 380
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1520
clock cycles taken is 381
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 381
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is1524
clock cycles taken is 382
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1528
clock cycles taken is 383
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 383
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is1532
clock cycles taken is 384
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  48
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1536
clock cycles taken is 385
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  576
Moving to Memory stage
moving to write back!
Current address(PC_value) is1540
clock cycles taken is 386
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  580
Moving to Memory stage
moving to write back!
Current address(PC_value) is1544
clock cycles taken is 387
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  584
Moving to Memory stage
moving to write back!
Current address(PC_value) is1548
clock cycles taken is 388
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1552
clock cycles taken is 389
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 389
final correctly formatted hidden layer value is 00000000
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 0
Current address(PC_value) is1556
clock cycles taken is 390
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1560
clock cycles taken is 391
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 391
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1564
clock cycles taken is 392
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  49
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1568
clock cycles taken is 393
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  588
Moving to Memory stage
moving to write back!
Current address(PC_value) is1572
clock cycles taken is 394
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  592
Moving to Memory stage
moving to write back!
Current address(PC_value) is1576
clock cycles taken is 395
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  596
Moving to Memory stage
moving to write back!
Current address(PC_value) is1580
clock cycles taken is 396
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1584
clock cycles taken is 397
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 397
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1588
clock cycles taken is 398
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1592
clock cycles taken is 399
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 399
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1596
clock cycles taken is 400
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  50
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1600
clock cycles taken is 401
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  600
Moving to Memory stage
moving to write back!
Current address(PC_value) is1604
clock cycles taken is 402
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  604
Moving to Memory stage
moving to write back!
Current address(PC_value) is1608
clock cycles taken is 403
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  608
Moving to Memory stage
moving to write back!
Current address(PC_value) is1612
clock cycles taken is 404
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1616
clock cycles taken is 405
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 405
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is1620
clock cycles taken is 406
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1624
clock cycles taken is 407
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 407
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1628
clock cycles taken is 408
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  51
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1632
clock cycles taken is 409
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  612
Moving to Memory stage
moving to write back!
Current address(PC_value) is1636
clock cycles taken is 410
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  616
Moving to Memory stage
moving to write back!
Current address(PC_value) is1640
clock cycles taken is 411
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  620
Moving to Memory stage
moving to write back!
Current address(PC_value) is1644
clock cycles taken is 412
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1648
clock cycles taken is 413
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 413
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1652
clock cycles taken is 414
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1656
clock cycles taken is 415
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 415
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is1660
clock cycles taken is 416
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  52
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1664
clock cycles taken is 417
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  624
Moving to Memory stage
moving to write back!
Current address(PC_value) is1668
clock cycles taken is 418
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  628
Moving to Memory stage
moving to write back!
Current address(PC_value) is1672
clock cycles taken is 419
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  632
Moving to Memory stage
moving to write back!
Current address(PC_value) is1676
clock cycles taken is 420
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1680
clock cycles taken is 421
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 421
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1684
clock cycles taken is 422
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1688
clock cycles taken is 423
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 423
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1692
clock cycles taken is 424
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  53
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1696
clock cycles taken is 425
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  636
Moving to Memory stage
moving to write back!
Current address(PC_value) is1700
clock cycles taken is 426
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  640
Moving to Memory stage
moving to write back!
Current address(PC_value) is1704
clock cycles taken is 427
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  644
Moving to Memory stage
moving to write back!
Current address(PC_value) is1708
clock cycles taken is 428
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1712
clock cycles taken is 429
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 429
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1716
clock cycles taken is 430
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1720
clock cycles taken is 431
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 431
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1724
clock cycles taken is 432
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  54
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1728
clock cycles taken is 433
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  648
Moving to Memory stage
moving to write back!
Current address(PC_value) is1732
clock cycles taken is 434
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  652
Moving to Memory stage
moving to write back!
Current address(PC_value) is1736
clock cycles taken is 435
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  656
Moving to Memory stage
moving to write back!
Current address(PC_value) is1740
clock cycles taken is 436
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1744
clock cycles taken is 437
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 437
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1748
clock cycles taken is 438
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1752
clock cycles taken is 439
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 439
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1756
clock cycles taken is 440
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  55
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1760
clock cycles taken is 441
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  660
Moving to Memory stage
moving to write back!
Current address(PC_value) is1764
clock cycles taken is 442
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  664
Moving to Memory stage
moving to write back!
Current address(PC_value) is1768
clock cycles taken is 443
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  668
Moving to Memory stage
moving to write back!
Current address(PC_value) is1772
clock cycles taken is 444
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1776
clock cycles taken is 445
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 445
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is1780
clock cycles taken is 446
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1784
clock cycles taken is 447
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 447
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is1788
clock cycles taken is 448
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  56
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1792
clock cycles taken is 449
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  672
Moving to Memory stage
moving to write back!
Current address(PC_value) is1796
clock cycles taken is 450
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  676
Moving to Memory stage
moving to write back!
Current address(PC_value) is1800
clock cycles taken is 451
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  680
Moving to Memory stage
moving to write back!
Current address(PC_value) is1804
clock cycles taken is 452
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1808
clock cycles taken is 453
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 453
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is1812
clock cycles taken is 454
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1816
clock cycles taken is 455
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 455
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1820
clock cycles taken is 456
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  57
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1824
clock cycles taken is 457
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  684
Moving to Memory stage
moving to write back!
Current address(PC_value) is1828
clock cycles taken is 458
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  688
Moving to Memory stage
moving to write back!
Current address(PC_value) is1832
clock cycles taken is 459
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  692
Moving to Memory stage
moving to write back!
Current address(PC_value) is1836
clock cycles taken is 460
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1840
clock cycles taken is 461
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 461
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1844
clock cycles taken is 462
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1848
clock cycles taken is 463
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 463
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is1852
clock cycles taken is 464
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  58
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1856
clock cycles taken is 465
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  696
Moving to Memory stage
moving to write back!
Current address(PC_value) is1860
clock cycles taken is 466
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  700
Moving to Memory stage
moving to write back!
Current address(PC_value) is1864
clock cycles taken is 467
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  704
Moving to Memory stage
moving to write back!
Current address(PC_value) is1868
clock cycles taken is 468
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1872
clock cycles taken is 469
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 469
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is1876
clock cycles taken is 470
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1880
clock cycles taken is 471
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 471
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1884
clock cycles taken is 472
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  59
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1888
clock cycles taken is 473
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  708
Moving to Memory stage
moving to write back!
Current address(PC_value) is1892
clock cycles taken is 474
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  712
Moving to Memory stage
moving to write back!
Current address(PC_value) is1896
clock cycles taken is 475
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  716
Moving to Memory stage
moving to write back!
Current address(PC_value) is1900
clock cycles taken is 476
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1904
clock cycles taken is 477
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 477
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is1908
clock cycles taken is 478
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1912
clock cycles taken is 479
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 479
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1916
clock cycles taken is 480
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  60
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1920
clock cycles taken is 481
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  720
Moving to Memory stage
moving to write back!
Current address(PC_value) is1924
clock cycles taken is 482
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  724
Moving to Memory stage
moving to write back!
Current address(PC_value) is1928
clock cycles taken is 483
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  728
Moving to Memory stage
moving to write back!
Current address(PC_value) is1932
clock cycles taken is 484
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1936
clock cycles taken is 485
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 485
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is1940
clock cycles taken is 486
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1944
clock cycles taken is 487
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 487
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is1948
clock cycles taken is 488
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  61
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1952
clock cycles taken is 489
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  732
Moving to Memory stage
moving to write back!
Current address(PC_value) is1956
clock cycles taken is 490
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  736
Moving to Memory stage
moving to write back!
Current address(PC_value) is1960
clock cycles taken is 491
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  740
Moving to Memory stage
moving to write back!
Current address(PC_value) is1964
clock cycles taken is 492
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is1968
clock cycles taken is 493
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 493
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is1972
clock cycles taken is 494
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is1976
clock cycles taken is 495
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 495
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is1980
clock cycles taken is 496
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  62
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is1984
clock cycles taken is 497
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  744
Moving to Memory stage
moving to write back!
Current address(PC_value) is1988
clock cycles taken is 498
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  748
Moving to Memory stage
moving to write back!
Current address(PC_value) is1992
clock cycles taken is 499
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  752
Moving to Memory stage
moving to write back!
Current address(PC_value) is1996
clock cycles taken is 500
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2000
clock cycles taken is 501
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 501
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2004
clock cycles taken is 502
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2008
clock cycles taken is 503
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 503
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2012
clock cycles taken is 504
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  63
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2016
clock cycles taken is 505
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  756
Moving to Memory stage
moving to write back!
Current address(PC_value) is2020
clock cycles taken is 506
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  760
Moving to Memory stage
moving to write back!
Current address(PC_value) is2024
clock cycles taken is 507
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  764
Moving to Memory stage
moving to write back!
Current address(PC_value) is2028
clock cycles taken is 508
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2032
clock cycles taken is 509
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 509
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is2036
clock cycles taken is 510
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2040
clock cycles taken is 511
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 511
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2044
clock cycles taken is 512
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  64
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2048
clock cycles taken is 513
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  768
Moving to Memory stage
moving to write back!
Current address(PC_value) is2052
clock cycles taken is 514
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  772
Moving to Memory stage
moving to write back!
Current address(PC_value) is2056
clock cycles taken is 515
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  776
Moving to Memory stage
moving to write back!
Current address(PC_value) is2060
clock cycles taken is 516
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2064
clock cycles taken is 517
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 517
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2068
clock cycles taken is 518
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2072
clock cycles taken is 519
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 519
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is2076
clock cycles taken is 520
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  65
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2080
clock cycles taken is 521
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  780
Moving to Memory stage
moving to write back!
Current address(PC_value) is2084
clock cycles taken is 522
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  784
Moving to Memory stage
moving to write back!
Current address(PC_value) is2088
clock cycles taken is 523
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  788
Moving to Memory stage
moving to write back!
Current address(PC_value) is2092
clock cycles taken is 524
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2096
clock cycles taken is 525
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 525
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2100
clock cycles taken is 526
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2104
clock cycles taken is 527
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 527
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2108
clock cycles taken is 528
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  66
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2112
clock cycles taken is 529
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  792
Moving to Memory stage
moving to write back!
Current address(PC_value) is2116
clock cycles taken is 530
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  796
Moving to Memory stage
moving to write back!
Current address(PC_value) is2120
clock cycles taken is 531
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  800
Moving to Memory stage
moving to write back!
Current address(PC_value) is2124
clock cycles taken is 532
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2128
clock cycles taken is 533
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 533
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2132
clock cycles taken is 534
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2136
clock cycles taken is 535
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 535
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2140
clock cycles taken is 536
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  67
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2144
clock cycles taken is 537
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  804
Moving to Memory stage
moving to write back!
Current address(PC_value) is2148
clock cycles taken is 538
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  808
Moving to Memory stage
moving to write back!
Current address(PC_value) is2152
clock cycles taken is 539
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  812
Moving to Memory stage
moving to write back!
Current address(PC_value) is2156
clock cycles taken is 540
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2160
clock cycles taken is 541
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 541
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2164
clock cycles taken is 542
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2168
clock cycles taken is 543
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 543
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2172
clock cycles taken is 544
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  68
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2176
clock cycles taken is 545
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  816
Moving to Memory stage
moving to write back!
Current address(PC_value) is2180
clock cycles taken is 546
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  820
Moving to Memory stage
moving to write back!
Current address(PC_value) is2184
clock cycles taken is 547
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  824
Moving to Memory stage
moving to write back!
Current address(PC_value) is2188
clock cycles taken is 548
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2192
clock cycles taken is 549
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 549
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is2196
clock cycles taken is 550
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2200
clock cycles taken is 551
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 551
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is2204
clock cycles taken is 552
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  69
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2208
clock cycles taken is 553
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  828
Moving to Memory stage
moving to write back!
Current address(PC_value) is2212
clock cycles taken is 554
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  832
Moving to Memory stage
moving to write back!
Current address(PC_value) is2216
clock cycles taken is 555
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  836
Moving to Memory stage
moving to write back!
Current address(PC_value) is2220
clock cycles taken is 556
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2224
clock cycles taken is 557
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 557
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2228
clock cycles taken is 558
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2232
clock cycles taken is 559
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 559
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2236
clock cycles taken is 560
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  70
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2240
clock cycles taken is 561
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  840
Moving to Memory stage
moving to write back!
Current address(PC_value) is2244
clock cycles taken is 562
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  844
Moving to Memory stage
moving to write back!
Current address(PC_value) is2248
clock cycles taken is 563
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  848
Moving to Memory stage
moving to write back!
Current address(PC_value) is2252
clock cycles taken is 564
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2256
clock cycles taken is 565
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 565
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2260
clock cycles taken is 566
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2264
clock cycles taken is 567
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 567
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2268
clock cycles taken is 568
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  71
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2272
clock cycles taken is 569
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  852
Moving to Memory stage
moving to write back!
Current address(PC_value) is2276
clock cycles taken is 570
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  856
Moving to Memory stage
moving to write back!
Current address(PC_value) is2280
clock cycles taken is 571
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  860
Moving to Memory stage
moving to write back!
Current address(PC_value) is2284
clock cycles taken is 572
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2288
clock cycles taken is 573
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 573
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2292
clock cycles taken is 574
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2296
clock cycles taken is 575
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 575
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2300
clock cycles taken is 576
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  72
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2304
clock cycles taken is 577
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  864
Moving to Memory stage
moving to write back!
Current address(PC_value) is2308
clock cycles taken is 578
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  868
Moving to Memory stage
moving to write back!
Current address(PC_value) is2312
clock cycles taken is 579
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  872
Moving to Memory stage
moving to write back!
Current address(PC_value) is2316
clock cycles taken is 580
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2320
clock cycles taken is 581
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 581
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2324
clock cycles taken is 582
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2328
clock cycles taken is 583
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 583
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2332
clock cycles taken is 584
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  73
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2336
clock cycles taken is 585
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  876
Moving to Memory stage
moving to write back!
Current address(PC_value) is2340
clock cycles taken is 586
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  880
Moving to Memory stage
moving to write back!
Current address(PC_value) is2344
clock cycles taken is 587
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  884
Moving to Memory stage
moving to write back!
Current address(PC_value) is2348
clock cycles taken is 588
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2352
clock cycles taken is 589
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 589
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2356
clock cycles taken is 590
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2360
clock cycles taken is 591
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 591
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2364
clock cycles taken is 592
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  74
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2368
clock cycles taken is 593
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  888
Moving to Memory stage
moving to write back!
Current address(PC_value) is2372
clock cycles taken is 594
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  892
Moving to Memory stage
moving to write back!
Current address(PC_value) is2376
clock cycles taken is 595
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  896
Moving to Memory stage
moving to write back!
Current address(PC_value) is2380
clock cycles taken is 596
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2384
clock cycles taken is 597
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 597
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2388
clock cycles taken is 598
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2392
clock cycles taken is 599
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 599
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2396
clock cycles taken is 600
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  75
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2400
clock cycles taken is 601
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  900
Moving to Memory stage
moving to write back!
Current address(PC_value) is2404
clock cycles taken is 602
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  904
Moving to Memory stage
moving to write back!
Current address(PC_value) is2408
clock cycles taken is 603
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  908
Moving to Memory stage
moving to write back!
Current address(PC_value) is2412
clock cycles taken is 604
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2416
clock cycles taken is 605
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 605
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2420
clock cycles taken is 606
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2424
clock cycles taken is 607
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 607
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2428
clock cycles taken is 608
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  76
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2432
clock cycles taken is 609
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  912
Moving to Memory stage
moving to write back!
Current address(PC_value) is2436
clock cycles taken is 610
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  916
Moving to Memory stage
moving to write back!
Current address(PC_value) is2440
clock cycles taken is 611
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  920
Moving to Memory stage
moving to write back!
Current address(PC_value) is2444
clock cycles taken is 612
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2448
clock cycles taken is 613
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 613
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is2452
clock cycles taken is 614
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2456
clock cycles taken is 615
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 615
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is2460
clock cycles taken is 616
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  77
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2464
clock cycles taken is 617
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  924
Moving to Memory stage
moving to write back!
Current address(PC_value) is2468
clock cycles taken is 618
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  928
Moving to Memory stage
moving to write back!
Current address(PC_value) is2472
clock cycles taken is 619
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  932
Moving to Memory stage
moving to write back!
Current address(PC_value) is2476
clock cycles taken is 620
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2480
clock cycles taken is 621
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 621
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2484
clock cycles taken is 622
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2488
clock cycles taken is 623
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 623
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2492
clock cycles taken is 624
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  78
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2496
clock cycles taken is 625
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  936
Moving to Memory stage
moving to write back!
Current address(PC_value) is2500
clock cycles taken is 626
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  940
Moving to Memory stage
moving to write back!
Current address(PC_value) is2504
clock cycles taken is 627
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  944
Moving to Memory stage
moving to write back!
Current address(PC_value) is2508
clock cycles taken is 628
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2512
clock cycles taken is 629
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 629
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2516
clock cycles taken is 630
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2520
clock cycles taken is 631
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 631
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2524
clock cycles taken is 632
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  79
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2528
clock cycles taken is 633
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  948
Moving to Memory stage
moving to write back!
Current address(PC_value) is2532
clock cycles taken is 634
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  952
Moving to Memory stage
moving to write back!
Current address(PC_value) is2536
clock cycles taken is 635
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  956
Moving to Memory stage
moving to write back!
Current address(PC_value) is2540
clock cycles taken is 636
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2544
clock cycles taken is 637
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 637
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is2548
clock cycles taken is 638
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2552
clock cycles taken is 639
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 639
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2556
clock cycles taken is 640
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  80
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2560
clock cycles taken is 641
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  960
Moving to Memory stage
moving to write back!
Current address(PC_value) is2564
clock cycles taken is 642
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  964
Moving to Memory stage
moving to write back!
Current address(PC_value) is2568
clock cycles taken is 643
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  968
Moving to Memory stage
moving to write back!
Current address(PC_value) is2572
clock cycles taken is 644
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2576
clock cycles taken is 645
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 645
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is2580
clock cycles taken is 646
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2584
clock cycles taken is 647
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 647
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2588
clock cycles taken is 648
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  81
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2592
clock cycles taken is 649
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  972
Moving to Memory stage
moving to write back!
Current address(PC_value) is2596
clock cycles taken is 650
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  976
Moving to Memory stage
moving to write back!
Current address(PC_value) is2600
clock cycles taken is 651
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  980
Moving to Memory stage
moving to write back!
Current address(PC_value) is2604
clock cycles taken is 652
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2608
clock cycles taken is 653
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 653
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is2612
clock cycles taken is 654
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2616
clock cycles taken is 655
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 655
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is2620
clock cycles taken is 656
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  82
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2624
clock cycles taken is 657
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  984
Moving to Memory stage
moving to write back!
Current address(PC_value) is2628
clock cycles taken is 658
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  988
Moving to Memory stage
moving to write back!
Current address(PC_value) is2632
clock cycles taken is 659
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  992
Moving to Memory stage
moving to write back!
Current address(PC_value) is2636
clock cycles taken is 660
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2640
clock cycles taken is 661
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 661
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is2644
clock cycles taken is 662
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2648
clock cycles taken is 663
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 663
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2652
clock cycles taken is 664
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  83
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2656
clock cycles taken is 665
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  996
Moving to Memory stage
moving to write back!
Current address(PC_value) is2660
clock cycles taken is 666
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1000
Moving to Memory stage
moving to write back!
Current address(PC_value) is2664
clock cycles taken is 667
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1004
Moving to Memory stage
moving to write back!
Current address(PC_value) is2668
clock cycles taken is 668
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2672
clock cycles taken is 669
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 669
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2676
clock cycles taken is 670
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2680
clock cycles taken is 671
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 671
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2684
clock cycles taken is 672
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  84
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2688
clock cycles taken is 673
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1008
Moving to Memory stage
moving to write back!
Current address(PC_value) is2692
clock cycles taken is 674
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1012
Moving to Memory stage
moving to write back!
Current address(PC_value) is2696
clock cycles taken is 675
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1016
Moving to Memory stage
moving to write back!
Current address(PC_value) is2700
clock cycles taken is 676
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2704
clock cycles taken is 677
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 677
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is2708
clock cycles taken is 678
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2712
clock cycles taken is 679
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 679
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2716
clock cycles taken is 680
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  85
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2720
clock cycles taken is 681
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1020
Moving to Memory stage
moving to write back!
Current address(PC_value) is2724
clock cycles taken is 682
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1024
Moving to Memory stage
moving to write back!
Current address(PC_value) is2728
clock cycles taken is 683
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1028
Moving to Memory stage
moving to write back!
Current address(PC_value) is2732
clock cycles taken is 684
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2736
clock cycles taken is 685
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 685
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2740
clock cycles taken is 686
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2744
clock cycles taken is 687
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 687
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is2748
clock cycles taken is 688
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  86
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2752
clock cycles taken is 689
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1032
Moving to Memory stage
moving to write back!
Current address(PC_value) is2756
clock cycles taken is 690
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1036
Moving to Memory stage
moving to write back!
Current address(PC_value) is2760
clock cycles taken is 691
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1040
Moving to Memory stage
moving to write back!
Current address(PC_value) is2764
clock cycles taken is 692
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2768
clock cycles taken is 693
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 693
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2772
clock cycles taken is 694
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2776
clock cycles taken is 695
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 695
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2780
clock cycles taken is 696
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  87
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2784
clock cycles taken is 697
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1044
Moving to Memory stage
moving to write back!
Current address(PC_value) is2788
clock cycles taken is 698
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1048
Moving to Memory stage
moving to write back!
Current address(PC_value) is2792
clock cycles taken is 699
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1052
Moving to Memory stage
moving to write back!
Current address(PC_value) is2796
clock cycles taken is 700
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2800
clock cycles taken is 701
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 701
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2804
clock cycles taken is 702
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2808
clock cycles taken is 703
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 703
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2812
clock cycles taken is 704
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  88
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2816
clock cycles taken is 705
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1056
Moving to Memory stage
moving to write back!
Current address(PC_value) is2820
clock cycles taken is 706
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1060
Moving to Memory stage
moving to write back!
Current address(PC_value) is2824
clock cycles taken is 707
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1064
Moving to Memory stage
moving to write back!
Current address(PC_value) is2828
clock cycles taken is 708
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2832
clock cycles taken is 709
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 709
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is2836
clock cycles taken is 710
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2840
clock cycles taken is 711
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 711
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2844
clock cycles taken is 712
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  89
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2848
clock cycles taken is 713
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1068
Moving to Memory stage
moving to write back!
Current address(PC_value) is2852
clock cycles taken is 714
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1072
Moving to Memory stage
moving to write back!
Current address(PC_value) is2856
clock cycles taken is 715
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1076
Moving to Memory stage
moving to write back!
Current address(PC_value) is2860
clock cycles taken is 716
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2864
clock cycles taken is 717
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 717
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is2868
clock cycles taken is 718
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2872
clock cycles taken is 719
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 719
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is2876
clock cycles taken is 720
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  90
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2880
clock cycles taken is 721
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1080
Moving to Memory stage
moving to write back!
Current address(PC_value) is2884
clock cycles taken is 722
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1084
Moving to Memory stage
moving to write back!
Current address(PC_value) is2888
clock cycles taken is 723
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1088
Moving to Memory stage
moving to write back!
Current address(PC_value) is2892
clock cycles taken is 724
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2896
clock cycles taken is 725
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 725
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2900
clock cycles taken is 726
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2904
clock cycles taken is 727
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 727
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is2908
clock cycles taken is 728
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  91
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2912
clock cycles taken is 729
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1092
Moving to Memory stage
moving to write back!
Current address(PC_value) is2916
clock cycles taken is 730
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1096
Moving to Memory stage
moving to write back!
Current address(PC_value) is2920
clock cycles taken is 731
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1100
Moving to Memory stage
moving to write back!
Current address(PC_value) is2924
clock cycles taken is 732
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2928
clock cycles taken is 733
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 733
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is2932
clock cycles taken is 734
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2936
clock cycles taken is 735
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 735
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2940
clock cycles taken is 736
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  92
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2944
clock cycles taken is 737
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1104
Moving to Memory stage
moving to write back!
Current address(PC_value) is2948
clock cycles taken is 738
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1108
Moving to Memory stage
moving to write back!
Current address(PC_value) is2952
clock cycles taken is 739
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1112
Moving to Memory stage
moving to write back!
Current address(PC_value) is2956
clock cycles taken is 740
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2960
clock cycles taken is 741
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 741
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is2964
clock cycles taken is 742
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is2968
clock cycles taken is 743
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 743
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is2972
clock cycles taken is 744
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  93
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is2976
clock cycles taken is 745
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1116
Moving to Memory stage
moving to write back!
Current address(PC_value) is2980
clock cycles taken is 746
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1120
Moving to Memory stage
moving to write back!
Current address(PC_value) is2984
clock cycles taken is 747
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1124
Moving to Memory stage
moving to write back!
Current address(PC_value) is2988
clock cycles taken is 748
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is2992
clock cycles taken is 749
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 749
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is2996
clock cycles taken is 750
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3000
clock cycles taken is 751
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 751
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is3004
clock cycles taken is 752
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  94
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3008
clock cycles taken is 753
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1128
Moving to Memory stage
moving to write back!
Current address(PC_value) is3012
clock cycles taken is 754
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1132
Moving to Memory stage
moving to write back!
Current address(PC_value) is3016
clock cycles taken is 755
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1136
Moving to Memory stage
moving to write back!
Current address(PC_value) is3020
clock cycles taken is 756
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3024
clock cycles taken is 757
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 757
final correctly formatted hidden layer value is 00000000
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 0
Current address(PC_value) is3028
clock cycles taken is 758
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3032
clock cycles taken is 759
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 759
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3036
clock cycles taken is 760
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  95
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3040
clock cycles taken is 761
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1140
Moving to Memory stage
moving to write back!
Current address(PC_value) is3044
clock cycles taken is 762
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1144
Moving to Memory stage
moving to write back!
Current address(PC_value) is3048
clock cycles taken is 763
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1148
Moving to Memory stage
moving to write back!
Current address(PC_value) is3052
clock cycles taken is 764
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3056
clock cycles taken is 765
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 765
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3060
clock cycles taken is 766
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3064
clock cycles taken is 767
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 767
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3068
clock cycles taken is 768
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  96
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3072
clock cycles taken is 769
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1152
Moving to Memory stage
moving to write back!
Current address(PC_value) is3076
clock cycles taken is 770
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1156
Moving to Memory stage
moving to write back!
Current address(PC_value) is3080
clock cycles taken is 771
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1160
Moving to Memory stage
moving to write back!
Current address(PC_value) is3084
clock cycles taken is 772
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3088
clock cycles taken is 773
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 773
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is3092
clock cycles taken is 774
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3096
clock cycles taken is 775
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 775
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3100
clock cycles taken is 776
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  97
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3104
clock cycles taken is 777
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1164
Moving to Memory stage
moving to write back!
Current address(PC_value) is3108
clock cycles taken is 778
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1168
Moving to Memory stage
moving to write back!
Current address(PC_value) is3112
clock cycles taken is 779
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1172
Moving to Memory stage
moving to write back!
Current address(PC_value) is3116
clock cycles taken is 780
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3120
clock cycles taken is 781
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 781
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3124
clock cycles taken is 782
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3128
clock cycles taken is 783
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 783
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is3132
clock cycles taken is 784
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  98
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3136
clock cycles taken is 785
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1176
Moving to Memory stage
moving to write back!
Current address(PC_value) is3140
clock cycles taken is 786
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1180
Moving to Memory stage
moving to write back!
Current address(PC_value) is3144
clock cycles taken is 787
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1184
Moving to Memory stage
moving to write back!
Current address(PC_value) is3148
clock cycles taken is 788
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3152
clock cycles taken is 789
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 789
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3156
clock cycles taken is 790
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3160
clock cycles taken is 791
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 791
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3164
clock cycles taken is 792
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  99
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3168
clock cycles taken is 793
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1188
Moving to Memory stage
moving to write back!
Current address(PC_value) is3172
clock cycles taken is 794
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1192
Moving to Memory stage
moving to write back!
Current address(PC_value) is3176
clock cycles taken is 795
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1196
Moving to Memory stage
moving to write back!
Current address(PC_value) is3180
clock cycles taken is 796
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3184
clock cycles taken is 797
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 797
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3188
clock cycles taken is 798
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3192
clock cycles taken is 799
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 799
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3196
clock cycles taken is 800
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  100
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3200
clock cycles taken is 801
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1200
Moving to Memory stage
moving to write back!
Current address(PC_value) is3204
clock cycles taken is 802
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1204
Moving to Memory stage
moving to write back!
Current address(PC_value) is3208
clock cycles taken is 803
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1208
Moving to Memory stage
moving to write back!
Current address(PC_value) is3212
clock cycles taken is 804
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3216
clock cycles taken is 805
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 805
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3220
clock cycles taken is 806
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3224
clock cycles taken is 807
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 807
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3228
clock cycles taken is 808
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  101
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3232
clock cycles taken is 809
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1212
Moving to Memory stage
moving to write back!
Current address(PC_value) is3236
clock cycles taken is 810
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1216
Moving to Memory stage
moving to write back!
Current address(PC_value) is3240
clock cycles taken is 811
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1220
Moving to Memory stage
moving to write back!
Current address(PC_value) is3244
clock cycles taken is 812
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3248
clock cycles taken is 813
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 813
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is3252
clock cycles taken is 814
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3256
clock cycles taken is 815
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 815
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is3260
clock cycles taken is 816
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  102
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3264
clock cycles taken is 817
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1224
Moving to Memory stage
moving to write back!
Current address(PC_value) is3268
clock cycles taken is 818
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1228
Moving to Memory stage
moving to write back!
Current address(PC_value) is3272
clock cycles taken is 819
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1232
Moving to Memory stage
moving to write back!
Current address(PC_value) is3276
clock cycles taken is 820
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3280
clock cycles taken is 821
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 821
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3284
clock cycles taken is 822
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3288
clock cycles taken is 823
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 823
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3292
clock cycles taken is 824
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  103
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3296
clock cycles taken is 825
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1236
Moving to Memory stage
moving to write back!
Current address(PC_value) is3300
clock cycles taken is 826
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1240
Moving to Memory stage
moving to write back!
Current address(PC_value) is3304
clock cycles taken is 827
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1244
Moving to Memory stage
moving to write back!
Current address(PC_value) is3308
clock cycles taken is 828
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3312
clock cycles taken is 829
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 829
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3316
clock cycles taken is 830
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3320
clock cycles taken is 831
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 831
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3324
clock cycles taken is 832
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  104
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3328
clock cycles taken is 833
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1248
Moving to Memory stage
moving to write back!
Current address(PC_value) is3332
clock cycles taken is 834
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1252
Moving to Memory stage
moving to write back!
Current address(PC_value) is3336
clock cycles taken is 835
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1256
Moving to Memory stage
moving to write back!
Current address(PC_value) is3340
clock cycles taken is 836
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3344
clock cycles taken is 837
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 837
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is3348
clock cycles taken is 838
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3352
clock cycles taken is 839
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 839
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3356
clock cycles taken is 840
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  105
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3360
clock cycles taken is 841
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1260
Moving to Memory stage
moving to write back!
Current address(PC_value) is3364
clock cycles taken is 842
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1264
Moving to Memory stage
moving to write back!
Current address(PC_value) is3368
clock cycles taken is 843
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1268
Moving to Memory stage
moving to write back!
Current address(PC_value) is3372
clock cycles taken is 844
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3376
clock cycles taken is 845
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 845
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is3380
clock cycles taken is 846
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3384
clock cycles taken is 847
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 847
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3388
clock cycles taken is 848
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  106
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3392
clock cycles taken is 849
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1272
Moving to Memory stage
moving to write back!
Current address(PC_value) is3396
clock cycles taken is 850
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1276
Moving to Memory stage
moving to write back!
Current address(PC_value) is3400
clock cycles taken is 851
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1280
Moving to Memory stage
moving to write back!
Current address(PC_value) is3404
clock cycles taken is 852
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3408
clock cycles taken is 853
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 853
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is3412
clock cycles taken is 854
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3416
clock cycles taken is 855
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 855
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is3420
clock cycles taken is 856
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  107
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3424
clock cycles taken is 857
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1284
Moving to Memory stage
moving to write back!
Current address(PC_value) is3428
clock cycles taken is 858
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1288
Moving to Memory stage
moving to write back!
Current address(PC_value) is3432
clock cycles taken is 859
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1292
Moving to Memory stage
moving to write back!
Current address(PC_value) is3436
clock cycles taken is 860
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3440
clock cycles taken is 861
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 861
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is3444
clock cycles taken is 862
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3448
clock cycles taken is 863
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 863
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3452
clock cycles taken is 864
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  108
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3456
clock cycles taken is 865
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1296
Moving to Memory stage
moving to write back!
Current address(PC_value) is3460
clock cycles taken is 866
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1300
Moving to Memory stage
moving to write back!
Current address(PC_value) is3464
clock cycles taken is 867
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1304
Moving to Memory stage
moving to write back!
Current address(PC_value) is3468
clock cycles taken is 868
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3472
clock cycles taken is 869
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 869
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3476
clock cycles taken is 870
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3480
clock cycles taken is 871
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 871
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3484
clock cycles taken is 872
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  109
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3488
clock cycles taken is 873
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1308
Moving to Memory stage
moving to write back!
Current address(PC_value) is3492
clock cycles taken is 874
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1312
Moving to Memory stage
moving to write back!
Current address(PC_value) is3496
clock cycles taken is 875
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1316
Moving to Memory stage
moving to write back!
Current address(PC_value) is3500
clock cycles taken is 876
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3504
clock cycles taken is 877
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 877
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is3508
clock cycles taken is 878
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3512
clock cycles taken is 879
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 879
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3516
clock cycles taken is 880
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  110
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3520
clock cycles taken is 881
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1320
Moving to Memory stage
moving to write back!
Current address(PC_value) is3524
clock cycles taken is 882
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1324
Moving to Memory stage
moving to write back!
Current address(PC_value) is3528
clock cycles taken is 883
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1328
Moving to Memory stage
moving to write back!
Current address(PC_value) is3532
clock cycles taken is 884
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3536
clock cycles taken is 885
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 885
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3540
clock cycles taken is 886
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3544
clock cycles taken is 887
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 887
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is3548
clock cycles taken is 888
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  111
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3552
clock cycles taken is 889
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1332
Moving to Memory stage
moving to write back!
Current address(PC_value) is3556
clock cycles taken is 890
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1336
Moving to Memory stage
moving to write back!
Current address(PC_value) is3560
clock cycles taken is 891
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1340
Moving to Memory stage
moving to write back!
Current address(PC_value) is3564
clock cycles taken is 892
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3568
clock cycles taken is 893
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 893
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3572
clock cycles taken is 894
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3576
clock cycles taken is 895
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 895
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3580
clock cycles taken is 896
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  112
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3584
clock cycles taken is 897
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1344
Moving to Memory stage
moving to write back!
Current address(PC_value) is3588
clock cycles taken is 898
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1348
Moving to Memory stage
moving to write back!
Current address(PC_value) is3592
clock cycles taken is 899
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1352
Moving to Memory stage
moving to write back!
Current address(PC_value) is3596
clock cycles taken is 900
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3600
clock cycles taken is 901
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 901
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3604
clock cycles taken is 902
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3608
clock cycles taken is 903
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 903
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3612
clock cycles taken is 904
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  113
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3616
clock cycles taken is 905
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1356
Moving to Memory stage
moving to write back!
Current address(PC_value) is3620
clock cycles taken is 906
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1360
Moving to Memory stage
moving to write back!
Current address(PC_value) is3624
clock cycles taken is 907
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1364
Moving to Memory stage
moving to write back!
Current address(PC_value) is3628
clock cycles taken is 908
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3632
clock cycles taken is 909
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 909
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3636
clock cycles taken is 910
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3640
clock cycles taken is 911
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 911
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3644
clock cycles taken is 912
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  114
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3648
clock cycles taken is 913
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1368
Moving to Memory stage
moving to write back!
Current address(PC_value) is3652
clock cycles taken is 914
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1372
Moving to Memory stage
moving to write back!
Current address(PC_value) is3656
clock cycles taken is 915
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1376
Moving to Memory stage
moving to write back!
Current address(PC_value) is3660
clock cycles taken is 916
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3664
clock cycles taken is 917
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 917
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is3668
clock cycles taken is 918
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3672
clock cycles taken is 919
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 919
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is3676
clock cycles taken is 920
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  115
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3680
clock cycles taken is 921
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1380
Moving to Memory stage
moving to write back!
Current address(PC_value) is3684
clock cycles taken is 922
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1384
Moving to Memory stage
moving to write back!
Current address(PC_value) is3688
clock cycles taken is 923
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1388
Moving to Memory stage
moving to write back!
Current address(PC_value) is3692
clock cycles taken is 924
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3696
clock cycles taken is 925
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 925
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3700
clock cycles taken is 926
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3704
clock cycles taken is 927
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 927
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3708
clock cycles taken is 928
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  116
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3712
clock cycles taken is 929
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1392
Moving to Memory stage
moving to write back!
Current address(PC_value) is3716
clock cycles taken is 930
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1396
Moving to Memory stage
moving to write back!
Current address(PC_value) is3720
clock cycles taken is 931
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1400
Moving to Memory stage
moving to write back!
Current address(PC_value) is3724
clock cycles taken is 932
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3728
clock cycles taken is 933
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 933
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3732
clock cycles taken is 934
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3736
clock cycles taken is 935
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 935
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3740
clock cycles taken is 936
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  117
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3744
clock cycles taken is 937
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1404
Moving to Memory stage
moving to write back!
Current address(PC_value) is3748
clock cycles taken is 938
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1408
Moving to Memory stage
moving to write back!
Current address(PC_value) is3752
clock cycles taken is 939
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1412
Moving to Memory stage
moving to write back!
Current address(PC_value) is3756
clock cycles taken is 940
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3760
clock cycles taken is 941
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 941
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is3764
clock cycles taken is 942
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3768
clock cycles taken is 943
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 943
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is3772
clock cycles taken is 944
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  118
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3776
clock cycles taken is 945
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1416
Moving to Memory stage
moving to write back!
Current address(PC_value) is3780
clock cycles taken is 946
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1420
Moving to Memory stage
moving to write back!
Current address(PC_value) is3784
clock cycles taken is 947
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1424
Moving to Memory stage
moving to write back!
Current address(PC_value) is3788
clock cycles taken is 948
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3792
clock cycles taken is 949
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 949
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3796
clock cycles taken is 950
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3800
clock cycles taken is 951
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 951
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3804
clock cycles taken is 952
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  119
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3808
clock cycles taken is 953
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1428
Moving to Memory stage
moving to write back!
Current address(PC_value) is3812
clock cycles taken is 954
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1432
Moving to Memory stage
moving to write back!
Current address(PC_value) is3816
clock cycles taken is 955
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1436
Moving to Memory stage
moving to write back!
Current address(PC_value) is3820
clock cycles taken is 956
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3824
clock cycles taken is 957
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 957
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3828
clock cycles taken is 958
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3832
clock cycles taken is 959
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 959
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3836
clock cycles taken is 960
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  120
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3840
clock cycles taken is 961
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1440
Moving to Memory stage
moving to write back!
Current address(PC_value) is3844
clock cycles taken is 962
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1444
Moving to Memory stage
moving to write back!
Current address(PC_value) is3848
clock cycles taken is 963
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1448
Moving to Memory stage
moving to write back!
Current address(PC_value) is3852
clock cycles taken is 964
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3856
clock cycles taken is 965
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 965
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is3860
clock cycles taken is 966
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3864
clock cycles taken is 967
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 967
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3868
clock cycles taken is 968
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  121
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3872
clock cycles taken is 969
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1452
Moving to Memory stage
moving to write back!
Current address(PC_value) is3876
clock cycles taken is 970
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1456
Moving to Memory stage
moving to write back!
Current address(PC_value) is3880
clock cycles taken is 971
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1460
Moving to Memory stage
moving to write back!
Current address(PC_value) is3884
clock cycles taken is 972
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3888
clock cycles taken is 973
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 973
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is3892
clock cycles taken is 974
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3896
clock cycles taken is 975
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 975
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3900
clock cycles taken is 976
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  122
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3904
clock cycles taken is 977
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1464
Moving to Memory stage
moving to write back!
Current address(PC_value) is3908
clock cycles taken is 978
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1468
Moving to Memory stage
moving to write back!
Current address(PC_value) is3912
clock cycles taken is 979
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1472
Moving to Memory stage
moving to write back!
Current address(PC_value) is3916
clock cycles taken is 980
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3920
clock cycles taken is 981
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 981
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is3924
clock cycles taken is 982
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3928
clock cycles taken is 983
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 983
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is3932
clock cycles taken is 984
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  123
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3936
clock cycles taken is 985
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1476
Moving to Memory stage
moving to write back!
Current address(PC_value) is3940
clock cycles taken is 986
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1480
Moving to Memory stage
moving to write back!
Current address(PC_value) is3944
clock cycles taken is 987
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1484
Moving to Memory stage
moving to write back!
Current address(PC_value) is3948
clock cycles taken is 988
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3952
clock cycles taken is 989
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 989
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is3956
clock cycles taken is 990
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3960
clock cycles taken is 991
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 991
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is3964
clock cycles taken is 992
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  124
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is3968
clock cycles taken is 993
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1488
Moving to Memory stage
moving to write back!
Current address(PC_value) is3972
clock cycles taken is 994
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1492
Moving to Memory stage
moving to write back!
Current address(PC_value) is3976
clock cycles taken is 995
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1496
Moving to Memory stage
moving to write back!
Current address(PC_value) is3980
clock cycles taken is 996
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is3984
clock cycles taken is 997
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 997
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is3988
clock cycles taken is 998
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is3992
clock cycles taken is 999
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 999
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is3996
clock cycles taken is 1000
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  125
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4000
clock cycles taken is 1001
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1500
Moving to Memory stage
moving to write back!
Current address(PC_value) is4004
clock cycles taken is 1002
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1504
Moving to Memory stage
moving to write back!
Current address(PC_value) is4008
clock cycles taken is 1003
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1508
Moving to Memory stage
moving to write back!
Current address(PC_value) is4012
clock cycles taken is 1004
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4016
clock cycles taken is 1005
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1005
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is4020
clock cycles taken is 1006
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4024
clock cycles taken is 1007
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1007
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is4028
clock cycles taken is 1008
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  126
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4032
clock cycles taken is 1009
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1512
Moving to Memory stage
moving to write back!
Current address(PC_value) is4036
clock cycles taken is 1010
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1516
Moving to Memory stage
moving to write back!
Current address(PC_value) is4040
clock cycles taken is 1011
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1520
Moving to Memory stage
moving to write back!
Current address(PC_value) is4044
clock cycles taken is 1012
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4048
clock cycles taken is 1013
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1013
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is4052
clock cycles taken is 1014
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4056
clock cycles taken is 1015
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1015
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4060
clock cycles taken is 1016
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  127
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4064
clock cycles taken is 1017
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1524
Moving to Memory stage
moving to write back!
Current address(PC_value) is4068
clock cycles taken is 1018
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1528
Moving to Memory stage
moving to write back!
Current address(PC_value) is4072
clock cycles taken is 1019
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1532
Moving to Memory stage
moving to write back!
Current address(PC_value) is4076
clock cycles taken is 1020
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4080
clock cycles taken is 1021
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1021
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4084
clock cycles taken is 1022
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4088
clock cycles taken is 1023
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1023
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4092
clock cycles taken is 1024
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  128
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4096
clock cycles taken is 1025
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1536
Moving to Memory stage
moving to write back!
Current address(PC_value) is4100
clock cycles taken is 1026
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1540
Moving to Memory stage
moving to write back!
Current address(PC_value) is4104
clock cycles taken is 1027
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1544
Moving to Memory stage
moving to write back!
Current address(PC_value) is4108
clock cycles taken is 1028
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4112
clock cycles taken is 1029
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1029
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is4116
clock cycles taken is 1030
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4120
clock cycles taken is 1031
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1031
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4124
clock cycles taken is 1032
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  129
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4128
clock cycles taken is 1033
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1548
Moving to Memory stage
moving to write back!
Current address(PC_value) is4132
clock cycles taken is 1034
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1552
Moving to Memory stage
moving to write back!
Current address(PC_value) is4136
clock cycles taken is 1035
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1556
Moving to Memory stage
moving to write back!
Current address(PC_value) is4140
clock cycles taken is 1036
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4144
clock cycles taken is 1037
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1037
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4148
clock cycles taken is 1038
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4152
clock cycles taken is 1039
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1039
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is4156
clock cycles taken is 1040
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  130
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4160
clock cycles taken is 1041
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1560
Moving to Memory stage
moving to write back!
Current address(PC_value) is4164
clock cycles taken is 1042
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1564
Moving to Memory stage
moving to write back!
Current address(PC_value) is4168
clock cycles taken is 1043
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1568
Moving to Memory stage
moving to write back!
Current address(PC_value) is4172
clock cycles taken is 1044
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4176
clock cycles taken is 1045
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1045
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4180
clock cycles taken is 1046
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4184
clock cycles taken is 1047
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1047
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4188
clock cycles taken is 1048
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  131
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4192
clock cycles taken is 1049
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1572
Moving to Memory stage
moving to write back!
Current address(PC_value) is4196
clock cycles taken is 1050
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1576
Moving to Memory stage
moving to write back!
Current address(PC_value) is4200
clock cycles taken is 1051
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1580
Moving to Memory stage
moving to write back!
Current address(PC_value) is4204
clock cycles taken is 1052
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4208
clock cycles taken is 1053
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1053
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4212
clock cycles taken is 1054
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4216
clock cycles taken is 1055
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1055
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4220
clock cycles taken is 1056
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  132
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4224
clock cycles taken is 1057
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1584
Moving to Memory stage
moving to write back!
Current address(PC_value) is4228
clock cycles taken is 1058
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1588
Moving to Memory stage
moving to write back!
Current address(PC_value) is4232
clock cycles taken is 1059
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1592
Moving to Memory stage
moving to write back!
Current address(PC_value) is4236
clock cycles taken is 1060
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4240
clock cycles taken is 1061
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1061
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4244
clock cycles taken is 1062
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4248
clock cycles taken is 1063
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1063
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4252
clock cycles taken is 1064
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  133
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4256
clock cycles taken is 1065
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1596
Moving to Memory stage
moving to write back!
Current address(PC_value) is4260
clock cycles taken is 1066
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1600
Moving to Memory stage
moving to write back!
Current address(PC_value) is4264
clock cycles taken is 1067
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1604
Moving to Memory stage
moving to write back!
Current address(PC_value) is4268
clock cycles taken is 1068
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4272
clock cycles taken is 1069
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1069
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4276
clock cycles taken is 1070
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4280
clock cycles taken is 1071
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1071
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is4284
clock cycles taken is 1072
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  134
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4288
clock cycles taken is 1073
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1608
Moving to Memory stage
moving to write back!
Current address(PC_value) is4292
clock cycles taken is 1074
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1612
Moving to Memory stage
moving to write back!
Current address(PC_value) is4296
clock cycles taken is 1075
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1616
Moving to Memory stage
moving to write back!
Current address(PC_value) is4300
clock cycles taken is 1076
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4304
clock cycles taken is 1077
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1077
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4308
clock cycles taken is 1078
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4312
clock cycles taken is 1079
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1079
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4316
clock cycles taken is 1080
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  135
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4320
clock cycles taken is 1081
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1620
Moving to Memory stage
moving to write back!
Current address(PC_value) is4324
clock cycles taken is 1082
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1624
Moving to Memory stage
moving to write back!
Current address(PC_value) is4328
clock cycles taken is 1083
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1628
Moving to Memory stage
moving to write back!
Current address(PC_value) is4332
clock cycles taken is 1084
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4336
clock cycles taken is 1085
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1085
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4340
clock cycles taken is 1086
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4344
clock cycles taken is 1087
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1087
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4348
clock cycles taken is 1088
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  136
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4352
clock cycles taken is 1089
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1632
Moving to Memory stage
moving to write back!
Current address(PC_value) is4356
clock cycles taken is 1090
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1636
Moving to Memory stage
moving to write back!
Current address(PC_value) is4360
clock cycles taken is 1091
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1640
Moving to Memory stage
moving to write back!
Current address(PC_value) is4364
clock cycles taken is 1092
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4368
clock cycles taken is 1093
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1093
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4372
clock cycles taken is 1094
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4376
clock cycles taken is 1095
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1095
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4380
clock cycles taken is 1096
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  137
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4384
clock cycles taken is 1097
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1644
Moving to Memory stage
moving to write back!
Current address(PC_value) is4388
clock cycles taken is 1098
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1648
Moving to Memory stage
moving to write back!
Current address(PC_value) is4392
clock cycles taken is 1099
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1652
Moving to Memory stage
moving to write back!
Current address(PC_value) is4396
clock cycles taken is 1100
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4400
clock cycles taken is 1101
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1101
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is4404
clock cycles taken is 1102
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4408
clock cycles taken is 1103
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1103
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is4412
clock cycles taken is 1104
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  138
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4416
clock cycles taken is 1105
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1656
Moving to Memory stage
moving to write back!
Current address(PC_value) is4420
clock cycles taken is 1106
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1660
Moving to Memory stage
moving to write back!
Current address(PC_value) is4424
clock cycles taken is 1107
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1664
Moving to Memory stage
moving to write back!
Current address(PC_value) is4428
clock cycles taken is 1108
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4432
clock cycles taken is 1109
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1109
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4436
clock cycles taken is 1110
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4440
clock cycles taken is 1111
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1111
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4444
clock cycles taken is 1112
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  139
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4448
clock cycles taken is 1113
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1668
Moving to Memory stage
moving to write back!
Current address(PC_value) is4452
clock cycles taken is 1114
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1672
Moving to Memory stage
moving to write back!
Current address(PC_value) is4456
clock cycles taken is 1115
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1676
Moving to Memory stage
moving to write back!
Current address(PC_value) is4460
clock cycles taken is 1116
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4464
clock cycles taken is 1117
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1117
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4468
clock cycles taken is 1118
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4472
clock cycles taken is 1119
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1119
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4476
clock cycles taken is 1120
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  140
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4480
clock cycles taken is 1121
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1680
Moving to Memory stage
moving to write back!
Current address(PC_value) is4484
clock cycles taken is 1122
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1684
Moving to Memory stage
moving to write back!
Current address(PC_value) is4488
clock cycles taken is 1123
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1688
Moving to Memory stage
moving to write back!
Current address(PC_value) is4492
clock cycles taken is 1124
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4496
clock cycles taken is 1125
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1125
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is4500
clock cycles taken is 1126
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4504
clock cycles taken is 1127
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1127
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is4508
clock cycles taken is 1128
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  141
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4512
clock cycles taken is 1129
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1692
Moving to Memory stage
moving to write back!
Current address(PC_value) is4516
clock cycles taken is 1130
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1696
Moving to Memory stage
moving to write back!
Current address(PC_value) is4520
clock cycles taken is 1131
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1700
Moving to Memory stage
moving to write back!
Current address(PC_value) is4524
clock cycles taken is 1132
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4528
clock cycles taken is 1133
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1133
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4532
clock cycles taken is 1134
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4536
clock cycles taken is 1135
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1135
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4540
clock cycles taken is 1136
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  142
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4544
clock cycles taken is 1137
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1704
Moving to Memory stage
moving to write back!
Current address(PC_value) is4548
clock cycles taken is 1138
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1708
Moving to Memory stage
moving to write back!
Current address(PC_value) is4552
clock cycles taken is 1139
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1712
Moving to Memory stage
moving to write back!
Current address(PC_value) is4556
clock cycles taken is 1140
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4560
clock cycles taken is 1141
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1141
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4564
clock cycles taken is 1142
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4568
clock cycles taken is 1143
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1143
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4572
clock cycles taken is 1144
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  143
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4576
clock cycles taken is 1145
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1716
Moving to Memory stage
moving to write back!
Current address(PC_value) is4580
clock cycles taken is 1146
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1720
Moving to Memory stage
moving to write back!
Current address(PC_value) is4584
clock cycles taken is 1147
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1724
Moving to Memory stage
moving to write back!
Current address(PC_value) is4588
clock cycles taken is 1148
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4592
clock cycles taken is 1149
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1149
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is4596
clock cycles taken is 1150
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4600
clock cycles taken is 1151
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1151
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4604
clock cycles taken is 1152
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  144
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4608
clock cycles taken is 1153
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1728
Moving to Memory stage
moving to write back!
Current address(PC_value) is4612
clock cycles taken is 1154
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1732
Moving to Memory stage
moving to write back!
Current address(PC_value) is4616
clock cycles taken is 1155
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1736
Moving to Memory stage
moving to write back!
Current address(PC_value) is4620
clock cycles taken is 1156
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4624
clock cycles taken is 1157
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1157
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is4628
clock cycles taken is 1158
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4632
clock cycles taken is 1159
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1159
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4636
clock cycles taken is 1160
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  145
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4640
clock cycles taken is 1161
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1740
Moving to Memory stage
moving to write back!
Current address(PC_value) is4644
clock cycles taken is 1162
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1744
Moving to Memory stage
moving to write back!
Current address(PC_value) is4648
clock cycles taken is 1163
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1748
Moving to Memory stage
moving to write back!
Current address(PC_value) is4652
clock cycles taken is 1164
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4656
clock cycles taken is 1165
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1165
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is4660
clock cycles taken is 1166
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4664
clock cycles taken is 1167
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1167
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is4668
clock cycles taken is 1168
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  146
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4672
clock cycles taken is 1169
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1752
Moving to Memory stage
moving to write back!
Current address(PC_value) is4676
clock cycles taken is 1170
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1756
Moving to Memory stage
moving to write back!
Current address(PC_value) is4680
clock cycles taken is 1171
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1760
Moving to Memory stage
moving to write back!
Current address(PC_value) is4684
clock cycles taken is 1172
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4688
clock cycles taken is 1173
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1173
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is4692
clock cycles taken is 1174
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4696
clock cycles taken is 1175
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1175
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4700
clock cycles taken is 1176
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  147
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4704
clock cycles taken is 1177
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1764
Moving to Memory stage
moving to write back!
Current address(PC_value) is4708
clock cycles taken is 1178
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1768
Moving to Memory stage
moving to write back!
Current address(PC_value) is4712
clock cycles taken is 1179
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1772
Moving to Memory stage
moving to write back!
Current address(PC_value) is4716
clock cycles taken is 1180
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4720
clock cycles taken is 1181
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1181
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4724
clock cycles taken is 1182
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4728
clock cycles taken is 1183
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1183
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4732
clock cycles taken is 1184
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  148
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4736
clock cycles taken is 1185
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1776
Moving to Memory stage
moving to write back!
Current address(PC_value) is4740
clock cycles taken is 1186
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1780
Moving to Memory stage
moving to write back!
Current address(PC_value) is4744
clock cycles taken is 1187
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1784
Moving to Memory stage
moving to write back!
Current address(PC_value) is4748
clock cycles taken is 1188
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4752
clock cycles taken is 1189
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1189
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is4756
clock cycles taken is 1190
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4760
clock cycles taken is 1191
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1191
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is4764
clock cycles taken is 1192
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  149
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4768
clock cycles taken is 1193
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1788
Moving to Memory stage
moving to write back!
Current address(PC_value) is4772
clock cycles taken is 1194
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1792
Moving to Memory stage
moving to write back!
Current address(PC_value) is4776
clock cycles taken is 1195
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1796
Moving to Memory stage
moving to write back!
Current address(PC_value) is4780
clock cycles taken is 1196
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4784
clock cycles taken is 1197
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1197
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is4788
clock cycles taken is 1198
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4792
clock cycles taken is 1199
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1199
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4796
clock cycles taken is 1200
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  150
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4800
clock cycles taken is 1201
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1800
Moving to Memory stage
moving to write back!
Current address(PC_value) is4804
clock cycles taken is 1202
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1804
Moving to Memory stage
moving to write back!
Current address(PC_value) is4808
clock cycles taken is 1203
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1808
Moving to Memory stage
moving to write back!
Current address(PC_value) is4812
clock cycles taken is 1204
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4816
clock cycles taken is 1205
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1205
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4820
clock cycles taken is 1206
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4824
clock cycles taken is 1207
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1207
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4828
clock cycles taken is 1208
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  151
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4832
clock cycles taken is 1209
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1812
Moving to Memory stage
moving to write back!
Current address(PC_value) is4836
clock cycles taken is 1210
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1816
Moving to Memory stage
moving to write back!
Current address(PC_value) is4840
clock cycles taken is 1211
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1820
Moving to Memory stage
moving to write back!
Current address(PC_value) is4844
clock cycles taken is 1212
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4848
clock cycles taken is 1213
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1213
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is4852
clock cycles taken is 1214
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4856
clock cycles taken is 1215
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1215
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4860
clock cycles taken is 1216
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  152
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4864
clock cycles taken is 1217
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1824
Moving to Memory stage
moving to write back!
Current address(PC_value) is4868
clock cycles taken is 1218
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1828
Moving to Memory stage
moving to write back!
Current address(PC_value) is4872
clock cycles taken is 1219
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1832
Moving to Memory stage
moving to write back!
Current address(PC_value) is4876
clock cycles taken is 1220
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4880
clock cycles taken is 1221
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1221
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is4884
clock cycles taken is 1222
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4888
clock cycles taken is 1223
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1223
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is4892
clock cycles taken is 1224
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  153
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4896
clock cycles taken is 1225
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1836
Moving to Memory stage
moving to write back!
Current address(PC_value) is4900
clock cycles taken is 1226
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1840
Moving to Memory stage
moving to write back!
Current address(PC_value) is4904
clock cycles taken is 1227
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1844
Moving to Memory stage
moving to write back!
Current address(PC_value) is4908
clock cycles taken is 1228
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4912
clock cycles taken is 1229
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1229
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4916
clock cycles taken is 1230
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4920
clock cycles taken is 1231
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1231
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4924
clock cycles taken is 1232
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  154
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4928
clock cycles taken is 1233
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1848
Moving to Memory stage
moving to write back!
Current address(PC_value) is4932
clock cycles taken is 1234
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1852
Moving to Memory stage
moving to write back!
Current address(PC_value) is4936
clock cycles taken is 1235
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1856
Moving to Memory stage
moving to write back!
Current address(PC_value) is4940
clock cycles taken is 1236
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4944
clock cycles taken is 1237
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1237
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4948
clock cycles taken is 1238
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4952
clock cycles taken is 1239
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1239
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4956
clock cycles taken is 1240
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  155
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4960
clock cycles taken is 1241
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1860
Moving to Memory stage
moving to write back!
Current address(PC_value) is4964
clock cycles taken is 1242
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1864
Moving to Memory stage
moving to write back!
Current address(PC_value) is4968
clock cycles taken is 1243
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1868
Moving to Memory stage
moving to write back!
Current address(PC_value) is4972
clock cycles taken is 1244
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is4976
clock cycles taken is 1245
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1245
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is4980
clock cycles taken is 1246
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is4984
clock cycles taken is 1247
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1247
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is4988
clock cycles taken is 1248
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  156
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is4992
clock cycles taken is 1249
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1872
Moving to Memory stage
moving to write back!
Current address(PC_value) is4996
clock cycles taken is 1250
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1876
Moving to Memory stage
moving to write back!
Current address(PC_value) is5000
clock cycles taken is 1251
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1880
Moving to Memory stage
moving to write back!
Current address(PC_value) is5004
clock cycles taken is 1252
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5008
clock cycles taken is 1253
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1253
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is5012
clock cycles taken is 1254
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5016
clock cycles taken is 1255
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1255
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5020
clock cycles taken is 1256
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  157
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5024
clock cycles taken is 1257
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1884
Moving to Memory stage
moving to write back!
Current address(PC_value) is5028
clock cycles taken is 1258
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1888
Moving to Memory stage
moving to write back!
Current address(PC_value) is5032
clock cycles taken is 1259
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1892
Moving to Memory stage
moving to write back!
Current address(PC_value) is5036
clock cycles taken is 1260
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5040
clock cycles taken is 1261
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1261
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is5044
clock cycles taken is 1262
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5048
clock cycles taken is 1263
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1263
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5052
clock cycles taken is 1264
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  158
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5056
clock cycles taken is 1265
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1896
Moving to Memory stage
moving to write back!
Current address(PC_value) is5060
clock cycles taken is 1266
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1900
Moving to Memory stage
moving to write back!
Current address(PC_value) is5064
clock cycles taken is 1267
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1904
Moving to Memory stage
moving to write back!
Current address(PC_value) is5068
clock cycles taken is 1268
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5072
clock cycles taken is 1269
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1269
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is5076
clock cycles taken is 1270
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5080
clock cycles taken is 1271
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1271
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is5084
clock cycles taken is 1272
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  159
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5088
clock cycles taken is 1273
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1908
Moving to Memory stage
moving to write back!
Current address(PC_value) is5092
clock cycles taken is 1274
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1912
Moving to Memory stage
moving to write back!
Current address(PC_value) is5096
clock cycles taken is 1275
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1916
Moving to Memory stage
moving to write back!
Current address(PC_value) is5100
clock cycles taken is 1276
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5104
clock cycles taken is 1277
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1277
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is5108
clock cycles taken is 1278
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5112
clock cycles taken is 1279
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1279
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5116
clock cycles taken is 1280
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  160
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5120
clock cycles taken is 1281
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1920
Moving to Memory stage
moving to write back!
Current address(PC_value) is5124
clock cycles taken is 1282
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1924
Moving to Memory stage
moving to write back!
Current address(PC_value) is5128
clock cycles taken is 1283
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1928
Moving to Memory stage
moving to write back!
Current address(PC_value) is5132
clock cycles taken is 1284
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5136
clock cycles taken is 1285
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1285
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5140
clock cycles taken is 1286
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5144
clock cycles taken is 1287
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1287
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5148
clock cycles taken is 1288
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  161
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5152
clock cycles taken is 1289
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1932
Moving to Memory stage
moving to write back!
Current address(PC_value) is5156
clock cycles taken is 1290
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1936
Moving to Memory stage
moving to write back!
Current address(PC_value) is5160
clock cycles taken is 1291
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1940
Moving to Memory stage
moving to write back!
Current address(PC_value) is5164
clock cycles taken is 1292
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5168
clock cycles taken is 1293
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1293
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is5172
clock cycles taken is 1294
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5176
clock cycles taken is 1295
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1295
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5180
clock cycles taken is 1296
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  162
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5184
clock cycles taken is 1297
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1944
Moving to Memory stage
moving to write back!
Current address(PC_value) is5188
clock cycles taken is 1298
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1948
Moving to Memory stage
moving to write back!
Current address(PC_value) is5192
clock cycles taken is 1299
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1952
Moving to Memory stage
moving to write back!
Current address(PC_value) is5196
clock cycles taken is 1300
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5200
clock cycles taken is 1301
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1301
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5204
clock cycles taken is 1302
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5208
clock cycles taken is 1303
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1303
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is5212
clock cycles taken is 1304
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  163
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5216
clock cycles taken is 1305
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1956
Moving to Memory stage
moving to write back!
Current address(PC_value) is5220
clock cycles taken is 1306
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1960
Moving to Memory stage
moving to write back!
Current address(PC_value) is5224
clock cycles taken is 1307
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1964
Moving to Memory stage
moving to write back!
Current address(PC_value) is5228
clock cycles taken is 1308
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5232
clock cycles taken is 1309
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1309
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5236
clock cycles taken is 1310
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5240
clock cycles taken is 1311
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1311
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5244
clock cycles taken is 1312
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  164
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5248
clock cycles taken is 1313
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1968
Moving to Memory stage
moving to write back!
Current address(PC_value) is5252
clock cycles taken is 1314
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1972
Moving to Memory stage
moving to write back!
Current address(PC_value) is5256
clock cycles taken is 1315
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1976
Moving to Memory stage
moving to write back!
Current address(PC_value) is5260
clock cycles taken is 1316
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5264
clock cycles taken is 1317
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1317
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5268
clock cycles taken is 1318
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5272
clock cycles taken is 1319
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1319
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5276
clock cycles taken is 1320
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  165
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5280
clock cycles taken is 1321
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1980
Moving to Memory stage
moving to write back!
Current address(PC_value) is5284
clock cycles taken is 1322
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1984
Moving to Memory stage
moving to write back!
Current address(PC_value) is5288
clock cycles taken is 1323
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  1988
Moving to Memory stage
moving to write back!
Current address(PC_value) is5292
clock cycles taken is 1324
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5296
clock cycles taken is 1325
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1325
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5300
clock cycles taken is 1326
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5304
clock cycles taken is 1327
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1327
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5308
clock cycles taken is 1328
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  166
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5312
clock cycles taken is 1329
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  1992
Moving to Memory stage
moving to write back!
Current address(PC_value) is5316
clock cycles taken is 1330
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  1996
Moving to Memory stage
moving to write back!
Current address(PC_value) is5320
clock cycles taken is 1331
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2000
Moving to Memory stage
moving to write back!
Current address(PC_value) is5324
clock cycles taken is 1332
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5328
clock cycles taken is 1333
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1333
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is5332
clock cycles taken is 1334
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5336
clock cycles taken is 1335
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1335
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is5340
clock cycles taken is 1336
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  167
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5344
clock cycles taken is 1337
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2004
Moving to Memory stage
moving to write back!
Current address(PC_value) is5348
clock cycles taken is 1338
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2008
Moving to Memory stage
moving to write back!
Current address(PC_value) is5352
clock cycles taken is 1339
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2012
Moving to Memory stage
moving to write back!
Current address(PC_value) is5356
clock cycles taken is 1340
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5360
clock cycles taken is 1341
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1341
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5364
clock cycles taken is 1342
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5368
clock cycles taken is 1343
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1343
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5372
clock cycles taken is 1344
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  168
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5376
clock cycles taken is 1345
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2016
Moving to Memory stage
moving to write back!
Current address(PC_value) is5380
clock cycles taken is 1346
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2020
Moving to Memory stage
moving to write back!
Current address(PC_value) is5384
clock cycles taken is 1347
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2024
Moving to Memory stage
moving to write back!
Current address(PC_value) is5388
clock cycles taken is 1348
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5392
clock cycles taken is 1349
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1349
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5396
clock cycles taken is 1350
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5400
clock cycles taken is 1351
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1351
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5404
clock cycles taken is 1352
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  169
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5408
clock cycles taken is 1353
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2028
Moving to Memory stage
moving to write back!
Current address(PC_value) is5412
clock cycles taken is 1354
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2032
Moving to Memory stage
moving to write back!
Current address(PC_value) is5416
clock cycles taken is 1355
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2036
Moving to Memory stage
moving to write back!
Current address(PC_value) is5420
clock cycles taken is 1356
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5424
clock cycles taken is 1357
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1357
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is5428
clock cycles taken is 1358
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5432
clock cycles taken is 1359
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1359
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is5436
clock cycles taken is 1360
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  170
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5440
clock cycles taken is 1361
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2040
Moving to Memory stage
moving to write back!
Current address(PC_value) is5444
clock cycles taken is 1362
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2044
Moving to Memory stage
moving to write back!
Current address(PC_value) is5448
clock cycles taken is 1363
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2048
Moving to Memory stage
moving to write back!
Current address(PC_value) is5452
clock cycles taken is 1364
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5456
clock cycles taken is 1365
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1365
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5460
clock cycles taken is 1366
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5464
clock cycles taken is 1367
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1367
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5468
clock cycles taken is 1368
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  171
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5472
clock cycles taken is 1369
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2052
Moving to Memory stage
moving to write back!
Current address(PC_value) is5476
clock cycles taken is 1370
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2056
Moving to Memory stage
moving to write back!
Current address(PC_value) is5480
clock cycles taken is 1371
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2060
Moving to Memory stage
moving to write back!
Current address(PC_value) is5484
clock cycles taken is 1372
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5488
clock cycles taken is 1373
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1373
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5492
clock cycles taken is 1374
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5496
clock cycles taken is 1375
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1375
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5500
clock cycles taken is 1376
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  172
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5504
clock cycles taken is 1377
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2064
Moving to Memory stage
moving to write back!
Current address(PC_value) is5508
clock cycles taken is 1378
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2068
Moving to Memory stage
moving to write back!
Current address(PC_value) is5512
clock cycles taken is 1379
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2072
Moving to Memory stage
moving to write back!
Current address(PC_value) is5516
clock cycles taken is 1380
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5520
clock cycles taken is 1381
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1381
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is5524
clock cycles taken is 1382
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5528
clock cycles taken is 1383
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1383
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5532
clock cycles taken is 1384
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  173
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5536
clock cycles taken is 1385
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2076
Moving to Memory stage
moving to write back!
Current address(PC_value) is5540
clock cycles taken is 1386
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2080
Moving to Memory stage
moving to write back!
Current address(PC_value) is5544
clock cycles taken is 1387
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2084
Moving to Memory stage
moving to write back!
Current address(PC_value) is5548
clock cycles taken is 1388
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5552
clock cycles taken is 1389
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1389
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is5556
clock cycles taken is 1390
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5560
clock cycles taken is 1391
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1391
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5564
clock cycles taken is 1392
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  174
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5568
clock cycles taken is 1393
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2088
Moving to Memory stage
moving to write back!
Current address(PC_value) is5572
clock cycles taken is 1394
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2092
Moving to Memory stage
moving to write back!
Current address(PC_value) is5576
clock cycles taken is 1395
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2096
Moving to Memory stage
moving to write back!
Current address(PC_value) is5580
clock cycles taken is 1396
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5584
clock cycles taken is 1397
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1397
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is5588
clock cycles taken is 1398
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5592
clock cycles taken is 1399
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1399
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is5596
clock cycles taken is 1400
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  175
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5600
clock cycles taken is 1401
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2100
Moving to Memory stage
moving to write back!
Current address(PC_value) is5604
clock cycles taken is 1402
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2104
Moving to Memory stage
moving to write back!
Current address(PC_value) is5608
clock cycles taken is 1403
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2108
Moving to Memory stage
moving to write back!
Current address(PC_value) is5612
clock cycles taken is 1404
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5616
clock cycles taken is 1405
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1405
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is5620
clock cycles taken is 1406
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5624
clock cycles taken is 1407
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1407
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5628
clock cycles taken is 1408
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  176
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5632
clock cycles taken is 1409
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2112
Moving to Memory stage
moving to write back!
Current address(PC_value) is5636
clock cycles taken is 1410
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2116
Moving to Memory stage
moving to write back!
Current address(PC_value) is5640
clock cycles taken is 1411
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2120
Moving to Memory stage
moving to write back!
Current address(PC_value) is5644
clock cycles taken is 1412
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5648
clock cycles taken is 1413
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1413
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5652
clock cycles taken is 1414
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5656
clock cycles taken is 1415
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1415
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5660
clock cycles taken is 1416
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  177
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5664
clock cycles taken is 1417
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2124
Moving to Memory stage
moving to write back!
Current address(PC_value) is5668
clock cycles taken is 1418
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2128
Moving to Memory stage
moving to write back!
Current address(PC_value) is5672
clock cycles taken is 1419
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2132
Moving to Memory stage
moving to write back!
Current address(PC_value) is5676
clock cycles taken is 1420
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5680
clock cycles taken is 1421
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1421
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is5684
clock cycles taken is 1422
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5688
clock cycles taken is 1423
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1423
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is5692
clock cycles taken is 1424
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  178
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5696
clock cycles taken is 1425
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2136
Moving to Memory stage
moving to write back!
Current address(PC_value) is5700
clock cycles taken is 1426
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2140
Moving to Memory stage
moving to write back!
Current address(PC_value) is5704
clock cycles taken is 1427
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2144
Moving to Memory stage
moving to write back!
Current address(PC_value) is5708
clock cycles taken is 1428
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5712
clock cycles taken is 1429
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1429
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is5716
clock cycles taken is 1430
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5720
clock cycles taken is 1431
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1431
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5724
clock cycles taken is 1432
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  179
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5728
clock cycles taken is 1433
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2148
Moving to Memory stage
moving to write back!
Current address(PC_value) is5732
clock cycles taken is 1434
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2152
Moving to Memory stage
moving to write back!
Current address(PC_value) is5736
clock cycles taken is 1435
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2156
Moving to Memory stage
moving to write back!
Current address(PC_value) is5740
clock cycles taken is 1436
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5744
clock cycles taken is 1437
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1437
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5748
clock cycles taken is 1438
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5752
clock cycles taken is 1439
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1439
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5756
clock cycles taken is 1440
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  180
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5760
clock cycles taken is 1441
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2160
Moving to Memory stage
moving to write back!
Current address(PC_value) is5764
clock cycles taken is 1442
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2164
Moving to Memory stage
moving to write back!
Current address(PC_value) is5768
clock cycles taken is 1443
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2168
Moving to Memory stage
moving to write back!
Current address(PC_value) is5772
clock cycles taken is 1444
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5776
clock cycles taken is 1445
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1445
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is5780
clock cycles taken is 1446
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5784
clock cycles taken is 1447
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1447
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5788
clock cycles taken is 1448
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  181
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5792
clock cycles taken is 1449
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2172
Moving to Memory stage
moving to write back!
Current address(PC_value) is5796
clock cycles taken is 1450
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2176
Moving to Memory stage
moving to write back!
Current address(PC_value) is5800
clock cycles taken is 1451
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2180
Moving to Memory stage
moving to write back!
Current address(PC_value) is5804
clock cycles taken is 1452
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5808
clock cycles taken is 1453
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1453
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5812
clock cycles taken is 1454
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5816
clock cycles taken is 1455
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1455
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is5820
clock cycles taken is 1456
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  182
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5824
clock cycles taken is 1457
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2184
Moving to Memory stage
moving to write back!
Current address(PC_value) is5828
clock cycles taken is 1458
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2188
Moving to Memory stage
moving to write back!
Current address(PC_value) is5832
clock cycles taken is 1459
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2192
Moving to Memory stage
moving to write back!
Current address(PC_value) is5836
clock cycles taken is 1460
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5840
clock cycles taken is 1461
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1461
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5844
clock cycles taken is 1462
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5848
clock cycles taken is 1463
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1463
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5852
clock cycles taken is 1464
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  183
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5856
clock cycles taken is 1465
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2196
Moving to Memory stage
moving to write back!
Current address(PC_value) is5860
clock cycles taken is 1466
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2200
Moving to Memory stage
moving to write back!
Current address(PC_value) is5864
clock cycles taken is 1467
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2204
Moving to Memory stage
moving to write back!
Current address(PC_value) is5868
clock cycles taken is 1468
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5872
clock cycles taken is 1469
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1469
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5876
clock cycles taken is 1470
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5880
clock cycles taken is 1471
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1471
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5884
clock cycles taken is 1472
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  184
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5888
clock cycles taken is 1473
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2208
Moving to Memory stage
moving to write back!
Current address(PC_value) is5892
clock cycles taken is 1474
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2212
Moving to Memory stage
moving to write back!
Current address(PC_value) is5896
clock cycles taken is 1475
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2216
Moving to Memory stage
moving to write back!
Current address(PC_value) is5900
clock cycles taken is 1476
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5904
clock cycles taken is 1477
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1477
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5908
clock cycles taken is 1478
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5912
clock cycles taken is 1479
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1479
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5916
clock cycles taken is 1480
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  185
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5920
clock cycles taken is 1481
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2220
Moving to Memory stage
moving to write back!
Current address(PC_value) is5924
clock cycles taken is 1482
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2224
Moving to Memory stage
moving to write back!
Current address(PC_value) is5928
clock cycles taken is 1483
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2228
Moving to Memory stage
moving to write back!
Current address(PC_value) is5932
clock cycles taken is 1484
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5936
clock cycles taken is 1485
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1485
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is5940
clock cycles taken is 1486
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5944
clock cycles taken is 1487
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1487
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is5948
clock cycles taken is 1488
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  186
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5952
clock cycles taken is 1489
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2232
Moving to Memory stage
moving to write back!
Current address(PC_value) is5956
clock cycles taken is 1490
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2236
Moving to Memory stage
moving to write back!
Current address(PC_value) is5960
clock cycles taken is 1491
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2240
Moving to Memory stage
moving to write back!
Current address(PC_value) is5964
clock cycles taken is 1492
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is5968
clock cycles taken is 1493
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1493
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is5972
clock cycles taken is 1494
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is5976
clock cycles taken is 1495
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1495
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is5980
clock cycles taken is 1496
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  187
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is5984
clock cycles taken is 1497
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2244
Moving to Memory stage
moving to write back!
Current address(PC_value) is5988
clock cycles taken is 1498
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2248
Moving to Memory stage
moving to write back!
Current address(PC_value) is5992
clock cycles taken is 1499
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2252
Moving to Memory stage
moving to write back!
Current address(PC_value) is5996
clock cycles taken is 1500
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6000
clock cycles taken is 1501
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1501
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6004
clock cycles taken is 1502
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6008
clock cycles taken is 1503
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1503
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6012
clock cycles taken is 1504
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  188
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6016
clock cycles taken is 1505
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2256
Moving to Memory stage
moving to write back!
Current address(PC_value) is6020
clock cycles taken is 1506
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2260
Moving to Memory stage
moving to write back!
Current address(PC_value) is6024
clock cycles taken is 1507
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2264
Moving to Memory stage
moving to write back!
Current address(PC_value) is6028
clock cycles taken is 1508
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6032
clock cycles taken is 1509
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1509
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6036
clock cycles taken is 1510
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6040
clock cycles taken is 1511
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1511
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6044
clock cycles taken is 1512
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  189
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6048
clock cycles taken is 1513
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2268
Moving to Memory stage
moving to write back!
Current address(PC_value) is6052
clock cycles taken is 1514
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2272
Moving to Memory stage
moving to write back!
Current address(PC_value) is6056
clock cycles taken is 1515
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2276
Moving to Memory stage
moving to write back!
Current address(PC_value) is6060
clock cycles taken is 1516
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6064
clock cycles taken is 1517
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1517
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is6068
clock cycles taken is 1518
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6072
clock cycles taken is 1519
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1519
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is6076
clock cycles taken is 1520
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  190
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6080
clock cycles taken is 1521
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2280
Moving to Memory stage
moving to write back!
Current address(PC_value) is6084
clock cycles taken is 1522
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2284
Moving to Memory stage
moving to write back!
Current address(PC_value) is6088
clock cycles taken is 1523
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2288
Moving to Memory stage
moving to write back!
Current address(PC_value) is6092
clock cycles taken is 1524
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6096
clock cycles taken is 1525
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1525
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6100
clock cycles taken is 1526
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6104
clock cycles taken is 1527
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1527
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6108
clock cycles taken is 1528
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  191
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6112
clock cycles taken is 1529
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2292
Moving to Memory stage
moving to write back!
Current address(PC_value) is6116
clock cycles taken is 1530
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2296
Moving to Memory stage
moving to write back!
Current address(PC_value) is6120
clock cycles taken is 1531
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2300
Moving to Memory stage
moving to write back!
Current address(PC_value) is6124
clock cycles taken is 1532
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6128
clock cycles taken is 1533
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1533
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6132
clock cycles taken is 1534
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6136
clock cycles taken is 1535
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1535
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6140
clock cycles taken is 1536
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  192
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6144
clock cycles taken is 1537
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2304
Moving to Memory stage
moving to write back!
Current address(PC_value) is6148
clock cycles taken is 1538
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2308
Moving to Memory stage
moving to write back!
Current address(PC_value) is6152
clock cycles taken is 1539
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2312
Moving to Memory stage
moving to write back!
Current address(PC_value) is6156
clock cycles taken is 1540
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6160
clock cycles taken is 1541
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1541
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is6164
clock cycles taken is 1542
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6168
clock cycles taken is 1543
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1543
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is6172
clock cycles taken is 1544
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  193
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6176
clock cycles taken is 1545
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2316
Moving to Memory stage
moving to write back!
Current address(PC_value) is6180
clock cycles taken is 1546
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2320
Moving to Memory stage
moving to write back!
Current address(PC_value) is6184
clock cycles taken is 1547
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2324
Moving to Memory stage
moving to write back!
Current address(PC_value) is6188
clock cycles taken is 1548
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6192
clock cycles taken is 1549
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1549
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6196
clock cycles taken is 1550
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6200
clock cycles taken is 1551
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1551
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6204
clock cycles taken is 1552
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  194
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6208
clock cycles taken is 1553
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2328
Moving to Memory stage
moving to write back!
Current address(PC_value) is6212
clock cycles taken is 1554
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2332
Moving to Memory stage
moving to write back!
Current address(PC_value) is6216
clock cycles taken is 1555
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2336
Moving to Memory stage
moving to write back!
Current address(PC_value) is6220
clock cycles taken is 1556
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6224
clock cycles taken is 1557
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1557
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6228
clock cycles taken is 1558
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6232
clock cycles taken is 1559
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1559
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6236
clock cycles taken is 1560
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  195
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6240
clock cycles taken is 1561
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2340
Moving to Memory stage
moving to write back!
Current address(PC_value) is6244
clock cycles taken is 1562
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2344
Moving to Memory stage
moving to write back!
Current address(PC_value) is6248
clock cycles taken is 1563
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2348
Moving to Memory stage
moving to write back!
Current address(PC_value) is6252
clock cycles taken is 1564
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6256
clock cycles taken is 1565
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1565
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is6260
clock cycles taken is 1566
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6264
clock cycles taken is 1567
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1567
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6268
clock cycles taken is 1568
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  196
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6272
clock cycles taken is 1569
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2352
Moving to Memory stage
moving to write back!
Current address(PC_value) is6276
clock cycles taken is 1570
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2356
Moving to Memory stage
moving to write back!
Current address(PC_value) is6280
clock cycles taken is 1571
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2360
Moving to Memory stage
moving to write back!
Current address(PC_value) is6284
clock cycles taken is 1572
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6288
clock cycles taken is 1573
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1573
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is6292
clock cycles taken is 1574
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6296
clock cycles taken is 1575
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1575
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6300
clock cycles taken is 1576
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  197
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6304
clock cycles taken is 1577
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2364
Moving to Memory stage
moving to write back!
Current address(PC_value) is6308
clock cycles taken is 1578
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2368
Moving to Memory stage
moving to write back!
Current address(PC_value) is6312
clock cycles taken is 1579
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2372
Moving to Memory stage
moving to write back!
Current address(PC_value) is6316
clock cycles taken is 1580
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6320
clock cycles taken is 1581
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1581
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is6324
clock cycles taken is 1582
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6328
clock cycles taken is 1583
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1583
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is6332
clock cycles taken is 1584
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  198
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6336
clock cycles taken is 1585
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2376
Moving to Memory stage
moving to write back!
Current address(PC_value) is6340
clock cycles taken is 1586
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2380
Moving to Memory stage
moving to write back!
Current address(PC_value) is6344
clock cycles taken is 1587
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2384
Moving to Memory stage
moving to write back!
Current address(PC_value) is6348
clock cycles taken is 1588
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6352
clock cycles taken is 1589
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1589
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is6356
clock cycles taken is 1590
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6360
clock cycles taken is 1591
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1591
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6364
clock cycles taken is 1592
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  199
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6368
clock cycles taken is 1593
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2388
Moving to Memory stage
moving to write back!
Current address(PC_value) is6372
clock cycles taken is 1594
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2392
Moving to Memory stage
moving to write back!
Current address(PC_value) is6376
clock cycles taken is 1595
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2396
Moving to Memory stage
moving to write back!
Current address(PC_value) is6380
clock cycles taken is 1596
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6384
clock cycles taken is 1597
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1597
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6388
clock cycles taken is 1598
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6392
clock cycles taken is 1599
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1599
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6396
clock cycles taken is 1600
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  200
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6400
clock cycles taken is 1601
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2400
Moving to Memory stage
moving to write back!
Current address(PC_value) is6404
clock cycles taken is 1602
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2404
Moving to Memory stage
moving to write back!
Current address(PC_value) is6408
clock cycles taken is 1603
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2408
Moving to Memory stage
moving to write back!
Current address(PC_value) is6412
clock cycles taken is 1604
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6416
clock cycles taken is 1605
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1605
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is6420
clock cycles taken is 1606
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6424
clock cycles taken is 1607
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1607
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is6428
clock cycles taken is 1608
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  201
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6432
clock cycles taken is 1609
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2412
Moving to Memory stage
moving to write back!
Current address(PC_value) is6436
clock cycles taken is 1610
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2416
Moving to Memory stage
moving to write back!
Current address(PC_value) is6440
clock cycles taken is 1611
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2420
Moving to Memory stage
moving to write back!
Current address(PC_value) is6444
clock cycles taken is 1612
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6448
clock cycles taken is 1613
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1613
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is6452
clock cycles taken is 1614
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6456
clock cycles taken is 1615
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1615
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6460
clock cycles taken is 1616
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  202
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6464
clock cycles taken is 1617
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2424
Moving to Memory stage
moving to write back!
Current address(PC_value) is6468
clock cycles taken is 1618
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2428
Moving to Memory stage
moving to write back!
Current address(PC_value) is6472
clock cycles taken is 1619
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2432
Moving to Memory stage
moving to write back!
Current address(PC_value) is6476
clock cycles taken is 1620
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6480
clock cycles taken is 1621
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1621
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6484
clock cycles taken is 1622
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6488
clock cycles taken is 1623
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1623
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6492
clock cycles taken is 1624
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  203
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6496
clock cycles taken is 1625
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2436
Moving to Memory stage
moving to write back!
Current address(PC_value) is6500
clock cycles taken is 1626
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2440
Moving to Memory stage
moving to write back!
Current address(PC_value) is6504
clock cycles taken is 1627
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2444
Moving to Memory stage
moving to write back!
Current address(PC_value) is6508
clock cycles taken is 1628
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6512
clock cycles taken is 1629
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1629
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is6516
clock cycles taken is 1630
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6520
clock cycles taken is 1631
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1631
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6524
clock cycles taken is 1632
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  204
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6528
clock cycles taken is 1633
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2448
Moving to Memory stage
moving to write back!
Current address(PC_value) is6532
clock cycles taken is 1634
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2452
Moving to Memory stage
moving to write back!
Current address(PC_value) is6536
clock cycles taken is 1635
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2456
Moving to Memory stage
moving to write back!
Current address(PC_value) is6540
clock cycles taken is 1636
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6544
clock cycles taken is 1637
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1637
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6548
clock cycles taken is 1638
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6552
clock cycles taken is 1639
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1639
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is6556
clock cycles taken is 1640
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  205
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6560
clock cycles taken is 1641
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2460
Moving to Memory stage
moving to write back!
Current address(PC_value) is6564
clock cycles taken is 1642
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2464
Moving to Memory stage
moving to write back!
Current address(PC_value) is6568
clock cycles taken is 1643
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2468
Moving to Memory stage
moving to write back!
Current address(PC_value) is6572
clock cycles taken is 1644
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6576
clock cycles taken is 1645
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1645
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is6580
clock cycles taken is 1646
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6584
clock cycles taken is 1647
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1647
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6588
clock cycles taken is 1648
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  206
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6592
clock cycles taken is 1649
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2472
Moving to Memory stage
moving to write back!
Current address(PC_value) is6596
clock cycles taken is 1650
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2476
Moving to Memory stage
moving to write back!
Current address(PC_value) is6600
clock cycles taken is 1651
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2480
Moving to Memory stage
moving to write back!
Current address(PC_value) is6604
clock cycles taken is 1652
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6608
clock cycles taken is 1653
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1653
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6612
clock cycles taken is 1654
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6616
clock cycles taken is 1655
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1655
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is6620
clock cycles taken is 1656
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  207
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6624
clock cycles taken is 1657
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2484
Moving to Memory stage
moving to write back!
Current address(PC_value) is6628
clock cycles taken is 1658
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2488
Moving to Memory stage
moving to write back!
Current address(PC_value) is6632
clock cycles taken is 1659
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2492
Moving to Memory stage
moving to write back!
Current address(PC_value) is6636
clock cycles taken is 1660
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6640
clock cycles taken is 1661
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1661
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6644
clock cycles taken is 1662
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6648
clock cycles taken is 1663
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1663
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6652
clock cycles taken is 1664
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  208
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6656
clock cycles taken is 1665
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2496
Moving to Memory stage
moving to write back!
Current address(PC_value) is6660
clock cycles taken is 1666
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2500
Moving to Memory stage
moving to write back!
Current address(PC_value) is6664
clock cycles taken is 1667
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2504
Moving to Memory stage
moving to write back!
Current address(PC_value) is6668
clock cycles taken is 1668
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6672
clock cycles taken is 1669
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1669
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6676
clock cycles taken is 1670
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6680
clock cycles taken is 1671
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1671
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6684
clock cycles taken is 1672
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  209
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6688
clock cycles taken is 1673
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2508
Moving to Memory stage
moving to write back!
Current address(PC_value) is6692
clock cycles taken is 1674
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2512
Moving to Memory stage
moving to write back!
Current address(PC_value) is6696
clock cycles taken is 1675
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2516
Moving to Memory stage
moving to write back!
Current address(PC_value) is6700
clock cycles taken is 1676
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6704
clock cycles taken is 1677
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1677
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6708
clock cycles taken is 1678
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6712
clock cycles taken is 1679
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1679
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6716
clock cycles taken is 1680
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  210
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6720
clock cycles taken is 1681
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2520
Moving to Memory stage
moving to write back!
Current address(PC_value) is6724
clock cycles taken is 1682
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2524
Moving to Memory stage
moving to write back!
Current address(PC_value) is6728
clock cycles taken is 1683
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2528
Moving to Memory stage
moving to write back!
Current address(PC_value) is6732
clock cycles taken is 1684
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6736
clock cycles taken is 1685
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1685
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is6740
clock cycles taken is 1686
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6744
clock cycles taken is 1687
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1687
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is6748
clock cycles taken is 1688
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  211
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6752
clock cycles taken is 1689
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2532
Moving to Memory stage
moving to write back!
Current address(PC_value) is6756
clock cycles taken is 1690
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2536
Moving to Memory stage
moving to write back!
Current address(PC_value) is6760
clock cycles taken is 1691
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2540
Moving to Memory stage
moving to write back!
Current address(PC_value) is6764
clock cycles taken is 1692
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6768
clock cycles taken is 1693
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1693
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6772
clock cycles taken is 1694
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6776
clock cycles taken is 1695
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1695
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6780
clock cycles taken is 1696
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  212
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6784
clock cycles taken is 1697
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2544
Moving to Memory stage
moving to write back!
Current address(PC_value) is6788
clock cycles taken is 1698
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2548
Moving to Memory stage
moving to write back!
Current address(PC_value) is6792
clock cycles taken is 1699
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2552
Moving to Memory stage
moving to write back!
Current address(PC_value) is6796
clock cycles taken is 1700
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6800
clock cycles taken is 1701
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1701
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6804
clock cycles taken is 1702
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6808
clock cycles taken is 1703
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1703
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6812
clock cycles taken is 1704
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  213
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6816
clock cycles taken is 1705
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2556
Moving to Memory stage
moving to write back!
Current address(PC_value) is6820
clock cycles taken is 1706
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2560
Moving to Memory stage
moving to write back!
Current address(PC_value) is6824
clock cycles taken is 1707
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2564
Moving to Memory stage
moving to write back!
Current address(PC_value) is6828
clock cycles taken is 1708
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6832
clock cycles taken is 1709
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1709
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is6836
clock cycles taken is 1710
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6840
clock cycles taken is 1711
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1711
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is6844
clock cycles taken is 1712
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  214
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6848
clock cycles taken is 1713
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2568
Moving to Memory stage
moving to write back!
Current address(PC_value) is6852
clock cycles taken is 1714
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2572
Moving to Memory stage
moving to write back!
Current address(PC_value) is6856
clock cycles taken is 1715
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2576
Moving to Memory stage
moving to write back!
Current address(PC_value) is6860
clock cycles taken is 1716
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6864
clock cycles taken is 1717
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1717
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is6868
clock cycles taken is 1718
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6872
clock cycles taken is 1719
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1719
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6876
clock cycles taken is 1720
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  215
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6880
clock cycles taken is 1721
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2580
Moving to Memory stage
moving to write back!
Current address(PC_value) is6884
clock cycles taken is 1722
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2584
Moving to Memory stage
moving to write back!
Current address(PC_value) is6888
clock cycles taken is 1723
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2588
Moving to Memory stage
moving to write back!
Current address(PC_value) is6892
clock cycles taken is 1724
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6896
clock cycles taken is 1725
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1725
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6900
clock cycles taken is 1726
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6904
clock cycles taken is 1727
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1727
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is6908
clock cycles taken is 1728
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  216
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6912
clock cycles taken is 1729
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2592
Moving to Memory stage
moving to write back!
Current address(PC_value) is6916
clock cycles taken is 1730
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2596
Moving to Memory stage
moving to write back!
Current address(PC_value) is6920
clock cycles taken is 1731
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2600
Moving to Memory stage
moving to write back!
Current address(PC_value) is6924
clock cycles taken is 1732
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6928
clock cycles taken is 1733
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1733
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is6932
clock cycles taken is 1734
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6936
clock cycles taken is 1735
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1735
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6940
clock cycles taken is 1736
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  217
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6944
clock cycles taken is 1737
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2604
Moving to Memory stage
moving to write back!
Current address(PC_value) is6948
clock cycles taken is 1738
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2608
Moving to Memory stage
moving to write back!
Current address(PC_value) is6952
clock cycles taken is 1739
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2612
Moving to Memory stage
moving to write back!
Current address(PC_value) is6956
clock cycles taken is 1740
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6960
clock cycles taken is 1741
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1741
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is6964
clock cycles taken is 1742
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is6968
clock cycles taken is 1743
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1743
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is6972
clock cycles taken is 1744
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  218
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is6976
clock cycles taken is 1745
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2616
Moving to Memory stage
moving to write back!
Current address(PC_value) is6980
clock cycles taken is 1746
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2620
Moving to Memory stage
moving to write back!
Current address(PC_value) is6984
clock cycles taken is 1747
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2624
Moving to Memory stage
moving to write back!
Current address(PC_value) is6988
clock cycles taken is 1748
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is6992
clock cycles taken is 1749
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1749
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is6996
clock cycles taken is 1750
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7000
clock cycles taken is 1751
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1751
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is7004
clock cycles taken is 1752
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  219
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7008
clock cycles taken is 1753
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2628
Moving to Memory stage
moving to write back!
Current address(PC_value) is7012
clock cycles taken is 1754
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2632
Moving to Memory stage
moving to write back!
Current address(PC_value) is7016
clock cycles taken is 1755
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2636
Moving to Memory stage
moving to write back!
Current address(PC_value) is7020
clock cycles taken is 1756
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7024
clock cycles taken is 1757
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1757
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is7028
clock cycles taken is 1758
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7032
clock cycles taken is 1759
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1759
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7036
clock cycles taken is 1760
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  220
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7040
clock cycles taken is 1761
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2640
Moving to Memory stage
moving to write back!
Current address(PC_value) is7044
clock cycles taken is 1762
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2644
Moving to Memory stage
moving to write back!
Current address(PC_value) is7048
clock cycles taken is 1763
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2648
Moving to Memory stage
moving to write back!
Current address(PC_value) is7052
clock cycles taken is 1764
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7056
clock cycles taken is 1765
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1765
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7060
clock cycles taken is 1766
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7064
clock cycles taken is 1767
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1767
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7068
clock cycles taken is 1768
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  221
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7072
clock cycles taken is 1769
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2652
Moving to Memory stage
moving to write back!
Current address(PC_value) is7076
clock cycles taken is 1770
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2656
Moving to Memory stage
moving to write back!
Current address(PC_value) is7080
clock cycles taken is 1771
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2660
Moving to Memory stage
moving to write back!
Current address(PC_value) is7084
clock cycles taken is 1772
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7088
clock cycles taken is 1773
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1773
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is7092
clock cycles taken is 1774
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7096
clock cycles taken is 1775
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1775
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is7100
clock cycles taken is 1776
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  222
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7104
clock cycles taken is 1777
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2664
Moving to Memory stage
moving to write back!
Current address(PC_value) is7108
clock cycles taken is 1778
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2668
Moving to Memory stage
moving to write back!
Current address(PC_value) is7112
clock cycles taken is 1779
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2672
Moving to Memory stage
moving to write back!
Current address(PC_value) is7116
clock cycles taken is 1780
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7120
clock cycles taken is 1781
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1781
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is7124
clock cycles taken is 1782
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7128
clock cycles taken is 1783
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1783
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7132
clock cycles taken is 1784
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  223
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7136
clock cycles taken is 1785
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2676
Moving to Memory stage
moving to write back!
Current address(PC_value) is7140
clock cycles taken is 1786
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2680
Moving to Memory stage
moving to write back!
Current address(PC_value) is7144
clock cycles taken is 1787
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2684
Moving to Memory stage
moving to write back!
Current address(PC_value) is7148
clock cycles taken is 1788
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7152
clock cycles taken is 1789
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1789
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7156
clock cycles taken is 1790
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7160
clock cycles taken is 1791
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1791
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7164
clock cycles taken is 1792
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  224
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7168
clock cycles taken is 1793
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2688
Moving to Memory stage
moving to write back!
Current address(PC_value) is7172
clock cycles taken is 1794
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2692
Moving to Memory stage
moving to write back!
Current address(PC_value) is7176
clock cycles taken is 1795
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2696
Moving to Memory stage
moving to write back!
Current address(PC_value) is7180
clock cycles taken is 1796
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7184
clock cycles taken is 1797
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1797
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is7188
clock cycles taken is 1798
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7192
clock cycles taken is 1799
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1799
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7196
clock cycles taken is 1800
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  225
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7200
clock cycles taken is 1801
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2700
Moving to Memory stage
moving to write back!
Current address(PC_value) is7204
clock cycles taken is 1802
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2704
Moving to Memory stage
moving to write back!
Current address(PC_value) is7208
clock cycles taken is 1803
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2708
Moving to Memory stage
moving to write back!
Current address(PC_value) is7212
clock cycles taken is 1804
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7216
clock cycles taken is 1805
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1805
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7220
clock cycles taken is 1806
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7224
clock cycles taken is 1807
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1807
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is7228
clock cycles taken is 1808
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  226
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7232
clock cycles taken is 1809
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2712
Moving to Memory stage
moving to write back!
Current address(PC_value) is7236
clock cycles taken is 1810
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2716
Moving to Memory stage
moving to write back!
Current address(PC_value) is7240
clock cycles taken is 1811
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2720
Moving to Memory stage
moving to write back!
Current address(PC_value) is7244
clock cycles taken is 1812
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7248
clock cycles taken is 1813
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1813
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7252
clock cycles taken is 1814
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7256
clock cycles taken is 1815
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1815
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7260
clock cycles taken is 1816
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  227
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7264
clock cycles taken is 1817
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2724
Moving to Memory stage
moving to write back!
Current address(PC_value) is7268
clock cycles taken is 1818
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2728
Moving to Memory stage
moving to write back!
Current address(PC_value) is7272
clock cycles taken is 1819
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2732
Moving to Memory stage
moving to write back!
Current address(PC_value) is7276
clock cycles taken is 1820
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7280
clock cycles taken is 1821
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1821
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7284
clock cycles taken is 1822
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7288
clock cycles taken is 1823
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1823
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7292
clock cycles taken is 1824
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  228
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7296
clock cycles taken is 1825
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2736
Moving to Memory stage
moving to write back!
Current address(PC_value) is7300
clock cycles taken is 1826
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2740
Moving to Memory stage
moving to write back!
Current address(PC_value) is7304
clock cycles taken is 1827
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2744
Moving to Memory stage
moving to write back!
Current address(PC_value) is7308
clock cycles taken is 1828
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7312
clock cycles taken is 1829
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1829
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7316
clock cycles taken is 1830
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7320
clock cycles taken is 1831
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1831
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7324
clock cycles taken is 1832
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  229
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7328
clock cycles taken is 1833
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2748
Moving to Memory stage
moving to write back!
Current address(PC_value) is7332
clock cycles taken is 1834
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2752
Moving to Memory stage
moving to write back!
Current address(PC_value) is7336
clock cycles taken is 1835
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2756
Moving to Memory stage
moving to write back!
Current address(PC_value) is7340
clock cycles taken is 1836
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7344
clock cycles taken is 1837
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1837
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7348
clock cycles taken is 1838
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7352
clock cycles taken is 1839
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1839
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is7356
clock cycles taken is 1840
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  230
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7360
clock cycles taken is 1841
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2760
Moving to Memory stage
moving to write back!
Current address(PC_value) is7364
clock cycles taken is 1842
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2764
Moving to Memory stage
moving to write back!
Current address(PC_value) is7368
clock cycles taken is 1843
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2768
Moving to Memory stage
moving to write back!
Current address(PC_value) is7372
clock cycles taken is 1844
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7376
clock cycles taken is 1845
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1845
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7380
clock cycles taken is 1846
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7384
clock cycles taken is 1847
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1847
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7388
clock cycles taken is 1848
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  231
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7392
clock cycles taken is 1849
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2772
Moving to Memory stage
moving to write back!
Current address(PC_value) is7396
clock cycles taken is 1850
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2776
Moving to Memory stage
moving to write back!
Current address(PC_value) is7400
clock cycles taken is 1851
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2780
Moving to Memory stage
moving to write back!
Current address(PC_value) is7404
clock cycles taken is 1852
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7408
clock cycles taken is 1853
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1853
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7412
clock cycles taken is 1854
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7416
clock cycles taken is 1855
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1855
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7420
clock cycles taken is 1856
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  232
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7424
clock cycles taken is 1857
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2784
Moving to Memory stage
moving to write back!
Current address(PC_value) is7428
clock cycles taken is 1858
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2788
Moving to Memory stage
moving to write back!
Current address(PC_value) is7432
clock cycles taken is 1859
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2792
Moving to Memory stage
moving to write back!
Current address(PC_value) is7436
clock cycles taken is 1860
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7440
clock cycles taken is 1861
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1861
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7444
clock cycles taken is 1862
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7448
clock cycles taken is 1863
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1863
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7452
clock cycles taken is 1864
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  233
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7456
clock cycles taken is 1865
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2796
Moving to Memory stage
moving to write back!
Current address(PC_value) is7460
clock cycles taken is 1866
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2800
Moving to Memory stage
moving to write back!
Current address(PC_value) is7464
clock cycles taken is 1867
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2804
Moving to Memory stage
moving to write back!
Current address(PC_value) is7468
clock cycles taken is 1868
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7472
clock cycles taken is 1869
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1869
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is7476
clock cycles taken is 1870
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7480
clock cycles taken is 1871
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1871
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is7484
clock cycles taken is 1872
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  234
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7488
clock cycles taken is 1873
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2808
Moving to Memory stage
moving to write back!
Current address(PC_value) is7492
clock cycles taken is 1874
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2812
Moving to Memory stage
moving to write back!
Current address(PC_value) is7496
clock cycles taken is 1875
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2816
Moving to Memory stage
moving to write back!
Current address(PC_value) is7500
clock cycles taken is 1876
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7504
clock cycles taken is 1877
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1877
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7508
clock cycles taken is 1878
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7512
clock cycles taken is 1879
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1879
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7516
clock cycles taken is 1880
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  235
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7520
clock cycles taken is 1881
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2820
Moving to Memory stage
moving to write back!
Current address(PC_value) is7524
clock cycles taken is 1882
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2824
Moving to Memory stage
moving to write back!
Current address(PC_value) is7528
clock cycles taken is 1883
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2828
Moving to Memory stage
moving to write back!
Current address(PC_value) is7532
clock cycles taken is 1884
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7536
clock cycles taken is 1885
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1885
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7540
clock cycles taken is 1886
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7544
clock cycles taken is 1887
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1887
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7548
clock cycles taken is 1888
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  236
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7552
clock cycles taken is 1889
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2832
Moving to Memory stage
moving to write back!
Current address(PC_value) is7556
clock cycles taken is 1890
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2836
Moving to Memory stage
moving to write back!
Current address(PC_value) is7560
clock cycles taken is 1891
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2840
Moving to Memory stage
moving to write back!
Current address(PC_value) is7564
clock cycles taken is 1892
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7568
clock cycles taken is 1893
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1893
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is7572
clock cycles taken is 1894
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7576
clock cycles taken is 1895
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1895
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is7580
clock cycles taken is 1896
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  237
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7584
clock cycles taken is 1897
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2844
Moving to Memory stage
moving to write back!
Current address(PC_value) is7588
clock cycles taken is 1898
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2848
Moving to Memory stage
moving to write back!
Current address(PC_value) is7592
clock cycles taken is 1899
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2852
Moving to Memory stage
moving to write back!
Current address(PC_value) is7596
clock cycles taken is 1900
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7600
clock cycles taken is 1901
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1901
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7604
clock cycles taken is 1902
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7608
clock cycles taken is 1903
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1903
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7612
clock cycles taken is 1904
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  238
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7616
clock cycles taken is 1905
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2856
Moving to Memory stage
moving to write back!
Current address(PC_value) is7620
clock cycles taken is 1906
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2860
Moving to Memory stage
moving to write back!
Current address(PC_value) is7624
clock cycles taken is 1907
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2864
Moving to Memory stage
moving to write back!
Current address(PC_value) is7628
clock cycles taken is 1908
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7632
clock cycles taken is 1909
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1909
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7636
clock cycles taken is 1910
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7640
clock cycles taken is 1911
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1911
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7644
clock cycles taken is 1912
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  239
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7648
clock cycles taken is 1913
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2868
Moving to Memory stage
moving to write back!
Current address(PC_value) is7652
clock cycles taken is 1914
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2872
Moving to Memory stage
moving to write back!
Current address(PC_value) is7656
clock cycles taken is 1915
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2876
Moving to Memory stage
moving to write back!
Current address(PC_value) is7660
clock cycles taken is 1916
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7664
clock cycles taken is 1917
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1917
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is7668
clock cycles taken is 1918
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7672
clock cycles taken is 1919
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1919
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7676
clock cycles taken is 1920
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  240
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7680
clock cycles taken is 1921
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2880
Moving to Memory stage
moving to write back!
Current address(PC_value) is7684
clock cycles taken is 1922
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2884
Moving to Memory stage
moving to write back!
Current address(PC_value) is7688
clock cycles taken is 1923
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2888
Moving to Memory stage
moving to write back!
Current address(PC_value) is7692
clock cycles taken is 1924
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7696
clock cycles taken is 1925
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1925
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is7700
clock cycles taken is 1926
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7704
clock cycles taken is 1927
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1927
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7708
clock cycles taken is 1928
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  241
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7712
clock cycles taken is 1929
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2892
Moving to Memory stage
moving to write back!
Current address(PC_value) is7716
clock cycles taken is 1930
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2896
Moving to Memory stage
moving to write back!
Current address(PC_value) is7720
clock cycles taken is 1931
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2900
Moving to Memory stage
moving to write back!
Current address(PC_value) is7724
clock cycles taken is 1932
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7728
clock cycles taken is 1933
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1933
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is7732
clock cycles taken is 1934
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7736
clock cycles taken is 1935
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1935
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is7740
clock cycles taken is 1936
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  242
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7744
clock cycles taken is 1937
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2904
Moving to Memory stage
moving to write back!
Current address(PC_value) is7748
clock cycles taken is 1938
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2908
Moving to Memory stage
moving to write back!
Current address(PC_value) is7752
clock cycles taken is 1939
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2912
Moving to Memory stage
moving to write back!
Current address(PC_value) is7756
clock cycles taken is 1940
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7760
clock cycles taken is 1941
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1941
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is7764
clock cycles taken is 1942
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7768
clock cycles taken is 1943
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1943
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7772
clock cycles taken is 1944
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  243
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7776
clock cycles taken is 1945
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2916
Moving to Memory stage
moving to write back!
Current address(PC_value) is7780
clock cycles taken is 1946
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2920
Moving to Memory stage
moving to write back!
Current address(PC_value) is7784
clock cycles taken is 1947
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2924
Moving to Memory stage
moving to write back!
Current address(PC_value) is7788
clock cycles taken is 1948
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7792
clock cycles taken is 1949
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1949
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7796
clock cycles taken is 1950
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7800
clock cycles taken is 1951
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1951
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7804
clock cycles taken is 1952
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  244
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7808
clock cycles taken is 1953
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2928
Moving to Memory stage
moving to write back!
Current address(PC_value) is7812
clock cycles taken is 1954
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2932
Moving to Memory stage
moving to write back!
Current address(PC_value) is7816
clock cycles taken is 1955
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2936
Moving to Memory stage
moving to write back!
Current address(PC_value) is7820
clock cycles taken is 1956
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7824
clock cycles taken is 1957
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1957
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is7828
clock cycles taken is 1958
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7832
clock cycles taken is 1959
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1959
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is7836
clock cycles taken is 1960
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  245
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7840
clock cycles taken is 1961
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2940
Moving to Memory stage
moving to write back!
Current address(PC_value) is7844
clock cycles taken is 1962
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2944
Moving to Memory stage
moving to write back!
Current address(PC_value) is7848
clock cycles taken is 1963
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2948
Moving to Memory stage
moving to write back!
Current address(PC_value) is7852
clock cycles taken is 1964
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7856
clock cycles taken is 1965
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1965
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is7860
clock cycles taken is 1966
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7864
clock cycles taken is 1967
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1967
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7868
clock cycles taken is 1968
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  246
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7872
clock cycles taken is 1969
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2952
Moving to Memory stage
moving to write back!
Current address(PC_value) is7876
clock cycles taken is 1970
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2956
Moving to Memory stage
moving to write back!
Current address(PC_value) is7880
clock cycles taken is 1971
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2960
Moving to Memory stage
moving to write back!
Current address(PC_value) is7884
clock cycles taken is 1972
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7888
clock cycles taken is 1973
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1973
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7892
clock cycles taken is 1974
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7896
clock cycles taken is 1975
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1975
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7900
clock cycles taken is 1976
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  247
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7904
clock cycles taken is 1977
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2964
Moving to Memory stage
moving to write back!
Current address(PC_value) is7908
clock cycles taken is 1978
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2968
Moving to Memory stage
moving to write back!
Current address(PC_value) is7912
clock cycles taken is 1979
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2972
Moving to Memory stage
moving to write back!
Current address(PC_value) is7916
clock cycles taken is 1980
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7920
clock cycles taken is 1981
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1981
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7924
clock cycles taken is 1982
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7928
clock cycles taken is 1983
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1983
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7932
clock cycles taken is 1984
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  248
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7936
clock cycles taken is 1985
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2976
Moving to Memory stage
moving to write back!
Current address(PC_value) is7940
clock cycles taken is 1986
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2980
Moving to Memory stage
moving to write back!
Current address(PC_value) is7944
clock cycles taken is 1987
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2984
Moving to Memory stage
moving to write back!
Current address(PC_value) is7948
clock cycles taken is 1988
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7952
clock cycles taken is 1989
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1989
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7956
clock cycles taken is 1990
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7960
clock cycles taken is 1991
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1991
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is7964
clock cycles taken is 1992
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  249
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is7968
clock cycles taken is 1993
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  2988
Moving to Memory stage
moving to write back!
Current address(PC_value) is7972
clock cycles taken is 1994
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  2992
Moving to Memory stage
moving to write back!
Current address(PC_value) is7976
clock cycles taken is 1995
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  2996
Moving to Memory stage
moving to write back!
Current address(PC_value) is7980
clock cycles taken is 1996
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is7984
clock cycles taken is 1997
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 1997
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is7988
clock cycles taken is 1998
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is7992
clock cycles taken is 1999
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 1999
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is7996
clock cycles taken is 2000
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  250
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8000
clock cycles taken is 2001
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3000
Moving to Memory stage
moving to write back!
Current address(PC_value) is8004
clock cycles taken is 2002
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3004
Moving to Memory stage
moving to write back!
Current address(PC_value) is8008
clock cycles taken is 2003
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3008
Moving to Memory stage
moving to write back!
Current address(PC_value) is8012
clock cycles taken is 2004
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8016
clock cycles taken is 2005
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2005
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is8020
clock cycles taken is 2006
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8024
clock cycles taken is 2007
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2007
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is8028
clock cycles taken is 2008
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  251
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8032
clock cycles taken is 2009
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3012
Moving to Memory stage
moving to write back!
Current address(PC_value) is8036
clock cycles taken is 2010
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3016
Moving to Memory stage
moving to write back!
Current address(PC_value) is8040
clock cycles taken is 2011
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3020
Moving to Memory stage
moving to write back!
Current address(PC_value) is8044
clock cycles taken is 2012
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8048
clock cycles taken is 2013
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2013
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8052
clock cycles taken is 2014
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8056
clock cycles taken is 2015
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2015
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8060
clock cycles taken is 2016
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  252
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8064
clock cycles taken is 2017
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3024
Moving to Memory stage
moving to write back!
Current address(PC_value) is8068
clock cycles taken is 2018
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3028
Moving to Memory stage
moving to write back!
Current address(PC_value) is8072
clock cycles taken is 2019
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3032
Moving to Memory stage
moving to write back!
Current address(PC_value) is8076
clock cycles taken is 2020
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8080
clock cycles taken is 2021
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2021
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8084
clock cycles taken is 2022
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8088
clock cycles taken is 2023
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2023
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is8092
clock cycles taken is 2024
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  253
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8096
clock cycles taken is 2025
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3036
Moving to Memory stage
moving to write back!
Current address(PC_value) is8100
clock cycles taken is 2026
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3040
Moving to Memory stage
moving to write back!
Current address(PC_value) is8104
clock cycles taken is 2027
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3044
Moving to Memory stage
moving to write back!
Current address(PC_value) is8108
clock cycles taken is 2028
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8112
clock cycles taken is 2029
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2029
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is8116
clock cycles taken is 2030
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8120
clock cycles taken is 2031
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2031
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is8124
clock cycles taken is 2032
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  254
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8128
clock cycles taken is 2033
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3048
Moving to Memory stage
moving to write back!
Current address(PC_value) is8132
clock cycles taken is 2034
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3052
Moving to Memory stage
moving to write back!
Current address(PC_value) is8136
clock cycles taken is 2035
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3056
Moving to Memory stage
moving to write back!
Current address(PC_value) is8140
clock cycles taken is 2036
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8144
clock cycles taken is 2037
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2037
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is8148
clock cycles taken is 2038
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8152
clock cycles taken is 2039
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2039
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8156
clock cycles taken is 2040
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  255
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8160
clock cycles taken is 2041
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3060
Moving to Memory stage
moving to write back!
Current address(PC_value) is8164
clock cycles taken is 2042
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3064
Moving to Memory stage
moving to write back!
Current address(PC_value) is8168
clock cycles taken is 2043
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3068
Moving to Memory stage
moving to write back!
Current address(PC_value) is8172
clock cycles taken is 2044
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8176
clock cycles taken is 2045
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2045
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8180
clock cycles taken is 2046
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8184
clock cycles taken is 2047
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2047
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8188
clock cycles taken is 2048
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  256
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8192
clock cycles taken is 2049
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3072
Moving to Memory stage
moving to write back!
Current address(PC_value) is8196
clock cycles taken is 2050
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3076
Moving to Memory stage
moving to write back!
Current address(PC_value) is8200
clock cycles taken is 2051
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3080
Moving to Memory stage
moving to write back!
Current address(PC_value) is8204
clock cycles taken is 2052
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8208
clock cycles taken is 2053
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2053
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is8212
clock cycles taken is 2054
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8216
clock cycles taken is 2055
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2055
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8220
clock cycles taken is 2056
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  257
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8224
clock cycles taken is 2057
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3084
Moving to Memory stage
moving to write back!
Current address(PC_value) is8228
clock cycles taken is 2058
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3088
Moving to Memory stage
moving to write back!
Current address(PC_value) is8232
clock cycles taken is 2059
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3092
Moving to Memory stage
moving to write back!
Current address(PC_value) is8236
clock cycles taken is 2060
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8240
clock cycles taken is 2061
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2061
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is8244
clock cycles taken is 2062
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8248
clock cycles taken is 2063
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2063
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8252
clock cycles taken is 2064
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  258
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8256
clock cycles taken is 2065
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3096
Moving to Memory stage
moving to write back!
Current address(PC_value) is8260
clock cycles taken is 2066
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3100
Moving to Memory stage
moving to write back!
Current address(PC_value) is8264
clock cycles taken is 2067
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3104
Moving to Memory stage
moving to write back!
Current address(PC_value) is8268
clock cycles taken is 2068
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8272
clock cycles taken is 2069
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2069
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is8276
clock cycles taken is 2070
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8280
clock cycles taken is 2071
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2071
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is8284
clock cycles taken is 2072
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  259
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8288
clock cycles taken is 2073
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3108
Moving to Memory stage
moving to write back!
Current address(PC_value) is8292
clock cycles taken is 2074
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3112
Moving to Memory stage
moving to write back!
Current address(PC_value) is8296
clock cycles taken is 2075
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3116
Moving to Memory stage
moving to write back!
Current address(PC_value) is8300
clock cycles taken is 2076
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8304
clock cycles taken is 2077
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2077
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is8308
clock cycles taken is 2078
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8312
clock cycles taken is 2079
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2079
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8316
clock cycles taken is 2080
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  260
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8320
clock cycles taken is 2081
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3120
Moving to Memory stage
moving to write back!
Current address(PC_value) is8324
clock cycles taken is 2082
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3124
Moving to Memory stage
moving to write back!
Current address(PC_value) is8328
clock cycles taken is 2083
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3128
Moving to Memory stage
moving to write back!
Current address(PC_value) is8332
clock cycles taken is 2084
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8336
clock cycles taken is 2085
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2085
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8340
clock cycles taken is 2086
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8344
clock cycles taken is 2087
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2087
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is8348
clock cycles taken is 2088
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  261
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8352
clock cycles taken is 2089
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3132
Moving to Memory stage
moving to write back!
Current address(PC_value) is8356
clock cycles taken is 2090
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3136
Moving to Memory stage
moving to write back!
Current address(PC_value) is8360
clock cycles taken is 2091
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3140
Moving to Memory stage
moving to write back!
Current address(PC_value) is8364
clock cycles taken is 2092
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8368
clock cycles taken is 2093
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2093
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is8372
clock cycles taken is 2094
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8376
clock cycles taken is 2095
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2095
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is8380
clock cycles taken is 2096
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  262
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8384
clock cycles taken is 2097
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3144
Moving to Memory stage
moving to write back!
Current address(PC_value) is8388
clock cycles taken is 2098
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3148
Moving to Memory stage
moving to write back!
Current address(PC_value) is8392
clock cycles taken is 2099
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3152
Moving to Memory stage
moving to write back!
Current address(PC_value) is8396
clock cycles taken is 2100
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8400
clock cycles taken is 2101
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2101
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is8404
clock cycles taken is 2102
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8408
clock cycles taken is 2103
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2103
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8412
clock cycles taken is 2104
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  263
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8416
clock cycles taken is 2105
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3156
Moving to Memory stage
moving to write back!
Current address(PC_value) is8420
clock cycles taken is 2106
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3160
Moving to Memory stage
moving to write back!
Current address(PC_value) is8424
clock cycles taken is 2107
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3164
Moving to Memory stage
moving to write back!
Current address(PC_value) is8428
clock cycles taken is 2108
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8432
clock cycles taken is 2109
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2109
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8436
clock cycles taken is 2110
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8440
clock cycles taken is 2111
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2111
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is8444
clock cycles taken is 2112
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  264
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8448
clock cycles taken is 2113
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3168
Moving to Memory stage
moving to write back!
Current address(PC_value) is8452
clock cycles taken is 2114
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3172
Moving to Memory stage
moving to write back!
Current address(PC_value) is8456
clock cycles taken is 2115
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3176
Moving to Memory stage
moving to write back!
Current address(PC_value) is8460
clock cycles taken is 2116
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8464
clock cycles taken is 2117
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2117
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is8468
clock cycles taken is 2118
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8472
clock cycles taken is 2119
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2119
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is8476
clock cycles taken is 2120
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  265
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8480
clock cycles taken is 2121
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3180
Moving to Memory stage
moving to write back!
Current address(PC_value) is8484
clock cycles taken is 2122
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3184
Moving to Memory stage
moving to write back!
Current address(PC_value) is8488
clock cycles taken is 2123
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3188
Moving to Memory stage
moving to write back!
Current address(PC_value) is8492
clock cycles taken is 2124
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8496
clock cycles taken is 2125
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2125
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is8500
clock cycles taken is 2126
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8504
clock cycles taken is 2127
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2127
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is8508
clock cycles taken is 2128
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  266
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8512
clock cycles taken is 2129
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3192
Moving to Memory stage
moving to write back!
Current address(PC_value) is8516
clock cycles taken is 2130
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3196
Moving to Memory stage
moving to write back!
Current address(PC_value) is8520
clock cycles taken is 2131
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3200
Moving to Memory stage
moving to write back!
Current address(PC_value) is8524
clock cycles taken is 2132
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8528
clock cycles taken is 2133
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2133
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8532
clock cycles taken is 2134
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8536
clock cycles taken is 2135
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2135
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8540
clock cycles taken is 2136
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  267
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8544
clock cycles taken is 2137
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3204
Moving to Memory stage
moving to write back!
Current address(PC_value) is8548
clock cycles taken is 2138
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3208
Moving to Memory stage
moving to write back!
Current address(PC_value) is8552
clock cycles taken is 2139
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3212
Moving to Memory stage
moving to write back!
Current address(PC_value) is8556
clock cycles taken is 2140
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8560
clock cycles taken is 2141
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2141
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8564
clock cycles taken is 2142
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8568
clock cycles taken is 2143
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2143
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8572
clock cycles taken is 2144
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  268
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8576
clock cycles taken is 2145
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3216
Moving to Memory stage
moving to write back!
Current address(PC_value) is8580
clock cycles taken is 2146
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3220
Moving to Memory stage
moving to write back!
Current address(PC_value) is8584
clock cycles taken is 2147
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3224
Moving to Memory stage
moving to write back!
Current address(PC_value) is8588
clock cycles taken is 2148
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8592
clock cycles taken is 2149
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2149
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8596
clock cycles taken is 2150
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8600
clock cycles taken is 2151
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2151
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is8604
clock cycles taken is 2152
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  269
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8608
clock cycles taken is 2153
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3228
Moving to Memory stage
moving to write back!
Current address(PC_value) is8612
clock cycles taken is 2154
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3232
Moving to Memory stage
moving to write back!
Current address(PC_value) is8616
clock cycles taken is 2155
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3236
Moving to Memory stage
moving to write back!
Current address(PC_value) is8620
clock cycles taken is 2156
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8624
clock cycles taken is 2157
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2157
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is8628
clock cycles taken is 2158
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8632
clock cycles taken is 2159
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2159
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is8636
clock cycles taken is 2160
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  270
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8640
clock cycles taken is 2161
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3240
Moving to Memory stage
moving to write back!
Current address(PC_value) is8644
clock cycles taken is 2162
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3244
Moving to Memory stage
moving to write back!
Current address(PC_value) is8648
clock cycles taken is 2163
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3248
Moving to Memory stage
moving to write back!
Current address(PC_value) is8652
clock cycles taken is 2164
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8656
clock cycles taken is 2165
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2165
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8660
clock cycles taken is 2166
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8664
clock cycles taken is 2167
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2167
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8668
clock cycles taken is 2168
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  271
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8672
clock cycles taken is 2169
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3252
Moving to Memory stage
moving to write back!
Current address(PC_value) is8676
clock cycles taken is 2170
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3256
Moving to Memory stage
moving to write back!
Current address(PC_value) is8680
clock cycles taken is 2171
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3260
Moving to Memory stage
moving to write back!
Current address(PC_value) is8684
clock cycles taken is 2172
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8688
clock cycles taken is 2173
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2173
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8692
clock cycles taken is 2174
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8696
clock cycles taken is 2175
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2175
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8700
clock cycles taken is 2176
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  272
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8704
clock cycles taken is 2177
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3264
Moving to Memory stage
moving to write back!
Current address(PC_value) is8708
clock cycles taken is 2178
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3268
Moving to Memory stage
moving to write back!
Current address(PC_value) is8712
clock cycles taken is 2179
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3272
Moving to Memory stage
moving to write back!
Current address(PC_value) is8716
clock cycles taken is 2180
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8720
clock cycles taken is 2181
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2181
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8724
clock cycles taken is 2182
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8728
clock cycles taken is 2183
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2183
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is8732
clock cycles taken is 2184
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  273
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8736
clock cycles taken is 2185
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3276
Moving to Memory stage
moving to write back!
Current address(PC_value) is8740
clock cycles taken is 2186
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3280
Moving to Memory stage
moving to write back!
Current address(PC_value) is8744
clock cycles taken is 2187
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3284
Moving to Memory stage
moving to write back!
Current address(PC_value) is8748
clock cycles taken is 2188
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8752
clock cycles taken is 2189
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2189
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is8756
clock cycles taken is 2190
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8760
clock cycles taken is 2191
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2191
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is8764
clock cycles taken is 2192
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  274
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8768
clock cycles taken is 2193
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3288
Moving to Memory stage
moving to write back!
Current address(PC_value) is8772
clock cycles taken is 2194
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3292
Moving to Memory stage
moving to write back!
Current address(PC_value) is8776
clock cycles taken is 2195
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3296
Moving to Memory stage
moving to write back!
Current address(PC_value) is8780
clock cycles taken is 2196
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8784
clock cycles taken is 2197
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2197
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8788
clock cycles taken is 2198
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8792
clock cycles taken is 2199
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2199
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8796
clock cycles taken is 2200
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  275
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8800
clock cycles taken is 2201
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3300
Moving to Memory stage
moving to write back!
Current address(PC_value) is8804
clock cycles taken is 2202
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3304
Moving to Memory stage
moving to write back!
Current address(PC_value) is8808
clock cycles taken is 2203
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3308
Moving to Memory stage
moving to write back!
Current address(PC_value) is8812
clock cycles taken is 2204
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8816
clock cycles taken is 2205
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2205
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8820
clock cycles taken is 2206
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8824
clock cycles taken is 2207
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2207
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is8828
clock cycles taken is 2208
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  276
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8832
clock cycles taken is 2209
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3312
Moving to Memory stage
moving to write back!
Current address(PC_value) is8836
clock cycles taken is 2210
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3316
Moving to Memory stage
moving to write back!
Current address(PC_value) is8840
clock cycles taken is 2211
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3320
Moving to Memory stage
moving to write back!
Current address(PC_value) is8844
clock cycles taken is 2212
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8848
clock cycles taken is 2213
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2213
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is8852
clock cycles taken is 2214
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8856
clock cycles taken is 2215
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2215
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is8860
clock cycles taken is 2216
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  277
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8864
clock cycles taken is 2217
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3324
Moving to Memory stage
moving to write back!
Current address(PC_value) is8868
clock cycles taken is 2218
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3328
Moving to Memory stage
moving to write back!
Current address(PC_value) is8872
clock cycles taken is 2219
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3332
Moving to Memory stage
moving to write back!
Current address(PC_value) is8876
clock cycles taken is 2220
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8880
clock cycles taken is 2221
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2221
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is8884
clock cycles taken is 2222
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8888
clock cycles taken is 2223
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2223
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8892
clock cycles taken is 2224
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  278
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8896
clock cycles taken is 2225
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3336
Moving to Memory stage
moving to write back!
Current address(PC_value) is8900
clock cycles taken is 2226
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3340
Moving to Memory stage
moving to write back!
Current address(PC_value) is8904
clock cycles taken is 2227
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3344
Moving to Memory stage
moving to write back!
Current address(PC_value) is8908
clock cycles taken is 2228
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8912
clock cycles taken is 2229
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2229
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8916
clock cycles taken is 2230
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8920
clock cycles taken is 2231
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2231
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is8924
clock cycles taken is 2232
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  279
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8928
clock cycles taken is 2233
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3348
Moving to Memory stage
moving to write back!
Current address(PC_value) is8932
clock cycles taken is 2234
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3352
Moving to Memory stage
moving to write back!
Current address(PC_value) is8936
clock cycles taken is 2235
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3356
Moving to Memory stage
moving to write back!
Current address(PC_value) is8940
clock cycles taken is 2236
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8944
clock cycles taken is 2237
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2237
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is8948
clock cycles taken is 2238
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8952
clock cycles taken is 2239
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2239
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8956
clock cycles taken is 2240
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  280
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8960
clock cycles taken is 2241
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3360
Moving to Memory stage
moving to write back!
Current address(PC_value) is8964
clock cycles taken is 2242
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3364
Moving to Memory stage
moving to write back!
Current address(PC_value) is8968
clock cycles taken is 2243
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3368
Moving to Memory stage
moving to write back!
Current address(PC_value) is8972
clock cycles taken is 2244
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is8976
clock cycles taken is 2245
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2245
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is8980
clock cycles taken is 2246
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is8984
clock cycles taken is 2247
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2247
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is8988
clock cycles taken is 2248
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  281
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is8992
clock cycles taken is 2249
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3372
Moving to Memory stage
moving to write back!
Current address(PC_value) is8996
clock cycles taken is 2250
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3376
Moving to Memory stage
moving to write back!
Current address(PC_value) is9000
clock cycles taken is 2251
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3380
Moving to Memory stage
moving to write back!
Current address(PC_value) is9004
clock cycles taken is 2252
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9008
clock cycles taken is 2253
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2253
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is9012
clock cycles taken is 2254
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9016
clock cycles taken is 2255
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2255
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is9020
clock cycles taken is 2256
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  282
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9024
clock cycles taken is 2257
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3384
Moving to Memory stage
moving to write back!
Current address(PC_value) is9028
clock cycles taken is 2258
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3388
Moving to Memory stage
moving to write back!
Current address(PC_value) is9032
clock cycles taken is 2259
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3392
Moving to Memory stage
moving to write back!
Current address(PC_value) is9036
clock cycles taken is 2260
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9040
clock cycles taken is 2261
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2261
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is9044
clock cycles taken is 2262
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9048
clock cycles taken is 2263
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2263
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9052
clock cycles taken is 2264
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  283
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9056
clock cycles taken is 2265
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3396
Moving to Memory stage
moving to write back!
Current address(PC_value) is9060
clock cycles taken is 2266
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3400
Moving to Memory stage
moving to write back!
Current address(PC_value) is9064
clock cycles taken is 2267
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3404
Moving to Memory stage
moving to write back!
Current address(PC_value) is9068
clock cycles taken is 2268
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9072
clock cycles taken is 2269
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2269
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9076
clock cycles taken is 2270
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9080
clock cycles taken is 2271
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2271
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is9084
clock cycles taken is 2272
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  284
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9088
clock cycles taken is 2273
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3408
Moving to Memory stage
moving to write back!
Current address(PC_value) is9092
clock cycles taken is 2274
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3412
Moving to Memory stage
moving to write back!
Current address(PC_value) is9096
clock cycles taken is 2275
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3416
Moving to Memory stage
moving to write back!
Current address(PC_value) is9100
clock cycles taken is 2276
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9104
clock cycles taken is 2277
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2277
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is9108
clock cycles taken is 2278
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9112
clock cycles taken is 2279
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2279
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is9116
clock cycles taken is 2280
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  285
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9120
clock cycles taken is 2281
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3420
Moving to Memory stage
moving to write back!
Current address(PC_value) is9124
clock cycles taken is 2282
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3424
Moving to Memory stage
moving to write back!
Current address(PC_value) is9128
clock cycles taken is 2283
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3428
Moving to Memory stage
moving to write back!
Current address(PC_value) is9132
clock cycles taken is 2284
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9136
clock cycles taken is 2285
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2285
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is9140
clock cycles taken is 2286
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9144
clock cycles taken is 2287
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2287
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9148
clock cycles taken is 2288
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  286
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9152
clock cycles taken is 2289
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3432
Moving to Memory stage
moving to write back!
Current address(PC_value) is9156
clock cycles taken is 2290
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3436
Moving to Memory stage
moving to write back!
Current address(PC_value) is9160
clock cycles taken is 2291
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3440
Moving to Memory stage
moving to write back!
Current address(PC_value) is9164
clock cycles taken is 2292
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9168
clock cycles taken is 2293
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2293
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9172
clock cycles taken is 2294
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9176
clock cycles taken is 2295
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2295
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9180
clock cycles taken is 2296
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  287
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9184
clock cycles taken is 2297
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3444
Moving to Memory stage
moving to write back!
Current address(PC_value) is9188
clock cycles taken is 2298
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3448
Moving to Memory stage
moving to write back!
Current address(PC_value) is9192
clock cycles taken is 2299
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3452
Moving to Memory stage
moving to write back!
Current address(PC_value) is9196
clock cycles taken is 2300
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9200
clock cycles taken is 2301
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2301
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9204
clock cycles taken is 2302
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9208
clock cycles taken is 2303
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2303
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is9212
clock cycles taken is 2304
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  288
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9216
clock cycles taken is 2305
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3456
Moving to Memory stage
moving to write back!
Current address(PC_value) is9220
clock cycles taken is 2306
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3460
Moving to Memory stage
moving to write back!
Current address(PC_value) is9224
clock cycles taken is 2307
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3464
Moving to Memory stage
moving to write back!
Current address(PC_value) is9228
clock cycles taken is 2308
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9232
clock cycles taken is 2309
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2309
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is9236
clock cycles taken is 2310
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9240
clock cycles taken is 2311
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2311
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is9244
clock cycles taken is 2312
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  289
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9248
clock cycles taken is 2313
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3468
Moving to Memory stage
moving to write back!
Current address(PC_value) is9252
clock cycles taken is 2314
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3472
Moving to Memory stage
moving to write back!
Current address(PC_value) is9256
clock cycles taken is 2315
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3476
Moving to Memory stage
moving to write back!
Current address(PC_value) is9260
clock cycles taken is 2316
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9264
clock cycles taken is 2317
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2317
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9268
clock cycles taken is 2318
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9272
clock cycles taken is 2319
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2319
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9276
clock cycles taken is 2320
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  290
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9280
clock cycles taken is 2321
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3480
Moving to Memory stage
moving to write back!
Current address(PC_value) is9284
clock cycles taken is 2322
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3484
Moving to Memory stage
moving to write back!
Current address(PC_value) is9288
clock cycles taken is 2323
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3488
Moving to Memory stage
moving to write back!
Current address(PC_value) is9292
clock cycles taken is 2324
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9296
clock cycles taken is 2325
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2325
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9300
clock cycles taken is 2326
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9304
clock cycles taken is 2327
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2327
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is9308
clock cycles taken is 2328
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  291
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9312
clock cycles taken is 2329
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3492
Moving to Memory stage
moving to write back!
Current address(PC_value) is9316
clock cycles taken is 2330
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3496
Moving to Memory stage
moving to write back!
Current address(PC_value) is9320
clock cycles taken is 2331
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3500
Moving to Memory stage
moving to write back!
Current address(PC_value) is9324
clock cycles taken is 2332
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9328
clock cycles taken is 2333
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2333
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is9332
clock cycles taken is 2334
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9336
clock cycles taken is 2335
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2335
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is9340
clock cycles taken is 2336
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  292
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9344
clock cycles taken is 2337
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3504
Moving to Memory stage
moving to write back!
Current address(PC_value) is9348
clock cycles taken is 2338
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3508
Moving to Memory stage
moving to write back!
Current address(PC_value) is9352
clock cycles taken is 2339
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3512
Moving to Memory stage
moving to write back!
Current address(PC_value) is9356
clock cycles taken is 2340
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9360
clock cycles taken is 2341
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2341
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is9364
clock cycles taken is 2342
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9368
clock cycles taken is 2343
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2343
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9372
clock cycles taken is 2344
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  293
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9376
clock cycles taken is 2345
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3516
Moving to Memory stage
moving to write back!
Current address(PC_value) is9380
clock cycles taken is 2346
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3520
Moving to Memory stage
moving to write back!
Current address(PC_value) is9384
clock cycles taken is 2347
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3524
Moving to Memory stage
moving to write back!
Current address(PC_value) is9388
clock cycles taken is 2348
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9392
clock cycles taken is 2349
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2349
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9396
clock cycles taken is 2350
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9400
clock cycles taken is 2351
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2351
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9404
clock cycles taken is 2352
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  294
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9408
clock cycles taken is 2353
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3528
Moving to Memory stage
moving to write back!
Current address(PC_value) is9412
clock cycles taken is 2354
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3532
Moving to Memory stage
moving to write back!
Current address(PC_value) is9416
clock cycles taken is 2355
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3536
Moving to Memory stage
moving to write back!
Current address(PC_value) is9420
clock cycles taken is 2356
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9424
clock cycles taken is 2357
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2357
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is9428
clock cycles taken is 2358
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9432
clock cycles taken is 2359
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2359
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9436
clock cycles taken is 2360
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  295
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9440
clock cycles taken is 2361
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3540
Moving to Memory stage
moving to write back!
Current address(PC_value) is9444
clock cycles taken is 2362
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3544
Moving to Memory stage
moving to write back!
Current address(PC_value) is9448
clock cycles taken is 2363
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3548
Moving to Memory stage
moving to write back!
Current address(PC_value) is9452
clock cycles taken is 2364
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9456
clock cycles taken is 2365
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2365
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is9460
clock cycles taken is 2366
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9464
clock cycles taken is 2367
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2367
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9468
clock cycles taken is 2368
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  296
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9472
clock cycles taken is 2369
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3552
Moving to Memory stage
moving to write back!
Current address(PC_value) is9476
clock cycles taken is 2370
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3556
Moving to Memory stage
moving to write back!
Current address(PC_value) is9480
clock cycles taken is 2371
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3560
Moving to Memory stage
moving to write back!
Current address(PC_value) is9484
clock cycles taken is 2372
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9488
clock cycles taken is 2373
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2373
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is9492
clock cycles taken is 2374
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9496
clock cycles taken is 2375
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2375
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is9500
clock cycles taken is 2376
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  297
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9504
clock cycles taken is 2377
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3564
Moving to Memory stage
moving to write back!
Current address(PC_value) is9508
clock cycles taken is 2378
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3568
Moving to Memory stage
moving to write back!
Current address(PC_value) is9512
clock cycles taken is 2379
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3572
Moving to Memory stage
moving to write back!
Current address(PC_value) is9516
clock cycles taken is 2380
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9520
clock cycles taken is 2381
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2381
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is9524
clock cycles taken is 2382
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9528
clock cycles taken is 2383
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2383
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9532
clock cycles taken is 2384
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  298
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9536
clock cycles taken is 2385
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3576
Moving to Memory stage
moving to write back!
Current address(PC_value) is9540
clock cycles taken is 2386
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3580
Moving to Memory stage
moving to write back!
Current address(PC_value) is9544
clock cycles taken is 2387
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3584
Moving to Memory stage
moving to write back!
Current address(PC_value) is9548
clock cycles taken is 2388
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9552
clock cycles taken is 2389
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2389
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9556
clock cycles taken is 2390
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9560
clock cycles taken is 2391
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2391
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is9564
clock cycles taken is 2392
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  299
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9568
clock cycles taken is 2393
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3588
Moving to Memory stage
moving to write back!
Current address(PC_value) is9572
clock cycles taken is 2394
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3592
Moving to Memory stage
moving to write back!
Current address(PC_value) is9576
clock cycles taken is 2395
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3596
Moving to Memory stage
moving to write back!
Current address(PC_value) is9580
clock cycles taken is 2396
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9584
clock cycles taken is 2397
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2397
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is9588
clock cycles taken is 2398
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9592
clock cycles taken is 2399
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2399
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is9596
clock cycles taken is 2400
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  300
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9600
clock cycles taken is 2401
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3600
Moving to Memory stage
moving to write back!
Current address(PC_value) is9604
clock cycles taken is 2402
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3604
Moving to Memory stage
moving to write back!
Current address(PC_value) is9608
clock cycles taken is 2403
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3608
Moving to Memory stage
moving to write back!
Current address(PC_value) is9612
clock cycles taken is 2404
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9616
clock cycles taken is 2405
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2405
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is9620
clock cycles taken is 2406
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9624
clock cycles taken is 2407
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2407
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9628
clock cycles taken is 2408
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  301
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9632
clock cycles taken is 2409
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3612
Moving to Memory stage
moving to write back!
Current address(PC_value) is9636
clock cycles taken is 2410
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3616
Moving to Memory stage
moving to write back!
Current address(PC_value) is9640
clock cycles taken is 2411
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3620
Moving to Memory stage
moving to write back!
Current address(PC_value) is9644
clock cycles taken is 2412
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9648
clock cycles taken is 2413
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2413
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9652
clock cycles taken is 2414
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9656
clock cycles taken is 2415
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2415
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is9660
clock cycles taken is 2416
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  302
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9664
clock cycles taken is 2417
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3624
Moving to Memory stage
moving to write back!
Current address(PC_value) is9668
clock cycles taken is 2418
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3628
Moving to Memory stage
moving to write back!
Current address(PC_value) is9672
clock cycles taken is 2419
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3632
Moving to Memory stage
moving to write back!
Current address(PC_value) is9676
clock cycles taken is 2420
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9680
clock cycles taken is 2421
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2421
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is9684
clock cycles taken is 2422
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9688
clock cycles taken is 2423
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2423
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is9692
clock cycles taken is 2424
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  303
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9696
clock cycles taken is 2425
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3636
Moving to Memory stage
moving to write back!
Current address(PC_value) is9700
clock cycles taken is 2426
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3640
Moving to Memory stage
moving to write back!
Current address(PC_value) is9704
clock cycles taken is 2427
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3644
Moving to Memory stage
moving to write back!
Current address(PC_value) is9708
clock cycles taken is 2428
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9712
clock cycles taken is 2429
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2429
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is9716
clock cycles taken is 2430
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9720
clock cycles taken is 2431
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2431
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is9724
clock cycles taken is 2432
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  304
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9728
clock cycles taken is 2433
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3648
Moving to Memory stage
moving to write back!
Current address(PC_value) is9732
clock cycles taken is 2434
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3652
Moving to Memory stage
moving to write back!
Current address(PC_value) is9736
clock cycles taken is 2435
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3656
Moving to Memory stage
moving to write back!
Current address(PC_value) is9740
clock cycles taken is 2436
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9744
clock cycles taken is 2437
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2437
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9748
clock cycles taken is 2438
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9752
clock cycles taken is 2439
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2439
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9756
clock cycles taken is 2440
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  305
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9760
clock cycles taken is 2441
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3660
Moving to Memory stage
moving to write back!
Current address(PC_value) is9764
clock cycles taken is 2442
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3664
Moving to Memory stage
moving to write back!
Current address(PC_value) is9768
clock cycles taken is 2443
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3668
Moving to Memory stage
moving to write back!
Current address(PC_value) is9772
clock cycles taken is 2444
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9776
clock cycles taken is 2445
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2445
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9780
clock cycles taken is 2446
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9784
clock cycles taken is 2447
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2447
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9788
clock cycles taken is 2448
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  306
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9792
clock cycles taken is 2449
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3672
Moving to Memory stage
moving to write back!
Current address(PC_value) is9796
clock cycles taken is 2450
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3676
Moving to Memory stage
moving to write back!
Current address(PC_value) is9800
clock cycles taken is 2451
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3680
Moving to Memory stage
moving to write back!
Current address(PC_value) is9804
clock cycles taken is 2452
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9808
clock cycles taken is 2453
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2453
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9812
clock cycles taken is 2454
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9816
clock cycles taken is 2455
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2455
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is9820
clock cycles taken is 2456
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  307
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9824
clock cycles taken is 2457
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3684
Moving to Memory stage
moving to write back!
Current address(PC_value) is9828
clock cycles taken is 2458
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3688
Moving to Memory stage
moving to write back!
Current address(PC_value) is9832
clock cycles taken is 2459
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3692
Moving to Memory stage
moving to write back!
Current address(PC_value) is9836
clock cycles taken is 2460
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9840
clock cycles taken is 2461
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2461
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is9844
clock cycles taken is 2462
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9848
clock cycles taken is 2463
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2463
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is9852
clock cycles taken is 2464
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  308
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9856
clock cycles taken is 2465
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3696
Moving to Memory stage
moving to write back!
Current address(PC_value) is9860
clock cycles taken is 2466
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3700
Moving to Memory stage
moving to write back!
Current address(PC_value) is9864
clock cycles taken is 2467
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3704
Moving to Memory stage
moving to write back!
Current address(PC_value) is9868
clock cycles taken is 2468
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9872
clock cycles taken is 2469
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2469
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9876
clock cycles taken is 2470
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9880
clock cycles taken is 2471
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2471
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9884
clock cycles taken is 2472
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  309
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9888
clock cycles taken is 2473
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3708
Moving to Memory stage
moving to write back!
Current address(PC_value) is9892
clock cycles taken is 2474
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3712
Moving to Memory stage
moving to write back!
Current address(PC_value) is9896
clock cycles taken is 2475
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3716
Moving to Memory stage
moving to write back!
Current address(PC_value) is9900
clock cycles taken is 2476
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9904
clock cycles taken is 2477
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2477
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9908
clock cycles taken is 2478
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9912
clock cycles taken is 2479
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2479
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is9916
clock cycles taken is 2480
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  310
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9920
clock cycles taken is 2481
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3720
Moving to Memory stage
moving to write back!
Current address(PC_value) is9924
clock cycles taken is 2482
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3724
Moving to Memory stage
moving to write back!
Current address(PC_value) is9928
clock cycles taken is 2483
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3728
Moving to Memory stage
moving to write back!
Current address(PC_value) is9932
clock cycles taken is 2484
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9936
clock cycles taken is 2485
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2485
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is9940
clock cycles taken is 2486
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9944
clock cycles taken is 2487
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2487
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is9948
clock cycles taken is 2488
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  311
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9952
clock cycles taken is 2489
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3732
Moving to Memory stage
moving to write back!
Current address(PC_value) is9956
clock cycles taken is 2490
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3736
Moving to Memory stage
moving to write back!
Current address(PC_value) is9960
clock cycles taken is 2491
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3740
Moving to Memory stage
moving to write back!
Current address(PC_value) is9964
clock cycles taken is 2492
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is9968
clock cycles taken is 2493
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2493
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is9972
clock cycles taken is 2494
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is9976
clock cycles taken is 2495
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2495
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is9980
clock cycles taken is 2496
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  312
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is9984
clock cycles taken is 2497
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3744
Moving to Memory stage
moving to write back!
Current address(PC_value) is9988
clock cycles taken is 2498
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3748
Moving to Memory stage
moving to write back!
Current address(PC_value) is9992
clock cycles taken is 2499
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3752
Moving to Memory stage
moving to write back!
Current address(PC_value) is9996
clock cycles taken is 2500
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10000
clock cycles taken is 2501
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2501
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10004
clock cycles taken is 2502
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10008
clock cycles taken is 2503
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2503
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10012
clock cycles taken is 2504
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  313
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10016
clock cycles taken is 2505
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3756
Moving to Memory stage
moving to write back!
Current address(PC_value) is10020
clock cycles taken is 2506
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3760
Moving to Memory stage
moving to write back!
Current address(PC_value) is10024
clock cycles taken is 2507
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3764
Moving to Memory stage
moving to write back!
Current address(PC_value) is10028
clock cycles taken is 2508
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10032
clock cycles taken is 2509
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2509
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10036
clock cycles taken is 2510
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10040
clock cycles taken is 2511
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2511
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is10044
clock cycles taken is 2512
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  314
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10048
clock cycles taken is 2513
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3768
Moving to Memory stage
moving to write back!
Current address(PC_value) is10052
clock cycles taken is 2514
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3772
Moving to Memory stage
moving to write back!
Current address(PC_value) is10056
clock cycles taken is 2515
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3776
Moving to Memory stage
moving to write back!
Current address(PC_value) is10060
clock cycles taken is 2516
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10064
clock cycles taken is 2517
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2517
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is10068
clock cycles taken is 2518
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10072
clock cycles taken is 2519
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2519
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is10076
clock cycles taken is 2520
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  315
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10080
clock cycles taken is 2521
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3780
Moving to Memory stage
moving to write back!
Current address(PC_value) is10084
clock cycles taken is 2522
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3784
Moving to Memory stage
moving to write back!
Current address(PC_value) is10088
clock cycles taken is 2523
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3788
Moving to Memory stage
moving to write back!
Current address(PC_value) is10092
clock cycles taken is 2524
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10096
clock cycles taken is 2525
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2525
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is10100
clock cycles taken is 2526
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10104
clock cycles taken is 2527
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2527
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10108
clock cycles taken is 2528
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  316
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10112
clock cycles taken is 2529
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3792
Moving to Memory stage
moving to write back!
Current address(PC_value) is10116
clock cycles taken is 2530
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3796
Moving to Memory stage
moving to write back!
Current address(PC_value) is10120
clock cycles taken is 2531
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3800
Moving to Memory stage
moving to write back!
Current address(PC_value) is10124
clock cycles taken is 2532
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10128
clock cycles taken is 2533
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2533
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10132
clock cycles taken is 2534
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10136
clock cycles taken is 2535
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2535
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10140
clock cycles taken is 2536
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  317
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10144
clock cycles taken is 2537
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3804
Moving to Memory stage
moving to write back!
Current address(PC_value) is10148
clock cycles taken is 2538
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3808
Moving to Memory stage
moving to write back!
Current address(PC_value) is10152
clock cycles taken is 2539
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3812
Moving to Memory stage
moving to write back!
Current address(PC_value) is10156
clock cycles taken is 2540
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10160
clock cycles taken is 2541
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2541
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is10164
clock cycles taken is 2542
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10168
clock cycles taken is 2543
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2543
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10172
clock cycles taken is 2544
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  318
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10176
clock cycles taken is 2545
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3816
Moving to Memory stage
moving to write back!
Current address(PC_value) is10180
clock cycles taken is 2546
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3820
Moving to Memory stage
moving to write back!
Current address(PC_value) is10184
clock cycles taken is 2547
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3824
Moving to Memory stage
moving to write back!
Current address(PC_value) is10188
clock cycles taken is 2548
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10192
clock cycles taken is 2549
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2549
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is10196
clock cycles taken is 2550
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10200
clock cycles taken is 2551
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2551
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10204
clock cycles taken is 2552
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  319
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10208
clock cycles taken is 2553
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3828
Moving to Memory stage
moving to write back!
Current address(PC_value) is10212
clock cycles taken is 2554
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3832
Moving to Memory stage
moving to write back!
Current address(PC_value) is10216
clock cycles taken is 2555
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3836
Moving to Memory stage
moving to write back!
Current address(PC_value) is10220
clock cycles taken is 2556
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10224
clock cycles taken is 2557
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2557
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is10228
clock cycles taken is 2558
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10232
clock cycles taken is 2559
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2559
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is10236
clock cycles taken is 2560
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  320
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10240
clock cycles taken is 2561
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3840
Moving to Memory stage
moving to write back!
Current address(PC_value) is10244
clock cycles taken is 2562
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3844
Moving to Memory stage
moving to write back!
Current address(PC_value) is10248
clock cycles taken is 2563
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3848
Moving to Memory stage
moving to write back!
Current address(PC_value) is10252
clock cycles taken is 2564
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10256
clock cycles taken is 2565
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2565
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is10260
clock cycles taken is 2566
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10264
clock cycles taken is 2567
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2567
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10268
clock cycles taken is 2568
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  321
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10272
clock cycles taken is 2569
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3852
Moving to Memory stage
moving to write back!
Current address(PC_value) is10276
clock cycles taken is 2570
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3856
Moving to Memory stage
moving to write back!
Current address(PC_value) is10280
clock cycles taken is 2571
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3860
Moving to Memory stage
moving to write back!
Current address(PC_value) is10284
clock cycles taken is 2572
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10288
clock cycles taken is 2573
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2573
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10292
clock cycles taken is 2574
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10296
clock cycles taken is 2575
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2575
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is10300
clock cycles taken is 2576
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  322
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10304
clock cycles taken is 2577
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3864
Moving to Memory stage
moving to write back!
Current address(PC_value) is10308
clock cycles taken is 2578
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3868
Moving to Memory stage
moving to write back!
Current address(PC_value) is10312
clock cycles taken is 2579
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3872
Moving to Memory stage
moving to write back!
Current address(PC_value) is10316
clock cycles taken is 2580
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10320
clock cycles taken is 2581
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2581
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is10324
clock cycles taken is 2582
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10328
clock cycles taken is 2583
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2583
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is10332
clock cycles taken is 2584
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  323
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10336
clock cycles taken is 2585
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3876
Moving to Memory stage
moving to write back!
Current address(PC_value) is10340
clock cycles taken is 2586
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3880
Moving to Memory stage
moving to write back!
Current address(PC_value) is10344
clock cycles taken is 2587
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3884
Moving to Memory stage
moving to write back!
Current address(PC_value) is10348
clock cycles taken is 2588
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10352
clock cycles taken is 2589
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2589
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is10356
clock cycles taken is 2590
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10360
clock cycles taken is 2591
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2591
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10364
clock cycles taken is 2592
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  324
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10368
clock cycles taken is 2593
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3888
Moving to Memory stage
moving to write back!
Current address(PC_value) is10372
clock cycles taken is 2594
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3892
Moving to Memory stage
moving to write back!
Current address(PC_value) is10376
clock cycles taken is 2595
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3896
Moving to Memory stage
moving to write back!
Current address(PC_value) is10380
clock cycles taken is 2596
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10384
clock cycles taken is 2597
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2597
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10388
clock cycles taken is 2598
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10392
clock cycles taken is 2599
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2599
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is10396
clock cycles taken is 2600
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  325
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10400
clock cycles taken is 2601
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3900
Moving to Memory stage
moving to write back!
Current address(PC_value) is10404
clock cycles taken is 2602
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3904
Moving to Memory stage
moving to write back!
Current address(PC_value) is10408
clock cycles taken is 2603
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3908
Moving to Memory stage
moving to write back!
Current address(PC_value) is10412
clock cycles taken is 2604
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10416
clock cycles taken is 2605
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2605
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10420
clock cycles taken is 2606
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10424
clock cycles taken is 2607
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2607
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10428
clock cycles taken is 2608
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  326
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10432
clock cycles taken is 2609
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3912
Moving to Memory stage
moving to write back!
Current address(PC_value) is10436
clock cycles taken is 2610
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3916
Moving to Memory stage
moving to write back!
Current address(PC_value) is10440
clock cycles taken is 2611
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3920
Moving to Memory stage
moving to write back!
Current address(PC_value) is10444
clock cycles taken is 2612
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10448
clock cycles taken is 2613
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2613
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10452
clock cycles taken is 2614
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10456
clock cycles taken is 2615
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2615
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10460
clock cycles taken is 2616
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  327
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10464
clock cycles taken is 2617
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3924
Moving to Memory stage
moving to write back!
Current address(PC_value) is10468
clock cycles taken is 2618
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3928
Moving to Memory stage
moving to write back!
Current address(PC_value) is10472
clock cycles taken is 2619
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3932
Moving to Memory stage
moving to write back!
Current address(PC_value) is10476
clock cycles taken is 2620
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10480
clock cycles taken is 2621
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2621
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10484
clock cycles taken is 2622
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10488
clock cycles taken is 2623
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2623
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is10492
clock cycles taken is 2624
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  328
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10496
clock cycles taken is 2625
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3936
Moving to Memory stage
moving to write back!
Current address(PC_value) is10500
clock cycles taken is 2626
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3940
Moving to Memory stage
moving to write back!
Current address(PC_value) is10504
clock cycles taken is 2627
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3944
Moving to Memory stage
moving to write back!
Current address(PC_value) is10508
clock cycles taken is 2628
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10512
clock cycles taken is 2629
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2629
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is10516
clock cycles taken is 2630
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10520
clock cycles taken is 2631
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2631
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is10524
clock cycles taken is 2632
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  329
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10528
clock cycles taken is 2633
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3948
Moving to Memory stage
moving to write back!
Current address(PC_value) is10532
clock cycles taken is 2634
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3952
Moving to Memory stage
moving to write back!
Current address(PC_value) is10536
clock cycles taken is 2635
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3956
Moving to Memory stage
moving to write back!
Current address(PC_value) is10540
clock cycles taken is 2636
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10544
clock cycles taken is 2637
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2637
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10548
clock cycles taken is 2638
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10552
clock cycles taken is 2639
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2639
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10556
clock cycles taken is 2640
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  330
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10560
clock cycles taken is 2641
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3960
Moving to Memory stage
moving to write back!
Current address(PC_value) is10564
clock cycles taken is 2642
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3964
Moving to Memory stage
moving to write back!
Current address(PC_value) is10568
clock cycles taken is 2643
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3968
Moving to Memory stage
moving to write back!
Current address(PC_value) is10572
clock cycles taken is 2644
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10576
clock cycles taken is 2645
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2645
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10580
clock cycles taken is 2646
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10584
clock cycles taken is 2647
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2647
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is10588
clock cycles taken is 2648
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  331
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10592
clock cycles taken is 2649
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3972
Moving to Memory stage
moving to write back!
Current address(PC_value) is10596
clock cycles taken is 2650
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3976
Moving to Memory stage
moving to write back!
Current address(PC_value) is10600
clock cycles taken is 2651
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3980
Moving to Memory stage
moving to write back!
Current address(PC_value) is10604
clock cycles taken is 2652
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10608
clock cycles taken is 2653
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2653
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is10612
clock cycles taken is 2654
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10616
clock cycles taken is 2655
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2655
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is10620
clock cycles taken is 2656
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  332
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10624
clock cycles taken is 2657
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3984
Moving to Memory stage
moving to write back!
Current address(PC_value) is10628
clock cycles taken is 2658
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  3988
Moving to Memory stage
moving to write back!
Current address(PC_value) is10632
clock cycles taken is 2659
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  3992
Moving to Memory stage
moving to write back!
Current address(PC_value) is10636
clock cycles taken is 2660
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10640
clock cycles taken is 2661
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2661
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is10644
clock cycles taken is 2662
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10648
clock cycles taken is 2663
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2663
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10652
clock cycles taken is 2664
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  333
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10656
clock cycles taken is 2665
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  3996
Moving to Memory stage
moving to write back!
Current address(PC_value) is10660
clock cycles taken is 2666
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4000
Moving to Memory stage
moving to write back!
Current address(PC_value) is10664
clock cycles taken is 2667
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4004
Moving to Memory stage
moving to write back!
Current address(PC_value) is10668
clock cycles taken is 2668
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10672
clock cycles taken is 2669
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2669
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10676
clock cycles taken is 2670
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10680
clock cycles taken is 2671
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2671
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10684
clock cycles taken is 2672
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  334
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10688
clock cycles taken is 2673
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4008
Moving to Memory stage
moving to write back!
Current address(PC_value) is10692
clock cycles taken is 2674
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4012
Moving to Memory stage
moving to write back!
Current address(PC_value) is10696
clock cycles taken is 2675
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4016
Moving to Memory stage
moving to write back!
Current address(PC_value) is10700
clock cycles taken is 2676
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10704
clock cycles taken is 2677
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2677
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is10708
clock cycles taken is 2678
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10712
clock cycles taken is 2679
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2679
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10716
clock cycles taken is 2680
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  335
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10720
clock cycles taken is 2681
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4020
Moving to Memory stage
moving to write back!
Current address(PC_value) is10724
clock cycles taken is 2682
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4024
Moving to Memory stage
moving to write back!
Current address(PC_value) is10728
clock cycles taken is 2683
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4028
Moving to Memory stage
moving to write back!
Current address(PC_value) is10732
clock cycles taken is 2684
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10736
clock cycles taken is 2685
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2685
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is10740
clock cycles taken is 2686
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10744
clock cycles taken is 2687
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2687
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10748
clock cycles taken is 2688
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  336
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10752
clock cycles taken is 2689
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4032
Moving to Memory stage
moving to write back!
Current address(PC_value) is10756
clock cycles taken is 2690
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4036
Moving to Memory stage
moving to write back!
Current address(PC_value) is10760
clock cycles taken is 2691
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4040
Moving to Memory stage
moving to write back!
Current address(PC_value) is10764
clock cycles taken is 2692
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10768
clock cycles taken is 2693
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2693
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is10772
clock cycles taken is 2694
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10776
clock cycles taken is 2695
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2695
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is10780
clock cycles taken is 2696
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  337
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10784
clock cycles taken is 2697
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4044
Moving to Memory stage
moving to write back!
Current address(PC_value) is10788
clock cycles taken is 2698
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4048
Moving to Memory stage
moving to write back!
Current address(PC_value) is10792
clock cycles taken is 2699
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4052
Moving to Memory stage
moving to write back!
Current address(PC_value) is10796
clock cycles taken is 2700
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10800
clock cycles taken is 2701
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2701
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is10804
clock cycles taken is 2702
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10808
clock cycles taken is 2703
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2703
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10812
clock cycles taken is 2704
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  338
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10816
clock cycles taken is 2705
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4056
Moving to Memory stage
moving to write back!
Current address(PC_value) is10820
clock cycles taken is 2706
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4060
Moving to Memory stage
moving to write back!
Current address(PC_value) is10824
clock cycles taken is 2707
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4064
Moving to Memory stage
moving to write back!
Current address(PC_value) is10828
clock cycles taken is 2708
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10832
clock cycles taken is 2709
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2709
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10836
clock cycles taken is 2710
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10840
clock cycles taken is 2711
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2711
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is10844
clock cycles taken is 2712
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  339
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10848
clock cycles taken is 2713
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4068
Moving to Memory stage
moving to write back!
Current address(PC_value) is10852
clock cycles taken is 2714
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4072
Moving to Memory stage
moving to write back!
Current address(PC_value) is10856
clock cycles taken is 2715
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4076
Moving to Memory stage
moving to write back!
Current address(PC_value) is10860
clock cycles taken is 2716
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10864
clock cycles taken is 2717
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2717
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is10868
clock cycles taken is 2718
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10872
clock cycles taken is 2719
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2719
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is10876
clock cycles taken is 2720
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  340
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10880
clock cycles taken is 2721
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4080
Moving to Memory stage
moving to write back!
Current address(PC_value) is10884
clock cycles taken is 2722
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4084
Moving to Memory stage
moving to write back!
Current address(PC_value) is10888
clock cycles taken is 2723
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4088
Moving to Memory stage
moving to write back!
Current address(PC_value) is10892
clock cycles taken is 2724
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10896
clock cycles taken is 2725
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2725
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is10900
clock cycles taken is 2726
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10904
clock cycles taken is 2727
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2727
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is10908
clock cycles taken is 2728
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  341
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10912
clock cycles taken is 2729
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4092
Moving to Memory stage
moving to write back!
Current address(PC_value) is10916
clock cycles taken is 2730
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4096
Moving to Memory stage
moving to write back!
Current address(PC_value) is10920
clock cycles taken is 2731
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4100
Moving to Memory stage
moving to write back!
Current address(PC_value) is10924
clock cycles taken is 2732
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10928
clock cycles taken is 2733
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2733
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is10932
clock cycles taken is 2734
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10936
clock cycles taken is 2735
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2735
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is10940
clock cycles taken is 2736
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  342
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10944
clock cycles taken is 2737
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4104
Moving to Memory stage
moving to write back!
Current address(PC_value) is10948
clock cycles taken is 2738
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4108
Moving to Memory stage
moving to write back!
Current address(PC_value) is10952
clock cycles taken is 2739
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4112
Moving to Memory stage
moving to write back!
Current address(PC_value) is10956
clock cycles taken is 2740
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10960
clock cycles taken is 2741
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2741
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is10964
clock cycles taken is 2742
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is10968
clock cycles taken is 2743
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2743
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is10972
clock cycles taken is 2744
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  343
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is10976
clock cycles taken is 2745
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4116
Moving to Memory stage
moving to write back!
Current address(PC_value) is10980
clock cycles taken is 2746
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4120
Moving to Memory stage
moving to write back!
Current address(PC_value) is10984
clock cycles taken is 2747
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4124
Moving to Memory stage
moving to write back!
Current address(PC_value) is10988
clock cycles taken is 2748
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is10992
clock cycles taken is 2749
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2749
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is10996
clock cycles taken is 2750
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11000
clock cycles taken is 2751
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2751
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is11004
clock cycles taken is 2752
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  344
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11008
clock cycles taken is 2753
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4128
Moving to Memory stage
moving to write back!
Current address(PC_value) is11012
clock cycles taken is 2754
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4132
Moving to Memory stage
moving to write back!
Current address(PC_value) is11016
clock cycles taken is 2755
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4136
Moving to Memory stage
moving to write back!
Current address(PC_value) is11020
clock cycles taken is 2756
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11024
clock cycles taken is 2757
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2757
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11028
clock cycles taken is 2758
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11032
clock cycles taken is 2759
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2759
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11036
clock cycles taken is 2760
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  345
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11040
clock cycles taken is 2761
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4140
Moving to Memory stage
moving to write back!
Current address(PC_value) is11044
clock cycles taken is 2762
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4144
Moving to Memory stage
moving to write back!
Current address(PC_value) is11048
clock cycles taken is 2763
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4148
Moving to Memory stage
moving to write back!
Current address(PC_value) is11052
clock cycles taken is 2764
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11056
clock cycles taken is 2765
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2765
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11060
clock cycles taken is 2766
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11064
clock cycles taken is 2767
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2767
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11068
clock cycles taken is 2768
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  346
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11072
clock cycles taken is 2769
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4152
Moving to Memory stage
moving to write back!
Current address(PC_value) is11076
clock cycles taken is 2770
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4156
Moving to Memory stage
moving to write back!
Current address(PC_value) is11080
clock cycles taken is 2771
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4160
Moving to Memory stage
moving to write back!
Current address(PC_value) is11084
clock cycles taken is 2772
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11088
clock cycles taken is 2773
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2773
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11092
clock cycles taken is 2774
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11096
clock cycles taken is 2775
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2775
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is11100
clock cycles taken is 2776
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  347
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11104
clock cycles taken is 2777
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4164
Moving to Memory stage
moving to write back!
Current address(PC_value) is11108
clock cycles taken is 2778
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4168
Moving to Memory stage
moving to write back!
Current address(PC_value) is11112
clock cycles taken is 2779
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4172
Moving to Memory stage
moving to write back!
Current address(PC_value) is11116
clock cycles taken is 2780
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11120
clock cycles taken is 2781
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2781
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is11124
clock cycles taken is 2782
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11128
clock cycles taken is 2783
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2783
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is11132
clock cycles taken is 2784
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  348
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11136
clock cycles taken is 2785
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4176
Moving to Memory stage
moving to write back!
Current address(PC_value) is11140
clock cycles taken is 2786
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4180
Moving to Memory stage
moving to write back!
Current address(PC_value) is11144
clock cycles taken is 2787
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4184
Moving to Memory stage
moving to write back!
Current address(PC_value) is11148
clock cycles taken is 2788
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11152
clock cycles taken is 2789
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2789
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11156
clock cycles taken is 2790
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11160
clock cycles taken is 2791
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2791
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11164
clock cycles taken is 2792
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  349
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11168
clock cycles taken is 2793
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4188
Moving to Memory stage
moving to write back!
Current address(PC_value) is11172
clock cycles taken is 2794
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4192
Moving to Memory stage
moving to write back!
Current address(PC_value) is11176
clock cycles taken is 2795
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4196
Moving to Memory stage
moving to write back!
Current address(PC_value) is11180
clock cycles taken is 2796
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11184
clock cycles taken is 2797
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2797
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11188
clock cycles taken is 2798
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11192
clock cycles taken is 2799
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2799
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11196
clock cycles taken is 2800
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  350
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11200
clock cycles taken is 2801
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4200
Moving to Memory stage
moving to write back!
Current address(PC_value) is11204
clock cycles taken is 2802
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4204
Moving to Memory stage
moving to write back!
Current address(PC_value) is11208
clock cycles taken is 2803
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4208
Moving to Memory stage
moving to write back!
Current address(PC_value) is11212
clock cycles taken is 2804
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11216
clock cycles taken is 2805
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2805
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11220
clock cycles taken is 2806
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11224
clock cycles taken is 2807
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2807
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is11228
clock cycles taken is 2808
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  351
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11232
clock cycles taken is 2809
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4212
Moving to Memory stage
moving to write back!
Current address(PC_value) is11236
clock cycles taken is 2810
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4216
Moving to Memory stage
moving to write back!
Current address(PC_value) is11240
clock cycles taken is 2811
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4220
Moving to Memory stage
moving to write back!
Current address(PC_value) is11244
clock cycles taken is 2812
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11248
clock cycles taken is 2813
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2813
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is11252
clock cycles taken is 2814
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11256
clock cycles taken is 2815
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2815
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is11260
clock cycles taken is 2816
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  352
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11264
clock cycles taken is 2817
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4224
Moving to Memory stage
moving to write back!
Current address(PC_value) is11268
clock cycles taken is 2818
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4228
Moving to Memory stage
moving to write back!
Current address(PC_value) is11272
clock cycles taken is 2819
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4232
Moving to Memory stage
moving to write back!
Current address(PC_value) is11276
clock cycles taken is 2820
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11280
clock cycles taken is 2821
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2821
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11284
clock cycles taken is 2822
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11288
clock cycles taken is 2823
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2823
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11292
clock cycles taken is 2824
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  353
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11296
clock cycles taken is 2825
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4236
Moving to Memory stage
moving to write back!
Current address(PC_value) is11300
clock cycles taken is 2826
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4240
Moving to Memory stage
moving to write back!
Current address(PC_value) is11304
clock cycles taken is 2827
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4244
Moving to Memory stage
moving to write back!
Current address(PC_value) is11308
clock cycles taken is 2828
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11312
clock cycles taken is 2829
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2829
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11316
clock cycles taken is 2830
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11320
clock cycles taken is 2831
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2831
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is11324
clock cycles taken is 2832
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  354
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11328
clock cycles taken is 2833
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4248
Moving to Memory stage
moving to write back!
Current address(PC_value) is11332
clock cycles taken is 2834
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4252
Moving to Memory stage
moving to write back!
Current address(PC_value) is11336
clock cycles taken is 2835
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4256
Moving to Memory stage
moving to write back!
Current address(PC_value) is11340
clock cycles taken is 2836
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11344
clock cycles taken is 2837
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2837
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is11348
clock cycles taken is 2838
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11352
clock cycles taken is 2839
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2839
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is11356
clock cycles taken is 2840
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  355
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11360
clock cycles taken is 2841
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4260
Moving to Memory stage
moving to write back!
Current address(PC_value) is11364
clock cycles taken is 2842
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4264
Moving to Memory stage
moving to write back!
Current address(PC_value) is11368
clock cycles taken is 2843
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4268
Moving to Memory stage
moving to write back!
Current address(PC_value) is11372
clock cycles taken is 2844
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11376
clock cycles taken is 2845
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2845
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is11380
clock cycles taken is 2846
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11384
clock cycles taken is 2847
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2847
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11388
clock cycles taken is 2848
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  356
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11392
clock cycles taken is 2849
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4272
Moving to Memory stage
moving to write back!
Current address(PC_value) is11396
clock cycles taken is 2850
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4276
Moving to Memory stage
moving to write back!
Current address(PC_value) is11400
clock cycles taken is 2851
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4280
Moving to Memory stage
moving to write back!
Current address(PC_value) is11404
clock cycles taken is 2852
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11408
clock cycles taken is 2853
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2853
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11412
clock cycles taken is 2854
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11416
clock cycles taken is 2855
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2855
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11420
clock cycles taken is 2856
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  357
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11424
clock cycles taken is 2857
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4284
Moving to Memory stage
moving to write back!
Current address(PC_value) is11428
clock cycles taken is 2858
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4288
Moving to Memory stage
moving to write back!
Current address(PC_value) is11432
clock cycles taken is 2859
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4292
Moving to Memory stage
moving to write back!
Current address(PC_value) is11436
clock cycles taken is 2860
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11440
clock cycles taken is 2861
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2861
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11444
clock cycles taken is 2862
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11448
clock cycles taken is 2863
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2863
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11452
clock cycles taken is 2864
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  358
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11456
clock cycles taken is 2865
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4296
Moving to Memory stage
moving to write back!
Current address(PC_value) is11460
clock cycles taken is 2866
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4300
Moving to Memory stage
moving to write back!
Current address(PC_value) is11464
clock cycles taken is 2867
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4304
Moving to Memory stage
moving to write back!
Current address(PC_value) is11468
clock cycles taken is 2868
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11472
clock cycles taken is 2869
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2869
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11476
clock cycles taken is 2870
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11480
clock cycles taken is 2871
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2871
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is11484
clock cycles taken is 2872
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  359
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11488
clock cycles taken is 2873
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4308
Moving to Memory stage
moving to write back!
Current address(PC_value) is11492
clock cycles taken is 2874
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4312
Moving to Memory stage
moving to write back!
Current address(PC_value) is11496
clock cycles taken is 2875
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4316
Moving to Memory stage
moving to write back!
Current address(PC_value) is11500
clock cycles taken is 2876
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11504
clock cycles taken is 2877
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2877
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is11508
clock cycles taken is 2878
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11512
clock cycles taken is 2879
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2879
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is11516
clock cycles taken is 2880
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  360
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11520
clock cycles taken is 2881
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4320
Moving to Memory stage
moving to write back!
Current address(PC_value) is11524
clock cycles taken is 2882
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4324
Moving to Memory stage
moving to write back!
Current address(PC_value) is11528
clock cycles taken is 2883
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4328
Moving to Memory stage
moving to write back!
Current address(PC_value) is11532
clock cycles taken is 2884
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11536
clock cycles taken is 2885
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2885
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11540
clock cycles taken is 2886
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11544
clock cycles taken is 2887
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2887
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11548
clock cycles taken is 2888
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  361
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11552
clock cycles taken is 2889
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4332
Moving to Memory stage
moving to write back!
Current address(PC_value) is11556
clock cycles taken is 2890
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4336
Moving to Memory stage
moving to write back!
Current address(PC_value) is11560
clock cycles taken is 2891
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4340
Moving to Memory stage
moving to write back!
Current address(PC_value) is11564
clock cycles taken is 2892
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11568
clock cycles taken is 2893
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2893
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11572
clock cycles taken is 2894
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11576
clock cycles taken is 2895
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2895
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is11580
clock cycles taken is 2896
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  362
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11584
clock cycles taken is 2897
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4344
Moving to Memory stage
moving to write back!
Current address(PC_value) is11588
clock cycles taken is 2898
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4348
Moving to Memory stage
moving to write back!
Current address(PC_value) is11592
clock cycles taken is 2899
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4352
Moving to Memory stage
moving to write back!
Current address(PC_value) is11596
clock cycles taken is 2900
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11600
clock cycles taken is 2901
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2901
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is11604
clock cycles taken is 2902
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11608
clock cycles taken is 2903
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2903
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is11612
clock cycles taken is 2904
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  363
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11616
clock cycles taken is 2905
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4356
Moving to Memory stage
moving to write back!
Current address(PC_value) is11620
clock cycles taken is 2906
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4360
Moving to Memory stage
moving to write back!
Current address(PC_value) is11624
clock cycles taken is 2907
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4364
Moving to Memory stage
moving to write back!
Current address(PC_value) is11628
clock cycles taken is 2908
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11632
clock cycles taken is 2909
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2909
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is11636
clock cycles taken is 2910
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11640
clock cycles taken is 2911
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2911
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11644
clock cycles taken is 2912
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  364
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11648
clock cycles taken is 2913
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4368
Moving to Memory stage
moving to write back!
Current address(PC_value) is11652
clock cycles taken is 2914
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4372
Moving to Memory stage
moving to write back!
Current address(PC_value) is11656
clock cycles taken is 2915
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4376
Moving to Memory stage
moving to write back!
Current address(PC_value) is11660
clock cycles taken is 2916
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11664
clock cycles taken is 2917
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2917
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11668
clock cycles taken is 2918
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11672
clock cycles taken is 2919
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2919
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11676
clock cycles taken is 2920
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  365
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11680
clock cycles taken is 2921
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4380
Moving to Memory stage
moving to write back!
Current address(PC_value) is11684
clock cycles taken is 2922
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4384
Moving to Memory stage
moving to write back!
Current address(PC_value) is11688
clock cycles taken is 2923
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4388
Moving to Memory stage
moving to write back!
Current address(PC_value) is11692
clock cycles taken is 2924
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11696
clock cycles taken is 2925
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2925
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is11700
clock cycles taken is 2926
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11704
clock cycles taken is 2927
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2927
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11708
clock cycles taken is 2928
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  366
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11712
clock cycles taken is 2929
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4392
Moving to Memory stage
moving to write back!
Current address(PC_value) is11716
clock cycles taken is 2930
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4396
Moving to Memory stage
moving to write back!
Current address(PC_value) is11720
clock cycles taken is 2931
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4400
Moving to Memory stage
moving to write back!
Current address(PC_value) is11724
clock cycles taken is 2932
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11728
clock cycles taken is 2933
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2933
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is11732
clock cycles taken is 2934
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11736
clock cycles taken is 2935
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2935
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11740
clock cycles taken is 2936
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  367
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11744
clock cycles taken is 2937
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4404
Moving to Memory stage
moving to write back!
Current address(PC_value) is11748
clock cycles taken is 2938
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4408
Moving to Memory stage
moving to write back!
Current address(PC_value) is11752
clock cycles taken is 2939
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4412
Moving to Memory stage
moving to write back!
Current address(PC_value) is11756
clock cycles taken is 2940
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11760
clock cycles taken is 2941
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2941
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is11764
clock cycles taken is 2942
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11768
clock cycles taken is 2943
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2943
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is11772
clock cycles taken is 2944
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  368
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11776
clock cycles taken is 2945
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4416
Moving to Memory stage
moving to write back!
Current address(PC_value) is11780
clock cycles taken is 2946
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4420
Moving to Memory stage
moving to write back!
Current address(PC_value) is11784
clock cycles taken is 2947
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4424
Moving to Memory stage
moving to write back!
Current address(PC_value) is11788
clock cycles taken is 2948
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11792
clock cycles taken is 2949
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2949
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is11796
clock cycles taken is 2950
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11800
clock cycles taken is 2951
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2951
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11804
clock cycles taken is 2952
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  369
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11808
clock cycles taken is 2953
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4428
Moving to Memory stage
moving to write back!
Current address(PC_value) is11812
clock cycles taken is 2954
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4432
Moving to Memory stage
moving to write back!
Current address(PC_value) is11816
clock cycles taken is 2955
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4436
Moving to Memory stage
moving to write back!
Current address(PC_value) is11820
clock cycles taken is 2956
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11824
clock cycles taken is 2957
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2957
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11828
clock cycles taken is 2958
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11832
clock cycles taken is 2959
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2959
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is11836
clock cycles taken is 2960
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  370
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11840
clock cycles taken is 2961
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4440
Moving to Memory stage
moving to write back!
Current address(PC_value) is11844
clock cycles taken is 2962
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4444
Moving to Memory stage
moving to write back!
Current address(PC_value) is11848
clock cycles taken is 2963
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4448
Moving to Memory stage
moving to write back!
Current address(PC_value) is11852
clock cycles taken is 2964
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11856
clock cycles taken is 2965
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2965
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is11860
clock cycles taken is 2966
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11864
clock cycles taken is 2967
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2967
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is11868
clock cycles taken is 2968
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  371
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11872
clock cycles taken is 2969
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4452
Moving to Memory stage
moving to write back!
Current address(PC_value) is11876
clock cycles taken is 2970
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4456
Moving to Memory stage
moving to write back!
Current address(PC_value) is11880
clock cycles taken is 2971
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4460
Moving to Memory stage
moving to write back!
Current address(PC_value) is11884
clock cycles taken is 2972
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11888
clock cycles taken is 2973
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2973
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is11892
clock cycles taken is 2974
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11896
clock cycles taken is 2975
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2975
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11900
clock cycles taken is 2976
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  372
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11904
clock cycles taken is 2977
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4464
Moving to Memory stage
moving to write back!
Current address(PC_value) is11908
clock cycles taken is 2978
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4468
Moving to Memory stage
moving to write back!
Current address(PC_value) is11912
clock cycles taken is 2979
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4472
Moving to Memory stage
moving to write back!
Current address(PC_value) is11916
clock cycles taken is 2980
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11920
clock cycles taken is 2981
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2981
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11924
clock cycles taken is 2982
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11928
clock cycles taken is 2983
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2983
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is11932
clock cycles taken is 2984
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  373
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11936
clock cycles taken is 2985
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4476
Moving to Memory stage
moving to write back!
Current address(PC_value) is11940
clock cycles taken is 2986
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4480
Moving to Memory stage
moving to write back!
Current address(PC_value) is11944
clock cycles taken is 2987
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4484
Moving to Memory stage
moving to write back!
Current address(PC_value) is11948
clock cycles taken is 2988
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11952
clock cycles taken is 2989
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2989
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11956
clock cycles taken is 2990
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11960
clock cycles taken is 2991
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2991
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11964
clock cycles taken is 2992
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  374
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is11968
clock cycles taken is 2993
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4488
Moving to Memory stage
moving to write back!
Current address(PC_value) is11972
clock cycles taken is 2994
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4492
Moving to Memory stage
moving to write back!
Current address(PC_value) is11976
clock cycles taken is 2995
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4496
Moving to Memory stage
moving to write back!
Current address(PC_value) is11980
clock cycles taken is 2996
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is11984
clock cycles taken is 2997
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 2997
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is11988
clock cycles taken is 2998
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is11992
clock cycles taken is 2999
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 2999
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is11996
clock cycles taken is 3000
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  375
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12000
clock cycles taken is 3001
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4500
Moving to Memory stage
moving to write back!
Current address(PC_value) is12004
clock cycles taken is 3002
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4504
Moving to Memory stage
moving to write back!
Current address(PC_value) is12008
clock cycles taken is 3003
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4508
Moving to Memory stage
moving to write back!
Current address(PC_value) is12012
clock cycles taken is 3004
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12016
clock cycles taken is 3005
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3005
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12020
clock cycles taken is 3006
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12024
clock cycles taken is 3007
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3007
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12028
clock cycles taken is 3008
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  376
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12032
clock cycles taken is 3009
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4512
Moving to Memory stage
moving to write back!
Current address(PC_value) is12036
clock cycles taken is 3010
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4516
Moving to Memory stage
moving to write back!
Current address(PC_value) is12040
clock cycles taken is 3011
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4520
Moving to Memory stage
moving to write back!
Current address(PC_value) is12044
clock cycles taken is 3012
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12048
clock cycles taken is 3013
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3013
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is12052
clock cycles taken is 3014
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12056
clock cycles taken is 3015
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3015
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is12060
clock cycles taken is 3016
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  377
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12064
clock cycles taken is 3017
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4524
Moving to Memory stage
moving to write back!
Current address(PC_value) is12068
clock cycles taken is 3018
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4528
Moving to Memory stage
moving to write back!
Current address(PC_value) is12072
clock cycles taken is 3019
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4532
Moving to Memory stage
moving to write back!
Current address(PC_value) is12076
clock cycles taken is 3020
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12080
clock cycles taken is 3021
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3021
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12084
clock cycles taken is 3022
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12088
clock cycles taken is 3023
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3023
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12092
clock cycles taken is 3024
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  378
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12096
clock cycles taken is 3025
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4536
Moving to Memory stage
moving to write back!
Current address(PC_value) is12100
clock cycles taken is 3026
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4540
Moving to Memory stage
moving to write back!
Current address(PC_value) is12104
clock cycles taken is 3027
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4544
Moving to Memory stage
moving to write back!
Current address(PC_value) is12108
clock cycles taken is 3028
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12112
clock cycles taken is 3029
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3029
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12116
clock cycles taken is 3030
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12120
clock cycles taken is 3031
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3031
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12124
clock cycles taken is 3032
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  379
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12128
clock cycles taken is 3033
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4548
Moving to Memory stage
moving to write back!
Current address(PC_value) is12132
clock cycles taken is 3034
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4552
Moving to Memory stage
moving to write back!
Current address(PC_value) is12136
clock cycles taken is 3035
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4556
Moving to Memory stage
moving to write back!
Current address(PC_value) is12140
clock cycles taken is 3036
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12144
clock cycles taken is 3037
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3037
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is12148
clock cycles taken is 3038
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12152
clock cycles taken is 3039
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3039
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is12156
clock cycles taken is 3040
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  380
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12160
clock cycles taken is 3041
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4560
Moving to Memory stage
moving to write back!
Current address(PC_value) is12164
clock cycles taken is 3042
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4564
Moving to Memory stage
moving to write back!
Current address(PC_value) is12168
clock cycles taken is 3043
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4568
Moving to Memory stage
moving to write back!
Current address(PC_value) is12172
clock cycles taken is 3044
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12176
clock cycles taken is 3045
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3045
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12180
clock cycles taken is 3046
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12184
clock cycles taken is 3047
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3047
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12188
clock cycles taken is 3048
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  381
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12192
clock cycles taken is 3049
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4572
Moving to Memory stage
moving to write back!
Current address(PC_value) is12196
clock cycles taken is 3050
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4576
Moving to Memory stage
moving to write back!
Current address(PC_value) is12200
clock cycles taken is 3051
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4580
Moving to Memory stage
moving to write back!
Current address(PC_value) is12204
clock cycles taken is 3052
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12208
clock cycles taken is 3053
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3053
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12212
clock cycles taken is 3054
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12216
clock cycles taken is 3055
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3055
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12220
clock cycles taken is 3056
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  382
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12224
clock cycles taken is 3057
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4584
Moving to Memory stage
moving to write back!
Current address(PC_value) is12228
clock cycles taken is 3058
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4588
Moving to Memory stage
moving to write back!
Current address(PC_value) is12232
clock cycles taken is 3059
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4592
Moving to Memory stage
moving to write back!
Current address(PC_value) is12236
clock cycles taken is 3060
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12240
clock cycles taken is 3061
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3061
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is12244
clock cycles taken is 3062
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12248
clock cycles taken is 3063
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3063
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12252
clock cycles taken is 3064
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  383
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12256
clock cycles taken is 3065
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4596
Moving to Memory stage
moving to write back!
Current address(PC_value) is12260
clock cycles taken is 3066
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4600
Moving to Memory stage
moving to write back!
Current address(PC_value) is12264
clock cycles taken is 3067
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4604
Moving to Memory stage
moving to write back!
Current address(PC_value) is12268
clock cycles taken is 3068
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12272
clock cycles taken is 3069
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3069
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is12276
clock cycles taken is 3070
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12280
clock cycles taken is 3071
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3071
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12284
clock cycles taken is 3072
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  384
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12288
clock cycles taken is 3073
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4608
Moving to Memory stage
moving to write back!
Current address(PC_value) is12292
clock cycles taken is 3074
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4612
Moving to Memory stage
moving to write back!
Current address(PC_value) is12296
clock cycles taken is 3075
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4616
Moving to Memory stage
moving to write back!
Current address(PC_value) is12300
clock cycles taken is 3076
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12304
clock cycles taken is 3077
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3077
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is12308
clock cycles taken is 3078
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12312
clock cycles taken is 3079
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3079
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is12316
clock cycles taken is 3080
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  385
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12320
clock cycles taken is 3081
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4620
Moving to Memory stage
moving to write back!
Current address(PC_value) is12324
clock cycles taken is 3082
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4624
Moving to Memory stage
moving to write back!
Current address(PC_value) is12328
clock cycles taken is 3083
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4628
Moving to Memory stage
moving to write back!
Current address(PC_value) is12332
clock cycles taken is 3084
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12336
clock cycles taken is 3085
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3085
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is12340
clock cycles taken is 3086
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12344
clock cycles taken is 3087
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3087
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12348
clock cycles taken is 3088
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  386
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12352
clock cycles taken is 3089
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4632
Moving to Memory stage
moving to write back!
Current address(PC_value) is12356
clock cycles taken is 3090
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4636
Moving to Memory stage
moving to write back!
Current address(PC_value) is12360
clock cycles taken is 3091
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4640
Moving to Memory stage
moving to write back!
Current address(PC_value) is12364
clock cycles taken is 3092
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12368
clock cycles taken is 3093
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3093
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12372
clock cycles taken is 3094
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12376
clock cycles taken is 3095
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3095
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12380
clock cycles taken is 3096
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  387
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12384
clock cycles taken is 3097
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4644
Moving to Memory stage
moving to write back!
Current address(PC_value) is12388
clock cycles taken is 3098
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4648
Moving to Memory stage
moving to write back!
Current address(PC_value) is12392
clock cycles taken is 3099
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4652
Moving to Memory stage
moving to write back!
Current address(PC_value) is12396
clock cycles taken is 3100
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12400
clock cycles taken is 3101
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3101
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is12404
clock cycles taken is 3102
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12408
clock cycles taken is 3103
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3103
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is12412
clock cycles taken is 3104
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  388
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12416
clock cycles taken is 3105
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4656
Moving to Memory stage
moving to write back!
Current address(PC_value) is12420
clock cycles taken is 3106
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4660
Moving to Memory stage
moving to write back!
Current address(PC_value) is12424
clock cycles taken is 3107
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4664
Moving to Memory stage
moving to write back!
Current address(PC_value) is12428
clock cycles taken is 3108
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12432
clock cycles taken is 3109
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3109
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is12436
clock cycles taken is 3110
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12440
clock cycles taken is 3111
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3111
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12444
clock cycles taken is 3112
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  389
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12448
clock cycles taken is 3113
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4668
Moving to Memory stage
moving to write back!
Current address(PC_value) is12452
clock cycles taken is 3114
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4672
Moving to Memory stage
moving to write back!
Current address(PC_value) is12456
clock cycles taken is 3115
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4676
Moving to Memory stage
moving to write back!
Current address(PC_value) is12460
clock cycles taken is 3116
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12464
clock cycles taken is 3117
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3117
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12468
clock cycles taken is 3118
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12472
clock cycles taken is 3119
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3119
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12476
clock cycles taken is 3120
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  390
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12480
clock cycles taken is 3121
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4680
Moving to Memory stage
moving to write back!
Current address(PC_value) is12484
clock cycles taken is 3122
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4684
Moving to Memory stage
moving to write back!
Current address(PC_value) is12488
clock cycles taken is 3123
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4688
Moving to Memory stage
moving to write back!
Current address(PC_value) is12492
clock cycles taken is 3124
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12496
clock cycles taken is 3125
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3125
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is12500
clock cycles taken is 3126
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12504
clock cycles taken is 3127
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3127
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12508
clock cycles taken is 3128
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  391
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12512
clock cycles taken is 3129
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4692
Moving to Memory stage
moving to write back!
Current address(PC_value) is12516
clock cycles taken is 3130
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4696
Moving to Memory stage
moving to write back!
Current address(PC_value) is12520
clock cycles taken is 3131
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4700
Moving to Memory stage
moving to write back!
Current address(PC_value) is12524
clock cycles taken is 3132
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12528
clock cycles taken is 3133
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3133
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12532
clock cycles taken is 3134
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12536
clock cycles taken is 3135
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3135
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is12540
clock cycles taken is 3136
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  392
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12544
clock cycles taken is 3137
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4704
Moving to Memory stage
moving to write back!
Current address(PC_value) is12548
clock cycles taken is 3138
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4708
Moving to Memory stage
moving to write back!
Current address(PC_value) is12552
clock cycles taken is 3139
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4712
Moving to Memory stage
moving to write back!
Current address(PC_value) is12556
clock cycles taken is 3140
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12560
clock cycles taken is 3141
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3141
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12564
clock cycles taken is 3142
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12568
clock cycles taken is 3143
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3143
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12572
clock cycles taken is 3144
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  393
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12576
clock cycles taken is 3145
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4716
Moving to Memory stage
moving to write back!
Current address(PC_value) is12580
clock cycles taken is 3146
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4720
Moving to Memory stage
moving to write back!
Current address(PC_value) is12584
clock cycles taken is 3147
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4724
Moving to Memory stage
moving to write back!
Current address(PC_value) is12588
clock cycles taken is 3148
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12592
clock cycles taken is 3149
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3149
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12596
clock cycles taken is 3150
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12600
clock cycles taken is 3151
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3151
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12604
clock cycles taken is 3152
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  394
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12608
clock cycles taken is 3153
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4728
Moving to Memory stage
moving to write back!
Current address(PC_value) is12612
clock cycles taken is 3154
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4732
Moving to Memory stage
moving to write back!
Current address(PC_value) is12616
clock cycles taken is 3155
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4736
Moving to Memory stage
moving to write back!
Current address(PC_value) is12620
clock cycles taken is 3156
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12624
clock cycles taken is 3157
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3157
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12628
clock cycles taken is 3158
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12632
clock cycles taken is 3159
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3159
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12636
clock cycles taken is 3160
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  395
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12640
clock cycles taken is 3161
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4740
Moving to Memory stage
moving to write back!
Current address(PC_value) is12644
clock cycles taken is 3162
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4744
Moving to Memory stage
moving to write back!
Current address(PC_value) is12648
clock cycles taken is 3163
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4748
Moving to Memory stage
moving to write back!
Current address(PC_value) is12652
clock cycles taken is 3164
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12656
clock cycles taken is 3165
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3165
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12660
clock cycles taken is 3166
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12664
clock cycles taken is 3167
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3167
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is12668
clock cycles taken is 3168
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  396
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12672
clock cycles taken is 3169
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4752
Moving to Memory stage
moving to write back!
Current address(PC_value) is12676
clock cycles taken is 3170
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4756
Moving to Memory stage
moving to write back!
Current address(PC_value) is12680
clock cycles taken is 3171
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4760
Moving to Memory stage
moving to write back!
Current address(PC_value) is12684
clock cycles taken is 3172
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12688
clock cycles taken is 3173
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3173
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12692
clock cycles taken is 3174
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12696
clock cycles taken is 3175
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3175
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12700
clock cycles taken is 3176
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  397
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12704
clock cycles taken is 3177
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4764
Moving to Memory stage
moving to write back!
Current address(PC_value) is12708
clock cycles taken is 3178
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4768
Moving to Memory stage
moving to write back!
Current address(PC_value) is12712
clock cycles taken is 3179
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4772
Moving to Memory stage
moving to write back!
Current address(PC_value) is12716
clock cycles taken is 3180
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12720
clock cycles taken is 3181
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3181
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12724
clock cycles taken is 3182
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12728
clock cycles taken is 3183
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3183
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12732
clock cycles taken is 3184
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  398
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12736
clock cycles taken is 3185
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4776
Moving to Memory stage
moving to write back!
Current address(PC_value) is12740
clock cycles taken is 3186
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4780
Moving to Memory stage
moving to write back!
Current address(PC_value) is12744
clock cycles taken is 3187
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4784
Moving to Memory stage
moving to write back!
Current address(PC_value) is12748
clock cycles taken is 3188
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12752
clock cycles taken is 3189
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3189
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12756
clock cycles taken is 3190
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12760
clock cycles taken is 3191
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3191
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12764
clock cycles taken is 3192
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  399
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12768
clock cycles taken is 3193
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4788
Moving to Memory stage
moving to write back!
Current address(PC_value) is12772
clock cycles taken is 3194
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4792
Moving to Memory stage
moving to write back!
Current address(PC_value) is12776
clock cycles taken is 3195
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4796
Moving to Memory stage
moving to write back!
Current address(PC_value) is12780
clock cycles taken is 3196
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12784
clock cycles taken is 3197
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3197
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is12788
clock cycles taken is 3198
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12792
clock cycles taken is 3199
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3199
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is12796
clock cycles taken is 3200
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  400
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12800
clock cycles taken is 3201
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4800
Moving to Memory stage
moving to write back!
Current address(PC_value) is12804
clock cycles taken is 3202
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4804
Moving to Memory stage
moving to write back!
Current address(PC_value) is12808
clock cycles taken is 3203
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4808
Moving to Memory stage
moving to write back!
Current address(PC_value) is12812
clock cycles taken is 3204
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12816
clock cycles taken is 3205
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3205
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12820
clock cycles taken is 3206
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12824
clock cycles taken is 3207
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3207
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12828
clock cycles taken is 3208
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  401
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12832
clock cycles taken is 3209
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4812
Moving to Memory stage
moving to write back!
Current address(PC_value) is12836
clock cycles taken is 3210
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4816
Moving to Memory stage
moving to write back!
Current address(PC_value) is12840
clock cycles taken is 3211
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4820
Moving to Memory stage
moving to write back!
Current address(PC_value) is12844
clock cycles taken is 3212
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12848
clock cycles taken is 3213
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3213
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12852
clock cycles taken is 3214
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12856
clock cycles taken is 3215
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3215
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12860
clock cycles taken is 3216
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  402
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12864
clock cycles taken is 3217
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4824
Moving to Memory stage
moving to write back!
Current address(PC_value) is12868
clock cycles taken is 3218
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4828
Moving to Memory stage
moving to write back!
Current address(PC_value) is12872
clock cycles taken is 3219
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4832
Moving to Memory stage
moving to write back!
Current address(PC_value) is12876
clock cycles taken is 3220
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12880
clock cycles taken is 3221
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3221
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is12884
clock cycles taken is 3222
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12888
clock cycles taken is 3223
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3223
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is12892
clock cycles taken is 3224
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  403
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12896
clock cycles taken is 3225
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4836
Moving to Memory stage
moving to write back!
Current address(PC_value) is12900
clock cycles taken is 3226
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4840
Moving to Memory stage
moving to write back!
Current address(PC_value) is12904
clock cycles taken is 3227
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4844
Moving to Memory stage
moving to write back!
Current address(PC_value) is12908
clock cycles taken is 3228
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12912
clock cycles taken is 3229
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3229
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is12916
clock cycles taken is 3230
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12920
clock cycles taken is 3231
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3231
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12924
clock cycles taken is 3232
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  404
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12928
clock cycles taken is 3233
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4848
Moving to Memory stage
moving to write back!
Current address(PC_value) is12932
clock cycles taken is 3234
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4852
Moving to Memory stage
moving to write back!
Current address(PC_value) is12936
clock cycles taken is 3235
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4856
Moving to Memory stage
moving to write back!
Current address(PC_value) is12940
clock cycles taken is 3236
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12944
clock cycles taken is 3237
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3237
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12948
clock cycles taken is 3238
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12952
clock cycles taken is 3239
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3239
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is12956
clock cycles taken is 3240
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  405
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12960
clock cycles taken is 3241
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4860
Moving to Memory stage
moving to write back!
Current address(PC_value) is12964
clock cycles taken is 3242
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4864
Moving to Memory stage
moving to write back!
Current address(PC_value) is12968
clock cycles taken is 3243
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4868
Moving to Memory stage
moving to write back!
Current address(PC_value) is12972
clock cycles taken is 3244
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is12976
clock cycles taken is 3245
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3245
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is12980
clock cycles taken is 3246
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is12984
clock cycles taken is 3247
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3247
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is12988
clock cycles taken is 3248
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  406
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is12992
clock cycles taken is 3249
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4872
Moving to Memory stage
moving to write back!
Current address(PC_value) is12996
clock cycles taken is 3250
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4876
Moving to Memory stage
moving to write back!
Current address(PC_value) is13000
clock cycles taken is 3251
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4880
Moving to Memory stage
moving to write back!
Current address(PC_value) is13004
clock cycles taken is 3252
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13008
clock cycles taken is 3253
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3253
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is13012
clock cycles taken is 3254
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13016
clock cycles taken is 3255
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3255
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13020
clock cycles taken is 3256
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  407
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13024
clock cycles taken is 3257
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4884
Moving to Memory stage
moving to write back!
Current address(PC_value) is13028
clock cycles taken is 3258
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4888
Moving to Memory stage
moving to write back!
Current address(PC_value) is13032
clock cycles taken is 3259
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4892
Moving to Memory stage
moving to write back!
Current address(PC_value) is13036
clock cycles taken is 3260
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13040
clock cycles taken is 3261
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3261
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is13044
clock cycles taken is 3262
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13048
clock cycles taken is 3263
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3263
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is13052
clock cycles taken is 3264
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  408
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13056
clock cycles taken is 3265
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4896
Moving to Memory stage
moving to write back!
Current address(PC_value) is13060
clock cycles taken is 3266
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4900
Moving to Memory stage
moving to write back!
Current address(PC_value) is13064
clock cycles taken is 3267
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4904
Moving to Memory stage
moving to write back!
Current address(PC_value) is13068
clock cycles taken is 3268
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13072
clock cycles taken is 3269
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3269
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is13076
clock cycles taken is 3270
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13080
clock cycles taken is 3271
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3271
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13084
clock cycles taken is 3272
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  409
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13088
clock cycles taken is 3273
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4908
Moving to Memory stage
moving to write back!
Current address(PC_value) is13092
clock cycles taken is 3274
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4912
Moving to Memory stage
moving to write back!
Current address(PC_value) is13096
clock cycles taken is 3275
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4916
Moving to Memory stage
moving to write back!
Current address(PC_value) is13100
clock cycles taken is 3276
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13104
clock cycles taken is 3277
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3277
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13108
clock cycles taken is 3278
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13112
clock cycles taken is 3279
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3279
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is13116
clock cycles taken is 3280
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  410
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13120
clock cycles taken is 3281
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4920
Moving to Memory stage
moving to write back!
Current address(PC_value) is13124
clock cycles taken is 3282
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4924
Moving to Memory stage
moving to write back!
Current address(PC_value) is13128
clock cycles taken is 3283
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4928
Moving to Memory stage
moving to write back!
Current address(PC_value) is13132
clock cycles taken is 3284
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13136
clock cycles taken is 3285
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3285
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is13140
clock cycles taken is 3286
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13144
clock cycles taken is 3287
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3287
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is13148
clock cycles taken is 3288
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  411
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13152
clock cycles taken is 3289
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4932
Moving to Memory stage
moving to write back!
Current address(PC_value) is13156
clock cycles taken is 3290
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4936
Moving to Memory stage
moving to write back!
Current address(PC_value) is13160
clock cycles taken is 3291
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4940
Moving to Memory stage
moving to write back!
Current address(PC_value) is13164
clock cycles taken is 3292
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13168
clock cycles taken is 3293
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3293
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is13172
clock cycles taken is 3294
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13176
clock cycles taken is 3295
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3295
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13180
clock cycles taken is 3296
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  412
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13184
clock cycles taken is 3297
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4944
Moving to Memory stage
moving to write back!
Current address(PC_value) is13188
clock cycles taken is 3298
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4948
Moving to Memory stage
moving to write back!
Current address(PC_value) is13192
clock cycles taken is 3299
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4952
Moving to Memory stage
moving to write back!
Current address(PC_value) is13196
clock cycles taken is 3300
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13200
clock cycles taken is 3301
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3301
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13204
clock cycles taken is 3302
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13208
clock cycles taken is 3303
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3303
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13212
clock cycles taken is 3304
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  413
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13216
clock cycles taken is 3305
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4956
Moving to Memory stage
moving to write back!
Current address(PC_value) is13220
clock cycles taken is 3306
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4960
Moving to Memory stage
moving to write back!
Current address(PC_value) is13224
clock cycles taken is 3307
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4964
Moving to Memory stage
moving to write back!
Current address(PC_value) is13228
clock cycles taken is 3308
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13232
clock cycles taken is 3309
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3309
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13236
clock cycles taken is 3310
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13240
clock cycles taken is 3311
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3311
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is13244
clock cycles taken is 3312
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  414
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13248
clock cycles taken is 3313
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4968
Moving to Memory stage
moving to write back!
Current address(PC_value) is13252
clock cycles taken is 3314
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4972
Moving to Memory stage
moving to write back!
Current address(PC_value) is13256
clock cycles taken is 3315
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4976
Moving to Memory stage
moving to write back!
Current address(PC_value) is13260
clock cycles taken is 3316
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13264
clock cycles taken is 3317
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3317
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is13268
clock cycles taken is 3318
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13272
clock cycles taken is 3319
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3319
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is13276
clock cycles taken is 3320
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  415
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13280
clock cycles taken is 3321
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4980
Moving to Memory stage
moving to write back!
Current address(PC_value) is13284
clock cycles taken is 3322
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4984
Moving to Memory stage
moving to write back!
Current address(PC_value) is13288
clock cycles taken is 3323
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  4988
Moving to Memory stage
moving to write back!
Current address(PC_value) is13292
clock cycles taken is 3324
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13296
clock cycles taken is 3325
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3325
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13300
clock cycles taken is 3326
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13304
clock cycles taken is 3327
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3327
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13308
clock cycles taken is 3328
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  416
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13312
clock cycles taken is 3329
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  4992
Moving to Memory stage
moving to write back!
Current address(PC_value) is13316
clock cycles taken is 3330
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  4996
Moving to Memory stage
moving to write back!
Current address(PC_value) is13320
clock cycles taken is 3331
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5000
Moving to Memory stage
moving to write back!
Current address(PC_value) is13324
clock cycles taken is 3332
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13328
clock cycles taken is 3333
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3333
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13332
clock cycles taken is 3334
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13336
clock cycles taken is 3335
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3335
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is13340
clock cycles taken is 3336
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  417
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13344
clock cycles taken is 3337
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5004
Moving to Memory stage
moving to write back!
Current address(PC_value) is13348
clock cycles taken is 3338
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5008
Moving to Memory stage
moving to write back!
Current address(PC_value) is13352
clock cycles taken is 3339
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5012
Moving to Memory stage
moving to write back!
Current address(PC_value) is13356
clock cycles taken is 3340
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13360
clock cycles taken is 3341
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3341
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is13364
clock cycles taken is 3342
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13368
clock cycles taken is 3343
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3343
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is13372
clock cycles taken is 3344
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  418
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13376
clock cycles taken is 3345
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5016
Moving to Memory stage
moving to write back!
Current address(PC_value) is13380
clock cycles taken is 3346
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5020
Moving to Memory stage
moving to write back!
Current address(PC_value) is13384
clock cycles taken is 3347
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5024
Moving to Memory stage
moving to write back!
Current address(PC_value) is13388
clock cycles taken is 3348
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13392
clock cycles taken is 3349
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3349
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is13396
clock cycles taken is 3350
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13400
clock cycles taken is 3351
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3351
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13404
clock cycles taken is 3352
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  419
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13408
clock cycles taken is 3353
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5028
Moving to Memory stage
moving to write back!
Current address(PC_value) is13412
clock cycles taken is 3354
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5032
Moving to Memory stage
moving to write back!
Current address(PC_value) is13416
clock cycles taken is 3355
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5036
Moving to Memory stage
moving to write back!
Current address(PC_value) is13420
clock cycles taken is 3356
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13424
clock cycles taken is 3357
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3357
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13428
clock cycles taken is 3358
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13432
clock cycles taken is 3359
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3359
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13436
clock cycles taken is 3360
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  420
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13440
clock cycles taken is 3361
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5040
Moving to Memory stage
moving to write back!
Current address(PC_value) is13444
clock cycles taken is 3362
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5044
Moving to Memory stage
moving to write back!
Current address(PC_value) is13448
clock cycles taken is 3363
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5048
Moving to Memory stage
moving to write back!
Current address(PC_value) is13452
clock cycles taken is 3364
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13456
clock cycles taken is 3365
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3365
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is13460
clock cycles taken is 3366
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13464
clock cycles taken is 3367
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3367
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13468
clock cycles taken is 3368
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  421
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13472
clock cycles taken is 3369
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5052
Moving to Memory stage
moving to write back!
Current address(PC_value) is13476
clock cycles taken is 3370
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5056
Moving to Memory stage
moving to write back!
Current address(PC_value) is13480
clock cycles taken is 3371
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5060
Moving to Memory stage
moving to write back!
Current address(PC_value) is13484
clock cycles taken is 3372
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13488
clock cycles taken is 3373
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3373
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is13492
clock cycles taken is 3374
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13496
clock cycles taken is 3375
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3375
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13500
clock cycles taken is 3376
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  422
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13504
clock cycles taken is 3377
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5064
Moving to Memory stage
moving to write back!
Current address(PC_value) is13508
clock cycles taken is 3378
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5068
Moving to Memory stage
moving to write back!
Current address(PC_value) is13512
clock cycles taken is 3379
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5072
Moving to Memory stage
moving to write back!
Current address(PC_value) is13516
clock cycles taken is 3380
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13520
clock cycles taken is 3381
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3381
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is13524
clock cycles taken is 3382
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13528
clock cycles taken is 3383
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3383
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is13532
clock cycles taken is 3384
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  423
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13536
clock cycles taken is 3385
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5076
Moving to Memory stage
moving to write back!
Current address(PC_value) is13540
clock cycles taken is 3386
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5080
Moving to Memory stage
moving to write back!
Current address(PC_value) is13544
clock cycles taken is 3387
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5084
Moving to Memory stage
moving to write back!
Current address(PC_value) is13548
clock cycles taken is 3388
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13552
clock cycles taken is 3389
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3389
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is13556
clock cycles taken is 3390
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13560
clock cycles taken is 3391
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3391
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13564
clock cycles taken is 3392
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  424
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13568
clock cycles taken is 3393
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5088
Moving to Memory stage
moving to write back!
Current address(PC_value) is13572
clock cycles taken is 3394
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5092
Moving to Memory stage
moving to write back!
Current address(PC_value) is13576
clock cycles taken is 3395
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5096
Moving to Memory stage
moving to write back!
Current address(PC_value) is13580
clock cycles taken is 3396
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13584
clock cycles taken is 3397
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3397
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13588
clock cycles taken is 3398
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13592
clock cycles taken is 3399
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3399
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is13596
clock cycles taken is 3400
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  425
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13600
clock cycles taken is 3401
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5100
Moving to Memory stage
moving to write back!
Current address(PC_value) is13604
clock cycles taken is 3402
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5104
Moving to Memory stage
moving to write back!
Current address(PC_value) is13608
clock cycles taken is 3403
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5108
Moving to Memory stage
moving to write back!
Current address(PC_value) is13612
clock cycles taken is 3404
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13616
clock cycles taken is 3405
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3405
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is13620
clock cycles taken is 3406
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13624
clock cycles taken is 3407
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3407
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is13628
clock cycles taken is 3408
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  426
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13632
clock cycles taken is 3409
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5112
Moving to Memory stage
moving to write back!
Current address(PC_value) is13636
clock cycles taken is 3410
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5116
Moving to Memory stage
moving to write back!
Current address(PC_value) is13640
clock cycles taken is 3411
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5120
Moving to Memory stage
moving to write back!
Current address(PC_value) is13644
clock cycles taken is 3412
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13648
clock cycles taken is 3413
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3413
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is13652
clock cycles taken is 3414
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13656
clock cycles taken is 3415
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3415
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13660
clock cycles taken is 3416
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  427
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13664
clock cycles taken is 3417
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5124
Moving to Memory stage
moving to write back!
Current address(PC_value) is13668
clock cycles taken is 3418
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5128
Moving to Memory stage
moving to write back!
Current address(PC_value) is13672
clock cycles taken is 3419
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5132
Moving to Memory stage
moving to write back!
Current address(PC_value) is13676
clock cycles taken is 3420
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13680
clock cycles taken is 3421
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3421
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13684
clock cycles taken is 3422
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13688
clock cycles taken is 3423
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3423
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is13692
clock cycles taken is 3424
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  428
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13696
clock cycles taken is 3425
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5136
Moving to Memory stage
moving to write back!
Current address(PC_value) is13700
clock cycles taken is 3426
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5140
Moving to Memory stage
moving to write back!
Current address(PC_value) is13704
clock cycles taken is 3427
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5144
Moving to Memory stage
moving to write back!
Current address(PC_value) is13708
clock cycles taken is 3428
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13712
clock cycles taken is 3429
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3429
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is13716
clock cycles taken is 3430
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13720
clock cycles taken is 3431
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3431
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is13724
clock cycles taken is 3432
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  429
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13728
clock cycles taken is 3433
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5148
Moving to Memory stage
moving to write back!
Current address(PC_value) is13732
clock cycles taken is 3434
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5152
Moving to Memory stage
moving to write back!
Current address(PC_value) is13736
clock cycles taken is 3435
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5156
Moving to Memory stage
moving to write back!
Current address(PC_value) is13740
clock cycles taken is 3436
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13744
clock cycles taken is 3437
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3437
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is13748
clock cycles taken is 3438
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13752
clock cycles taken is 3439
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3439
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is13756
clock cycles taken is 3440
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  430
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13760
clock cycles taken is 3441
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5160
Moving to Memory stage
moving to write back!
Current address(PC_value) is13764
clock cycles taken is 3442
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5164
Moving to Memory stage
moving to write back!
Current address(PC_value) is13768
clock cycles taken is 3443
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5168
Moving to Memory stage
moving to write back!
Current address(PC_value) is13772
clock cycles taken is 3444
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13776
clock cycles taken is 3445
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3445
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13780
clock cycles taken is 3446
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13784
clock cycles taken is 3447
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3447
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13788
clock cycles taken is 3448
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  431
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13792
clock cycles taken is 3449
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5172
Moving to Memory stage
moving to write back!
Current address(PC_value) is13796
clock cycles taken is 3450
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5176
Moving to Memory stage
moving to write back!
Current address(PC_value) is13800
clock cycles taken is 3451
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5180
Moving to Memory stage
moving to write back!
Current address(PC_value) is13804
clock cycles taken is 3452
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13808
clock cycles taken is 3453
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3453
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13812
clock cycles taken is 3454
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13816
clock cycles taken is 3455
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3455
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13820
clock cycles taken is 3456
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  432
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13824
clock cycles taken is 3457
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5184
Moving to Memory stage
moving to write back!
Current address(PC_value) is13828
clock cycles taken is 3458
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5188
Moving to Memory stage
moving to write back!
Current address(PC_value) is13832
clock cycles taken is 3459
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5192
Moving to Memory stage
moving to write back!
Current address(PC_value) is13836
clock cycles taken is 3460
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13840
clock cycles taken is 3461
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3461
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13844
clock cycles taken is 3462
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13848
clock cycles taken is 3463
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3463
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is13852
clock cycles taken is 3464
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  433
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13856
clock cycles taken is 3465
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5196
Moving to Memory stage
moving to write back!
Current address(PC_value) is13860
clock cycles taken is 3466
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5200
Moving to Memory stage
moving to write back!
Current address(PC_value) is13864
clock cycles taken is 3467
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5204
Moving to Memory stage
moving to write back!
Current address(PC_value) is13868
clock cycles taken is 3468
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13872
clock cycles taken is 3469
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3469
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is13876
clock cycles taken is 3470
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13880
clock cycles taken is 3471
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3471
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is13884
clock cycles taken is 3472
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  434
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13888
clock cycles taken is 3473
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5208
Moving to Memory stage
moving to write back!
Current address(PC_value) is13892
clock cycles taken is 3474
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5212
Moving to Memory stage
moving to write back!
Current address(PC_value) is13896
clock cycles taken is 3475
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5216
Moving to Memory stage
moving to write back!
Current address(PC_value) is13900
clock cycles taken is 3476
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13904
clock cycles taken is 3477
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3477
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13908
clock cycles taken is 3478
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13912
clock cycles taken is 3479
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3479
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13916
clock cycles taken is 3480
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  435
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13920
clock cycles taken is 3481
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5220
Moving to Memory stage
moving to write back!
Current address(PC_value) is13924
clock cycles taken is 3482
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5224
Moving to Memory stage
moving to write back!
Current address(PC_value) is13928
clock cycles taken is 3483
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5228
Moving to Memory stage
moving to write back!
Current address(PC_value) is13932
clock cycles taken is 3484
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13936
clock cycles taken is 3485
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3485
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13940
clock cycles taken is 3486
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13944
clock cycles taken is 3487
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3487
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is13948
clock cycles taken is 3488
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  436
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13952
clock cycles taken is 3489
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5232
Moving to Memory stage
moving to write back!
Current address(PC_value) is13956
clock cycles taken is 3490
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5236
Moving to Memory stage
moving to write back!
Current address(PC_value) is13960
clock cycles taken is 3491
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5240
Moving to Memory stage
moving to write back!
Current address(PC_value) is13964
clock cycles taken is 3492
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is13968
clock cycles taken is 3493
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3493
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is13972
clock cycles taken is 3494
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is13976
clock cycles taken is 3495
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3495
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is13980
clock cycles taken is 3496
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  437
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is13984
clock cycles taken is 3497
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5244
Moving to Memory stage
moving to write back!
Current address(PC_value) is13988
clock cycles taken is 3498
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5248
Moving to Memory stage
moving to write back!
Current address(PC_value) is13992
clock cycles taken is 3499
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5252
Moving to Memory stage
moving to write back!
Current address(PC_value) is13996
clock cycles taken is 3500
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14000
clock cycles taken is 3501
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3501
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is14004
clock cycles taken is 3502
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14008
clock cycles taken is 3503
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3503
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is14012
clock cycles taken is 3504
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  438
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14016
clock cycles taken is 3505
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5256
Moving to Memory stage
moving to write back!
Current address(PC_value) is14020
clock cycles taken is 3506
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5260
Moving to Memory stage
moving to write back!
Current address(PC_value) is14024
clock cycles taken is 3507
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5264
Moving to Memory stage
moving to write back!
Current address(PC_value) is14028
clock cycles taken is 3508
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14032
clock cycles taken is 3509
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3509
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14036
clock cycles taken is 3510
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14040
clock cycles taken is 3511
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3511
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14044
clock cycles taken is 3512
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  439
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14048
clock cycles taken is 3513
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5268
Moving to Memory stage
moving to write back!
Current address(PC_value) is14052
clock cycles taken is 3514
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5272
Moving to Memory stage
moving to write back!
Current address(PC_value) is14056
clock cycles taken is 3515
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5276
Moving to Memory stage
moving to write back!
Current address(PC_value) is14060
clock cycles taken is 3516
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14064
clock cycles taken is 3517
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3517
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14068
clock cycles taken is 3518
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14072
clock cycles taken is 3519
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3519
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is14076
clock cycles taken is 3520
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  440
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14080
clock cycles taken is 3521
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5280
Moving to Memory stage
moving to write back!
Current address(PC_value) is14084
clock cycles taken is 3522
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5284
Moving to Memory stage
moving to write back!
Current address(PC_value) is14088
clock cycles taken is 3523
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5288
Moving to Memory stage
moving to write back!
Current address(PC_value) is14092
clock cycles taken is 3524
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14096
clock cycles taken is 3525
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3525
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is14100
clock cycles taken is 3526
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14104
clock cycles taken is 3527
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3527
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is14108
clock cycles taken is 3528
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  441
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14112
clock cycles taken is 3529
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5292
Moving to Memory stage
moving to write back!
Current address(PC_value) is14116
clock cycles taken is 3530
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5296
Moving to Memory stage
moving to write back!
Current address(PC_value) is14120
clock cycles taken is 3531
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5300
Moving to Memory stage
moving to write back!
Current address(PC_value) is14124
clock cycles taken is 3532
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14128
clock cycles taken is 3533
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3533
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is14132
clock cycles taken is 3534
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14136
clock cycles taken is 3535
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3535
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14140
clock cycles taken is 3536
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  442
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14144
clock cycles taken is 3537
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5304
Moving to Memory stage
moving to write back!
Current address(PC_value) is14148
clock cycles taken is 3538
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5308
Moving to Memory stage
moving to write back!
Current address(PC_value) is14152
clock cycles taken is 3539
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5312
Moving to Memory stage
moving to write back!
Current address(PC_value) is14156
clock cycles taken is 3540
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14160
clock cycles taken is 3541
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3541
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14164
clock cycles taken is 3542
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14168
clock cycles taken is 3543
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3543
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14172
clock cycles taken is 3544
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  443
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14176
clock cycles taken is 3545
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5316
Moving to Memory stage
moving to write back!
Current address(PC_value) is14180
clock cycles taken is 3546
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5320
Moving to Memory stage
moving to write back!
Current address(PC_value) is14184
clock cycles taken is 3547
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5324
Moving to Memory stage
moving to write back!
Current address(PC_value) is14188
clock cycles taken is 3548
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14192
clock cycles taken is 3549
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3549
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is14196
clock cycles taken is 3550
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14200
clock cycles taken is 3551
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3551
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14204
clock cycles taken is 3552
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  444
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14208
clock cycles taken is 3553
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5328
Moving to Memory stage
moving to write back!
Current address(PC_value) is14212
clock cycles taken is 3554
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5332
Moving to Memory stage
moving to write back!
Current address(PC_value) is14216
clock cycles taken is 3555
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5336
Moving to Memory stage
moving to write back!
Current address(PC_value) is14220
clock cycles taken is 3556
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14224
clock cycles taken is 3557
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3557
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is14228
clock cycles taken is 3558
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14232
clock cycles taken is 3559
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3559
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14236
clock cycles taken is 3560
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  445
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14240
clock cycles taken is 3561
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5340
Moving to Memory stage
moving to write back!
Current address(PC_value) is14244
clock cycles taken is 3562
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5344
Moving to Memory stage
moving to write back!
Current address(PC_value) is14248
clock cycles taken is 3563
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5348
Moving to Memory stage
moving to write back!
Current address(PC_value) is14252
clock cycles taken is 3564
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14256
clock cycles taken is 3565
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3565
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is14260
clock cycles taken is 3566
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14264
clock cycles taken is 3567
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3567
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is14268
clock cycles taken is 3568
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  446
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14272
clock cycles taken is 3569
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5352
Moving to Memory stage
moving to write back!
Current address(PC_value) is14276
clock cycles taken is 3570
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5356
Moving to Memory stage
moving to write back!
Current address(PC_value) is14280
clock cycles taken is 3571
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5360
Moving to Memory stage
moving to write back!
Current address(PC_value) is14284
clock cycles taken is 3572
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14288
clock cycles taken is 3573
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3573
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is14292
clock cycles taken is 3574
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14296
clock cycles taken is 3575
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3575
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14300
clock cycles taken is 3576
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  447
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14304
clock cycles taken is 3577
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5364
Moving to Memory stage
moving to write back!
Current address(PC_value) is14308
clock cycles taken is 3578
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5368
Moving to Memory stage
moving to write back!
Current address(PC_value) is14312
clock cycles taken is 3579
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5372
Moving to Memory stage
moving to write back!
Current address(PC_value) is14316
clock cycles taken is 3580
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14320
clock cycles taken is 3581
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3581
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14324
clock cycles taken is 3582
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14328
clock cycles taken is 3583
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3583
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is14332
clock cycles taken is 3584
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  448
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14336
clock cycles taken is 3585
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5376
Moving to Memory stage
moving to write back!
Current address(PC_value) is14340
clock cycles taken is 3586
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5380
Moving to Memory stage
moving to write back!
Current address(PC_value) is14344
clock cycles taken is 3587
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5384
Moving to Memory stage
moving to write back!
Current address(PC_value) is14348
clock cycles taken is 3588
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14352
clock cycles taken is 3589
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3589
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is14356
clock cycles taken is 3590
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14360
clock cycles taken is 3591
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3591
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is14364
clock cycles taken is 3592
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  449
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14368
clock cycles taken is 3593
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5388
Moving to Memory stage
moving to write back!
Current address(PC_value) is14372
clock cycles taken is 3594
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5392
Moving to Memory stage
moving to write back!
Current address(PC_value) is14376
clock cycles taken is 3595
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5396
Moving to Memory stage
moving to write back!
Current address(PC_value) is14380
clock cycles taken is 3596
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14384
clock cycles taken is 3597
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3597
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is14388
clock cycles taken is 3598
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14392
clock cycles taken is 3599
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3599
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14396
clock cycles taken is 3600
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  450
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14400
clock cycles taken is 3601
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5400
Moving to Memory stage
moving to write back!
Current address(PC_value) is14404
clock cycles taken is 3602
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5404
Moving to Memory stage
moving to write back!
Current address(PC_value) is14408
clock cycles taken is 3603
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5408
Moving to Memory stage
moving to write back!
Current address(PC_value) is14412
clock cycles taken is 3604
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14416
clock cycles taken is 3605
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3605
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14420
clock cycles taken is 3606
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14424
clock cycles taken is 3607
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3607
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is14428
clock cycles taken is 3608
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  451
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14432
clock cycles taken is 3609
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5412
Moving to Memory stage
moving to write back!
Current address(PC_value) is14436
clock cycles taken is 3610
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5416
Moving to Memory stage
moving to write back!
Current address(PC_value) is14440
clock cycles taken is 3611
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5420
Moving to Memory stage
moving to write back!
Current address(PC_value) is14444
clock cycles taken is 3612
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14448
clock cycles taken is 3613
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3613
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14452
clock cycles taken is 3614
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14456
clock cycles taken is 3615
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3615
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14460
clock cycles taken is 3616
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  452
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14464
clock cycles taken is 3617
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5424
Moving to Memory stage
moving to write back!
Current address(PC_value) is14468
clock cycles taken is 3618
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5428
Moving to Memory stage
moving to write back!
Current address(PC_value) is14472
clock cycles taken is 3619
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5432
Moving to Memory stage
moving to write back!
Current address(PC_value) is14476
clock cycles taken is 3620
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14480
clock cycles taken is 3621
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3621
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14484
clock cycles taken is 3622
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14488
clock cycles taken is 3623
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3623
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14492
clock cycles taken is 3624
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  453
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14496
clock cycles taken is 3625
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5436
Moving to Memory stage
moving to write back!
Current address(PC_value) is14500
clock cycles taken is 3626
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5440
Moving to Memory stage
moving to write back!
Current address(PC_value) is14504
clock cycles taken is 3627
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5444
Moving to Memory stage
moving to write back!
Current address(PC_value) is14508
clock cycles taken is 3628
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14512
clock cycles taken is 3629
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3629
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14516
clock cycles taken is 3630
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14520
clock cycles taken is 3631
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3631
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is14524
clock cycles taken is 3632
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  454
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14528
clock cycles taken is 3633
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5448
Moving to Memory stage
moving to write back!
Current address(PC_value) is14532
clock cycles taken is 3634
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5452
Moving to Memory stage
moving to write back!
Current address(PC_value) is14536
clock cycles taken is 3635
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5456
Moving to Memory stage
moving to write back!
Current address(PC_value) is14540
clock cycles taken is 3636
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14544
clock cycles taken is 3637
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3637
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is14548
clock cycles taken is 3638
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14552
clock cycles taken is 3639
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3639
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is14556
clock cycles taken is 3640
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  455
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14560
clock cycles taken is 3641
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5460
Moving to Memory stage
moving to write back!
Current address(PC_value) is14564
clock cycles taken is 3642
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5464
Moving to Memory stage
moving to write back!
Current address(PC_value) is14568
clock cycles taken is 3643
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5468
Moving to Memory stage
moving to write back!
Current address(PC_value) is14572
clock cycles taken is 3644
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14576
clock cycles taken is 3645
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3645
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14580
clock cycles taken is 3646
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14584
clock cycles taken is 3647
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3647
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14588
clock cycles taken is 3648
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  456
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14592
clock cycles taken is 3649
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5472
Moving to Memory stage
moving to write back!
Current address(PC_value) is14596
clock cycles taken is 3650
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5476
Moving to Memory stage
moving to write back!
Current address(PC_value) is14600
clock cycles taken is 3651
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5480
Moving to Memory stage
moving to write back!
Current address(PC_value) is14604
clock cycles taken is 3652
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14608
clock cycles taken is 3653
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3653
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14612
clock cycles taken is 3654
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14616
clock cycles taken is 3655
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3655
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is14620
clock cycles taken is 3656
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  457
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14624
clock cycles taken is 3657
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5484
Moving to Memory stage
moving to write back!
Current address(PC_value) is14628
clock cycles taken is 3658
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5488
Moving to Memory stage
moving to write back!
Current address(PC_value) is14632
clock cycles taken is 3659
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5492
Moving to Memory stage
moving to write back!
Current address(PC_value) is14636
clock cycles taken is 3660
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14640
clock cycles taken is 3661
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3661
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is14644
clock cycles taken is 3662
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14648
clock cycles taken is 3663
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3663
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is14652
clock cycles taken is 3664
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  458
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14656
clock cycles taken is 3665
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5496
Moving to Memory stage
moving to write back!
Current address(PC_value) is14660
clock cycles taken is 3666
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5500
Moving to Memory stage
moving to write back!
Current address(PC_value) is14664
clock cycles taken is 3667
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5504
Moving to Memory stage
moving to write back!
Current address(PC_value) is14668
clock cycles taken is 3668
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14672
clock cycles taken is 3669
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3669
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is14676
clock cycles taken is 3670
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14680
clock cycles taken is 3671
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3671
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14684
clock cycles taken is 3672
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  459
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14688
clock cycles taken is 3673
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5508
Moving to Memory stage
moving to write back!
Current address(PC_value) is14692
clock cycles taken is 3674
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5512
Moving to Memory stage
moving to write back!
Current address(PC_value) is14696
clock cycles taken is 3675
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5516
Moving to Memory stage
moving to write back!
Current address(PC_value) is14700
clock cycles taken is 3676
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14704
clock cycles taken is 3677
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3677
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14708
clock cycles taken is 3678
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14712
clock cycles taken is 3679
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3679
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14716
clock cycles taken is 3680
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  460
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14720
clock cycles taken is 3681
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5520
Moving to Memory stage
moving to write back!
Current address(PC_value) is14724
clock cycles taken is 3682
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5524
Moving to Memory stage
moving to write back!
Current address(PC_value) is14728
clock cycles taken is 3683
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5528
Moving to Memory stage
moving to write back!
Current address(PC_value) is14732
clock cycles taken is 3684
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14736
clock cycles taken is 3685
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3685
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is14740
clock cycles taken is 3686
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14744
clock cycles taken is 3687
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3687
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14748
clock cycles taken is 3688
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  461
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14752
clock cycles taken is 3689
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5532
Moving to Memory stage
moving to write back!
Current address(PC_value) is14756
clock cycles taken is 3690
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5536
Moving to Memory stage
moving to write back!
Current address(PC_value) is14760
clock cycles taken is 3691
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5540
Moving to Memory stage
moving to write back!
Current address(PC_value) is14764
clock cycles taken is 3692
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14768
clock cycles taken is 3693
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3693
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is14772
clock cycles taken is 3694
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14776
clock cycles taken is 3695
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3695
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14780
clock cycles taken is 3696
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  462
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14784
clock cycles taken is 3697
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5544
Moving to Memory stage
moving to write back!
Current address(PC_value) is14788
clock cycles taken is 3698
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5548
Moving to Memory stage
moving to write back!
Current address(PC_value) is14792
clock cycles taken is 3699
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5552
Moving to Memory stage
moving to write back!
Current address(PC_value) is14796
clock cycles taken is 3700
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14800
clock cycles taken is 3701
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3701
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is14804
clock cycles taken is 3702
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14808
clock cycles taken is 3703
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3703
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is14812
clock cycles taken is 3704
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  463
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14816
clock cycles taken is 3705
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5556
Moving to Memory stage
moving to write back!
Current address(PC_value) is14820
clock cycles taken is 3706
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5560
Moving to Memory stage
moving to write back!
Current address(PC_value) is14824
clock cycles taken is 3707
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5564
Moving to Memory stage
moving to write back!
Current address(PC_value) is14828
clock cycles taken is 3708
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14832
clock cycles taken is 3709
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3709
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is14836
clock cycles taken is 3710
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14840
clock cycles taken is 3711
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3711
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14844
clock cycles taken is 3712
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  464
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14848
clock cycles taken is 3713
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5568
Moving to Memory stage
moving to write back!
Current address(PC_value) is14852
clock cycles taken is 3714
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5572
Moving to Memory stage
moving to write back!
Current address(PC_value) is14856
clock cycles taken is 3715
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5576
Moving to Memory stage
moving to write back!
Current address(PC_value) is14860
clock cycles taken is 3716
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14864
clock cycles taken is 3717
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3717
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14868
clock cycles taken is 3718
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14872
clock cycles taken is 3719
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3719
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is14876
clock cycles taken is 3720
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  465
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14880
clock cycles taken is 3721
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5580
Moving to Memory stage
moving to write back!
Current address(PC_value) is14884
clock cycles taken is 3722
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5584
Moving to Memory stage
moving to write back!
Current address(PC_value) is14888
clock cycles taken is 3723
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5588
Moving to Memory stage
moving to write back!
Current address(PC_value) is14892
clock cycles taken is 3724
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14896
clock cycles taken is 3725
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3725
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is14900
clock cycles taken is 3726
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14904
clock cycles taken is 3727
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3727
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is14908
clock cycles taken is 3728
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  466
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14912
clock cycles taken is 3729
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5592
Moving to Memory stage
moving to write back!
Current address(PC_value) is14916
clock cycles taken is 3730
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5596
Moving to Memory stage
moving to write back!
Current address(PC_value) is14920
clock cycles taken is 3731
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5600
Moving to Memory stage
moving to write back!
Current address(PC_value) is14924
clock cycles taken is 3732
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14928
clock cycles taken is 3733
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3733
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is14932
clock cycles taken is 3734
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14936
clock cycles taken is 3735
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3735
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is14940
clock cycles taken is 3736
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  467
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14944
clock cycles taken is 3737
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5604
Moving to Memory stage
moving to write back!
Current address(PC_value) is14948
clock cycles taken is 3738
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5608
Moving to Memory stage
moving to write back!
Current address(PC_value) is14952
clock cycles taken is 3739
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5612
Moving to Memory stage
moving to write back!
Current address(PC_value) is14956
clock cycles taken is 3740
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14960
clock cycles taken is 3741
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3741
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is14964
clock cycles taken is 3742
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is14968
clock cycles taken is 3743
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3743
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is14972
clock cycles taken is 3744
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  468
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is14976
clock cycles taken is 3745
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5616
Moving to Memory stage
moving to write back!
Current address(PC_value) is14980
clock cycles taken is 3746
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5620
Moving to Memory stage
moving to write back!
Current address(PC_value) is14984
clock cycles taken is 3747
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5624
Moving to Memory stage
moving to write back!
Current address(PC_value) is14988
clock cycles taken is 3748
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is14992
clock cycles taken is 3749
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3749
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is14996
clock cycles taken is 3750
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15000
clock cycles taken is 3751
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3751
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15004
clock cycles taken is 3752
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  469
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15008
clock cycles taken is 3753
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5628
Moving to Memory stage
moving to write back!
Current address(PC_value) is15012
clock cycles taken is 3754
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5632
Moving to Memory stage
moving to write back!
Current address(PC_value) is15016
clock cycles taken is 3755
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5636
Moving to Memory stage
moving to write back!
Current address(PC_value) is15020
clock cycles taken is 3756
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15024
clock cycles taken is 3757
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3757
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15028
clock cycles taken is 3758
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15032
clock cycles taken is 3759
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3759
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is15036
clock cycles taken is 3760
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  470
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15040
clock cycles taken is 3761
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5640
Moving to Memory stage
moving to write back!
Current address(PC_value) is15044
clock cycles taken is 3762
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5644
Moving to Memory stage
moving to write back!
Current address(PC_value) is15048
clock cycles taken is 3763
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5648
Moving to Memory stage
moving to write back!
Current address(PC_value) is15052
clock cycles taken is 3764
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15056
clock cycles taken is 3765
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3765
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15060
clock cycles taken is 3766
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15064
clock cycles taken is 3767
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3767
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15068
clock cycles taken is 3768
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  471
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15072
clock cycles taken is 3769
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5652
Moving to Memory stage
moving to write back!
Current address(PC_value) is15076
clock cycles taken is 3770
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5656
Moving to Memory stage
moving to write back!
Current address(PC_value) is15080
clock cycles taken is 3771
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5660
Moving to Memory stage
moving to write back!
Current address(PC_value) is15084
clock cycles taken is 3772
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15088
clock cycles taken is 3773
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3773
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15092
clock cycles taken is 3774
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15096
clock cycles taken is 3775
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3775
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15100
clock cycles taken is 3776
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  472
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15104
clock cycles taken is 3777
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5664
Moving to Memory stage
moving to write back!
Current address(PC_value) is15108
clock cycles taken is 3778
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5668
Moving to Memory stage
moving to write back!
Current address(PC_value) is15112
clock cycles taken is 3779
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5672
Moving to Memory stage
moving to write back!
Current address(PC_value) is15116
clock cycles taken is 3780
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15120
clock cycles taken is 3781
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3781
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15124
clock cycles taken is 3782
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15128
clock cycles taken is 3783
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3783
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15132
clock cycles taken is 3784
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  473
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15136
clock cycles taken is 3785
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5676
Moving to Memory stage
moving to write back!
Current address(PC_value) is15140
clock cycles taken is 3786
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5680
Moving to Memory stage
moving to write back!
Current address(PC_value) is15144
clock cycles taken is 3787
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5684
Moving to Memory stage
moving to write back!
Current address(PC_value) is15148
clock cycles taken is 3788
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15152
clock cycles taken is 3789
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3789
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15156
clock cycles taken is 3790
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15160
clock cycles taken is 3791
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3791
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is15164
clock cycles taken is 3792
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  474
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15168
clock cycles taken is 3793
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5688
Moving to Memory stage
moving to write back!
Current address(PC_value) is15172
clock cycles taken is 3794
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5692
Moving to Memory stage
moving to write back!
Current address(PC_value) is15176
clock cycles taken is 3795
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5696
Moving to Memory stage
moving to write back!
Current address(PC_value) is15180
clock cycles taken is 3796
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15184
clock cycles taken is 3797
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3797
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15188
clock cycles taken is 3798
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15192
clock cycles taken is 3799
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3799
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15196
clock cycles taken is 3800
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  475
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15200
clock cycles taken is 3801
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5700
Moving to Memory stage
moving to write back!
Current address(PC_value) is15204
clock cycles taken is 3802
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5704
Moving to Memory stage
moving to write back!
Current address(PC_value) is15208
clock cycles taken is 3803
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5708
Moving to Memory stage
moving to write back!
Current address(PC_value) is15212
clock cycles taken is 3804
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15216
clock cycles taken is 3805
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3805
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15220
clock cycles taken is 3806
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15224
clock cycles taken is 3807
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3807
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15228
clock cycles taken is 3808
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  476
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15232
clock cycles taken is 3809
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5712
Moving to Memory stage
moving to write back!
Current address(PC_value) is15236
clock cycles taken is 3810
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5716
Moving to Memory stage
moving to write back!
Current address(PC_value) is15240
clock cycles taken is 3811
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5720
Moving to Memory stage
moving to write back!
Current address(PC_value) is15244
clock cycles taken is 3812
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15248
clock cycles taken is 3813
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3813
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15252
clock cycles taken is 3814
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15256
clock cycles taken is 3815
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3815
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15260
clock cycles taken is 3816
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  477
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15264
clock cycles taken is 3817
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5724
Moving to Memory stage
moving to write back!
Current address(PC_value) is15268
clock cycles taken is 3818
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5728
Moving to Memory stage
moving to write back!
Current address(PC_value) is15272
clock cycles taken is 3819
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5732
Moving to Memory stage
moving to write back!
Current address(PC_value) is15276
clock cycles taken is 3820
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15280
clock cycles taken is 3821
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3821
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is15284
clock cycles taken is 3822
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15288
clock cycles taken is 3823
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3823
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is15292
clock cycles taken is 3824
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  478
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15296
clock cycles taken is 3825
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5736
Moving to Memory stage
moving to write back!
Current address(PC_value) is15300
clock cycles taken is 3826
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5740
Moving to Memory stage
moving to write back!
Current address(PC_value) is15304
clock cycles taken is 3827
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5744
Moving to Memory stage
moving to write back!
Current address(PC_value) is15308
clock cycles taken is 3828
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15312
clock cycles taken is 3829
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3829
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15316
clock cycles taken is 3830
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15320
clock cycles taken is 3831
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3831
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15324
clock cycles taken is 3832
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  479
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15328
clock cycles taken is 3833
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5748
Moving to Memory stage
moving to write back!
Current address(PC_value) is15332
clock cycles taken is 3834
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5752
Moving to Memory stage
moving to write back!
Current address(PC_value) is15336
clock cycles taken is 3835
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5756
Moving to Memory stage
moving to write back!
Current address(PC_value) is15340
clock cycles taken is 3836
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15344
clock cycles taken is 3837
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3837
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15348
clock cycles taken is 3838
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15352
clock cycles taken is 3839
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3839
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15356
clock cycles taken is 3840
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  480
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15360
clock cycles taken is 3841
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5760
Moving to Memory stage
moving to write back!
Current address(PC_value) is15364
clock cycles taken is 3842
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5764
Moving to Memory stage
moving to write back!
Current address(PC_value) is15368
clock cycles taken is 3843
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5768
Moving to Memory stage
moving to write back!
Current address(PC_value) is15372
clock cycles taken is 3844
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15376
clock cycles taken is 3845
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3845
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15380
clock cycles taken is 3846
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15384
clock cycles taken is 3847
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3847
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15388
clock cycles taken is 3848
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  481
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15392
clock cycles taken is 3849
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5772
Moving to Memory stage
moving to write back!
Current address(PC_value) is15396
clock cycles taken is 3850
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5776
Moving to Memory stage
moving to write back!
Current address(PC_value) is15400
clock cycles taken is 3851
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5780
Moving to Memory stage
moving to write back!
Current address(PC_value) is15404
clock cycles taken is 3852
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15408
clock cycles taken is 3853
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3853
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15412
clock cycles taken is 3854
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15416
clock cycles taken is 3855
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3855
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15420
clock cycles taken is 3856
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  482
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15424
clock cycles taken is 3857
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5784
Moving to Memory stage
moving to write back!
Current address(PC_value) is15428
clock cycles taken is 3858
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5788
Moving to Memory stage
moving to write back!
Current address(PC_value) is15432
clock cycles taken is 3859
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5792
Moving to Memory stage
moving to write back!
Current address(PC_value) is15436
clock cycles taken is 3860
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15440
clock cycles taken is 3861
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3861
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is15444
clock cycles taken is 3862
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15448
clock cycles taken is 3863
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3863
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is15452
clock cycles taken is 3864
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  483
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15456
clock cycles taken is 3865
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5796
Moving to Memory stage
moving to write back!
Current address(PC_value) is15460
clock cycles taken is 3866
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5800
Moving to Memory stage
moving to write back!
Current address(PC_value) is15464
clock cycles taken is 3867
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5804
Moving to Memory stage
moving to write back!
Current address(PC_value) is15468
clock cycles taken is 3868
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15472
clock cycles taken is 3869
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3869
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15476
clock cycles taken is 3870
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15480
clock cycles taken is 3871
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3871
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15484
clock cycles taken is 3872
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  484
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15488
clock cycles taken is 3873
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5808
Moving to Memory stage
moving to write back!
Current address(PC_value) is15492
clock cycles taken is 3874
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5812
Moving to Memory stage
moving to write back!
Current address(PC_value) is15496
clock cycles taken is 3875
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5816
Moving to Memory stage
moving to write back!
Current address(PC_value) is15500
clock cycles taken is 3876
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15504
clock cycles taken is 3877
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3877
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15508
clock cycles taken is 3878
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15512
clock cycles taken is 3879
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3879
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15516
clock cycles taken is 3880
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  485
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15520
clock cycles taken is 3881
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5820
Moving to Memory stage
moving to write back!
Current address(PC_value) is15524
clock cycles taken is 3882
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5824
Moving to Memory stage
moving to write back!
Current address(PC_value) is15528
clock cycles taken is 3883
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5828
Moving to Memory stage
moving to write back!
Current address(PC_value) is15532
clock cycles taken is 3884
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15536
clock cycles taken is 3885
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3885
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15540
clock cycles taken is 3886
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15544
clock cycles taken is 3887
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3887
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15548
clock cycles taken is 3888
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  486
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15552
clock cycles taken is 3889
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5832
Moving to Memory stage
moving to write back!
Current address(PC_value) is15556
clock cycles taken is 3890
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5836
Moving to Memory stage
moving to write back!
Current address(PC_value) is15560
clock cycles taken is 3891
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5840
Moving to Memory stage
moving to write back!
Current address(PC_value) is15564
clock cycles taken is 3892
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15568
clock cycles taken is 3893
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3893
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15572
clock cycles taken is 3894
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15576
clock cycles taken is 3895
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3895
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15580
clock cycles taken is 3896
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  487
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15584
clock cycles taken is 3897
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5844
Moving to Memory stage
moving to write back!
Current address(PC_value) is15588
clock cycles taken is 3898
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5848
Moving to Memory stage
moving to write back!
Current address(PC_value) is15592
clock cycles taken is 3899
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5852
Moving to Memory stage
moving to write back!
Current address(PC_value) is15596
clock cycles taken is 3900
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15600
clock cycles taken is 3901
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3901
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15604
clock cycles taken is 3902
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15608
clock cycles taken is 3903
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3903
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15612
clock cycles taken is 3904
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  488
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15616
clock cycles taken is 3905
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5856
Moving to Memory stage
moving to write back!
Current address(PC_value) is15620
clock cycles taken is 3906
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5860
Moving to Memory stage
moving to write back!
Current address(PC_value) is15624
clock cycles taken is 3907
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5864
Moving to Memory stage
moving to write back!
Current address(PC_value) is15628
clock cycles taken is 3908
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15632
clock cycles taken is 3909
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3909
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15636
clock cycles taken is 3910
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15640
clock cycles taken is 3911
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3911
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15644
clock cycles taken is 3912
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  489
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15648
clock cycles taken is 3913
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5868
Moving to Memory stage
moving to write back!
Current address(PC_value) is15652
clock cycles taken is 3914
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5872
Moving to Memory stage
moving to write back!
Current address(PC_value) is15656
clock cycles taken is 3915
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5876
Moving to Memory stage
moving to write back!
Current address(PC_value) is15660
clock cycles taken is 3916
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15664
clock cycles taken is 3917
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3917
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15668
clock cycles taken is 3918
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15672
clock cycles taken is 3919
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3919
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15676
clock cycles taken is 3920
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  490
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15680
clock cycles taken is 3921
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5880
Moving to Memory stage
moving to write back!
Current address(PC_value) is15684
clock cycles taken is 3922
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5884
Moving to Memory stage
moving to write back!
Current address(PC_value) is15688
clock cycles taken is 3923
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5888
Moving to Memory stage
moving to write back!
Current address(PC_value) is15692
clock cycles taken is 3924
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15696
clock cycles taken is 3925
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3925
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is15700
clock cycles taken is 3926
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15704
clock cycles taken is 3927
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3927
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is15708
clock cycles taken is 3928
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  491
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15712
clock cycles taken is 3929
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5892
Moving to Memory stage
moving to write back!
Current address(PC_value) is15716
clock cycles taken is 3930
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5896
Moving to Memory stage
moving to write back!
Current address(PC_value) is15720
clock cycles taken is 3931
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5900
Moving to Memory stage
moving to write back!
Current address(PC_value) is15724
clock cycles taken is 3932
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15728
clock cycles taken is 3933
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3933
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15732
clock cycles taken is 3934
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15736
clock cycles taken is 3935
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3935
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15740
clock cycles taken is 3936
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  492
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15744
clock cycles taken is 3937
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5904
Moving to Memory stage
moving to write back!
Current address(PC_value) is15748
clock cycles taken is 3938
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5908
Moving to Memory stage
moving to write back!
Current address(PC_value) is15752
clock cycles taken is 3939
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5912
Moving to Memory stage
moving to write back!
Current address(PC_value) is15756
clock cycles taken is 3940
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15760
clock cycles taken is 3941
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3941
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15764
clock cycles taken is 3942
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15768
clock cycles taken is 3943
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3943
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15772
clock cycles taken is 3944
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  493
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15776
clock cycles taken is 3945
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5916
Moving to Memory stage
moving to write back!
Current address(PC_value) is15780
clock cycles taken is 3946
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5920
Moving to Memory stage
moving to write back!
Current address(PC_value) is15784
clock cycles taken is 3947
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5924
Moving to Memory stage
moving to write back!
Current address(PC_value) is15788
clock cycles taken is 3948
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15792
clock cycles taken is 3949
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3949
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is15796
clock cycles taken is 3950
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15800
clock cycles taken is 3951
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3951
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15804
clock cycles taken is 3952
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  494
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15808
clock cycles taken is 3953
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5928
Moving to Memory stage
moving to write back!
Current address(PC_value) is15812
clock cycles taken is 3954
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5932
Moving to Memory stage
moving to write back!
Current address(PC_value) is15816
clock cycles taken is 3955
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5936
Moving to Memory stage
moving to write back!
Current address(PC_value) is15820
clock cycles taken is 3956
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15824
clock cycles taken is 3957
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3957
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is15828
clock cycles taken is 3958
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15832
clock cycles taken is 3959
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3959
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15836
clock cycles taken is 3960
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  495
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15840
clock cycles taken is 3961
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5940
Moving to Memory stage
moving to write back!
Current address(PC_value) is15844
clock cycles taken is 3962
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5944
Moving to Memory stage
moving to write back!
Current address(PC_value) is15848
clock cycles taken is 3963
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5948
Moving to Memory stage
moving to write back!
Current address(PC_value) is15852
clock cycles taken is 3964
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15856
clock cycles taken is 3965
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3965
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is15860
clock cycles taken is 3966
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15864
clock cycles taken is 3967
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3967
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is15868
clock cycles taken is 3968
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  496
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15872
clock cycles taken is 3969
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5952
Moving to Memory stage
moving to write back!
Current address(PC_value) is15876
clock cycles taken is 3970
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5956
Moving to Memory stage
moving to write back!
Current address(PC_value) is15880
clock cycles taken is 3971
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5960
Moving to Memory stage
moving to write back!
Current address(PC_value) is15884
clock cycles taken is 3972
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15888
clock cycles taken is 3973
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3973
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is15892
clock cycles taken is 3974
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15896
clock cycles taken is 3975
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3975
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is15900
clock cycles taken is 3976
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  497
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15904
clock cycles taken is 3977
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5964
Moving to Memory stage
moving to write back!
Current address(PC_value) is15908
clock cycles taken is 3978
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5968
Moving to Memory stage
moving to write back!
Current address(PC_value) is15912
clock cycles taken is 3979
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5972
Moving to Memory stage
moving to write back!
Current address(PC_value) is15916
clock cycles taken is 3980
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15920
clock cycles taken is 3981
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3981
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is15924
clock cycles taken is 3982
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15928
clock cycles taken is 3983
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3983
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15932
clock cycles taken is 3984
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  498
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15936
clock cycles taken is 3985
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5976
Moving to Memory stage
moving to write back!
Current address(PC_value) is15940
clock cycles taken is 3986
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5980
Moving to Memory stage
moving to write back!
Current address(PC_value) is15944
clock cycles taken is 3987
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5984
Moving to Memory stage
moving to write back!
Current address(PC_value) is15948
clock cycles taken is 3988
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15952
clock cycles taken is 3989
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3989
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is15956
clock cycles taken is 3990
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15960
clock cycles taken is 3991
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3991
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15964
clock cycles taken is 3992
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  499
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is15968
clock cycles taken is 3993
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  5988
Moving to Memory stage
moving to write back!
Current address(PC_value) is15972
clock cycles taken is 3994
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  5992
Moving to Memory stage
moving to write back!
Current address(PC_value) is15976
clock cycles taken is 3995
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  5996
Moving to Memory stage
moving to write back!
Current address(PC_value) is15980
clock cycles taken is 3996
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is15984
clock cycles taken is 3997
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 3997
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is15988
clock cycles taken is 3998
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is15992
clock cycles taken is 3999
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 3999
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is15996
clock cycles taken is 4000
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  500
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16000
clock cycles taken is 4001
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6000
Moving to Memory stage
moving to write back!
Current address(PC_value) is16004
clock cycles taken is 4002
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6004
Moving to Memory stage
moving to write back!
Current address(PC_value) is16008
clock cycles taken is 4003
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6008
Moving to Memory stage
moving to write back!
Current address(PC_value) is16012
clock cycles taken is 4004
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16016
clock cycles taken is 4005
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4005
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16020
clock cycles taken is 4006
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16024
clock cycles taken is 4007
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4007
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16028
clock cycles taken is 4008
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  501
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16032
clock cycles taken is 4009
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6012
Moving to Memory stage
moving to write back!
Current address(PC_value) is16036
clock cycles taken is 4010
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6016
Moving to Memory stage
moving to write back!
Current address(PC_value) is16040
clock cycles taken is 4011
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6020
Moving to Memory stage
moving to write back!
Current address(PC_value) is16044
clock cycles taken is 4012
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16048
clock cycles taken is 4013
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4013
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16052
clock cycles taken is 4014
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16056
clock cycles taken is 4015
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4015
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16060
clock cycles taken is 4016
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  502
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16064
clock cycles taken is 4017
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6024
Moving to Memory stage
moving to write back!
Current address(PC_value) is16068
clock cycles taken is 4018
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6028
Moving to Memory stage
moving to write back!
Current address(PC_value) is16072
clock cycles taken is 4019
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6032
Moving to Memory stage
moving to write back!
Current address(PC_value) is16076
clock cycles taken is 4020
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16080
clock cycles taken is 4021
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4021
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16084
clock cycles taken is 4022
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16088
clock cycles taken is 4023
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4023
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16092
clock cycles taken is 4024
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  503
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16096
clock cycles taken is 4025
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6036
Moving to Memory stage
moving to write back!
Current address(PC_value) is16100
clock cycles taken is 4026
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6040
Moving to Memory stage
moving to write back!
Current address(PC_value) is16104
clock cycles taken is 4027
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6044
Moving to Memory stage
moving to write back!
Current address(PC_value) is16108
clock cycles taken is 4028
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16112
clock cycles taken is 4029
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4029
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is16116
clock cycles taken is 4030
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16120
clock cycles taken is 4031
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4031
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is16124
clock cycles taken is 4032
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  504
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16128
clock cycles taken is 4033
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6048
Moving to Memory stage
moving to write back!
Current address(PC_value) is16132
clock cycles taken is 4034
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6052
Moving to Memory stage
moving to write back!
Current address(PC_value) is16136
clock cycles taken is 4035
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6056
Moving to Memory stage
moving to write back!
Current address(PC_value) is16140
clock cycles taken is 4036
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16144
clock cycles taken is 4037
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4037
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16148
clock cycles taken is 4038
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16152
clock cycles taken is 4039
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4039
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16156
clock cycles taken is 4040
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  505
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16160
clock cycles taken is 4041
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6060
Moving to Memory stage
moving to write back!
Current address(PC_value) is16164
clock cycles taken is 4042
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6064
Moving to Memory stage
moving to write back!
Current address(PC_value) is16168
clock cycles taken is 4043
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6068
Moving to Memory stage
moving to write back!
Current address(PC_value) is16172
clock cycles taken is 4044
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16176
clock cycles taken is 4045
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4045
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is16180
clock cycles taken is 4046
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16184
clock cycles taken is 4047
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4047
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16188
clock cycles taken is 4048
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  506
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16192
clock cycles taken is 4049
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6072
Moving to Memory stage
moving to write back!
Current address(PC_value) is16196
clock cycles taken is 4050
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6076
Moving to Memory stage
moving to write back!
Current address(PC_value) is16200
clock cycles taken is 4051
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6080
Moving to Memory stage
moving to write back!
Current address(PC_value) is16204
clock cycles taken is 4052
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16208
clock cycles taken is 4053
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4053
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is16212
clock cycles taken is 4054
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16216
clock cycles taken is 4055
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4055
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16220
clock cycles taken is 4056
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  507
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16224
clock cycles taken is 4057
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6084
Moving to Memory stage
moving to write back!
Current address(PC_value) is16228
clock cycles taken is 4058
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6088
Moving to Memory stage
moving to write back!
Current address(PC_value) is16232
clock cycles taken is 4059
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6092
Moving to Memory stage
moving to write back!
Current address(PC_value) is16236
clock cycles taken is 4060
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16240
clock cycles taken is 4061
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4061
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is16244
clock cycles taken is 4062
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16248
clock cycles taken is 4063
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4063
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is16252
clock cycles taken is 4064
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  508
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16256
clock cycles taken is 4065
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6096
Moving to Memory stage
moving to write back!
Current address(PC_value) is16260
clock cycles taken is 4066
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6100
Moving to Memory stage
moving to write back!
Current address(PC_value) is16264
clock cycles taken is 4067
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6104
Moving to Memory stage
moving to write back!
Current address(PC_value) is16268
clock cycles taken is 4068
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16272
clock cycles taken is 4069
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4069
final correctly formatted hidden layer value is 00000000
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 0
Current address(PC_value) is16276
clock cycles taken is 4070
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16280
clock cycles taken is 4071
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4071
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16284
clock cycles taken is 4072
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  509
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16288
clock cycles taken is 4073
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6108
Moving to Memory stage
moving to write back!
Current address(PC_value) is16292
clock cycles taken is 4074
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6112
Moving to Memory stage
moving to write back!
Current address(PC_value) is16296
clock cycles taken is 4075
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6116
Moving to Memory stage
moving to write back!
Current address(PC_value) is16300
clock cycles taken is 4076
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16304
clock cycles taken is 4077
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4077
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16308
clock cycles taken is 4078
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16312
clock cycles taken is 4079
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4079
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16316
clock cycles taken is 4080
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  510
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16320
clock cycles taken is 4081
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6120
Moving to Memory stage
moving to write back!
Current address(PC_value) is16324
clock cycles taken is 4082
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6124
Moving to Memory stage
moving to write back!
Current address(PC_value) is16328
clock cycles taken is 4083
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6128
Moving to Memory stage
moving to write back!
Current address(PC_value) is16332
clock cycles taken is 4084
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16336
clock cycles taken is 4085
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4085
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is16340
clock cycles taken is 4086
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16344
clock cycles taken is 4087
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4087
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16348
clock cycles taken is 4088
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  511
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16352
clock cycles taken is 4089
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6132
Moving to Memory stage
moving to write back!
Current address(PC_value) is16356
clock cycles taken is 4090
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6136
Moving to Memory stage
moving to write back!
Current address(PC_value) is16360
clock cycles taken is 4091
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6140
Moving to Memory stage
moving to write back!
Current address(PC_value) is16364
clock cycles taken is 4092
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16368
clock cycles taken is 4093
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4093
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16372
clock cycles taken is 4094
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16376
clock cycles taken is 4095
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4095
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is16380
clock cycles taken is 4096
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  512
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16384
clock cycles taken is 4097
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6144
Moving to Memory stage
moving to write back!
Current address(PC_value) is16388
clock cycles taken is 4098
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6148
Moving to Memory stage
moving to write back!
Current address(PC_value) is16392
clock cycles taken is 4099
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6152
Moving to Memory stage
moving to write back!
Current address(PC_value) is16396
clock cycles taken is 4100
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16400
clock cycles taken is 4101
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4101
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16404
clock cycles taken is 4102
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16408
clock cycles taken is 4103
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4103
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16412
clock cycles taken is 4104
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  513
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16416
clock cycles taken is 4105
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6156
Moving to Memory stage
moving to write back!
Current address(PC_value) is16420
clock cycles taken is 4106
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6160
Moving to Memory stage
moving to write back!
Current address(PC_value) is16424
clock cycles taken is 4107
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6164
Moving to Memory stage
moving to write back!
Current address(PC_value) is16428
clock cycles taken is 4108
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16432
clock cycles taken is 4109
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4109
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16436
clock cycles taken is 4110
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16440
clock cycles taken is 4111
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4111
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16444
clock cycles taken is 4112
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  514
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16448
clock cycles taken is 4113
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6168
Moving to Memory stage
moving to write back!
Current address(PC_value) is16452
clock cycles taken is 4114
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6172
Moving to Memory stage
moving to write back!
Current address(PC_value) is16456
clock cycles taken is 4115
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6176
Moving to Memory stage
moving to write back!
Current address(PC_value) is16460
clock cycles taken is 4116
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16464
clock cycles taken is 4117
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4117
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16468
clock cycles taken is 4118
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16472
clock cycles taken is 4119
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4119
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16476
clock cycles taken is 4120
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  515
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16480
clock cycles taken is 4121
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6180
Moving to Memory stage
moving to write back!
Current address(PC_value) is16484
clock cycles taken is 4122
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6184
Moving to Memory stage
moving to write back!
Current address(PC_value) is16488
clock cycles taken is 4123
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6188
Moving to Memory stage
moving to write back!
Current address(PC_value) is16492
clock cycles taken is 4124
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16496
clock cycles taken is 4125
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4125
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is16500
clock cycles taken is 4126
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16504
clock cycles taken is 4127
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4127
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is16508
clock cycles taken is 4128
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  516
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16512
clock cycles taken is 4129
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6192
Moving to Memory stage
moving to write back!
Current address(PC_value) is16516
clock cycles taken is 4130
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6196
Moving to Memory stage
moving to write back!
Current address(PC_value) is16520
clock cycles taken is 4131
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6200
Moving to Memory stage
moving to write back!
Current address(PC_value) is16524
clock cycles taken is 4132
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16528
clock cycles taken is 4133
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4133
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16532
clock cycles taken is 4134
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16536
clock cycles taken is 4135
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4135
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16540
clock cycles taken is 4136
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  517
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16544
clock cycles taken is 4137
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6204
Moving to Memory stage
moving to write back!
Current address(PC_value) is16548
clock cycles taken is 4138
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6208
Moving to Memory stage
moving to write back!
Current address(PC_value) is16552
clock cycles taken is 4139
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6212
Moving to Memory stage
moving to write back!
Current address(PC_value) is16556
clock cycles taken is 4140
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16560
clock cycles taken is 4141
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4141
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16564
clock cycles taken is 4142
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16568
clock cycles taken is 4143
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4143
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16572
clock cycles taken is 4144
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  518
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16576
clock cycles taken is 4145
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6216
Moving to Memory stage
moving to write back!
Current address(PC_value) is16580
clock cycles taken is 4146
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6220
Moving to Memory stage
moving to write back!
Current address(PC_value) is16584
clock cycles taken is 4147
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6224
Moving to Memory stage
moving to write back!
Current address(PC_value) is16588
clock cycles taken is 4148
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16592
clock cycles taken is 4149
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4149
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is16596
clock cycles taken is 4150
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16600
clock cycles taken is 4151
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4151
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16604
clock cycles taken is 4152
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  519
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16608
clock cycles taken is 4153
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6228
Moving to Memory stage
moving to write back!
Current address(PC_value) is16612
clock cycles taken is 4154
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6232
Moving to Memory stage
moving to write back!
Current address(PC_value) is16616
clock cycles taken is 4155
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6236
Moving to Memory stage
moving to write back!
Current address(PC_value) is16620
clock cycles taken is 4156
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16624
clock cycles taken is 4157
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4157
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is16628
clock cycles taken is 4158
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16632
clock cycles taken is 4159
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4159
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16636
clock cycles taken is 4160
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  520
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16640
clock cycles taken is 4161
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6240
Moving to Memory stage
moving to write back!
Current address(PC_value) is16644
clock cycles taken is 4162
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6244
Moving to Memory stage
moving to write back!
Current address(PC_value) is16648
clock cycles taken is 4163
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6248
Moving to Memory stage
moving to write back!
Current address(PC_value) is16652
clock cycles taken is 4164
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16656
clock cycles taken is 4165
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4165
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is16660
clock cycles taken is 4166
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16664
clock cycles taken is 4167
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4167
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is16668
clock cycles taken is 4168
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  521
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16672
clock cycles taken is 4169
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6252
Moving to Memory stage
moving to write back!
Current address(PC_value) is16676
clock cycles taken is 4170
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6256
Moving to Memory stage
moving to write back!
Current address(PC_value) is16680
clock cycles taken is 4171
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6260
Moving to Memory stage
moving to write back!
Current address(PC_value) is16684
clock cycles taken is 4172
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16688
clock cycles taken is 4173
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4173
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is16692
clock cycles taken is 4174
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16696
clock cycles taken is 4175
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4175
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16700
clock cycles taken is 4176
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  522
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16704
clock cycles taken is 4177
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6264
Moving to Memory stage
moving to write back!
Current address(PC_value) is16708
clock cycles taken is 4178
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6268
Moving to Memory stage
moving to write back!
Current address(PC_value) is16712
clock cycles taken is 4179
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6272
Moving to Memory stage
moving to write back!
Current address(PC_value) is16716
clock cycles taken is 4180
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16720
clock cycles taken is 4181
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4181
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16724
clock cycles taken is 4182
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16728
clock cycles taken is 4183
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4183
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16732
clock cycles taken is 4184
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  523
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16736
clock cycles taken is 4185
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6276
Moving to Memory stage
moving to write back!
Current address(PC_value) is16740
clock cycles taken is 4186
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6280
Moving to Memory stage
moving to write back!
Current address(PC_value) is16744
clock cycles taken is 4187
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6284
Moving to Memory stage
moving to write back!
Current address(PC_value) is16748
clock cycles taken is 4188
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16752
clock cycles taken is 4189
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4189
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is16756
clock cycles taken is 4190
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16760
clock cycles taken is 4191
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4191
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16764
clock cycles taken is 4192
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  524
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16768
clock cycles taken is 4193
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6288
Moving to Memory stage
moving to write back!
Current address(PC_value) is16772
clock cycles taken is 4194
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6292
Moving to Memory stage
moving to write back!
Current address(PC_value) is16776
clock cycles taken is 4195
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6296
Moving to Memory stage
moving to write back!
Current address(PC_value) is16780
clock cycles taken is 4196
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16784
clock cycles taken is 4197
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4197
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16788
clock cycles taken is 4198
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16792
clock cycles taken is 4199
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4199
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is16796
clock cycles taken is 4200
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  525
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16800
clock cycles taken is 4201
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6300
Moving to Memory stage
moving to write back!
Current address(PC_value) is16804
clock cycles taken is 4202
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6304
Moving to Memory stage
moving to write back!
Current address(PC_value) is16808
clock cycles taken is 4203
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6308
Moving to Memory stage
moving to write back!
Current address(PC_value) is16812
clock cycles taken is 4204
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16816
clock cycles taken is 4205
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4205
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16820
clock cycles taken is 4206
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16824
clock cycles taken is 4207
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4207
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16828
clock cycles taken is 4208
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  526
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16832
clock cycles taken is 4209
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6312
Moving to Memory stage
moving to write back!
Current address(PC_value) is16836
clock cycles taken is 4210
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6316
Moving to Memory stage
moving to write back!
Current address(PC_value) is16840
clock cycles taken is 4211
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6320
Moving to Memory stage
moving to write back!
Current address(PC_value) is16844
clock cycles taken is 4212
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16848
clock cycles taken is 4213
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4213
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16852
clock cycles taken is 4214
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16856
clock cycles taken is 4215
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4215
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16860
clock cycles taken is 4216
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  527
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16864
clock cycles taken is 4217
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6324
Moving to Memory stage
moving to write back!
Current address(PC_value) is16868
clock cycles taken is 4218
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6328
Moving to Memory stage
moving to write back!
Current address(PC_value) is16872
clock cycles taken is 4219
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6332
Moving to Memory stage
moving to write back!
Current address(PC_value) is16876
clock cycles taken is 4220
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16880
clock cycles taken is 4221
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4221
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16884
clock cycles taken is 4222
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16888
clock cycles taken is 4223
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4223
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16892
clock cycles taken is 4224
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  528
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16896
clock cycles taken is 4225
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6336
Moving to Memory stage
moving to write back!
Current address(PC_value) is16900
clock cycles taken is 4226
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6340
Moving to Memory stage
moving to write back!
Current address(PC_value) is16904
clock cycles taken is 4227
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6344
Moving to Memory stage
moving to write back!
Current address(PC_value) is16908
clock cycles taken is 4228
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16912
clock cycles taken is 4229
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4229
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is16916
clock cycles taken is 4230
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16920
clock cycles taken is 4231
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4231
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is16924
clock cycles taken is 4232
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  529
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16928
clock cycles taken is 4233
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6348
Moving to Memory stage
moving to write back!
Current address(PC_value) is16932
clock cycles taken is 4234
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6352
Moving to Memory stage
moving to write back!
Current address(PC_value) is16936
clock cycles taken is 4235
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6356
Moving to Memory stage
moving to write back!
Current address(PC_value) is16940
clock cycles taken is 4236
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16944
clock cycles taken is 4237
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4237
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16948
clock cycles taken is 4238
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16952
clock cycles taken is 4239
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4239
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is16956
clock cycles taken is 4240
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  530
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16960
clock cycles taken is 4241
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6360
Moving to Memory stage
moving to write back!
Current address(PC_value) is16964
clock cycles taken is 4242
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6364
Moving to Memory stage
moving to write back!
Current address(PC_value) is16968
clock cycles taken is 4243
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6368
Moving to Memory stage
moving to write back!
Current address(PC_value) is16972
clock cycles taken is 4244
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is16976
clock cycles taken is 4245
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4245
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is16980
clock cycles taken is 4246
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is16984
clock cycles taken is 4247
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4247
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is16988
clock cycles taken is 4248
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  531
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is16992
clock cycles taken is 4249
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6372
Moving to Memory stage
moving to write back!
Current address(PC_value) is16996
clock cycles taken is 4250
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6376
Moving to Memory stage
moving to write back!
Current address(PC_value) is17000
clock cycles taken is 4251
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6380
Moving to Memory stage
moving to write back!
Current address(PC_value) is17004
clock cycles taken is 4252
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17008
clock cycles taken is 4253
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4253
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is17012
clock cycles taken is 4254
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17016
clock cycles taken is 4255
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4255
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is17020
clock cycles taken is 4256
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  532
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17024
clock cycles taken is 4257
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6384
Moving to Memory stage
moving to write back!
Current address(PC_value) is17028
clock cycles taken is 4258
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6388
Moving to Memory stage
moving to write back!
Current address(PC_value) is17032
clock cycles taken is 4259
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6392
Moving to Memory stage
moving to write back!
Current address(PC_value) is17036
clock cycles taken is 4260
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17040
clock cycles taken is 4261
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4261
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is17044
clock cycles taken is 4262
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17048
clock cycles taken is 4263
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4263
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17052
clock cycles taken is 4264
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  533
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17056
clock cycles taken is 4265
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6396
Moving to Memory stage
moving to write back!
Current address(PC_value) is17060
clock cycles taken is 4266
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6400
Moving to Memory stage
moving to write back!
Current address(PC_value) is17064
clock cycles taken is 4267
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6404
Moving to Memory stage
moving to write back!
Current address(PC_value) is17068
clock cycles taken is 4268
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17072
clock cycles taken is 4269
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4269
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17076
clock cycles taken is 4270
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17080
clock cycles taken is 4271
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4271
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17084
clock cycles taken is 4272
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  534
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17088
clock cycles taken is 4273
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6408
Moving to Memory stage
moving to write back!
Current address(PC_value) is17092
clock cycles taken is 4274
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6412
Moving to Memory stage
moving to write back!
Current address(PC_value) is17096
clock cycles taken is 4275
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6416
Moving to Memory stage
moving to write back!
Current address(PC_value) is17100
clock cycles taken is 4276
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17104
clock cycles taken is 4277
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4277
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is17108
clock cycles taken is 4278
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17112
clock cycles taken is 4279
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4279
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17116
clock cycles taken is 4280
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  535
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17120
clock cycles taken is 4281
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6420
Moving to Memory stage
moving to write back!
Current address(PC_value) is17124
clock cycles taken is 4282
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6424
Moving to Memory stage
moving to write back!
Current address(PC_value) is17128
clock cycles taken is 4283
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6428
Moving to Memory stage
moving to write back!
Current address(PC_value) is17132
clock cycles taken is 4284
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17136
clock cycles taken is 4285
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4285
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is17140
clock cycles taken is 4286
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17144
clock cycles taken is 4287
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4287
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17148
clock cycles taken is 4288
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  536
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17152
clock cycles taken is 4289
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6432
Moving to Memory stage
moving to write back!
Current address(PC_value) is17156
clock cycles taken is 4290
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6436
Moving to Memory stage
moving to write back!
Current address(PC_value) is17160
clock cycles taken is 4291
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6440
Moving to Memory stage
moving to write back!
Current address(PC_value) is17164
clock cycles taken is 4292
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17168
clock cycles taken is 4293
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4293
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is17172
clock cycles taken is 4294
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17176
clock cycles taken is 4295
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4295
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is17180
clock cycles taken is 4296
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  537
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17184
clock cycles taken is 4297
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6444
Moving to Memory stage
moving to write back!
Current address(PC_value) is17188
clock cycles taken is 4298
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6448
Moving to Memory stage
moving to write back!
Current address(PC_value) is17192
clock cycles taken is 4299
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6452
Moving to Memory stage
moving to write back!
Current address(PC_value) is17196
clock cycles taken is 4300
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17200
clock cycles taken is 4301
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4301
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is17204
clock cycles taken is 4302
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17208
clock cycles taken is 4303
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4303
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17212
clock cycles taken is 4304
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  538
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17216
clock cycles taken is 4305
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6456
Moving to Memory stage
moving to write back!
Current address(PC_value) is17220
clock cycles taken is 4306
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6460
Moving to Memory stage
moving to write back!
Current address(PC_value) is17224
clock cycles taken is 4307
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6464
Moving to Memory stage
moving to write back!
Current address(PC_value) is17228
clock cycles taken is 4308
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17232
clock cycles taken is 4309
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4309
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17236
clock cycles taken is 4310
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17240
clock cycles taken is 4311
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4311
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is17244
clock cycles taken is 4312
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  539
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17248
clock cycles taken is 4313
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6468
Moving to Memory stage
moving to write back!
Current address(PC_value) is17252
clock cycles taken is 4314
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6472
Moving to Memory stage
moving to write back!
Current address(PC_value) is17256
clock cycles taken is 4315
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6476
Moving to Memory stage
moving to write back!
Current address(PC_value) is17260
clock cycles taken is 4316
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17264
clock cycles taken is 4317
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4317
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is17268
clock cycles taken is 4318
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17272
clock cycles taken is 4319
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4319
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is17276
clock cycles taken is 4320
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  540
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17280
clock cycles taken is 4321
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6480
Moving to Memory stage
moving to write back!
Current address(PC_value) is17284
clock cycles taken is 4322
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6484
Moving to Memory stage
moving to write back!
Current address(PC_value) is17288
clock cycles taken is 4323
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6488
Moving to Memory stage
moving to write back!
Current address(PC_value) is17292
clock cycles taken is 4324
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17296
clock cycles taken is 4325
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4325
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is17300
clock cycles taken is 4326
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17304
clock cycles taken is 4327
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4327
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17308
clock cycles taken is 4328
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  541
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17312
clock cycles taken is 4329
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6492
Moving to Memory stage
moving to write back!
Current address(PC_value) is17316
clock cycles taken is 4330
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6496
Moving to Memory stage
moving to write back!
Current address(PC_value) is17320
clock cycles taken is 4331
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6500
Moving to Memory stage
moving to write back!
Current address(PC_value) is17324
clock cycles taken is 4332
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17328
clock cycles taken is 4333
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4333
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17332
clock cycles taken is 4334
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17336
clock cycles taken is 4335
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4335
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is17340
clock cycles taken is 4336
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  542
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17344
clock cycles taken is 4337
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6504
Moving to Memory stage
moving to write back!
Current address(PC_value) is17348
clock cycles taken is 4338
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6508
Moving to Memory stage
moving to write back!
Current address(PC_value) is17352
clock cycles taken is 4339
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6512
Moving to Memory stage
moving to write back!
Current address(PC_value) is17356
clock cycles taken is 4340
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17360
clock cycles taken is 4341
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4341
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is17364
clock cycles taken is 4342
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17368
clock cycles taken is 4343
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4343
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is17372
clock cycles taken is 4344
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  543
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17376
clock cycles taken is 4345
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6516
Moving to Memory stage
moving to write back!
Current address(PC_value) is17380
clock cycles taken is 4346
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6520
Moving to Memory stage
moving to write back!
Current address(PC_value) is17384
clock cycles taken is 4347
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6524
Moving to Memory stage
moving to write back!
Current address(PC_value) is17388
clock cycles taken is 4348
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17392
clock cycles taken is 4349
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4349
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is17396
clock cycles taken is 4350
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17400
clock cycles taken is 4351
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4351
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is17404
clock cycles taken is 4352
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  544
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17408
clock cycles taken is 4353
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6528
Moving to Memory stage
moving to write back!
Current address(PC_value) is17412
clock cycles taken is 4354
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6532
Moving to Memory stage
moving to write back!
Current address(PC_value) is17416
clock cycles taken is 4355
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6536
Moving to Memory stage
moving to write back!
Current address(PC_value) is17420
clock cycles taken is 4356
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17424
clock cycles taken is 4357
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4357
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17428
clock cycles taken is 4358
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17432
clock cycles taken is 4359
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4359
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17436
clock cycles taken is 4360
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  545
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17440
clock cycles taken is 4361
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6540
Moving to Memory stage
moving to write back!
Current address(PC_value) is17444
clock cycles taken is 4362
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6544
Moving to Memory stage
moving to write back!
Current address(PC_value) is17448
clock cycles taken is 4363
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6548
Moving to Memory stage
moving to write back!
Current address(PC_value) is17452
clock cycles taken is 4364
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17456
clock cycles taken is 4365
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4365
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17460
clock cycles taken is 4366
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17464
clock cycles taken is 4367
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4367
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17468
clock cycles taken is 4368
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  546
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17472
clock cycles taken is 4369
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6552
Moving to Memory stage
moving to write back!
Current address(PC_value) is17476
clock cycles taken is 4370
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6556
Moving to Memory stage
moving to write back!
Current address(PC_value) is17480
clock cycles taken is 4371
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6560
Moving to Memory stage
moving to write back!
Current address(PC_value) is17484
clock cycles taken is 4372
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17488
clock cycles taken is 4373
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4373
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17492
clock cycles taken is 4374
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17496
clock cycles taken is 4375
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4375
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is17500
clock cycles taken is 4376
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  547
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17504
clock cycles taken is 4377
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6564
Moving to Memory stage
moving to write back!
Current address(PC_value) is17508
clock cycles taken is 4378
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6568
Moving to Memory stage
moving to write back!
Current address(PC_value) is17512
clock cycles taken is 4379
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6572
Moving to Memory stage
moving to write back!
Current address(PC_value) is17516
clock cycles taken is 4380
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17520
clock cycles taken is 4381
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4381
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is17524
clock cycles taken is 4382
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17528
clock cycles taken is 4383
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4383
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is17532
clock cycles taken is 4384
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  548
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17536
clock cycles taken is 4385
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6576
Moving to Memory stage
moving to write back!
Current address(PC_value) is17540
clock cycles taken is 4386
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6580
Moving to Memory stage
moving to write back!
Current address(PC_value) is17544
clock cycles taken is 4387
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6584
Moving to Memory stage
moving to write back!
Current address(PC_value) is17548
clock cycles taken is 4388
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17552
clock cycles taken is 4389
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4389
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17556
clock cycles taken is 4390
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17560
clock cycles taken is 4391
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4391
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17564
clock cycles taken is 4392
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  549
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17568
clock cycles taken is 4393
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6588
Moving to Memory stage
moving to write back!
Current address(PC_value) is17572
clock cycles taken is 4394
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6592
Moving to Memory stage
moving to write back!
Current address(PC_value) is17576
clock cycles taken is 4395
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6596
Moving to Memory stage
moving to write back!
Current address(PC_value) is17580
clock cycles taken is 4396
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17584
clock cycles taken is 4397
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4397
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17588
clock cycles taken is 4398
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17592
clock cycles taken is 4399
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4399
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17596
clock cycles taken is 4400
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  550
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17600
clock cycles taken is 4401
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6600
Moving to Memory stage
moving to write back!
Current address(PC_value) is17604
clock cycles taken is 4402
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6604
Moving to Memory stage
moving to write back!
Current address(PC_value) is17608
clock cycles taken is 4403
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6608
Moving to Memory stage
moving to write back!
Current address(PC_value) is17612
clock cycles taken is 4404
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17616
clock cycles taken is 4405
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4405
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17620
clock cycles taken is 4406
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17624
clock cycles taken is 4407
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4407
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is17628
clock cycles taken is 4408
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  551
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17632
clock cycles taken is 4409
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6612
Moving to Memory stage
moving to write back!
Current address(PC_value) is17636
clock cycles taken is 4410
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6616
Moving to Memory stage
moving to write back!
Current address(PC_value) is17640
clock cycles taken is 4411
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6620
Moving to Memory stage
moving to write back!
Current address(PC_value) is17644
clock cycles taken is 4412
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17648
clock cycles taken is 4413
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4413
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is17652
clock cycles taken is 4414
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17656
clock cycles taken is 4415
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4415
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is17660
clock cycles taken is 4416
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  552
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17664
clock cycles taken is 4417
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6624
Moving to Memory stage
moving to write back!
Current address(PC_value) is17668
clock cycles taken is 4418
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6628
Moving to Memory stage
moving to write back!
Current address(PC_value) is17672
clock cycles taken is 4419
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6632
Moving to Memory stage
moving to write back!
Current address(PC_value) is17676
clock cycles taken is 4420
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17680
clock cycles taken is 4421
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4421
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17684
clock cycles taken is 4422
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17688
clock cycles taken is 4423
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4423
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17692
clock cycles taken is 4424
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  553
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17696
clock cycles taken is 4425
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6636
Moving to Memory stage
moving to write back!
Current address(PC_value) is17700
clock cycles taken is 4426
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6640
Moving to Memory stage
moving to write back!
Current address(PC_value) is17704
clock cycles taken is 4427
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6644
Moving to Memory stage
moving to write back!
Current address(PC_value) is17708
clock cycles taken is 4428
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17712
clock cycles taken is 4429
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4429
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17716
clock cycles taken is 4430
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17720
clock cycles taken is 4431
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4431
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is17724
clock cycles taken is 4432
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  554
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17728
clock cycles taken is 4433
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6648
Moving to Memory stage
moving to write back!
Current address(PC_value) is17732
clock cycles taken is 4434
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6652
Moving to Memory stage
moving to write back!
Current address(PC_value) is17736
clock cycles taken is 4435
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6656
Moving to Memory stage
moving to write back!
Current address(PC_value) is17740
clock cycles taken is 4436
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17744
clock cycles taken is 4437
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4437
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is17748
clock cycles taken is 4438
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17752
clock cycles taken is 4439
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4439
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is17756
clock cycles taken is 4440
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  555
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17760
clock cycles taken is 4441
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6660
Moving to Memory stage
moving to write back!
Current address(PC_value) is17764
clock cycles taken is 4442
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6664
Moving to Memory stage
moving to write back!
Current address(PC_value) is17768
clock cycles taken is 4443
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6668
Moving to Memory stage
moving to write back!
Current address(PC_value) is17772
clock cycles taken is 4444
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17776
clock cycles taken is 4445
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4445
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is17780
clock cycles taken is 4446
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17784
clock cycles taken is 4447
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4447
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17788
clock cycles taken is 4448
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  556
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17792
clock cycles taken is 4449
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6672
Moving to Memory stage
moving to write back!
Current address(PC_value) is17796
clock cycles taken is 4450
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6676
Moving to Memory stage
moving to write back!
Current address(PC_value) is17800
clock cycles taken is 4451
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6680
Moving to Memory stage
moving to write back!
Current address(PC_value) is17804
clock cycles taken is 4452
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17808
clock cycles taken is 4453
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4453
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17812
clock cycles taken is 4454
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17816
clock cycles taken is 4455
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4455
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17820
clock cycles taken is 4456
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  557
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17824
clock cycles taken is 4457
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6684
Moving to Memory stage
moving to write back!
Current address(PC_value) is17828
clock cycles taken is 4458
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6688
Moving to Memory stage
moving to write back!
Current address(PC_value) is17832
clock cycles taken is 4459
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6692
Moving to Memory stage
moving to write back!
Current address(PC_value) is17836
clock cycles taken is 4460
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17840
clock cycles taken is 4461
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4461
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is17844
clock cycles taken is 4462
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17848
clock cycles taken is 4463
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4463
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17852
clock cycles taken is 4464
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  558
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17856
clock cycles taken is 4465
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6696
Moving to Memory stage
moving to write back!
Current address(PC_value) is17860
clock cycles taken is 4466
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6700
Moving to Memory stage
moving to write back!
Current address(PC_value) is17864
clock cycles taken is 4467
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6704
Moving to Memory stage
moving to write back!
Current address(PC_value) is17868
clock cycles taken is 4468
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17872
clock cycles taken is 4469
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4469
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is17876
clock cycles taken is 4470
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17880
clock cycles taken is 4471
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4471
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17884
clock cycles taken is 4472
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  559
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17888
clock cycles taken is 4473
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6708
Moving to Memory stage
moving to write back!
Current address(PC_value) is17892
clock cycles taken is 4474
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6712
Moving to Memory stage
moving to write back!
Current address(PC_value) is17896
clock cycles taken is 4475
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6716
Moving to Memory stage
moving to write back!
Current address(PC_value) is17900
clock cycles taken is 4476
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17904
clock cycles taken is 4477
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4477
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is17908
clock cycles taken is 4478
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17912
clock cycles taken is 4479
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4479
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is17916
clock cycles taken is 4480
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  560
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17920
clock cycles taken is 4481
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6720
Moving to Memory stage
moving to write back!
Current address(PC_value) is17924
clock cycles taken is 4482
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6724
Moving to Memory stage
moving to write back!
Current address(PC_value) is17928
clock cycles taken is 4483
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6728
Moving to Memory stage
moving to write back!
Current address(PC_value) is17932
clock cycles taken is 4484
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17936
clock cycles taken is 4485
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4485
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is17940
clock cycles taken is 4486
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17944
clock cycles taken is 4487
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4487
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is17948
clock cycles taken is 4488
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  561
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17952
clock cycles taken is 4489
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6732
Moving to Memory stage
moving to write back!
Current address(PC_value) is17956
clock cycles taken is 4490
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6736
Moving to Memory stage
moving to write back!
Current address(PC_value) is17960
clock cycles taken is 4491
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6740
Moving to Memory stage
moving to write back!
Current address(PC_value) is17964
clock cycles taken is 4492
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is17968
clock cycles taken is 4493
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4493
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is17972
clock cycles taken is 4494
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is17976
clock cycles taken is 4495
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4495
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is17980
clock cycles taken is 4496
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  562
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is17984
clock cycles taken is 4497
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6744
Moving to Memory stage
moving to write back!
Current address(PC_value) is17988
clock cycles taken is 4498
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6748
Moving to Memory stage
moving to write back!
Current address(PC_value) is17992
clock cycles taken is 4499
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6752
Moving to Memory stage
moving to write back!
Current address(PC_value) is17996
clock cycles taken is 4500
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18000
clock cycles taken is 4501
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4501
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is18004
clock cycles taken is 4502
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18008
clock cycles taken is 4503
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4503
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is18012
clock cycles taken is 4504
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  563
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18016
clock cycles taken is 4505
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6756
Moving to Memory stage
moving to write back!
Current address(PC_value) is18020
clock cycles taken is 4506
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6760
Moving to Memory stage
moving to write back!
Current address(PC_value) is18024
clock cycles taken is 4507
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6764
Moving to Memory stage
moving to write back!
Current address(PC_value) is18028
clock cycles taken is 4508
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18032
clock cycles taken is 4509
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4509
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is18036
clock cycles taken is 4510
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18040
clock cycles taken is 4511
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4511
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18044
clock cycles taken is 4512
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  564
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18048
clock cycles taken is 4513
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6768
Moving to Memory stage
moving to write back!
Current address(PC_value) is18052
clock cycles taken is 4514
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6772
Moving to Memory stage
moving to write back!
Current address(PC_value) is18056
clock cycles taken is 4515
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6776
Moving to Memory stage
moving to write back!
Current address(PC_value) is18060
clock cycles taken is 4516
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18064
clock cycles taken is 4517
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4517
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18068
clock cycles taken is 4518
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18072
clock cycles taken is 4519
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4519
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18076
clock cycles taken is 4520
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  565
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18080
clock cycles taken is 4521
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6780
Moving to Memory stage
moving to write back!
Current address(PC_value) is18084
clock cycles taken is 4522
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6784
Moving to Memory stage
moving to write back!
Current address(PC_value) is18088
clock cycles taken is 4523
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6788
Moving to Memory stage
moving to write back!
Current address(PC_value) is18092
clock cycles taken is 4524
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18096
clock cycles taken is 4525
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4525
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is18100
clock cycles taken is 4526
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18104
clock cycles taken is 4527
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4527
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18108
clock cycles taken is 4528
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  566
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18112
clock cycles taken is 4529
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6792
Moving to Memory stage
moving to write back!
Current address(PC_value) is18116
clock cycles taken is 4530
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6796
Moving to Memory stage
moving to write back!
Current address(PC_value) is18120
clock cycles taken is 4531
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6800
Moving to Memory stage
moving to write back!
Current address(PC_value) is18124
clock cycles taken is 4532
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18128
clock cycles taken is 4533
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4533
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18132
clock cycles taken is 4534
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18136
clock cycles taken is 4535
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4535
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is18140
clock cycles taken is 4536
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  567
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18144
clock cycles taken is 4537
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6804
Moving to Memory stage
moving to write back!
Current address(PC_value) is18148
clock cycles taken is 4538
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6808
Moving to Memory stage
moving to write back!
Current address(PC_value) is18152
clock cycles taken is 4539
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6812
Moving to Memory stage
moving to write back!
Current address(PC_value) is18156
clock cycles taken is 4540
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18160
clock cycles taken is 4541
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4541
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18164
clock cycles taken is 4542
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18168
clock cycles taken is 4543
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4543
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18172
clock cycles taken is 4544
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  568
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18176
clock cycles taken is 4545
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6816
Moving to Memory stage
moving to write back!
Current address(PC_value) is18180
clock cycles taken is 4546
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6820
Moving to Memory stage
moving to write back!
Current address(PC_value) is18184
clock cycles taken is 4547
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6824
Moving to Memory stage
moving to write back!
Current address(PC_value) is18188
clock cycles taken is 4548
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18192
clock cycles taken is 4549
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4549
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18196
clock cycles taken is 4550
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18200
clock cycles taken is 4551
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4551
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18204
clock cycles taken is 4552
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  569
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18208
clock cycles taken is 4553
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6828
Moving to Memory stage
moving to write back!
Current address(PC_value) is18212
clock cycles taken is 4554
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6832
Moving to Memory stage
moving to write back!
Current address(PC_value) is18216
clock cycles taken is 4555
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6836
Moving to Memory stage
moving to write back!
Current address(PC_value) is18220
clock cycles taken is 4556
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18224
clock cycles taken is 4557
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4557
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18228
clock cycles taken is 4558
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18232
clock cycles taken is 4559
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4559
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18236
clock cycles taken is 4560
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  570
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18240
clock cycles taken is 4561
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6840
Moving to Memory stage
moving to write back!
Current address(PC_value) is18244
clock cycles taken is 4562
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6844
Moving to Memory stage
moving to write back!
Current address(PC_value) is18248
clock cycles taken is 4563
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6848
Moving to Memory stage
moving to write back!
Current address(PC_value) is18252
clock cycles taken is 4564
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18256
clock cycles taken is 4565
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4565
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is18260
clock cycles taken is 4566
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18264
clock cycles taken is 4567
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4567
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18268
clock cycles taken is 4568
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  571
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18272
clock cycles taken is 4569
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6852
Moving to Memory stage
moving to write back!
Current address(PC_value) is18276
clock cycles taken is 4570
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6856
Moving to Memory stage
moving to write back!
Current address(PC_value) is18280
clock cycles taken is 4571
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6860
Moving to Memory stage
moving to write back!
Current address(PC_value) is18284
clock cycles taken is 4572
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18288
clock cycles taken is 4573
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4573
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is18292
clock cycles taken is 4574
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18296
clock cycles taken is 4575
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4575
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18300
clock cycles taken is 4576
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  572
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18304
clock cycles taken is 4577
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6864
Moving to Memory stage
moving to write back!
Current address(PC_value) is18308
clock cycles taken is 4578
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6868
Moving to Memory stage
moving to write back!
Current address(PC_value) is18312
clock cycles taken is 4579
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6872
Moving to Memory stage
moving to write back!
Current address(PC_value) is18316
clock cycles taken is 4580
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18320
clock cycles taken is 4581
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4581
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is18324
clock cycles taken is 4582
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18328
clock cycles taken is 4583
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4583
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is18332
clock cycles taken is 4584
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  573
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18336
clock cycles taken is 4585
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6876
Moving to Memory stage
moving to write back!
Current address(PC_value) is18340
clock cycles taken is 4586
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6880
Moving to Memory stage
moving to write back!
Current address(PC_value) is18344
clock cycles taken is 4587
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6884
Moving to Memory stage
moving to write back!
Current address(PC_value) is18348
clock cycles taken is 4588
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18352
clock cycles taken is 4589
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4589
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is18356
clock cycles taken is 4590
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18360
clock cycles taken is 4591
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4591
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18364
clock cycles taken is 4592
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  574
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18368
clock cycles taken is 4593
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6888
Moving to Memory stage
moving to write back!
Current address(PC_value) is18372
clock cycles taken is 4594
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6892
Moving to Memory stage
moving to write back!
Current address(PC_value) is18376
clock cycles taken is 4595
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6896
Moving to Memory stage
moving to write back!
Current address(PC_value) is18380
clock cycles taken is 4596
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18384
clock cycles taken is 4597
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4597
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18388
clock cycles taken is 4598
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18392
clock cycles taken is 4599
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4599
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18396
clock cycles taken is 4600
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  575
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18400
clock cycles taken is 4601
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6900
Moving to Memory stage
moving to write back!
Current address(PC_value) is18404
clock cycles taken is 4602
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6904
Moving to Memory stage
moving to write back!
Current address(PC_value) is18408
clock cycles taken is 4603
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6908
Moving to Memory stage
moving to write back!
Current address(PC_value) is18412
clock cycles taken is 4604
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18416
clock cycles taken is 4605
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4605
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is18420
clock cycles taken is 4606
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18424
clock cycles taken is 4607
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4607
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is18428
clock cycles taken is 4608
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  576
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18432
clock cycles taken is 4609
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6912
Moving to Memory stage
moving to write back!
Current address(PC_value) is18436
clock cycles taken is 4610
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6916
Moving to Memory stage
moving to write back!
Current address(PC_value) is18440
clock cycles taken is 4611
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6920
Moving to Memory stage
moving to write back!
Current address(PC_value) is18444
clock cycles taken is 4612
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18448
clock cycles taken is 4613
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4613
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is18452
clock cycles taken is 4614
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18456
clock cycles taken is 4615
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4615
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18460
clock cycles taken is 4616
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  577
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18464
clock cycles taken is 4617
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6924
Moving to Memory stage
moving to write back!
Current address(PC_value) is18468
clock cycles taken is 4618
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6928
Moving to Memory stage
moving to write back!
Current address(PC_value) is18472
clock cycles taken is 4619
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6932
Moving to Memory stage
moving to write back!
Current address(PC_value) is18476
clock cycles taken is 4620
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18480
clock cycles taken is 4621
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4621
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18484
clock cycles taken is 4622
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18488
clock cycles taken is 4623
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4623
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18492
clock cycles taken is 4624
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  578
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18496
clock cycles taken is 4625
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6936
Moving to Memory stage
moving to write back!
Current address(PC_value) is18500
clock cycles taken is 4626
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6940
Moving to Memory stage
moving to write back!
Current address(PC_value) is18504
clock cycles taken is 4627
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6944
Moving to Memory stage
moving to write back!
Current address(PC_value) is18508
clock cycles taken is 4628
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18512
clock cycles taken is 4629
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4629
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is18516
clock cycles taken is 4630
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18520
clock cycles taken is 4631
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4631
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18524
clock cycles taken is 4632
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  579
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18528
clock cycles taken is 4633
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6948
Moving to Memory stage
moving to write back!
Current address(PC_value) is18532
clock cycles taken is 4634
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6952
Moving to Memory stage
moving to write back!
Current address(PC_value) is18536
clock cycles taken is 4635
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6956
Moving to Memory stage
moving to write back!
Current address(PC_value) is18540
clock cycles taken is 4636
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18544
clock cycles taken is 4637
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4637
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18548
clock cycles taken is 4638
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18552
clock cycles taken is 4639
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4639
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is18556
clock cycles taken is 4640
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  580
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18560
clock cycles taken is 4641
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6960
Moving to Memory stage
moving to write back!
Current address(PC_value) is18564
clock cycles taken is 4642
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6964
Moving to Memory stage
moving to write back!
Current address(PC_value) is18568
clock cycles taken is 4643
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6968
Moving to Memory stage
moving to write back!
Current address(PC_value) is18572
clock cycles taken is 4644
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18576
clock cycles taken is 4645
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4645
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18580
clock cycles taken is 4646
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18584
clock cycles taken is 4647
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4647
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18588
clock cycles taken is 4648
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  581
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18592
clock cycles taken is 4649
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6972
Moving to Memory stage
moving to write back!
Current address(PC_value) is18596
clock cycles taken is 4650
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6976
Moving to Memory stage
moving to write back!
Current address(PC_value) is18600
clock cycles taken is 4651
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6980
Moving to Memory stage
moving to write back!
Current address(PC_value) is18604
clock cycles taken is 4652
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18608
clock cycles taken is 4653
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4653
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18612
clock cycles taken is 4654
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18616
clock cycles taken is 4655
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4655
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18620
clock cycles taken is 4656
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  582
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18624
clock cycles taken is 4657
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6984
Moving to Memory stage
moving to write back!
Current address(PC_value) is18628
clock cycles taken is 4658
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  6988
Moving to Memory stage
moving to write back!
Current address(PC_value) is18632
clock cycles taken is 4659
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  6992
Moving to Memory stage
moving to write back!
Current address(PC_value) is18636
clock cycles taken is 4660
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18640
clock cycles taken is 4661
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4661
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18644
clock cycles taken is 4662
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18648
clock cycles taken is 4663
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4663
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18652
clock cycles taken is 4664
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  583
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18656
clock cycles taken is 4665
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  6996
Moving to Memory stage
moving to write back!
Current address(PC_value) is18660
clock cycles taken is 4666
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7000
Moving to Memory stage
moving to write back!
Current address(PC_value) is18664
clock cycles taken is 4667
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7004
Moving to Memory stage
moving to write back!
Current address(PC_value) is18668
clock cycles taken is 4668
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18672
clock cycles taken is 4669
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4669
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18676
clock cycles taken is 4670
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18680
clock cycles taken is 4671
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4671
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is18684
clock cycles taken is 4672
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  584
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18688
clock cycles taken is 4673
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7008
Moving to Memory stage
moving to write back!
Current address(PC_value) is18692
clock cycles taken is 4674
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7012
Moving to Memory stage
moving to write back!
Current address(PC_value) is18696
clock cycles taken is 4675
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7016
Moving to Memory stage
moving to write back!
Current address(PC_value) is18700
clock cycles taken is 4676
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18704
clock cycles taken is 4677
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4677
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18708
clock cycles taken is 4678
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18712
clock cycles taken is 4679
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4679
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18716
clock cycles taken is 4680
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  585
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18720
clock cycles taken is 4681
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7020
Moving to Memory stage
moving to write back!
Current address(PC_value) is18724
clock cycles taken is 4682
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7024
Moving to Memory stage
moving to write back!
Current address(PC_value) is18728
clock cycles taken is 4683
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7028
Moving to Memory stage
moving to write back!
Current address(PC_value) is18732
clock cycles taken is 4684
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18736
clock cycles taken is 4685
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4685
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18740
clock cycles taken is 4686
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18744
clock cycles taken is 4687
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4687
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18748
clock cycles taken is 4688
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  586
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18752
clock cycles taken is 4689
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7032
Moving to Memory stage
moving to write back!
Current address(PC_value) is18756
clock cycles taken is 4690
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7036
Moving to Memory stage
moving to write back!
Current address(PC_value) is18760
clock cycles taken is 4691
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7040
Moving to Memory stage
moving to write back!
Current address(PC_value) is18764
clock cycles taken is 4692
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18768
clock cycles taken is 4693
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4693
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18772
clock cycles taken is 4694
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18776
clock cycles taken is 4695
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4695
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18780
clock cycles taken is 4696
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  587
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18784
clock cycles taken is 4697
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7044
Moving to Memory stage
moving to write back!
Current address(PC_value) is18788
clock cycles taken is 4698
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7048
Moving to Memory stage
moving to write back!
Current address(PC_value) is18792
clock cycles taken is 4699
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7052
Moving to Memory stage
moving to write back!
Current address(PC_value) is18796
clock cycles taken is 4700
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18800
clock cycles taken is 4701
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4701
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is18804
clock cycles taken is 4702
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18808
clock cycles taken is 4703
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4703
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is18812
clock cycles taken is 4704
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  588
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18816
clock cycles taken is 4705
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7056
Moving to Memory stage
moving to write back!
Current address(PC_value) is18820
clock cycles taken is 4706
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7060
Moving to Memory stage
moving to write back!
Current address(PC_value) is18824
clock cycles taken is 4707
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7064
Moving to Memory stage
moving to write back!
Current address(PC_value) is18828
clock cycles taken is 4708
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18832
clock cycles taken is 4709
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4709
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18836
clock cycles taken is 4710
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18840
clock cycles taken is 4711
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4711
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18844
clock cycles taken is 4712
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  589
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18848
clock cycles taken is 4713
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7068
Moving to Memory stage
moving to write back!
Current address(PC_value) is18852
clock cycles taken is 4714
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7072
Moving to Memory stage
moving to write back!
Current address(PC_value) is18856
clock cycles taken is 4715
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7076
Moving to Memory stage
moving to write back!
Current address(PC_value) is18860
clock cycles taken is 4716
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18864
clock cycles taken is 4717
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4717
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18868
clock cycles taken is 4718
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18872
clock cycles taken is 4719
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4719
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18876
clock cycles taken is 4720
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  590
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18880
clock cycles taken is 4721
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7080
Moving to Memory stage
moving to write back!
Current address(PC_value) is18884
clock cycles taken is 4722
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7084
Moving to Memory stage
moving to write back!
Current address(PC_value) is18888
clock cycles taken is 4723
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7088
Moving to Memory stage
moving to write back!
Current address(PC_value) is18892
clock cycles taken is 4724
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18896
clock cycles taken is 4725
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4725
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is18900
clock cycles taken is 4726
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18904
clock cycles taken is 4727
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4727
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is18908
clock cycles taken is 4728
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  591
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18912
clock cycles taken is 4729
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7092
Moving to Memory stage
moving to write back!
Current address(PC_value) is18916
clock cycles taken is 4730
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7096
Moving to Memory stage
moving to write back!
Current address(PC_value) is18920
clock cycles taken is 4731
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7100
Moving to Memory stage
moving to write back!
Current address(PC_value) is18924
clock cycles taken is 4732
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18928
clock cycles taken is 4733
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4733
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is18932
clock cycles taken is 4734
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18936
clock cycles taken is 4735
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4735
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18940
clock cycles taken is 4736
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  592
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18944
clock cycles taken is 4737
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7104
Moving to Memory stage
moving to write back!
Current address(PC_value) is18948
clock cycles taken is 4738
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7108
Moving to Memory stage
moving to write back!
Current address(PC_value) is18952
clock cycles taken is 4739
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7112
Moving to Memory stage
moving to write back!
Current address(PC_value) is18956
clock cycles taken is 4740
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18960
clock cycles taken is 4741
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4741
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is18964
clock cycles taken is 4742
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is18968
clock cycles taken is 4743
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4743
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is18972
clock cycles taken is 4744
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  593
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is18976
clock cycles taken is 4745
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7116
Moving to Memory stage
moving to write back!
Current address(PC_value) is18980
clock cycles taken is 4746
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7120
Moving to Memory stage
moving to write back!
Current address(PC_value) is18984
clock cycles taken is 4747
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7124
Moving to Memory stage
moving to write back!
Current address(PC_value) is18988
clock cycles taken is 4748
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is18992
clock cycles taken is 4749
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4749
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is18996
clock cycles taken is 4750
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19000
clock cycles taken is 4751
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4751
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19004
clock cycles taken is 4752
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  594
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19008
clock cycles taken is 4753
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7128
Moving to Memory stage
moving to write back!
Current address(PC_value) is19012
clock cycles taken is 4754
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7132
Moving to Memory stage
moving to write back!
Current address(PC_value) is19016
clock cycles taken is 4755
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7136
Moving to Memory stage
moving to write back!
Current address(PC_value) is19020
clock cycles taken is 4756
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19024
clock cycles taken is 4757
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4757
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is19028
clock cycles taken is 4758
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19032
clock cycles taken is 4759
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4759
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19036
clock cycles taken is 4760
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  595
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19040
clock cycles taken is 4761
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7140
Moving to Memory stage
moving to write back!
Current address(PC_value) is19044
clock cycles taken is 4762
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7144
Moving to Memory stage
moving to write back!
Current address(PC_value) is19048
clock cycles taken is 4763
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7148
Moving to Memory stage
moving to write back!
Current address(PC_value) is19052
clock cycles taken is 4764
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19056
clock cycles taken is 4765
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4765
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is19060
clock cycles taken is 4766
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19064
clock cycles taken is 4767
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4767
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is19068
clock cycles taken is 4768
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  596
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19072
clock cycles taken is 4769
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7152
Moving to Memory stage
moving to write back!
Current address(PC_value) is19076
clock cycles taken is 4770
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7156
Moving to Memory stage
moving to write back!
Current address(PC_value) is19080
clock cycles taken is 4771
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7160
Moving to Memory stage
moving to write back!
Current address(PC_value) is19084
clock cycles taken is 4772
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19088
clock cycles taken is 4773
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4773
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is19092
clock cycles taken is 4774
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19096
clock cycles taken is 4775
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4775
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19100
clock cycles taken is 4776
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  597
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19104
clock cycles taken is 4777
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7164
Moving to Memory stage
moving to write back!
Current address(PC_value) is19108
clock cycles taken is 4778
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7168
Moving to Memory stage
moving to write back!
Current address(PC_value) is19112
clock cycles taken is 4779
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7172
Moving to Memory stage
moving to write back!
Current address(PC_value) is19116
clock cycles taken is 4780
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19120
clock cycles taken is 4781
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4781
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19124
clock cycles taken is 4782
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19128
clock cycles taken is 4783
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4783
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is19132
clock cycles taken is 4784
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  598
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19136
clock cycles taken is 4785
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7176
Moving to Memory stage
moving to write back!
Current address(PC_value) is19140
clock cycles taken is 4786
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7180
Moving to Memory stage
moving to write back!
Current address(PC_value) is19144
clock cycles taken is 4787
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7184
Moving to Memory stage
moving to write back!
Current address(PC_value) is19148
clock cycles taken is 4788
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19152
clock cycles taken is 4789
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4789
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is19156
clock cycles taken is 4790
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19160
clock cycles taken is 4791
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4791
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is19164
clock cycles taken is 4792
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  599
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19168
clock cycles taken is 4793
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7188
Moving to Memory stage
moving to write back!
Current address(PC_value) is19172
clock cycles taken is 4794
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7192
Moving to Memory stage
moving to write back!
Current address(PC_value) is19176
clock cycles taken is 4795
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7196
Moving to Memory stage
moving to write back!
Current address(PC_value) is19180
clock cycles taken is 4796
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19184
clock cycles taken is 4797
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4797
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is19188
clock cycles taken is 4798
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19192
clock cycles taken is 4799
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4799
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19196
clock cycles taken is 4800
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  600
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19200
clock cycles taken is 4801
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7200
Moving to Memory stage
moving to write back!
Current address(PC_value) is19204
clock cycles taken is 4802
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7204
Moving to Memory stage
moving to write back!
Current address(PC_value) is19208
clock cycles taken is 4803
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7208
Moving to Memory stage
moving to write back!
Current address(PC_value) is19212
clock cycles taken is 4804
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19216
clock cycles taken is 4805
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4805
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19220
clock cycles taken is 4806
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19224
clock cycles taken is 4807
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4807
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is19228
clock cycles taken is 4808
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  601
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19232
clock cycles taken is 4809
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7212
Moving to Memory stage
moving to write back!
Current address(PC_value) is19236
clock cycles taken is 4810
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7216
Moving to Memory stage
moving to write back!
Current address(PC_value) is19240
clock cycles taken is 4811
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7220
Moving to Memory stage
moving to write back!
Current address(PC_value) is19244
clock cycles taken is 4812
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19248
clock cycles taken is 4813
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4813
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is19252
clock cycles taken is 4814
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19256
clock cycles taken is 4815
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4815
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is19260
clock cycles taken is 4816
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  602
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19264
clock cycles taken is 4817
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7224
Moving to Memory stage
moving to write back!
Current address(PC_value) is19268
clock cycles taken is 4818
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7228
Moving to Memory stage
moving to write back!
Current address(PC_value) is19272
clock cycles taken is 4819
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7232
Moving to Memory stage
moving to write back!
Current address(PC_value) is19276
clock cycles taken is 4820
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19280
clock cycles taken is 4821
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4821
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is19284
clock cycles taken is 4822
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19288
clock cycles taken is 4823
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4823
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is19292
clock cycles taken is 4824
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  603
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19296
clock cycles taken is 4825
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7236
Moving to Memory stage
moving to write back!
Current address(PC_value) is19300
clock cycles taken is 4826
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7240
Moving to Memory stage
moving to write back!
Current address(PC_value) is19304
clock cycles taken is 4827
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7244
Moving to Memory stage
moving to write back!
Current address(PC_value) is19308
clock cycles taken is 4828
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19312
clock cycles taken is 4829
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4829
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19316
clock cycles taken is 4830
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19320
clock cycles taken is 4831
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4831
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19324
clock cycles taken is 4832
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  604
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19328
clock cycles taken is 4833
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7248
Moving to Memory stage
moving to write back!
Current address(PC_value) is19332
clock cycles taken is 4834
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7252
Moving to Memory stage
moving to write back!
Current address(PC_value) is19336
clock cycles taken is 4835
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7256
Moving to Memory stage
moving to write back!
Current address(PC_value) is19340
clock cycles taken is 4836
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19344
clock cycles taken is 4837
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4837
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19348
clock cycles taken is 4838
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19352
clock cycles taken is 4839
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4839
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19356
clock cycles taken is 4840
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  605
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19360
clock cycles taken is 4841
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7260
Moving to Memory stage
moving to write back!
Current address(PC_value) is19364
clock cycles taken is 4842
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7264
Moving to Memory stage
moving to write back!
Current address(PC_value) is19368
clock cycles taken is 4843
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7268
Moving to Memory stage
moving to write back!
Current address(PC_value) is19372
clock cycles taken is 4844
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19376
clock cycles taken is 4845
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4845
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19380
clock cycles taken is 4846
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19384
clock cycles taken is 4847
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4847
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19388
clock cycles taken is 4848
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  606
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19392
clock cycles taken is 4849
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7272
Moving to Memory stage
moving to write back!
Current address(PC_value) is19396
clock cycles taken is 4850
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7276
Moving to Memory stage
moving to write back!
Current address(PC_value) is19400
clock cycles taken is 4851
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7280
Moving to Memory stage
moving to write back!
Current address(PC_value) is19404
clock cycles taken is 4852
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19408
clock cycles taken is 4853
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4853
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is19412
clock cycles taken is 4854
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19416
clock cycles taken is 4855
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4855
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is19420
clock cycles taken is 4856
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  607
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19424
clock cycles taken is 4857
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7284
Moving to Memory stage
moving to write back!
Current address(PC_value) is19428
clock cycles taken is 4858
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7288
Moving to Memory stage
moving to write back!
Current address(PC_value) is19432
clock cycles taken is 4859
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7292
Moving to Memory stage
moving to write back!
Current address(PC_value) is19436
clock cycles taken is 4860
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19440
clock cycles taken is 4861
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4861
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19444
clock cycles taken is 4862
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19448
clock cycles taken is 4863
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4863
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19452
clock cycles taken is 4864
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  608
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19456
clock cycles taken is 4865
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7296
Moving to Memory stage
moving to write back!
Current address(PC_value) is19460
clock cycles taken is 4866
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7300
Moving to Memory stage
moving to write back!
Current address(PC_value) is19464
clock cycles taken is 4867
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7304
Moving to Memory stage
moving to write back!
Current address(PC_value) is19468
clock cycles taken is 4868
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19472
clock cycles taken is 4869
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4869
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19476
clock cycles taken is 4870
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19480
clock cycles taken is 4871
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4871
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19484
clock cycles taken is 4872
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  609
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19488
clock cycles taken is 4873
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7308
Moving to Memory stage
moving to write back!
Current address(PC_value) is19492
clock cycles taken is 4874
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7312
Moving to Memory stage
moving to write back!
Current address(PC_value) is19496
clock cycles taken is 4875
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7316
Moving to Memory stage
moving to write back!
Current address(PC_value) is19500
clock cycles taken is 4876
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19504
clock cycles taken is 4877
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4877
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19508
clock cycles taken is 4878
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19512
clock cycles taken is 4879
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4879
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is19516
clock cycles taken is 4880
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  610
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19520
clock cycles taken is 4881
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7320
Moving to Memory stage
moving to write back!
Current address(PC_value) is19524
clock cycles taken is 4882
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7324
Moving to Memory stage
moving to write back!
Current address(PC_value) is19528
clock cycles taken is 4883
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7328
Moving to Memory stage
moving to write back!
Current address(PC_value) is19532
clock cycles taken is 4884
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19536
clock cycles taken is 4885
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4885
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is19540
clock cycles taken is 4886
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19544
clock cycles taken is 4887
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4887
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is19548
clock cycles taken is 4888
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  611
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19552
clock cycles taken is 4889
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7332
Moving to Memory stage
moving to write back!
Current address(PC_value) is19556
clock cycles taken is 4890
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7336
Moving to Memory stage
moving to write back!
Current address(PC_value) is19560
clock cycles taken is 4891
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7340
Moving to Memory stage
moving to write back!
Current address(PC_value) is19564
clock cycles taken is 4892
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19568
clock cycles taken is 4893
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4893
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19572
clock cycles taken is 4894
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19576
clock cycles taken is 4895
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4895
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19580
clock cycles taken is 4896
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  612
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19584
clock cycles taken is 4897
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7344
Moving to Memory stage
moving to write back!
Current address(PC_value) is19588
clock cycles taken is 4898
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7348
Moving to Memory stage
moving to write back!
Current address(PC_value) is19592
clock cycles taken is 4899
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7352
Moving to Memory stage
moving to write back!
Current address(PC_value) is19596
clock cycles taken is 4900
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19600
clock cycles taken is 4901
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4901
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19604
clock cycles taken is 4902
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19608
clock cycles taken is 4903
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4903
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19612
clock cycles taken is 4904
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  613
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19616
clock cycles taken is 4905
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7356
Moving to Memory stage
moving to write back!
Current address(PC_value) is19620
clock cycles taken is 4906
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7360
Moving to Memory stage
moving to write back!
Current address(PC_value) is19624
clock cycles taken is 4907
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7364
Moving to Memory stage
moving to write back!
Current address(PC_value) is19628
clock cycles taken is 4908
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19632
clock cycles taken is 4909
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4909
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19636
clock cycles taken is 4910
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19640
clock cycles taken is 4911
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4911
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is19644
clock cycles taken is 4912
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  614
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19648
clock cycles taken is 4913
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7368
Moving to Memory stage
moving to write back!
Current address(PC_value) is19652
clock cycles taken is 4914
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7372
Moving to Memory stage
moving to write back!
Current address(PC_value) is19656
clock cycles taken is 4915
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7376
Moving to Memory stage
moving to write back!
Current address(PC_value) is19660
clock cycles taken is 4916
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19664
clock cycles taken is 4917
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4917
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is19668
clock cycles taken is 4918
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19672
clock cycles taken is 4919
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4919
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is19676
clock cycles taken is 4920
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  615
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19680
clock cycles taken is 4921
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7380
Moving to Memory stage
moving to write back!
Current address(PC_value) is19684
clock cycles taken is 4922
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7384
Moving to Memory stage
moving to write back!
Current address(PC_value) is19688
clock cycles taken is 4923
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7388
Moving to Memory stage
moving to write back!
Current address(PC_value) is19692
clock cycles taken is 4924
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19696
clock cycles taken is 4925
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4925
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19700
clock cycles taken is 4926
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19704
clock cycles taken is 4927
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4927
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19708
clock cycles taken is 4928
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  616
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19712
clock cycles taken is 4929
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7392
Moving to Memory stage
moving to write back!
Current address(PC_value) is19716
clock cycles taken is 4930
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7396
Moving to Memory stage
moving to write back!
Current address(PC_value) is19720
clock cycles taken is 4931
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7400
Moving to Memory stage
moving to write back!
Current address(PC_value) is19724
clock cycles taken is 4932
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19728
clock cycles taken is 4933
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4933
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19732
clock cycles taken is 4934
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19736
clock cycles taken is 4935
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4935
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is19740
clock cycles taken is 4936
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  617
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19744
clock cycles taken is 4937
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7404
Moving to Memory stage
moving to write back!
Current address(PC_value) is19748
clock cycles taken is 4938
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7408
Moving to Memory stage
moving to write back!
Current address(PC_value) is19752
clock cycles taken is 4939
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7412
Moving to Memory stage
moving to write back!
Current address(PC_value) is19756
clock cycles taken is 4940
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19760
clock cycles taken is 4941
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4941
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is19764
clock cycles taken is 4942
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19768
clock cycles taken is 4943
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4943
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is19772
clock cycles taken is 4944
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  618
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19776
clock cycles taken is 4945
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7416
Moving to Memory stage
moving to write back!
Current address(PC_value) is19780
clock cycles taken is 4946
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7420
Moving to Memory stage
moving to write back!
Current address(PC_value) is19784
clock cycles taken is 4947
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7424
Moving to Memory stage
moving to write back!
Current address(PC_value) is19788
clock cycles taken is 4948
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19792
clock cycles taken is 4949
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4949
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is19796
clock cycles taken is 4950
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19800
clock cycles taken is 4951
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4951
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19804
clock cycles taken is 4952
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  619
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19808
clock cycles taken is 4953
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7428
Moving to Memory stage
moving to write back!
Current address(PC_value) is19812
clock cycles taken is 4954
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7432
Moving to Memory stage
moving to write back!
Current address(PC_value) is19816
clock cycles taken is 4955
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7436
Moving to Memory stage
moving to write back!
Current address(PC_value) is19820
clock cycles taken is 4956
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19824
clock cycles taken is 4957
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4957
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19828
clock cycles taken is 4958
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19832
clock cycles taken is 4959
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4959
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19836
clock cycles taken is 4960
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  620
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19840
clock cycles taken is 4961
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7440
Moving to Memory stage
moving to write back!
Current address(PC_value) is19844
clock cycles taken is 4962
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7444
Moving to Memory stage
moving to write back!
Current address(PC_value) is19848
clock cycles taken is 4963
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7448
Moving to Memory stage
moving to write back!
Current address(PC_value) is19852
clock cycles taken is 4964
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19856
clock cycles taken is 4965
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4965
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is19860
clock cycles taken is 4966
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19864
clock cycles taken is 4967
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4967
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19868
clock cycles taken is 4968
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  621
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19872
clock cycles taken is 4969
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7452
Moving to Memory stage
moving to write back!
Current address(PC_value) is19876
clock cycles taken is 4970
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7456
Moving to Memory stage
moving to write back!
Current address(PC_value) is19880
clock cycles taken is 4971
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7460
Moving to Memory stage
moving to write back!
Current address(PC_value) is19884
clock cycles taken is 4972
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19888
clock cycles taken is 4973
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4973
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is19892
clock cycles taken is 4974
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19896
clock cycles taken is 4975
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4975
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19900
clock cycles taken is 4976
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  622
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19904
clock cycles taken is 4977
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7464
Moving to Memory stage
moving to write back!
Current address(PC_value) is19908
clock cycles taken is 4978
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7468
Moving to Memory stage
moving to write back!
Current address(PC_value) is19912
clock cycles taken is 4979
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7472
Moving to Memory stage
moving to write back!
Current address(PC_value) is19916
clock cycles taken is 4980
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19920
clock cycles taken is 4981
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4981
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is19924
clock cycles taken is 4982
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19928
clock cycles taken is 4983
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4983
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is19932
clock cycles taken is 4984
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  623
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19936
clock cycles taken is 4985
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7476
Moving to Memory stage
moving to write back!
Current address(PC_value) is19940
clock cycles taken is 4986
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7480
Moving to Memory stage
moving to write back!
Current address(PC_value) is19944
clock cycles taken is 4987
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7484
Moving to Memory stage
moving to write back!
Current address(PC_value) is19948
clock cycles taken is 4988
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19952
clock cycles taken is 4989
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4989
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is19956
clock cycles taken is 4990
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19960
clock cycles taken is 4991
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4991
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is19964
clock cycles taken is 4992
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  624
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is19968
clock cycles taken is 4993
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7488
Moving to Memory stage
moving to write back!
Current address(PC_value) is19972
clock cycles taken is 4994
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7492
Moving to Memory stage
moving to write back!
Current address(PC_value) is19976
clock cycles taken is 4995
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7496
Moving to Memory stage
moving to write back!
Current address(PC_value) is19980
clock cycles taken is 4996
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is19984
clock cycles taken is 4997
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 4997
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is19988
clock cycles taken is 4998
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is19992
clock cycles taken is 4999
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 4999
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is19996
clock cycles taken is 5000
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  625
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20000
clock cycles taken is 5001
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7500
Moving to Memory stage
moving to write back!
Current address(PC_value) is20004
clock cycles taken is 5002
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7504
Moving to Memory stage
moving to write back!
Current address(PC_value) is20008
clock cycles taken is 5003
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7508
Moving to Memory stage
moving to write back!
Current address(PC_value) is20012
clock cycles taken is 5004
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20016
clock cycles taken is 5005
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5005
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is20020
clock cycles taken is 5006
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20024
clock cycles taken is 5007
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5007
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is20028
clock cycles taken is 5008
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  626
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20032
clock cycles taken is 5009
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7512
Moving to Memory stage
moving to write back!
Current address(PC_value) is20036
clock cycles taken is 5010
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7516
Moving to Memory stage
moving to write back!
Current address(PC_value) is20040
clock cycles taken is 5011
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7520
Moving to Memory stage
moving to write back!
Current address(PC_value) is20044
clock cycles taken is 5012
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20048
clock cycles taken is 5013
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5013
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is20052
clock cycles taken is 5014
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20056
clock cycles taken is 5015
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5015
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20060
clock cycles taken is 5016
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  627
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20064
clock cycles taken is 5017
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7524
Moving to Memory stage
moving to write back!
Current address(PC_value) is20068
clock cycles taken is 5018
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7528
Moving to Memory stage
moving to write back!
Current address(PC_value) is20072
clock cycles taken is 5019
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7532
Moving to Memory stage
moving to write back!
Current address(PC_value) is20076
clock cycles taken is 5020
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20080
clock cycles taken is 5021
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5021
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20084
clock cycles taken is 5022
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20088
clock cycles taken is 5023
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5023
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is20092
clock cycles taken is 5024
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  628
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20096
clock cycles taken is 5025
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7536
Moving to Memory stage
moving to write back!
Current address(PC_value) is20100
clock cycles taken is 5026
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7540
Moving to Memory stage
moving to write back!
Current address(PC_value) is20104
clock cycles taken is 5027
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7544
Moving to Memory stage
moving to write back!
Current address(PC_value) is20108
clock cycles taken is 5028
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20112
clock cycles taken is 5029
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5029
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20116
clock cycles taken is 5030
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20120
clock cycles taken is 5031
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5031
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20124
clock cycles taken is 5032
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  629
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20128
clock cycles taken is 5033
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7548
Moving to Memory stage
moving to write back!
Current address(PC_value) is20132
clock cycles taken is 5034
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7552
Moving to Memory stage
moving to write back!
Current address(PC_value) is20136
clock cycles taken is 5035
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7556
Moving to Memory stage
moving to write back!
Current address(PC_value) is20140
clock cycles taken is 5036
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20144
clock cycles taken is 5037
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5037
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20148
clock cycles taken is 5038
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20152
clock cycles taken is 5039
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5039
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20156
clock cycles taken is 5040
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  630
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20160
clock cycles taken is 5041
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7560
Moving to Memory stage
moving to write back!
Current address(PC_value) is20164
clock cycles taken is 5042
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7564
Moving to Memory stage
moving to write back!
Current address(PC_value) is20168
clock cycles taken is 5043
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7568
Moving to Memory stage
moving to write back!
Current address(PC_value) is20172
clock cycles taken is 5044
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20176
clock cycles taken is 5045
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5045
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20180
clock cycles taken is 5046
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20184
clock cycles taken is 5047
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5047
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is20188
clock cycles taken is 5048
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  631
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20192
clock cycles taken is 5049
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7572
Moving to Memory stage
moving to write back!
Current address(PC_value) is20196
clock cycles taken is 5050
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7576
Moving to Memory stage
moving to write back!
Current address(PC_value) is20200
clock cycles taken is 5051
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7580
Moving to Memory stage
moving to write back!
Current address(PC_value) is20204
clock cycles taken is 5052
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20208
clock cycles taken is 5053
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5053
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is20212
clock cycles taken is 5054
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20216
clock cycles taken is 5055
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5055
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is20220
clock cycles taken is 5056
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  632
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20224
clock cycles taken is 5057
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7584
Moving to Memory stage
moving to write back!
Current address(PC_value) is20228
clock cycles taken is 5058
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7588
Moving to Memory stage
moving to write back!
Current address(PC_value) is20232
clock cycles taken is 5059
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7592
Moving to Memory stage
moving to write back!
Current address(PC_value) is20236
clock cycles taken is 5060
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20240
clock cycles taken is 5061
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5061
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20244
clock cycles taken is 5062
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20248
clock cycles taken is 5063
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5063
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20252
clock cycles taken is 5064
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  633
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20256
clock cycles taken is 5065
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7596
Moving to Memory stage
moving to write back!
Current address(PC_value) is20260
clock cycles taken is 5066
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7600
Moving to Memory stage
moving to write back!
Current address(PC_value) is20264
clock cycles taken is 5067
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7604
Moving to Memory stage
moving to write back!
Current address(PC_value) is20268
clock cycles taken is 5068
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20272
clock cycles taken is 5069
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5069
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20276
clock cycles taken is 5070
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20280
clock cycles taken is 5071
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5071
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is20284
clock cycles taken is 5072
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  634
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20288
clock cycles taken is 5073
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7608
Moving to Memory stage
moving to write back!
Current address(PC_value) is20292
clock cycles taken is 5074
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7612
Moving to Memory stage
moving to write back!
Current address(PC_value) is20296
clock cycles taken is 5075
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7616
Moving to Memory stage
moving to write back!
Current address(PC_value) is20300
clock cycles taken is 5076
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20304
clock cycles taken is 5077
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5077
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is20308
clock cycles taken is 5078
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20312
clock cycles taken is 5079
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5079
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is20316
clock cycles taken is 5080
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  635
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20320
clock cycles taken is 5081
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7620
Moving to Memory stage
moving to write back!
Current address(PC_value) is20324
clock cycles taken is 5082
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7624
Moving to Memory stage
moving to write back!
Current address(PC_value) is20328
clock cycles taken is 5083
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7628
Moving to Memory stage
moving to write back!
Current address(PC_value) is20332
clock cycles taken is 5084
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20336
clock cycles taken is 5085
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5085
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is20340
clock cycles taken is 5086
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20344
clock cycles taken is 5087
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5087
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20348
clock cycles taken is 5088
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  636
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20352
clock cycles taken is 5089
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7632
Moving to Memory stage
moving to write back!
Current address(PC_value) is20356
clock cycles taken is 5090
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7636
Moving to Memory stage
moving to write back!
Current address(PC_value) is20360
clock cycles taken is 5091
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7640
Moving to Memory stage
moving to write back!
Current address(PC_value) is20364
clock cycles taken is 5092
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20368
clock cycles taken is 5093
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5093
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20372
clock cycles taken is 5094
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20376
clock cycles taken is 5095
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5095
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20380
clock cycles taken is 5096
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  637
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20384
clock cycles taken is 5097
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7644
Moving to Memory stage
moving to write back!
Current address(PC_value) is20388
clock cycles taken is 5098
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7648
Moving to Memory stage
moving to write back!
Current address(PC_value) is20392
clock cycles taken is 5099
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7652
Moving to Memory stage
moving to write back!
Current address(PC_value) is20396
clock cycles taken is 5100
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20400
clock cycles taken is 5101
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5101
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is20404
clock cycles taken is 5102
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20408
clock cycles taken is 5103
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5103
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20412
clock cycles taken is 5104
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  638
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20416
clock cycles taken is 5105
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7656
Moving to Memory stage
moving to write back!
Current address(PC_value) is20420
clock cycles taken is 5106
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7660
Moving to Memory stage
moving to write back!
Current address(PC_value) is20424
clock cycles taken is 5107
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7664
Moving to Memory stage
moving to write back!
Current address(PC_value) is20428
clock cycles taken is 5108
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20432
clock cycles taken is 5109
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5109
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is20436
clock cycles taken is 5110
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20440
clock cycles taken is 5111
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5111
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20444
clock cycles taken is 5112
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  639
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20448
clock cycles taken is 5113
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7668
Moving to Memory stage
moving to write back!
Current address(PC_value) is20452
clock cycles taken is 5114
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7672
Moving to Memory stage
moving to write back!
Current address(PC_value) is20456
clock cycles taken is 5115
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7676
Moving to Memory stage
moving to write back!
Current address(PC_value) is20460
clock cycles taken is 5116
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20464
clock cycles taken is 5117
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5117
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is20468
clock cycles taken is 5118
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20472
clock cycles taken is 5119
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5119
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is20476
clock cycles taken is 5120
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  640
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20480
clock cycles taken is 5121
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7680
Moving to Memory stage
moving to write back!
Current address(PC_value) is20484
clock cycles taken is 5122
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7684
Moving to Memory stage
moving to write back!
Current address(PC_value) is20488
clock cycles taken is 5123
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7688
Moving to Memory stage
moving to write back!
Current address(PC_value) is20492
clock cycles taken is 5124
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20496
clock cycles taken is 5125
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5125
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is20500
clock cycles taken is 5126
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20504
clock cycles taken is 5127
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5127
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20508
clock cycles taken is 5128
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  641
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20512
clock cycles taken is 5129
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7692
Moving to Memory stage
moving to write back!
Current address(PC_value) is20516
clock cycles taken is 5130
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7696
Moving to Memory stage
moving to write back!
Current address(PC_value) is20520
clock cycles taken is 5131
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7700
Moving to Memory stage
moving to write back!
Current address(PC_value) is20524
clock cycles taken is 5132
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20528
clock cycles taken is 5133
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5133
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20532
clock cycles taken is 5134
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20536
clock cycles taken is 5135
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5135
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is20540
clock cycles taken is 5136
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  642
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20544
clock cycles taken is 5137
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7704
Moving to Memory stage
moving to write back!
Current address(PC_value) is20548
clock cycles taken is 5138
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7708
Moving to Memory stage
moving to write back!
Current address(PC_value) is20552
clock cycles taken is 5139
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7712
Moving to Memory stage
moving to write back!
Current address(PC_value) is20556
clock cycles taken is 5140
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20560
clock cycles taken is 5141
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5141
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is20564
clock cycles taken is 5142
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20568
clock cycles taken is 5143
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5143
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is20572
clock cycles taken is 5144
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  643
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20576
clock cycles taken is 5145
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7716
Moving to Memory stage
moving to write back!
Current address(PC_value) is20580
clock cycles taken is 5146
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7720
Moving to Memory stage
moving to write back!
Current address(PC_value) is20584
clock cycles taken is 5147
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7724
Moving to Memory stage
moving to write back!
Current address(PC_value) is20588
clock cycles taken is 5148
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20592
clock cycles taken is 5149
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5149
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is20596
clock cycles taken is 5150
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20600
clock cycles taken is 5151
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5151
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20604
clock cycles taken is 5152
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  644
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20608
clock cycles taken is 5153
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7728
Moving to Memory stage
moving to write back!
Current address(PC_value) is20612
clock cycles taken is 5154
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7732
Moving to Memory stage
moving to write back!
Current address(PC_value) is20616
clock cycles taken is 5155
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7736
Moving to Memory stage
moving to write back!
Current address(PC_value) is20620
clock cycles taken is 5156
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20624
clock cycles taken is 5157
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5157
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20628
clock cycles taken is 5158
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20632
clock cycles taken is 5159
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5159
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is20636
clock cycles taken is 5160
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  645
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20640
clock cycles taken is 5161
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7740
Moving to Memory stage
moving to write back!
Current address(PC_value) is20644
clock cycles taken is 5162
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7744
Moving to Memory stage
moving to write back!
Current address(PC_value) is20648
clock cycles taken is 5163
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7748
Moving to Memory stage
moving to write back!
Current address(PC_value) is20652
clock cycles taken is 5164
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20656
clock cycles taken is 5165
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5165
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is20660
clock cycles taken is 5166
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20664
clock cycles taken is 5167
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5167
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is20668
clock cycles taken is 5168
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  646
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20672
clock cycles taken is 5169
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7752
Moving to Memory stage
moving to write back!
Current address(PC_value) is20676
clock cycles taken is 5170
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7756
Moving to Memory stage
moving to write back!
Current address(PC_value) is20680
clock cycles taken is 5171
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7760
Moving to Memory stage
moving to write back!
Current address(PC_value) is20684
clock cycles taken is 5172
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20688
clock cycles taken is 5173
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5173
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is20692
clock cycles taken is 5174
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20696
clock cycles taken is 5175
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5175
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is20700
clock cycles taken is 5176
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  647
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20704
clock cycles taken is 5177
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7764
Moving to Memory stage
moving to write back!
Current address(PC_value) is20708
clock cycles taken is 5178
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7768
Moving to Memory stage
moving to write back!
Current address(PC_value) is20712
clock cycles taken is 5179
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7772
Moving to Memory stage
moving to write back!
Current address(PC_value) is20716
clock cycles taken is 5180
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20720
clock cycles taken is 5181
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5181
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20724
clock cycles taken is 5182
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20728
clock cycles taken is 5183
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5183
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20732
clock cycles taken is 5184
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  648
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20736
clock cycles taken is 5185
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7776
Moving to Memory stage
moving to write back!
Current address(PC_value) is20740
clock cycles taken is 5186
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7780
Moving to Memory stage
moving to write back!
Current address(PC_value) is20744
clock cycles taken is 5187
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7784
Moving to Memory stage
moving to write back!
Current address(PC_value) is20748
clock cycles taken is 5188
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20752
clock cycles taken is 5189
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5189
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20756
clock cycles taken is 5190
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20760
clock cycles taken is 5191
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5191
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20764
clock cycles taken is 5192
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  649
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20768
clock cycles taken is 5193
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7788
Moving to Memory stage
moving to write back!
Current address(PC_value) is20772
clock cycles taken is 5194
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7792
Moving to Memory stage
moving to write back!
Current address(PC_value) is20776
clock cycles taken is 5195
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7796
Moving to Memory stage
moving to write back!
Current address(PC_value) is20780
clock cycles taken is 5196
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20784
clock cycles taken is 5197
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5197
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20788
clock cycles taken is 5198
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20792
clock cycles taken is 5199
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5199
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is20796
clock cycles taken is 5200
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  650
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20800
clock cycles taken is 5201
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7800
Moving to Memory stage
moving to write back!
Current address(PC_value) is20804
clock cycles taken is 5202
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7804
Moving to Memory stage
moving to write back!
Current address(PC_value) is20808
clock cycles taken is 5203
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7808
Moving to Memory stage
moving to write back!
Current address(PC_value) is20812
clock cycles taken is 5204
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20816
clock cycles taken is 5205
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5205
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is20820
clock cycles taken is 5206
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20824
clock cycles taken is 5207
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5207
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is20828
clock cycles taken is 5208
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  651
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20832
clock cycles taken is 5209
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7812
Moving to Memory stage
moving to write back!
Current address(PC_value) is20836
clock cycles taken is 5210
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7816
Moving to Memory stage
moving to write back!
Current address(PC_value) is20840
clock cycles taken is 5211
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7820
Moving to Memory stage
moving to write back!
Current address(PC_value) is20844
clock cycles taken is 5212
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20848
clock cycles taken is 5213
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5213
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20852
clock cycles taken is 5214
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20856
clock cycles taken is 5215
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5215
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20860
clock cycles taken is 5216
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  652
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20864
clock cycles taken is 5217
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7824
Moving to Memory stage
moving to write back!
Current address(PC_value) is20868
clock cycles taken is 5218
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7828
Moving to Memory stage
moving to write back!
Current address(PC_value) is20872
clock cycles taken is 5219
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7832
Moving to Memory stage
moving to write back!
Current address(PC_value) is20876
clock cycles taken is 5220
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20880
clock cycles taken is 5221
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5221
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20884
clock cycles taken is 5222
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20888
clock cycles taken is 5223
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5223
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20892
clock cycles taken is 5224
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  653
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20896
clock cycles taken is 5225
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7836
Moving to Memory stage
moving to write back!
Current address(PC_value) is20900
clock cycles taken is 5226
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7840
Moving to Memory stage
moving to write back!
Current address(PC_value) is20904
clock cycles taken is 5227
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7844
Moving to Memory stage
moving to write back!
Current address(PC_value) is20908
clock cycles taken is 5228
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20912
clock cycles taken is 5229
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5229
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20916
clock cycles taken is 5230
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20920
clock cycles taken is 5231
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5231
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is20924
clock cycles taken is 5232
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  654
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20928
clock cycles taken is 5233
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7848
Moving to Memory stage
moving to write back!
Current address(PC_value) is20932
clock cycles taken is 5234
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7852
Moving to Memory stage
moving to write back!
Current address(PC_value) is20936
clock cycles taken is 5235
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7856
Moving to Memory stage
moving to write back!
Current address(PC_value) is20940
clock cycles taken is 5236
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20944
clock cycles taken is 5237
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5237
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is20948
clock cycles taken is 5238
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20952
clock cycles taken is 5239
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5239
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is20956
clock cycles taken is 5240
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  655
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20960
clock cycles taken is 5241
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7860
Moving to Memory stage
moving to write back!
Current address(PC_value) is20964
clock cycles taken is 5242
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7864
Moving to Memory stage
moving to write back!
Current address(PC_value) is20968
clock cycles taken is 5243
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7868
Moving to Memory stage
moving to write back!
Current address(PC_value) is20972
clock cycles taken is 5244
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is20976
clock cycles taken is 5245
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5245
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is20980
clock cycles taken is 5246
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is20984
clock cycles taken is 5247
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5247
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is20988
clock cycles taken is 5248
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  656
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is20992
clock cycles taken is 5249
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7872
Moving to Memory stage
moving to write back!
Current address(PC_value) is20996
clock cycles taken is 5250
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7876
Moving to Memory stage
moving to write back!
Current address(PC_value) is21000
clock cycles taken is 5251
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7880
Moving to Memory stage
moving to write back!
Current address(PC_value) is21004
clock cycles taken is 5252
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21008
clock cycles taken is 5253
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5253
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21012
clock cycles taken is 5254
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21016
clock cycles taken is 5255
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5255
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21020
clock cycles taken is 5256
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  657
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21024
clock cycles taken is 5257
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7884
Moving to Memory stage
moving to write back!
Current address(PC_value) is21028
clock cycles taken is 5258
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7888
Moving to Memory stage
moving to write back!
Current address(PC_value) is21032
clock cycles taken is 5259
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7892
Moving to Memory stage
moving to write back!
Current address(PC_value) is21036
clock cycles taken is 5260
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21040
clock cycles taken is 5261
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5261
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is21044
clock cycles taken is 5262
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21048
clock cycles taken is 5263
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5263
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is21052
clock cycles taken is 5264
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  658
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21056
clock cycles taken is 5265
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7896
Moving to Memory stage
moving to write back!
Current address(PC_value) is21060
clock cycles taken is 5266
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7900
Moving to Memory stage
moving to write back!
Current address(PC_value) is21064
clock cycles taken is 5267
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7904
Moving to Memory stage
moving to write back!
Current address(PC_value) is21068
clock cycles taken is 5268
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21072
clock cycles taken is 5269
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5269
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21076
clock cycles taken is 5270
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21080
clock cycles taken is 5271
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5271
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21084
clock cycles taken is 5272
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  659
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21088
clock cycles taken is 5273
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7908
Moving to Memory stage
moving to write back!
Current address(PC_value) is21092
clock cycles taken is 5274
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7912
Moving to Memory stage
moving to write back!
Current address(PC_value) is21096
clock cycles taken is 5275
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7916
Moving to Memory stage
moving to write back!
Current address(PC_value) is21100
clock cycles taken is 5276
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21104
clock cycles taken is 5277
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5277
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21108
clock cycles taken is 5278
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21112
clock cycles taken is 5279
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5279
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21116
clock cycles taken is 5280
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  660
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21120
clock cycles taken is 5281
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7920
Moving to Memory stage
moving to write back!
Current address(PC_value) is21124
clock cycles taken is 5282
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7924
Moving to Memory stage
moving to write back!
Current address(PC_value) is21128
clock cycles taken is 5283
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7928
Moving to Memory stage
moving to write back!
Current address(PC_value) is21132
clock cycles taken is 5284
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21136
clock cycles taken is 5285
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5285
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21140
clock cycles taken is 5286
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21144
clock cycles taken is 5287
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5287
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21148
clock cycles taken is 5288
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  661
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21152
clock cycles taken is 5289
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7932
Moving to Memory stage
moving to write back!
Current address(PC_value) is21156
clock cycles taken is 5290
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7936
Moving to Memory stage
moving to write back!
Current address(PC_value) is21160
clock cycles taken is 5291
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7940
Moving to Memory stage
moving to write back!
Current address(PC_value) is21164
clock cycles taken is 5292
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21168
clock cycles taken is 5293
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5293
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is21172
clock cycles taken is 5294
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21176
clock cycles taken is 5295
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5295
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is21180
clock cycles taken is 5296
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  662
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21184
clock cycles taken is 5297
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7944
Moving to Memory stage
moving to write back!
Current address(PC_value) is21188
clock cycles taken is 5298
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7948
Moving to Memory stage
moving to write back!
Current address(PC_value) is21192
clock cycles taken is 5299
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7952
Moving to Memory stage
moving to write back!
Current address(PC_value) is21196
clock cycles taken is 5300
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21200
clock cycles taken is 5301
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5301
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21204
clock cycles taken is 5302
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21208
clock cycles taken is 5303
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5303
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21212
clock cycles taken is 5304
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  663
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21216
clock cycles taken is 5305
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7956
Moving to Memory stage
moving to write back!
Current address(PC_value) is21220
clock cycles taken is 5306
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7960
Moving to Memory stage
moving to write back!
Current address(PC_value) is21224
clock cycles taken is 5307
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7964
Moving to Memory stage
moving to write back!
Current address(PC_value) is21228
clock cycles taken is 5308
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21232
clock cycles taken is 5309
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5309
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21236
clock cycles taken is 5310
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21240
clock cycles taken is 5311
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5311
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21244
clock cycles taken is 5312
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  664
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21248
clock cycles taken is 5313
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7968
Moving to Memory stage
moving to write back!
Current address(PC_value) is21252
clock cycles taken is 5314
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7972
Moving to Memory stage
moving to write back!
Current address(PC_value) is21256
clock cycles taken is 5315
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7976
Moving to Memory stage
moving to write back!
Current address(PC_value) is21260
clock cycles taken is 5316
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21264
clock cycles taken is 5317
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5317
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is21268
clock cycles taken is 5318
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21272
clock cycles taken is 5319
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5319
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is21276
clock cycles taken is 5320
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  665
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21280
clock cycles taken is 5321
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7980
Moving to Memory stage
moving to write back!
Current address(PC_value) is21284
clock cycles taken is 5322
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7984
Moving to Memory stage
moving to write back!
Current address(PC_value) is21288
clock cycles taken is 5323
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  7988
Moving to Memory stage
moving to write back!
Current address(PC_value) is21292
clock cycles taken is 5324
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21296
clock cycles taken is 5325
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5325
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21300
clock cycles taken is 5326
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21304
clock cycles taken is 5327
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5327
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21308
clock cycles taken is 5328
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  666
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21312
clock cycles taken is 5329
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  7992
Moving to Memory stage
moving to write back!
Current address(PC_value) is21316
clock cycles taken is 5330
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  7996
Moving to Memory stage
moving to write back!
Current address(PC_value) is21320
clock cycles taken is 5331
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8000
Moving to Memory stage
moving to write back!
Current address(PC_value) is21324
clock cycles taken is 5332
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21328
clock cycles taken is 5333
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5333
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21332
clock cycles taken is 5334
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21336
clock cycles taken is 5335
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5335
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21340
clock cycles taken is 5336
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  667
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21344
clock cycles taken is 5337
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8004
Moving to Memory stage
moving to write back!
Current address(PC_value) is21348
clock cycles taken is 5338
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8008
Moving to Memory stage
moving to write back!
Current address(PC_value) is21352
clock cycles taken is 5339
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8012
Moving to Memory stage
moving to write back!
Current address(PC_value) is21356
clock cycles taken is 5340
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21360
clock cycles taken is 5341
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5341
final correctly formatted hidden layer value is 01010001
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is21364
clock cycles taken is 5342
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21368
clock cycles taken is 5343
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5343
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21372
clock cycles taken is 5344
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  668
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21376
clock cycles taken is 5345
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8016
Moving to Memory stage
moving to write back!
Current address(PC_value) is21380
clock cycles taken is 5346
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8020
Moving to Memory stage
moving to write back!
Current address(PC_value) is21384
clock cycles taken is 5347
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8024
Moving to Memory stage
moving to write back!
Current address(PC_value) is21388
clock cycles taken is 5348
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21392
clock cycles taken is 5349
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5349
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is21396
clock cycles taken is 5350
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21400
clock cycles taken is 5351
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5351
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21404
clock cycles taken is 5352
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  669
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21408
clock cycles taken is 5353
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8028
Moving to Memory stage
moving to write back!
Current address(PC_value) is21412
clock cycles taken is 5354
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8032
Moving to Memory stage
moving to write back!
Current address(PC_value) is21416
clock cycles taken is 5355
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8036
Moving to Memory stage
moving to write back!
Current address(PC_value) is21420
clock cycles taken is 5356
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21424
clock cycles taken is 5357
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5357
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is21428
clock cycles taken is 5358
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21432
clock cycles taken is 5359
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5359
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is21436
clock cycles taken is 5360
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  670
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21440
clock cycles taken is 5361
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8040
Moving to Memory stage
moving to write back!
Current address(PC_value) is21444
clock cycles taken is 5362
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8044
Moving to Memory stage
moving to write back!
Current address(PC_value) is21448
clock cycles taken is 5363
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8048
Moving to Memory stage
moving to write back!
Current address(PC_value) is21452
clock cycles taken is 5364
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21456
clock cycles taken is 5365
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5365
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is21460
clock cycles taken is 5366
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21464
clock cycles taken is 5367
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5367
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21468
clock cycles taken is 5368
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  671
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21472
clock cycles taken is 5369
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8052
Moving to Memory stage
moving to write back!
Current address(PC_value) is21476
clock cycles taken is 5370
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8056
Moving to Memory stage
moving to write back!
Current address(PC_value) is21480
clock cycles taken is 5371
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8060
Moving to Memory stage
moving to write back!
Current address(PC_value) is21484
clock cycles taken is 5372
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21488
clock cycles taken is 5373
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5373
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21492
clock cycles taken is 5374
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21496
clock cycles taken is 5375
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5375
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21500
clock cycles taken is 5376
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  672
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21504
clock cycles taken is 5377
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8064
Moving to Memory stage
moving to write back!
Current address(PC_value) is21508
clock cycles taken is 5378
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8068
Moving to Memory stage
moving to write back!
Current address(PC_value) is21512
clock cycles taken is 5379
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8072
Moving to Memory stage
moving to write back!
Current address(PC_value) is21516
clock cycles taken is 5380
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21520
clock cycles taken is 5381
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5381
final correctly formatted hidden layer value is 00010001
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 1
Current address(PC_value) is21524
clock cycles taken is 5382
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21528
clock cycles taken is 5383
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5383
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is21532
clock cycles taken is 5384
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  673
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21536
clock cycles taken is 5385
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8076
Moving to Memory stage
moving to write back!
Current address(PC_value) is21540
clock cycles taken is 5386
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8080
Moving to Memory stage
moving to write back!
Current address(PC_value) is21544
clock cycles taken is 5387
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8084
Moving to Memory stage
moving to write back!
Current address(PC_value) is21548
clock cycles taken is 5388
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21552
clock cycles taken is 5389
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5389
final correctly formatted hidden layer value is 00000001
final H1 is 0
final H2 is 0
final H3 is 0
final H4 is 1
Current address(PC_value) is21556
clock cycles taken is 5390
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21560
clock cycles taken is 5391
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5391
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21564
clock cycles taken is 5392
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  674
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21568
clock cycles taken is 5393
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8088
Moving to Memory stage
moving to write back!
Current address(PC_value) is21572
clock cycles taken is 5394
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8092
Moving to Memory stage
moving to write back!
Current address(PC_value) is21576
clock cycles taken is 5395
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8096
Moving to Memory stage
moving to write back!
Current address(PC_value) is21580
clock cycles taken is 5396
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21584
clock cycles taken is 5397
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5397
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21588
clock cycles taken is 5398
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21592
clock cycles taken is 5399
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5399
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21596
clock cycles taken is 5400
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  675
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21600
clock cycles taken is 5401
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8100
Moving to Memory stage
moving to write back!
Current address(PC_value) is21604
clock cycles taken is 5402
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8104
Moving to Memory stage
moving to write back!
Current address(PC_value) is21608
clock cycles taken is 5403
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8108
Moving to Memory stage
moving to write back!
Current address(PC_value) is21612
clock cycles taken is 5404
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21616
clock cycles taken is 5405
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5405
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is21620
clock cycles taken is 5406
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21624
clock cycles taken is 5407
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5407
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21628
clock cycles taken is 5408
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  676
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21632
clock cycles taken is 5409
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8112
Moving to Memory stage
moving to write back!
Current address(PC_value) is21636
clock cycles taken is 5410
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8116
Moving to Memory stage
moving to write back!
Current address(PC_value) is21640
clock cycles taken is 5411
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8120
Moving to Memory stage
moving to write back!
Current address(PC_value) is21644
clock cycles taken is 5412
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21648
clock cycles taken is 5413
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5413
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21652
clock cycles taken is 5414
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21656
clock cycles taken is 5415
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5415
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is21660
clock cycles taken is 5416
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  677
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21664
clock cycles taken is 5417
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8124
Moving to Memory stage
moving to write back!
Current address(PC_value) is21668
clock cycles taken is 5418
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8128
Moving to Memory stage
moving to write back!
Current address(PC_value) is21672
clock cycles taken is 5419
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8132
Moving to Memory stage
moving to write back!
Current address(PC_value) is21676
clock cycles taken is 5420
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21680
clock cycles taken is 5421
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5421
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21684
clock cycles taken is 5422
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21688
clock cycles taken is 5423
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5423
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21692
clock cycles taken is 5424
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  678
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21696
clock cycles taken is 5425
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8136
Moving to Memory stage
moving to write back!
Current address(PC_value) is21700
clock cycles taken is 5426
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8140
Moving to Memory stage
moving to write back!
Current address(PC_value) is21704
clock cycles taken is 5427
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8144
Moving to Memory stage
moving to write back!
Current address(PC_value) is21708
clock cycles taken is 5428
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21712
clock cycles taken is 5429
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5429
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21716
clock cycles taken is 5430
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21720
clock cycles taken is 5431
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5431
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21724
clock cycles taken is 5432
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  679
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21728
clock cycles taken is 5433
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8148
Moving to Memory stage
moving to write back!
Current address(PC_value) is21732
clock cycles taken is 5434
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8152
Moving to Memory stage
moving to write back!
Current address(PC_value) is21736
clock cycles taken is 5435
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8156
Moving to Memory stage
moving to write back!
Current address(PC_value) is21740
clock cycles taken is 5436
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21744
clock cycles taken is 5437
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5437
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21748
clock cycles taken is 5438
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21752
clock cycles taken is 5439
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5439
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21756
clock cycles taken is 5440
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  680
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21760
clock cycles taken is 5441
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8160
Moving to Memory stage
moving to write back!
Current address(PC_value) is21764
clock cycles taken is 5442
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8164
Moving to Memory stage
moving to write back!
Current address(PC_value) is21768
clock cycles taken is 5443
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8168
Moving to Memory stage
moving to write back!
Current address(PC_value) is21772
clock cycles taken is 5444
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21776
clock cycles taken is 5445
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5445
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21780
clock cycles taken is 5446
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21784
clock cycles taken is 5447
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5447
final correctly formatted hidden layer value is 01010000
final H1 is 1
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is21788
clock cycles taken is 5448
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  681
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21792
clock cycles taken is 5449
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8172
Moving to Memory stage
moving to write back!
Current address(PC_value) is21796
clock cycles taken is 5450
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8176
Moving to Memory stage
moving to write back!
Current address(PC_value) is21800
clock cycles taken is 5451
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8180
Moving to Memory stage
moving to write back!
Current address(PC_value) is21804
clock cycles taken is 5452
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21808
clock cycles taken is 5453
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5453
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21812
clock cycles taken is 5454
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21816
clock cycles taken is 5455
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5455
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21820
clock cycles taken is 5456
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  682
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21824
clock cycles taken is 5457
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8184
Moving to Memory stage
moving to write back!
Current address(PC_value) is21828
clock cycles taken is 5458
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8188
Moving to Memory stage
moving to write back!
Current address(PC_value) is21832
clock cycles taken is 5459
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8192
Moving to Memory stage
moving to write back!
Current address(PC_value) is21836
clock cycles taken is 5460
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21840
clock cycles taken is 5461
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5461
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21844
clock cycles taken is 5462
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21848
clock cycles taken is 5463
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5463
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21852
clock cycles taken is 5464
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  683
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21856
clock cycles taken is 5465
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8196
Moving to Memory stage
moving to write back!
Current address(PC_value) is21860
clock cycles taken is 5466
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8200
Moving to Memory stage
moving to write back!
Current address(PC_value) is21864
clock cycles taken is 5467
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8204
Moving to Memory stage
moving to write back!
Current address(PC_value) is21868
clock cycles taken is 5468
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21872
clock cycles taken is 5469
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5469
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21876
clock cycles taken is 5470
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21880
clock cycles taken is 5471
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5471
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is21884
clock cycles taken is 5472
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  684
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21888
clock cycles taken is 5473
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8208
Moving to Memory stage
moving to write back!
Current address(PC_value) is21892
clock cycles taken is 5474
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8212
Moving to Memory stage
moving to write back!
Current address(PC_value) is21896
clock cycles taken is 5475
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8216
Moving to Memory stage
moving to write back!
Current address(PC_value) is21900
clock cycles taken is 5476
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21904
clock cycles taken is 5477
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5477
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is21908
clock cycles taken is 5478
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21912
clock cycles taken is 5479
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5479
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is21916
clock cycles taken is 5480
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  685
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21920
clock cycles taken is 5481
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8220
Moving to Memory stage
moving to write back!
Current address(PC_value) is21924
clock cycles taken is 5482
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8224
Moving to Memory stage
moving to write back!
Current address(PC_value) is21928
clock cycles taken is 5483
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8228
Moving to Memory stage
moving to write back!
Current address(PC_value) is21932
clock cycles taken is 5484
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21936
clock cycles taken is 5485
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5485
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21940
clock cycles taken is 5486
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21944
clock cycles taken is 5487
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5487
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21948
clock cycles taken is 5488
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  686
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21952
clock cycles taken is 5489
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8232
Moving to Memory stage
moving to write back!
Current address(PC_value) is21956
clock cycles taken is 5490
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8236
Moving to Memory stage
moving to write back!
Current address(PC_value) is21960
clock cycles taken is 5491
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8240
Moving to Memory stage
moving to write back!
Current address(PC_value) is21964
clock cycles taken is 5492
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is21968
clock cycles taken is 5493
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5493
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is21972
clock cycles taken is 5494
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is21976
clock cycles taken is 5495
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5495
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is21980
clock cycles taken is 5496
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  687
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is21984
clock cycles taken is 5497
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8244
Moving to Memory stage
moving to write back!
Current address(PC_value) is21988
clock cycles taken is 5498
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8248
Moving to Memory stage
moving to write back!
Current address(PC_value) is21992
clock cycles taken is 5499
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8252
Moving to Memory stage
moving to write back!
Current address(PC_value) is21996
clock cycles taken is 5500
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is22000
clock cycles taken is 5501
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5501
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is22004
clock cycles taken is 5502
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is22008
clock cycles taken is 5503
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5503
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is22012
clock cycles taken is 5504
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  688
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is22016
clock cycles taken is 5505
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8256
Moving to Memory stage
moving to write back!
Current address(PC_value) is22020
clock cycles taken is 5506
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8260
Moving to Memory stage
moving to write back!
Current address(PC_value) is22024
clock cycles taken is 5507
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8264
Moving to Memory stage
moving to write back!
Current address(PC_value) is22028
clock cycles taken is 5508
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is22032
clock cycles taken is 5509
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5509
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is22036
clock cycles taken is 5510
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is22040
clock cycles taken is 5511
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5511
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is22044
clock cycles taken is 5512
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  689
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is22048
clock cycles taken is 5513
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8268
Moving to Memory stage
moving to write back!
Current address(PC_value) is22052
clock cycles taken is 5514
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8272
Moving to Memory stage
moving to write back!
Current address(PC_value) is22056
clock cycles taken is 5515
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8276
Moving to Memory stage
moving to write back!
Current address(PC_value) is22060
clock cycles taken is 5516
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is22064
clock cycles taken is 5517
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5517
final correctly formatted hidden layer value is 00010100
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is22068
clock cycles taken is 5518
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is22072
clock cycles taken is 5519
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5519
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is22076
clock cycles taken is 5520
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  690
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is22080
clock cycles taken is 5521
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8280
Moving to Memory stage
moving to write back!
Current address(PC_value) is22084
clock cycles taken is 5522
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8284
Moving to Memory stage
moving to write back!
Current address(PC_value) is22088
clock cycles taken is 5523
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8288
Moving to Memory stage
moving to write back!
Current address(PC_value) is22092
clock cycles taken is 5524
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is22096
clock cycles taken is 5525
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5525
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is22100
clock cycles taken is 5526
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is22104
clock cycles taken is 5527
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5527
final correctly formatted hidden layer value is 01000101
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is22108
clock cycles taken is 5528
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  691
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is22112
clock cycles taken is 5529
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8292
Moving to Memory stage
moving to write back!
Current address(PC_value) is22116
clock cycles taken is 5530
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8296
Moving to Memory stage
moving to write back!
Current address(PC_value) is22120
clock cycles taken is 5531
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8300
Moving to Memory stage
moving to write back!
Current address(PC_value) is22124
clock cycles taken is 5532
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is22128
clock cycles taken is 5533
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5533
final correctly formatted hidden layer value is 00010000
final H1 is 0
final H2 is 1
final H3 is 0
final H4 is 0
Current address(PC_value) is22132
clock cycles taken is 5534
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is22136
clock cycles taken is 5535
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5535
final correctly formatted hidden layer value is 01000100
final H1 is 1
final H2 is 0
final H3 is 1
final H4 is 0
Current address(PC_value) is22140
clock cycles taken is 5536
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  692
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is22144
clock cycles taken is 5537
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8304
Moving to Memory stage
moving to write back!
Current address(PC_value) is22148
clock cycles taken is 5538
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8308
Moving to Memory stage
moving to write back!
Current address(PC_value) is22152
clock cycles taken is 5539
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8312
Moving to Memory stage
moving to write back!
Current address(PC_value) is22156
clock cycles taken is 5540
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is22160
clock cycles taken is 5541
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5541
final correctly formatted hidden layer value is 00000101
final H1 is 0
final H2 is 0
final H3 is 1
final H4 is 1
Current address(PC_value) is22164
clock cycles taken is 5542
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is22168
clock cycles taken is 5543
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5543
final correctly formatted hidden layer value is 01010101
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is22172
clock cycles taken is 5544
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  693
Moving to Memory stage
simlating store
store is done
Current address(PC_value) is22176
clock cycles taken is 5545
OPCODE is001
Memory access detected
destination Reg is 0000001
Given Instruction is LOAD  R1  8316
Moving to Memory stage
moving to write back!
Current address(PC_value) is22180
clock cycles taken is 5546
OPCODE is001
Memory access detected
destination Reg is 0000010
Given Instruction is LOAD  R2  8320
Moving to Memory stage
moving to write back!
Current address(PC_value) is22184
clock cycles taken is 5547
OPCODE is001
Memory access detected
destination Reg is 0000110
Given Instruction is LOAD  R6  8324
Moving to Memory stage
moving to write back!
Current address(PC_value) is22188
clock cycles taken is 5548
OPCODE is100
R type instruction
NMUL  R3  R1  R2
Current address(PC_value) is22192
clock cycles taken is 5549
OPCODE is011
R type ADD instruction
NADD  R4  R3
Doing addition now
clock cycles taken is 5549
final correctly formatted hidden layer value is 00010101
final H1 is 0
final H2 is 1
final H3 is 1
final H4 is 1
Current address(PC_value) is22196
clock cycles taken is 5550
OPCODE is100
R type instruction
NMUL  R5  R4  R6
Current address(PC_value) is22200
clock cycles taken is 5551
OPCODE is011
R type ADD instruction
NADD  R7  R5
Doing addition now
clock cycles taken is 5551
final correctly formatted hidden layer value is 01010100
final H1 is 1
final H2 is 1
final H3 is 1
final H4 is 0
Current address(PC_value) is22204
clock cycles taken is 5552
OPCODE is010
Memory access detected
destination Reg is 0000111
Given Instruction is STORE  R7  694
Moving to Memory stage
simlating store
