// Seed: 4011470051
module module_0 (
    input  wire id_0,
    input  wire id_1,
    output tri0 id_2,
    input  wor  id_3,
    output wand id_4
);
  assign id_4 = 1;
  assign module_2.type_12 = 0;
endmodule
program module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wire id_3,
    output wire id_4,
    output supply1 id_5,
    output tri id_6,
    output tri id_7
);
  always @(posedge 1) $display;
  nand primCall (id_6, id_1, id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_1,
      id_6
  );
  assign modCall_1.type_6 = 0;
endprogram
module module_2 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    output supply1 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7
);
  always @(id_2) id_1 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_2,
      id_3
  );
endmodule
