{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488407470598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488407470598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 01 17:31:10 2017 " "Processing started: Wed Mar 01 17:31:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488407470598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488407470598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_stack -c g07_stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off g07_stack -c g07_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488407470598 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488407470961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_d89-RTL " "Found design unit 1: lpm_constant0_lpm_constant_d89-RTL" {  } { { "lpm_constant0.vhd" "" { Text "D:/intelFPGA/Lab3/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "D:/intelFPGA/Lab3/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471462 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_d89 " "Found entity 1: lpm_constant0_lpm_constant_d89" {  } { { "lpm_constant0.vhd" "" { Text "D:/intelFPGA/Lab3/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471462 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/intelFPGA/Lab3/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407471462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_stack.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_stack.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_stack " "Found entity 1: g07_stack" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407471462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_stack52 " "Found entity 1: g07_stack52" {  } { { "g07_stack52.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407471462 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_stack " "Elaborating entity \"g07_stack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q10\[5..0\] Q1 " "Bus \"Q10\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2192 656 668 2272 "Q10\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q11\[5..0\] Q1 " "Bus \"Q11\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2392 656 668 2464 "Q11\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q12\[5..0\] Q1 " "Bus \"Q12\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2568 616 628 2672 "Q12\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q13\[5..0\] Q1 " "Bus \"Q13\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2768 664 676 2840 "Q13\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q14\[5..0\] Q1 " "Bus \"Q14\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2968 656 668 3048 "Q14\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q15\[5..0\] Q1 " "Bus \"Q15\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 3168 656 668 3240 "Q15\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q20\[5..0\] Q2 " "Bus \"Q20\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4128 616 628 4232 "Q20\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q21\[5..0\] Q2 " "Bus \"Q21\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4328 664 676 4400 "Q21\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q22\[5..0\] Q2 " "Bus \"Q22\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4528 656 668 4608 "Q22\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q23\[5..0\] Q2 " "Bus \"Q23\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4728 656 668 4808 "Q23\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q24\[5..0\] Q2 " "Bus \"Q24\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4904 624 636 5008 "Q24\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q25\[5..0\] Q2 " "Bus \"Q25\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5104 672 684 5176 "Q25\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q30\[5..0\] Q3 " "Bus \"Q30\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6080 664 676 6160 "Q30\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q31\[5..0\] Q3 " "Bus \"Q31\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6280 664 676 6352 "Q31\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q32\[5..0\] Q3 " "Bus \"Q32\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6456 664 676 6536 "Q32\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q33\[5..0\] Q3 " "Bus \"Q33\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6656 664 676 6736 "Q33\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q35\[5..0\] Q3 " "Bus \"Q35\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 7032 680 692 7104 "Q35\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q40\[5..0\] Q4 " "Bus \"Q40\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8008 672 684 8088 "Q40\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q41\[5..0\] Q4 " "Bus \"Q41\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8208 656 668 8304 "Q41\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q42\[5..0\] Q4 " "Bus \"Q42\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8400 672 684 8480 "Q42\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q43\[5..0\] Q4 " "Bus \"Q43\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8600 672 684 8680 "Q43\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q44\[5..0\] Q4 " "Bus \"Q44\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8776 640 652 8880 "Q44\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q45\[5..0\] Q4 " "Bus \"Q45\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8976 688 700 9048 "Q45\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q50\[5..0\] Q5 " "Bus \"Q50\[5..0\]\" found using same base name as \"Q5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9952 680 692 10032 "Q50\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q51\[5..0\] Q5 " "Bus \"Q51\[5..0\]\" found using same base name as \"Q5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10048 680 692 10152 "Q51\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O20\[5..0\] O2 " "Bus \"O20\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4096 248 302 4108 "O20\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O21\[5..0\] O2 " "Bus \"O21\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4280 256 310 4292 "O21\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O22\[5..0\] O2 " "Bus \"O22\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4488 256 310 4500 "O22\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O23\[5..0\] O2 " "Bus \"O23\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4688 240 294 4700 "O23\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O24\[5..0\] O2 " "Bus \"O24\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4872 256 310 4884 "O24\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O25\[5..0\] O2 " "Bus \"O25\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5056 256 310 5068 "O25\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471531 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O30\[5..0\] O3 " "Bus \"O30\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6040 256 310 6052 "O30\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O31\[5..0\] O3 " "Bus \"O31\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6240 248 302 6252 "O31\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O32\[5..0\] O3 " "Bus \"O32\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6416 256 310 6428 "O32\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O32\[5..0\] O3 " "Bus \"O32\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6616 256 310 6628 "O32\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O34\[5..0\] O3 " "Bus \"O34\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6800 264 318 6812 "O34\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O35\[5..0\] O3 " "Bus \"O35\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6984 264 318 6996 "O35\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O50\[5..0\] O5 " "Bus \"O50\[5..0\]\" found using same base name as \"O5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9912 272 326 9924 "O50\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O51\[5..0\] O51 " "Bus \"O51\[5..0\]\" found using same base name as \"O51\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10112 264 318 10124 "O51\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O20\[5..0\] O2 " "Bus \"O20\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 432 -72 -25 444 "O20\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O21\[5..0\] O2 " "Bus \"O21\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 448 -72 -18 460 "O21\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O22\[5..0\] O2 " "Bus \"O22\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 464 -72 -18 476 "O22\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O23\[5..0\] O2 " "Bus \"O23\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 480 -72 -25 492 "O23\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O24\[5..0\] O2 " "Bus \"O24\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 496 -72 -18 508 "O24\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O25\[5..0\] O2 " "Bus \"O25\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 512 -72 -18 524 "O25\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O30\[5..0\] O3 " "Bus \"O30\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 592 -72 -18 604 "O30\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O31\[5..0\] O3 " "Bus \"O31\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 608 -72 -18 620 "O31\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O32\[5..0\] O3 " "Bus \"O32\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 624 -72 -18 636 "O32\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O33\[5..0\] O3 " "Bus \"O33\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 640 -72 -18 652 "O33\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O34\[5..0\] O3 " "Bus \"O34\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 656 -72 -18 668 "O34\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O35\[5..0\] O3 " "Bus \"O35\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 672 -72 -18 684 "O35\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O40\[5..0\] O40 " "Bus \"O40\[5..0\]\" found using same base name as \"O40\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 752 -72 -18 764 "O40\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O41\[5..0\] O41 " "Bus \"O41\[5..0\]\" found using same base name as \"O41\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 768 -72 -25 780 "O41\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O42\[5..0\] O42 " "Bus \"O42\[5..0\]\" found using same base name as \"O42\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 784 -72 -18 796 "O42\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O43\[5..0\] O43 " "Bus \"O43\[5..0\]\" found using same base name as \"O43\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 800 -72 -18 812 "O43\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O44\[5..0\] O44 " "Bus \"O44\[5..0\]\" found using same base name as \"O44\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 816 -72 -18 828 "O44\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O45\[5..0\] O45 " "Bus \"O45\[5..0\]\" found using same base name as \"O45\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 832 -72 -25 844 "O45\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O50\[5..0\] O5 " "Bus \"O50\[5..0\]\" found using same base name as \"O5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 912 -72 -18 924 "O50\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O51\[5..0\] O51 " "Bus \"O51\[5..0\]\" found using same base name as \"O51\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 928 -72 -25 940 "O51\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q34\[5..0\] Q3 " "Bus \"Q34\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6832 624 636 6935 "Q34\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q51\[5..0\] Q5 " "Bus \"Q51\[5..0\]\" found using same base name as \"Q5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q50\[5..0\] Q5 " "Bus \"Q50\[5..0\]\" found using same base name as \"Q5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q45\[5..0\] Q4 " "Bus \"Q45\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q44\[5..0\] Q4 " "Bus \"Q44\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q43\[5..0\] Q4 " "Bus \"Q43\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q42\[5..0\] Q4 " "Bus \"Q42\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q41\[5..0\] Q4 " "Bus \"Q41\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q40\[5..0\] Q4 " "Bus \"Q40\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q35\[5..0\] Q3 " "Bus \"Q35\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q34\[5..0\] Q3 " "Bus \"Q34\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q33\[5..0\] Q3 " "Bus \"Q33\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q32\[5..0\] Q3 " "Bus \"Q32\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q31\[5..0\] Q3 " "Bus \"Q31\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q30\[5..0\] Q3 " "Bus \"Q30\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q25\[5..0\] Q2 " "Bus \"Q25\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q24\[5..0\] Q2 " "Bus \"Q24\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q23\[5..0\] Q2 " "Bus \"Q23\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q22\[5..0\] Q2 " "Bus \"Q22\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q21\[5..0\] Q2 " "Bus \"Q21\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q20\[5..0\] Q2 " "Bus \"Q20\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q15\[5..0\] Q1 " "Bus \"Q15\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q14\[5..0\] Q1 " "Bus \"Q14\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q13\[5..0\] Q1 " "Bus \"Q13\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q12\[5..0\] Q1 " "Bus \"Q12\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q11\[5..0\] Q1 " "Bus \"Q11\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q10\[5..0\] Q1 " "Bus \"Q10\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O10\[5..0\] O1 " "Bus \"O10\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O11\[5..0\] O1 " "Bus \"O11\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O12\[5..0\] O1 " "Bus \"O12\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O13\[5..0\] O1 " "Bus \"O13\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O14\[5..0\] O1 " "Bus \"O14\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O15\[5..0\] O1 " "Bus \"O15\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O20\[5..0\] O2 " "Bus \"O20\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O21\[5..0\] O2 " "Bus \"O21\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O22\[5..0\] O2 " "Bus \"O22\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O23\[5..0\] O2 " "Bus \"O23\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O24\[5..0\] O2 " "Bus \"O24\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O25\[5..0\] O2 " "Bus \"O25\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O30\[5..0\] O3 " "Bus \"O30\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O31\[5..0\] O3 " "Bus \"O31\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O32\[5..0\] O3 " "Bus \"O32\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O33\[5..0\] O3 " "Bus \"O33\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O34\[5..0\] O3 " "Bus \"O34\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O35\[5..0\] O3 " "Bus \"O35\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O40\[5..0\] O4 " "Bus \"O40\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O41\[5..0\] O4 " "Bus \"O41\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O42\[5..0\] O4 " "Bus \"O42\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O43\[5..0\] O4 " "Bus \"O43\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O44\[5..0\] O4 " "Bus \"O44\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O45\[5..0\] O4 " "Bus \"O45\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O50\[5..0\] O5 " "Bus \"O50\[5..0\]\" found using same base name as \"O5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O51\[5..0\] O5 " "Bus \"O51\[5..0\]\" found using same base name as \"O5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O1 " "Converted elements in bus name \"O1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O1\[5..0\] O15..0 " "Converted element name(s) from \"O1\[5..0\]\" to \"O15..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O10 " "Converted elements in bus name \"O10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O10\[5..0\] O105..0 " "Converted element name(s) from \"O10\[5..0\]\" to \"O105..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O11 " "Converted elements in bus name \"O11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O11\[5..0\] O115..0 " "Converted element name(s) from \"O11\[5..0\]\" to \"O115..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O12 " "Converted elements in bus name \"O12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O12\[5..0\] O125..0 " "Converted element name(s) from \"O12\[5..0\]\" to \"O125..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O13 " "Converted elements in bus name \"O13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O13\[5..0\] O135..0 " "Converted element name(s) from \"O13\[5..0\]\" to \"O135..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O14 " "Converted elements in bus name \"O14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O14\[5..0\] O145..0 " "Converted element name(s) from \"O14\[5..0\]\" to \"O145..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O15 " "Converted elements in bus name \"O15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O15\[5..0\] O155..0 " "Converted element name(s) from \"O15\[5..0\]\" to \"O155..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O2 " "Converted elements in bus name \"O2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O2\[5..0\] O25..0 " "Converted element name(s) from \"O2\[5..0\]\" to \"O25..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O20 " "Converted elements in bus name \"O20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O20\[5..0\] O205..0 " "Converted element name(s) from \"O20\[5..0\]\" to \"O205..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O21 " "Converted elements in bus name \"O21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O21\[5..0\] O215..0 " "Converted element name(s) from \"O21\[5..0\]\" to \"O215..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O22 " "Converted elements in bus name \"O22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O22\[5..0\] O225..0 " "Converted element name(s) from \"O22\[5..0\]\" to \"O225..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O23 " "Converted elements in bus name \"O23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O23\[5..0\] O235..0 " "Converted element name(s) from \"O23\[5..0\]\" to \"O235..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O24 " "Converted elements in bus name \"O24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O24\[5..0\] O245..0 " "Converted element name(s) from \"O24\[5..0\]\" to \"O245..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O25 " "Converted elements in bus name \"O25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O25\[5..0\] O255..0 " "Converted element name(s) from \"O25\[5..0\]\" to \"O255..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O3 " "Converted elements in bus name \"O3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O3\[5..0\] O35..0 " "Converted element name(s) from \"O3\[5..0\]\" to \"O35..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O30 " "Converted elements in bus name \"O30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O30\[5..0\] O305..0 " "Converted element name(s) from \"O30\[5..0\]\" to \"O305..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O31 " "Converted elements in bus name \"O31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O31\[5..0\] O315..0 " "Converted element name(s) from \"O31\[5..0\]\" to \"O315..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O32 " "Converted elements in bus name \"O32\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O32\[5..0\] O325..0 " "Converted element name(s) from \"O32\[5..0\]\" to \"O325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O33 " "Converted elements in bus name \"O33\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O33\[5..0\] O335..0 " "Converted element name(s) from \"O33\[5..0\]\" to \"O335..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O34 " "Converted elements in bus name \"O34\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O34\[5..0\] O345..0 " "Converted element name(s) from \"O34\[5..0\]\" to \"O345..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O35 " "Converted elements in bus name \"O35\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O35\[5..0\] O355..0 " "Converted element name(s) from \"O35\[5..0\]\" to \"O355..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O4 " "Converted elements in bus name \"O4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O4\[5..0\] O45..0 " "Converted element name(s) from \"O4\[5..0\]\" to \"O45..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O40 " "Converted elements in bus name \"O40\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O40\[5..0\] O405..0 " "Converted element name(s) from \"O40\[5..0\]\" to \"O405..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O41 " "Converted elements in bus name \"O41\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O41\[5..0\] O415..0 " "Converted element name(s) from \"O41\[5..0\]\" to \"O415..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O42 " "Converted elements in bus name \"O42\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O42\[5..0\] O425..0 " "Converted element name(s) from \"O42\[5..0\]\" to \"O425..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O43 " "Converted elements in bus name \"O43\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O43\[5..0\] O435..0 " "Converted element name(s) from \"O43\[5..0\]\" to \"O435..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O44 " "Converted elements in bus name \"O44\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O44\[5..0\] O445..0 " "Converted element name(s) from \"O44\[5..0\]\" to \"O445..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O45 " "Converted elements in bus name \"O45\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O45\[5..0\] O455..0 " "Converted element name(s) from \"O45\[5..0\]\" to \"O455..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O5 " "Converted elements in bus name \"O5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O5\[5..0\] O55..0 " "Converted element name(s) from \"O5\[5..0\]\" to \"O55..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O50 " "Converted elements in bus name \"O50\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O50\[5..0\] O505..0 " "Converted element name(s) from \"O50\[5..0\]\" to \"O505..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O51 " "Converted elements in bus name \"O51\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O51\[5..0\] O515..0 " "Converted element name(s) from \"O51\[5..0\]\" to \"O515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "UNUSED " "Undeclared parameter UNUSED" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 120 1096 1224 248 "inst156" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_PIPELINE UNUSED " "Can't find a definition for parameter LPM_PIPELINE -- assuming UNUSED was intended to be a quoted string" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 120 1096 1224 248 "inst156" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O1 " "Converted elements in bus name \"O1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O1\[5..0\] O15..0 " "Converted element name(s) from \"O1\[5..0\]\" to \"O15..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 128 -72 81 140 "O1\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 128 -72 81 140 "O1\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O10 " "Converted elements in bus name \"O10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O10\[5..0\] O105..0 " "Converted element name(s) from \"O10\[5..0\]\" to \"O105..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2152 256 310 2164 "O10\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O10\[5..0\] O105..0 " "Converted element name(s) from \"O10\[5..0\]\" to \"O105..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 272 -72 -18 284 "O10\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2152 256 310 2164 "O10\[5..0\]" "" } { 272 -72 -18 284 "O10\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O11 " "Converted elements in bus name \"O11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O11\[5..0\] O115..0 " "Converted element name(s) from \"O11\[5..0\]\" to \"O115..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2352 256 310 2364 "O11\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O11\[5..0\] O115..0 " "Converted element name(s) from \"O11\[5..0\]\" to \"O115..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 288 -72 -18 300 "O11\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2352 256 310 2364 "O11\[5..0\]" "" } { 288 -72 -18 300 "O11\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O12 " "Converted elements in bus name \"O12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O12\[5..0\] O125..0 " "Converted element name(s) from \"O12\[5..0\]\" to \"O125..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2536 256 310 2548 "O12\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O12\[5..0\] O125..0 " "Converted element name(s) from \"O12\[5..0\]\" to \"O125..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 304 -72 -18 316 "O12\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2536 256 310 2548 "O12\[5..0\]" "" } { 304 -72 -18 316 "O12\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O13 " "Converted elements in bus name \"O13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O13\[5..0\] O135..0 " "Converted element name(s) from \"O13\[5..0\]\" to \"O135..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2720 256 310 2732 "O13\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O13\[5..0\] O135..0 " "Converted element name(s) from \"O13\[5..0\]\" to \"O135..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 320 -72 -18 332 "O13\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2720 256 310 2732 "O13\[5..0\]" "" } { 320 -72 -18 332 "O13\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O14 " "Converted elements in bus name \"O14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O14\[5..0\] O145..0 " "Converted element name(s) from \"O14\[5..0\]\" to \"O145..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2928 256 314 2940 "O14\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O14\[5..0\] O145..0 " "Converted element name(s) from \"O14\[5..0\]\" to \"O145..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 336 -72 -18 348 "O14\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2928 256 314 2940 "O14\[5..0\]" "" } { 336 -72 -18 348 "O14\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O15 " "Converted elements in bus name \"O15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O15\[5..0\] O155..0 " "Converted element name(s) from \"O15\[5..0\]\" to \"O155..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 3128 248 302 3140 "O15\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O15\[5..0\] O155..0 " "Converted element name(s) from \"O15\[5..0\]\" to \"O155..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 352 -72 -18 364 "O15\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 3128 248 302 3140 "O15\[5..0\]" "" } { 352 -72 -18 364 "O15\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O2 " "Converted elements in bus name \"O2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O2\[5..0\] O25..0 " "Converted element name(s) from \"O2\[5..0\]\" to \"O25..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 600 256 304 612 "O2\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O2\[5..0\] O25..0 " "Converted element name(s) from \"O2\[5..0\]\" to \"O25..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 144 -72 -23 156 "O2\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 600 256 304 612 "O2\[5..0\]" "" } { 144 -72 -23 156 "O2\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O20 " "Converted elements in bus name \"O20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O20\[5..0\] O205..0 " "Converted element name(s) from \"O20\[5..0\]\" to \"O205..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4096 248 302 4108 "O20\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O20\[5..0\] O205..0 " "Converted element name(s) from \"O20\[5..0\]\" to \"O205..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 432 -72 -25 444 "O20\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4096 248 302 4108 "O20\[5..0\]" "" } { 432 -72 -25 444 "O20\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O21 " "Converted elements in bus name \"O21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O21\[5..0\] O215..0 " "Converted element name(s) from \"O21\[5..0\]\" to \"O215..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4280 256 310 4292 "O21\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O21\[5..0\] O215..0 " "Converted element name(s) from \"O21\[5..0\]\" to \"O215..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 448 -72 -18 460 "O21\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4280 256 310 4292 "O21\[5..0\]" "" } { 448 -72 -18 460 "O21\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O22 " "Converted elements in bus name \"O22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O22\[5..0\] O225..0 " "Converted element name(s) from \"O22\[5..0\]\" to \"O225..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4488 256 310 4500 "O22\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O22\[5..0\] O225..0 " "Converted element name(s) from \"O22\[5..0\]\" to \"O225..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 464 -72 -18 476 "O22\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4488 256 310 4500 "O22\[5..0\]" "" } { 464 -72 -18 476 "O22\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O23 " "Converted elements in bus name \"O23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O23\[5..0\] O235..0 " "Converted element name(s) from \"O23\[5..0\]\" to \"O235..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4688 240 294 4700 "O23\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O23\[5..0\] O235..0 " "Converted element name(s) from \"O23\[5..0\]\" to \"O235..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 480 -72 -25 492 "O23\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4688 240 294 4700 "O23\[5..0\]" "" } { 480 -72 -25 492 "O23\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O24 " "Converted elements in bus name \"O24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O24\[5..0\] O245..0 " "Converted element name(s) from \"O24\[5..0\]\" to \"O245..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4872 256 310 4884 "O24\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O24\[5..0\] O245..0 " "Converted element name(s) from \"O24\[5..0\]\" to \"O245..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 496 -72 -18 508 "O24\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4872 256 310 4884 "O24\[5..0\]" "" } { 496 -72 -18 508 "O24\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O25 " "Converted elements in bus name \"O25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O25\[5..0\] O255..0 " "Converted element name(s) from \"O25\[5..0\]\" to \"O255..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5056 256 310 5068 "O25\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O25\[5..0\] O255..0 " "Converted element name(s) from \"O25\[5..0\]\" to \"O255..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 512 -72 -18 524 "O25\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5056 256 310 5068 "O25\[5..0\]" "" } { 512 -72 -18 524 "O25\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O3 " "Converted elements in bus name \"O3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O3\[5..0\] O35..0 " "Converted element name(s) from \"O3\[5..0\]\" to \"O35..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 800 248 296 812 "O3\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O3\[5..0\] O35..0 " "Converted element name(s) from \"O3\[5..0\]\" to \"O35..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 160 -72 -27 172 "O3\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 800 248 296 812 "O3\[5..0\]" "" } { 160 -72 -27 172 "O3\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O30 " "Converted elements in bus name \"O30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O30\[5..0\] O305..0 " "Converted element name(s) from \"O30\[5..0\]\" to \"O305..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6040 256 310 6052 "O30\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O30\[5..0\] O305..0 " "Converted element name(s) from \"O30\[5..0\]\" to \"O305..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 592 -72 -18 604 "O30\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6040 256 310 6052 "O30\[5..0\]" "" } { 592 -72 -18 604 "O30\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O31 " "Converted elements in bus name \"O31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O31\[5..0\] O315..0 " "Converted element name(s) from \"O31\[5..0\]\" to \"O315..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6240 248 302 6252 "O31\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O31\[5..0\] O315..0 " "Converted element name(s) from \"O31\[5..0\]\" to \"O315..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 608 -72 -18 620 "O31\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6240 248 302 6252 "O31\[5..0\]" "" } { 608 -72 -18 620 "O31\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O32 " "Converted elements in bus name \"O32\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O32\[5..0\] O325..0 " "Converted element name(s) from \"O32\[5..0\]\" to \"O325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6416 256 310 6428 "O32\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O32\[5..0\] O325..0 " "Converted element name(s) from \"O32\[5..0\]\" to \"O325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6616 256 310 6628 "O32\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O32\[5..0\] O325..0 " "Converted element name(s) from \"O32\[5..0\]\" to \"O325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 624 -72 -18 636 "O32\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6416 256 310 6428 "O32\[5..0\]" "" } { 6616 256 310 6628 "O32\[5..0\]" "" } { 624 -72 -18 636 "O32\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O33 " "Converted elements in bus name \"O33\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O33\[5..0\] O335..0 " "Converted element name(s) from \"O33\[5..0\]\" to \"O335..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 640 -72 -18 652 "O33\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 640 -72 -18 652 "O33\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O34 " "Converted elements in bus name \"O34\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O34\[5..0\] O345..0 " "Converted element name(s) from \"O34\[5..0\]\" to \"O345..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6800 264 318 6812 "O34\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O34\[5..0\] O345..0 " "Converted element name(s) from \"O34\[5..0\]\" to \"O345..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 656 -72 -18 668 "O34\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6800 264 318 6812 "O34\[5..0\]" "" } { 656 -72 -18 668 "O34\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O35 " "Converted elements in bus name \"O35\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O35\[5..0\] O355..0 " "Converted element name(s) from \"O35\[5..0\]\" to \"O355..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6984 264 318 6996 "O35\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O35\[5..0\] O355..0 " "Converted element name(s) from \"O35\[5..0\]\" to \"O355..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 672 -72 -18 684 "O35\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6984 264 318 6996 "O35\[5..0\]" "" } { 672 -72 -18 684 "O35\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O4 " "Converted elements in bus name \"O4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O4\[5..0\] O45..0 " "Converted element name(s) from \"O4\[5..0\]\" to \"O45..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 176 -72 -20 188 "O4\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O4\[5..0\] O45..0 " "Converted element name(s) from \"O4\[5..0\]\" to \"O45..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 984 248 296 996 "O4\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 176 -72 -20 188 "O4\[5..0\]" "" } { 984 248 296 996 "O4\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O40 " "Converted elements in bus name \"O40\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O40\[5..0\] O405..0 " "Converted element name(s) from \"O40\[5..0\]\" to \"O405..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 7968 264 318 7980 "O40\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O40\[5..0\] O405..0 " "Converted element name(s) from \"O40\[5..0\]\" to \"O405..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 752 -72 -18 764 "O40\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 7968 264 318 7980 "O40\[5..0\]" "" } { 752 -72 -18 764 "O40\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O41 " "Converted elements in bus name \"O41\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O41\[5..0\] O415..0 " "Converted element name(s) from \"O41\[5..0\]\" to \"O415..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8168 264 318 8180 "O41\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O41\[5..0\] O415..0 " "Converted element name(s) from \"O41\[5..0\]\" to \"O415..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 768 -72 -25 780 "O41\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8168 264 318 8180 "O41\[5..0\]" "" } { 768 -72 -25 780 "O41\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O42 " "Converted elements in bus name \"O42\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O42\[5..0\] O425..0 " "Converted element name(s) from \"O42\[5..0\]\" to \"O425..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8360 264 318 8372 "O42\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O42\[5..0\] O425..0 " "Converted element name(s) from \"O42\[5..0\]\" to \"O425..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 784 -72 -18 796 "O42\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471547 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8360 264 318 8372 "O42\[5..0\]" "" } { 784 -72 -18 796 "O42\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O43 " "Converted elements in bus name \"O43\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O43\[5..0\] O435..0 " "Converted element name(s) from \"O43\[5..0\]\" to \"O435..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8560 256 310 8572 "O43\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O43\[5..0\] O435..0 " "Converted element name(s) from \"O43\[5..0\]\" to \"O435..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 800 -72 -18 812 "O43\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8560 256 310 8572 "O43\[5..0\]" "" } { 800 -72 -18 812 "O43\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O44 " "Converted elements in bus name \"O44\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O44\[5..0\] O445..0 " "Converted element name(s) from \"O44\[5..0\]\" to \"O445..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8744 272 326 8756 "O44\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O44\[5..0\] O445..0 " "Converted element name(s) from \"O44\[5..0\]\" to \"O445..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 816 -72 -18 828 "O44\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8744 272 326 8756 "O44\[5..0\]" "" } { 816 -72 -18 828 "O44\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O45 " "Converted elements in bus name \"O45\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O45\[5..0\] O455..0 " "Converted element name(s) from \"O45\[5..0\]\" to \"O455..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8928 272 326 8940 "O45\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O45\[5..0\] O455..0 " "Converted element name(s) from \"O45\[5..0\]\" to \"O455..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 832 -72 -25 844 "O45\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8928 272 326 8940 "O45\[5..0\]" "" } { 832 -72 -25 844 "O45\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O5 " "Converted elements in bus name \"O5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O5\[5..0\] O55..0 " "Converted element name(s) from \"O5\[5..0\]\" to \"O55..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1168 240 288 1180 "O5\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O5\[5..0\] O55..0 " "Converted element name(s) from \"O5\[5..0\]\" to \"O55..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 192 -72 -25 204 "O5\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1168 240 288 1180 "O5\[5..0\]" "" } { 192 -72 -25 204 "O5\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O50 " "Converted elements in bus name \"O50\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O50\[5..0\] O505..0 " "Converted element name(s) from \"O50\[5..0\]\" to \"O505..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9912 272 326 9924 "O50\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O50\[5..0\] O505..0 " "Converted element name(s) from \"O50\[5..0\]\" to \"O505..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 912 -72 -18 924 "O50\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9912 272 326 9924 "O50\[5..0\]" "" } { 912 -72 -18 924 "O50\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O51 " "Converted elements in bus name \"O51\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O51\[5..0\] O515..0 " "Converted element name(s) from \"O51\[5..0\]\" to \"O515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 168 1032 1105 180 "O51\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O51\[5..0\] O515..0 " "Converted element name(s) from \"O51\[5..0\]\" to \"O515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10112 264 318 10124 "O51\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O51\[5..0\] O515..0 " "Converted element name(s) from \"O51\[5..0\]\" to \"O515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 928 -72 -25 940 "O51\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 168 1032 1105 180 "O51\[5..0\]" "" } { 10112 264 318 10124 "O51\[5..0\]" "" } { 928 -72 -25 940 "O51\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q1 " "Converted elements in bus name \"Q1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q1\[5..0\] Q15..0 " "Converted element name(s) from \"Q1\[5..0\]\" to \"Q15..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 440 656 668 523 "Q1\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q1\[5..0\] Q15..0 " "Converted element name(s) from \"Q1\[5..0\]\" to \"Q15..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 440 656 668 523 "Q1\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q10 " "Converted elements in bus name \"Q10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q10\[5..0\] Q105..0 " "Converted element name(s) from \"Q10\[5..0\]\" to \"Q105..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2192 656 668 2272 "Q10\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q10\[5..0\] Q105..0 " "Converted element name(s) from \"Q10\[5..0\]\" to \"Q105..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2192 656 668 2272 "Q10\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q11 " "Converted elements in bus name \"Q11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q11\[5..0\] Q115..0 " "Converted element name(s) from \"Q11\[5..0\]\" to \"Q115..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2392 656 668 2464 "Q11\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q11\[5..0\] Q115..0 " "Converted element name(s) from \"Q11\[5..0\]\" to \"Q115..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2392 656 668 2464 "Q11\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q12 " "Converted elements in bus name \"Q12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q12\[5..0\] Q125..0 " "Converted element name(s) from \"Q12\[5..0\]\" to \"Q125..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2568 616 628 2672 "Q12\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q12\[5..0\] Q125..0 " "Converted element name(s) from \"Q12\[5..0\]\" to \"Q125..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2568 616 628 2672 "Q12\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q13 " "Converted elements in bus name \"Q13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q13\[5..0\] Q135..0 " "Converted element name(s) from \"Q13\[5..0\]\" to \"Q135..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2768 664 676 2840 "Q13\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q13\[5..0\] Q135..0 " "Converted element name(s) from \"Q13\[5..0\]\" to \"Q135..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2768 664 676 2840 "Q13\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q14 " "Converted elements in bus name \"Q14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q14\[5..0\] Q145..0 " "Converted element name(s) from \"Q14\[5..0\]\" to \"Q145..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2968 656 668 3048 "Q14\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q14\[5..0\] Q145..0 " "Converted element name(s) from \"Q14\[5..0\]\" to \"Q145..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2968 656 668 3048 "Q14\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q15 " "Converted elements in bus name \"Q15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q15\[5..0\] Q155..0 " "Converted element name(s) from \"Q15\[5..0\]\" to \"Q155..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 3168 656 668 3240 "Q15\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q15\[5..0\] Q155..0 " "Converted element name(s) from \"Q15\[5..0\]\" to \"Q155..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 3168 656 668 3240 "Q15\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q2 " "Converted elements in bus name \"Q2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q2\[5..0\] Q25..0 " "Converted element name(s) from \"Q2\[5..0\]\" to \"Q25..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 640 648 660 731 "Q2\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q2\[5..0\] Q25..0 " "Converted element name(s) from \"Q2\[5..0\]\" to \"Q25..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 640 648 660 731 "Q2\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q20 " "Converted elements in bus name \"Q20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q20\[5..0\] Q205..0 " "Converted element name(s) from \"Q20\[5..0\]\" to \"Q205..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4128 616 628 4232 "Q20\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q20\[5..0\] Q205..0 " "Converted element name(s) from \"Q20\[5..0\]\" to \"Q205..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4128 616 628 4232 "Q20\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q21 " "Converted elements in bus name \"Q21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q21\[5..0\] Q215..0 " "Converted element name(s) from \"Q21\[5..0\]\" to \"Q215..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4328 664 676 4400 "Q21\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q21\[5..0\] Q215..0 " "Converted element name(s) from \"Q21\[5..0\]\" to \"Q215..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4328 664 676 4400 "Q21\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q22 " "Converted elements in bus name \"Q22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q22\[5..0\] Q225..0 " "Converted element name(s) from \"Q22\[5..0\]\" to \"Q225..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4528 656 668 4608 "Q22\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q22\[5..0\] Q225..0 " "Converted element name(s) from \"Q22\[5..0\]\" to \"Q225..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4528 656 668 4608 "Q22\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q23 " "Converted elements in bus name \"Q23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q23\[5..0\] Q235..0 " "Converted element name(s) from \"Q23\[5..0\]\" to \"Q235..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4728 656 668 4808 "Q23\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q23\[5..0\] Q235..0 " "Converted element name(s) from \"Q23\[5..0\]\" to \"Q235..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4728 656 668 4808 "Q23\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q24 " "Converted elements in bus name \"Q24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q24\[5..0\] Q245..0 " "Converted element name(s) from \"Q24\[5..0\]\" to \"Q245..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4904 624 636 5008 "Q24\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q24\[5..0\] Q245..0 " "Converted element name(s) from \"Q24\[5..0\]\" to \"Q245..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4904 624 636 5008 "Q24\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q25 " "Converted elements in bus name \"Q25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q25\[5..0\] Q255..0 " "Converted element name(s) from \"Q25\[5..0\]\" to \"Q255..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5104 672 684 5176 "Q25\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q25\[5..0\] Q255..0 " "Converted element name(s) from \"Q25\[5..0\]\" to \"Q255..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5104 672 684 5176 "Q25\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q3 " "Converted elements in bus name \"Q3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q3\[5..0\] Q35..0 " "Converted element name(s) from \"Q3\[5..0\]\" to \"Q35..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 840 649 661 938 "Q3\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q3\[5..0\] Q35..0 " "Converted element name(s) from \"Q3\[5..0\]\" to \"Q35..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 840 649 661 938 "Q3\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q30 " "Converted elements in bus name \"Q30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q30\[5..0\] Q305..0 " "Converted element name(s) from \"Q30\[5..0\]\" to \"Q305..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6080 664 676 6160 "Q30\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q30\[5..0\] Q305..0 " "Converted element name(s) from \"Q30\[5..0\]\" to \"Q305..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6080 664 676 6160 "Q30\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q31 " "Converted elements in bus name \"Q31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q31\[5..0\] Q315..0 " "Converted element name(s) from \"Q31\[5..0\]\" to \"Q315..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6280 664 676 6352 "Q31\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q31\[5..0\] Q315..0 " "Converted element name(s) from \"Q31\[5..0\]\" to \"Q315..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6280 664 676 6352 "Q31\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q32 " "Converted elements in bus name \"Q32\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q32\[5..0\] Q325..0 " "Converted element name(s) from \"Q32\[5..0\]\" to \"Q325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6456 664 676 6536 "Q32\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q32\[5..0\] Q325..0 " "Converted element name(s) from \"Q32\[5..0\]\" to \"Q325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6456 664 676 6536 "Q32\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q33 " "Converted elements in bus name \"Q33\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q33\[5..0\] Q335..0 " "Converted element name(s) from \"Q33\[5..0\]\" to \"Q335..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6656 664 676 6736 "Q33\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q33\[5..0\] Q335..0 " "Converted element name(s) from \"Q33\[5..0\]\" to \"Q335..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6656 664 676 6736 "Q33\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q34 " "Converted elements in bus name \"Q34\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q34\[5..0\] Q345..0 " "Converted element name(s) from \"Q34\[5..0\]\" to \"Q345..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6832 624 636 6935 "Q34\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q34\[5..0\] Q345..0 " "Converted element name(s) from \"Q34\[5..0\]\" to \"Q345..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6832 624 636 6935 "Q34\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q35 " "Converted elements in bus name \"Q35\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q35\[5..0\] Q355..0 " "Converted element name(s) from \"Q35\[5..0\]\" to \"Q355..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 7032 680 692 7104 "Q35\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q35\[5..0\] Q355..0 " "Converted element name(s) from \"Q35\[5..0\]\" to \"Q355..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 7032 680 692 7104 "Q35\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q4 " "Converted elements in bus name \"Q4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q4\[5..0\] Q45..0 " "Converted element name(s) from \"Q4\[5..0\]\" to \"Q45..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1016 609 621 1138 "Q4\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q4\[5..0\] Q45..0 " "Converted element name(s) from \"Q4\[5..0\]\" to \"Q45..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1016 609 621 1138 "Q4\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q40 " "Converted elements in bus name \"Q40\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q40\[5..0\] Q405..0 " "Converted element name(s) from \"Q40\[5..0\]\" to \"Q405..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8008 672 684 8088 "Q40\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q40\[5..0\] Q405..0 " "Converted element name(s) from \"Q40\[5..0\]\" to \"Q405..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8008 672 684 8088 "Q40\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q41 " "Converted elements in bus name \"Q41\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q41\[5..0\] Q415..0 " "Converted element name(s) from \"Q41\[5..0\]\" to \"Q415..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8208 656 668 8304 "Q41\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q41\[5..0\] Q415..0 " "Converted element name(s) from \"Q41\[5..0\]\" to \"Q415..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8208 656 668 8304 "Q41\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q42 " "Converted elements in bus name \"Q42\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q42\[5..0\] Q425..0 " "Converted element name(s) from \"Q42\[5..0\]\" to \"Q425..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8400 672 684 8480 "Q42\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q42\[5..0\] Q425..0 " "Converted element name(s) from \"Q42\[5..0\]\" to \"Q425..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8400 672 684 8480 "Q42\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q43 " "Converted elements in bus name \"Q43\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q43\[5..0\] Q435..0 " "Converted element name(s) from \"Q43\[5..0\]\" to \"Q435..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8600 672 684 8680 "Q43\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q43\[5..0\] Q435..0 " "Converted element name(s) from \"Q43\[5..0\]\" to \"Q435..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8600 672 684 8680 "Q43\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q44 " "Converted elements in bus name \"Q44\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q44\[5..0\] Q445..0 " "Converted element name(s) from \"Q44\[5..0\]\" to \"Q445..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8776 640 652 8880 "Q44\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q44\[5..0\] Q445..0 " "Converted element name(s) from \"Q44\[5..0\]\" to \"Q445..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8776 640 652 8880 "Q44\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q45 " "Converted elements in bus name \"Q45\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q45\[5..0\] Q455..0 " "Converted element name(s) from \"Q45\[5..0\]\" to \"Q455..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8976 688 700 9048 "Q45\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q45\[5..0\] Q455..0 " "Converted element name(s) from \"Q45\[5..0\]\" to \"Q455..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8976 688 700 9048 "Q45\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q5 " "Converted elements in bus name \"Q5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q5\[5..0\] Q55..0 " "Converted element name(s) from \"Q5\[5..0\]\" to \"Q55..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1216 656 668 1288 "Q5\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q5\[5..0\] Q55..0 " "Converted element name(s) from \"Q5\[5..0\]\" to \"Q55..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1216 656 668 1288 "Q5\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q50 " "Converted elements in bus name \"Q50\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q50\[5..0\] Q505..0 " "Converted element name(s) from \"Q50\[5..0\]\" to \"Q505..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9952 680 692 10032 "Q50\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q50\[5..0\] Q505..0 " "Converted element name(s) from \"Q50\[5..0\]\" to \"Q505..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9952 680 692 10032 "Q50\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q51 " "Converted elements in bus name \"Q51\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q51\[5..0\] Q515..0 " "Converted element name(s) from \"Q51\[5..0\]\" to \"Q515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10048 680 692 10152 "Q51\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q51\[5..0\] Q515..0 " "Converted element name(s) from \"Q51\[5..0\]\" to \"Q515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471562 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10048 680 692 10152 "Q51\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst1 " "Primitive \"NAND2\" of instance \"inst1\" not used" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 0 -8 56 48 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1488407471562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE LPM_COMPARE:inst156 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"LPM_COMPARE:inst156\"" {  } { { "g07_stack.bdf" "inst156" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 120 1096 1224 248 "inst156" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE:inst156 " "Elaborated megafunction instantiation \"LPM_COMPARE:inst156\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 120 1096 1224 248 "inst156" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407471600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE:inst156 " "Instantiated megafunction \"LPM_COMPARE:inst156\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE UNUSED " "Parameter \"LPM_PIPELINE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471600 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 120 1096 1224 248 "inst156" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407471600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pkd " "Found entity 1: cmpr_pkd" {  } { { "db/cmpr_pkd.tdf" "" { Text "D:/intelFPGA/Lab3/db/cmpr_pkd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407471663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pkd LPM_COMPARE:inst156\|cmpr_pkd:auto_generated " "Elaborating entity \"cmpr_pkd\" for hierarchy \"LPM_COMPARE:inst156\|cmpr_pkd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471663 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_generator.vhd 2 1 " "Using design file g07_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_generator-behavior " "Found design unit 1: g07_generator-behavior" {  } { { "g07_generator.vhd" "" { Text "D:/intelFPGA/Lab3/g07_generator.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471678 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_generator " "Found entity 1: g07_generator" {  } { { "g07_generator.vhd" "" { Text "D:/intelFPGA/Lab3/g07_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471678 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1488407471678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_generator g07_generator:JimLahey " "Elaborating entity \"g07_generator\" for hierarchy \"g07_generator:JimLahey\"" {  } { { "g07_stack.bdf" "JimLahey" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst\"" {  } { { "g07_stack.bdf" "inst" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 160 856 992 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst " "Elaborated megafunction instantiation \"LPM_COUNTER:inst\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 160 856 992 360 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407471701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst " "Instantiated megafunction \"LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 52 " "Parameter \"LPM_SVALUE\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471701 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 160 856 992 360 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407471701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qeg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qeg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qeg " "Found entity 1: cntr_qeg" {  } { { "db/cntr_qeg.tdf" "" { Text "D:/intelFPGA/Lab3/db/cntr_qeg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407471763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qeg LPM_COUNTER:inst\|cntr_qeg:auto_generated " "Elaborating entity \"cntr_qeg\" for hierarchy \"LPM_COUNTER:inst\|cntr_qeg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_pushpopdecide.vhd 2 1 " "Using design file g07_pushpopdecide.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_pushpopdecide-behavior " "Found design unit 1: g07_pushpopdecide-behavior" {  } { { "g07_pushpopdecide.vhd" "" { Text "D:/intelFPGA/Lab3/g07_pushpopdecide.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471779 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_pushpopdecide " "Found entity 1: g07_pushpopdecide" {  } { { "g07_pushpopdecide.vhd" "" { Text "D:/intelFPGA/Lab3/g07_pushpopdecide.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1488407471779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_pushpopdecide g07_pushpopdecide:SnoopDogg " "Elaborating entity \"g07_pushpopdecide\" for hierarchy \"g07_pushpopdecide:SnoopDogg\"" {  } { { "g07_stack.bdf" "SnoopDogg" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 192 1344 1536 304 "SnoopDogg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE LPM_COMPARE:inst157 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"LPM_COMPARE:inst157\"" {  } { { "g07_stack.bdf" "inst157" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 272 1096 1224 400 "inst157" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE:inst157 " "Elaborated megafunction instantiation \"LPM_COMPARE:inst157\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 272 1096 1224 400 "inst157" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407471779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE:inst157 " "Instantiated megafunction \"LPM_COMPARE:inst157\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471779 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 272 1096 1224 400 "inst157" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407471779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_t0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t0f " "Found entity 1: cmpr_t0f" {  } { { "db/cmpr_t0f.tdf" "" { Text "D:/intelFPGA/Lab3/db/cmpr_t0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407471848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t0f LPM_COMPARE:inst157\|cmpr_t0f:auto_generated " "Elaborating entity \"cmpr_t0f\" for hierarchy \"LPM_COMPARE:inst157\|cmpr_t0f:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM_MUX:inst159 " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM_MUX:inst159\"" {  } { { "g07_stack.bdf" "inst159" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 704 1040 1152 800 "inst159" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MUX:inst159 " "Elaborated megafunction instantiation \"LPM_MUX:inst159\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 704 1040 1152 800 "inst159" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407471863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MUX:inst159 " "Instantiated megafunction \"LPM_MUX:inst159\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 52 " "Parameter \"LPM_SIZE\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471863 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 704 1040 1152 800 "inst159" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407471863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_koc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_koc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_koc " "Found entity 1: mux_koc" {  } { { "db/mux_koc.tdf" "" { Text "D:/intelFPGA/Lab3/db/mux_koc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407471948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407471948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_koc LPM_MUX:inst159\|mux_koc:auto_generated " "Elaborating entity \"mux_koc\" for hierarchy \"LPM_MUX:inst159\|mux_koc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:inst143 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:inst143\"" {  } { { "g07_stack.bdf" "inst143" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10064 456 632 10208 "inst143" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471979 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_AVALUE parameter because the aset port is not used " "Assertion warning: Ignored LPM_AVALUE parameter because the aset port is not used" {  } { { "lpm_ff.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_ff.tdf" 91 2 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 152 424 600 296 "Corey" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1488407471979 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_SVALUE parameter because the sset port is not used " "Assertion warning: Ignored LPM_SVALUE parameter because the sset port is not used" {  } { { "lpm_ff.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_ff.tdf" 96 2 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 152 424 600 296 "Corey" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1488407471979 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ac " "Variable or input pin \"ac\" is defined but never used." {  } { { "lpm_ff.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_ff.tdf" 71 4 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 152 424 600 296 "Corey" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1488407471979 "|g07_stack|LPM_FF:Corey"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "sc " "Variable or input pin \"sc\" is defined but never used." {  } { { "lpm_ff.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_ff.tdf" 74 4 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 152 424 600 296 "Corey" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1488407471979 "|g07_stack|LPM_FF:Corey"}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:inst143 " "Elaborated megafunction instantiation \"LPM_FF:inst143\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10064 456 632 10208 "inst143" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407471979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:inst143 " "Instantiated megafunction \"LPM_FF:inst143\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407471979 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10064 456 632 10208 "inst143" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407471979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst16 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst16\"" {  } { { "g07_stack.bdf" "inst16" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 768 880 -112 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst16 " "Elaborated megafunction instantiation \"BUSMUX:inst16\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 768 880 -112 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407472001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst16 " "Instantiated megafunction \"BUSMUX:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 52 " "Parameter \"WIDTH\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472001 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 768 880 -112 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407472001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX BUSMUX:inst16\|LPM_MUX:\$00000 " "Elaborating entity \"LPM_MUX\" for hierarchy \"BUSMUX:inst16\|LPM_MUX:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/intelfpga/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472001 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst16\|LPM_MUX:\$00000 BUSMUX:inst16 " "Elaborated megafunction instantiation \"BUSMUX:inst16\|LPM_MUX:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst16\"" {  } { { "busmux.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 768 880 -112 "inst16" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "D:/intelFPGA/Lab3/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407472064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407472064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_boc BUSMUX:inst16\|LPM_MUX:\$00000\|mux_boc:auto_generated " "Elaborating entity \"mux_boc\" for hierarchy \"BUSMUX:inst16\|LPM_MUX:\$00000\|mux_boc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_popenable.vhd 2 1 " "Using design file g07_popenable.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_popenable-behavior " "Found design unit 1: g07_popenable-behavior" {  } { { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407472080 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_popenable " "Found entity 1: g07_popenable" {  } { { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407472080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1488407472080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_popenable g07_popenable:inst13 " "Elaborating entity \"g07_popenable\" for hierarchy \"g07_popenable:inst13\"" {  } { { "g07_stack.bdf" "inst13" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 352 528 0 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM g07_popenable:inst13\|LPM_ROM:rom " "Elaborating entity \"LPM_ROM\" for hierarchy \"g07_popenable:inst13\|LPM_ROM:rom\"" {  } { { "g07_popenable.vhd" "rom" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g07_popenable:inst13\|LPM_ROM:rom " "Elaborated megafunction instantiation \"g07_popenable:inst13\|LPM_ROM:rom\"" {  } { { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 16 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407472102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g07_popenable:inst13\|LPM_ROM:rom " "Instantiated megafunction \"g07_popenable:inst13\|LPM_ROM:rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 52 " "Parameter \"LPM_WIDTH\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE popen.mif " "Parameter \"LPM_FILE\" = \"popen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472102 ""}  } { { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 16 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407472102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom g07_popenable:inst13\|LPM_ROM:rom " "Elaborated megafunction instantiation \"g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\", which is child of megafunction instantiation \"g07_popenable:inst13\|LPM_ROM:rom\"" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "d:/intelfpga/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472149 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block g07_popenable:inst13\|LPM_ROM:rom " "Elaborated megafunction instantiation \"g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"g07_popenable:inst13\|LPM_ROM:rom\"" {  } { { "altrom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q001.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q001 " "Found entity 1: altsyncram_q001" {  } { { "db/altsyncram_q001.tdf" "" { Text "D:/intelFPGA/Lab3/db/altsyncram_q001.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407472249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407472249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q001 g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_q001:auto_generated " "Elaborating entity \"altsyncram_q001\" for hierarchy \"g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_q001:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst151 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst151\"" {  } { { "g07_stack.bdf" "inst151" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10088 304 416 10176 "inst151" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst151 " "Elaborated megafunction instantiation \"BUSMUX:inst151\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10088 304 416 10176 "inst151" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407472265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst151 " "Instantiated megafunction \"BUSMUX:inst151\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472265 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10088 304 416 10176 "inst151" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407472265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX BUSMUX:inst151\|LPM_MUX:\$00000 " "Elaborating entity \"LPM_MUX\" for hierarchy \"BUSMUX:inst151\|LPM_MUX:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/intelfpga/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst151\|LPM_MUX:\$00000 BUSMUX:inst151 " "Elaborated megafunction instantiation \"BUSMUX:inst151\|LPM_MUX:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst151\"" {  } { { "busmux.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10088 304 416 10176 "inst151" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qmc " "Found entity 1: mux_qmc" {  } { { "db/mux_qmc.tdf" "" { Text "D:/intelFPGA/Lab3/db/mux_qmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407472334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407472334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qmc BUSMUX:inst151\|LPM_MUX:\$00000\|mux_qmc:auto_generated " "Elaborating entity \"mux_qmc\" for hierarchy \"BUSMUX:inst151\|LPM_MUX:\$00000\|mux_qmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst147 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst147\"" {  } { { "g07_stack.bdf" "inst147" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10104 144 256 10192 "inst147" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst147 " "Elaborated megafunction instantiation \"BUSMUX:inst147\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10104 144 256 10192 "inst147" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407472334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst147 " "Instantiated megafunction \"BUSMUX:inst147\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407472334 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10104 144 256 10192 "inst147" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407472334 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[51\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[51\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[50\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[50\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[49\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[49\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[48\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[48\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[47\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[47\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[46\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[46\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[45\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[45\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[44\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[44\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[43\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[43\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[42\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[42\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[41\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[41\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[40\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[40\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[39\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[39\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[38\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[38\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[37\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[37\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[36\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[36\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[35\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[35\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[34\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[34\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[33\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[33\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[32\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[32\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[31\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[31\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[30\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[30\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[29\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[29\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[28\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[28\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[27\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[27\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[26\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[26\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[25\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[25\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[24\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[24\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[23\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[23\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[22\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[21\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[21\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[20\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[20\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[19\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[19\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[18\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[18\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[17\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[17\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[16\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[16\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[15\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[14\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[13\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[12\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[11\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[10\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[9\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[8\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[7\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[6\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[5\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[4\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[3\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[2\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[1\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[0\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407473426 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1488407473426 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488407476862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407476862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "710 " "Implemented 710 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488407476979 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488407476979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "627 " "Implemented 627 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488407476979 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1488407476979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488407476979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 424 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 424 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488407477031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 01 17:31:17 2017 " "Processing ended: Wed Mar 01 17:31:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488407477031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488407477031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488407477031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488407477031 ""}
