module wideexpr_00936(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 2'b10;
  assign y1 = $signed($signed(!({3{((u2)+((6'b110101)<<(s1)))<<<((u3)<<(-(3'sb111)))}})));
  assign y2 = ($signed((s7)>(2'sb00)))-(((($signed((ctrl[2]?s0:(ctrl[6]?(ctrl[0]?4'sb1101:(4'sb1110)&(5'sb10010)):(ctrl[1]?1'sb0:(1'sb0)+(2'sb10))))))^~($signed($signed(2'sb10))))+(4'sb0101))&(s7));
  assign y3 = s0;
  assign y4 = (ctrl[1]?s4:(-({(u7)^~((s2)==(2'sb10)),s2,(ctrl[3]?(u3)<<(5'sb11011):$unsigned(2'b01))}))+(+((ctrl[7]?(s2)^~(+(s6)):s0))));
  assign y5 = ~&(6'sb001111);
  assign y6 = (1'sb0)^~((ctrl[5]?(s4)>>($signed(+(-({s5,s1,(ctrl[6]?6'b111010:u4)})))):(ctrl[6]?(($signed((6'sb101111)-((ctrl[2]?s1:s2))))<<<(1'sb0))|((2'sb10)^~((ctrl[6]?s4:s2))):s5)));
  assign y7 = +(1'sb0);
endmodule
