// Mem file initialization records.
//
// SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
// Vivado v2021.2 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// Created on Friday October 14, 2022 - 08:49:01 pm, from:
//
//     Map file     - /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bmm
//     Data file(s) - /home/dimitriosa/Downloads/Project/project_1/final2_test/Debug/final2_test.elf
//
// Address space 'design_1_i_microblaze_0.design_1_i_blk_mem_gen_0_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
