<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>CC26xx_CC13xx common</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        displaySR();
                    }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__cpu__cc26xx__cc13xx.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a>  </div>
  <div class="headertitle">
<div class="title">CC26xx_CC13xx common<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Common code for TI cc26xx/cc13xx family.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Common code for TI cc26xx/cc13xx family. </p>
<p>This module contains code common to all cc26xx/cc13xx cpus supported by RIOT: <a class="el" href="group__cpu__cc26x0.html">TI CC26x0</a>, <a class="el" href="group__cpu__cc26x2__cc13x2.html">TI CC26x2, CC13x2</a> </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:cc26xx__cc13xx__power_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26xx__cc13xx__power_8h.html">cc26xx_cc13xx_power.h</a></td></tr>
<tr class="memdesc:cc26xx__cc13xx__power_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CC26xx/CC13xx Power management. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:cpu__conf__cc26xx__cc13xx_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__conf__cc26xx__cc13xx_8h.html">cpu_conf_cc26xx_cc13xx.h</a></td></tr>
<tr class="memdesc:cpu__conf__cc26xx__cc13xx_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation specific CPU configuration options. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:cc26xx__cc13xx_2include_2periph__cpu__common_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26xx__cc13xx_2include_2periph__cpu__common_8h.html">periph_cpu_common.h</a></td></tr>
<tr class="memdesc:cc26xx__cc13xx_2include_2periph__cpu__common_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811633719ff60ee247e64b333d4b8675"><td class="memItemLeft" align="right" valign="top"><a id="ga811633719ff60ee247e64b333d4b8675"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga811633719ff60ee247e64b333d4b8675"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-M specific CPU configuration. <br /></td></tr>
<tr class="separator:ga811633719ff60ee247e64b333d4b8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c13d219504576c5c69399033b0ae39"><td class="memItemLeft" align="right" valign="top"><a id="gaf6c13d219504576c5c69399033b0ae39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_IRQ_NUMOF</b>&#160;&#160;&#160;<a class="el" href="cc26xx__cc13xx_8h.html#a666eb0caeb12ec0e281415592ae89083a43a4ccf25be34e0742d054c093d83402">IRQN_COUNT</a></td></tr>
<tr class="separator:gaf6c13d219504576c5c69399033b0ae39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33eb792f7cf98b55b73fea8239c5f45"><td class="memItemLeft" align="right" valign="top"><a id="gad33eb792f7cf98b55b73fea8239c5f45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLASH_BASE</b>&#160;&#160;&#160;<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></td></tr>
<tr class="separator:gad33eb792f7cf98b55b73fea8239c5f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e34a6874eb0adaa73326f9775353236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga7e34a6874eb0adaa73326f9775353236">CONFIG_CC26XX_CC13XX_UPDATE_CCFG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7e34a6874eb0adaa73326f9775353236"><td class="mdescLeft">&#160;</td><td class="mdescRight">CC26xx/CC13xx specific CPU configuration.  <a href="group__cpu__cc26xx__cc13xx.html#ga7e34a6874eb0adaa73326f9775353236">More...</a><br /></td></tr>
<tr class="separator:ga7e34a6874eb0adaa73326f9775353236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d43d139ab1dda8cb8ebbc06a2e74f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gab7d43d139ab1dda8cb8ebbc06a2e74f2">CONFIG_CC26XX_CC13XX_FORCE_VDDR_HH</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab7d43d139ab1dda8cb8ebbc06a2e74f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force VDDR high setting, enables higher output power but also higher power consumption.  <a href="group__cpu__cc26xx__cc13xx.html#gab7d43d139ab1dda8cb8ebbc06a2e74f2">More...</a><br /></td></tr>
<tr class="separator:gab7d43d139ab1dda8cb8ebbc06a2e74f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6571b7e803f6692ec7994a5da83f9b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga6571b7e803f6692ec7994a5da83f9b6c">CONFIG_CC26XX_CC13XX_GPRAM</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6571b7e803f6692ec7994a5da83f9b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable GPRAM and use 8K VIMS RAM as GPRAM (instead of cache).  <a href="group__cpu__cc26xx__cc13xx.html#ga6571b7e803f6692ec7994a5da83f9b6c">More...</a><br /></td></tr>
<tr class="separator:ga6571b7e803f6692ec7994a5da83f9b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa001ffe54e8788786ea0b8df7ae2199e"><td class="memItemLeft" align="right" valign="top"><a id="gaa001ffe54e8788786ea0b8df7ae2199e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gaa001ffe54e8788786ea0b8df7ae2199e">CONFIG_CC26XX_CC13XX_BL_LEVEL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gaa001ffe54e8788786ea0b8df7ae2199e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This configures the level need to enter the bootloader backdoor at boot time. <br /></td></tr>
<tr class="separator:gaa001ffe54e8788786ea0b8df7ae2199e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e08a33f13109663cd742eeaf278153"><td class="memItemLeft" align="right" valign="top"><a id="ga76e08a33f13109663cd742eeaf278153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga76e08a33f13109663cd742eeaf278153">CONFIG_CC26XX_CC13XX_BL_PIN</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga76e08a33f13109663cd742eeaf278153"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIO (pin) number used to enter the bootloader backdoor at boot time. <br /></td></tr>
<tr class="separator:ga76e08a33f13109663cd742eeaf278153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaebf5326180f20c91b249cc07064e48"><td class="memItemLeft" align="right" valign="top"><a id="gadaebf5326180f20c91b249cc07064e48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gadaebf5326180f20c91b249cc07064e48">SET_SIZE_AND_DIS_FLAGS_DIS_GPRAM</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gadaebf5326180f20c91b249cc07064e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable GPRAM. <br /></td></tr>
<tr class="separator:gadaebf5326180f20c91b249cc07064e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710511672f5bb02e18a43825103676ef"><td class="memItemLeft" align="right" valign="top"><a id="ga710511672f5bb02e18a43825103676ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NUM_HEAPS</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ga710511672f5bb02e18a43825103676ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2b9a67bd2cd6a81b5ce37e9d38fb499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gac2b9a67bd2cd6a81b5ce37e9d38fb499">SET_EXT_LF_CLK_DIO</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:gac2b9a67bd2cd6a81b5ce37e9d38fb499"><td class="mdescLeft">&#160;</td><td class="mdescRight">Customer Configuration (CCFG)  <a href="group__cpu__cc26xx__cc13xx.html#gac2b9a67bd2cd6a81b5ce37e9d38fb499">More...</a><br /></td></tr>
<tr class="separator:gac2b9a67bd2cd6a81b5ce37e9d38fb499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314ce9feca91abc4b186004db725805e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga314ce9feca91abc4b186004db725805e">SET_EXT_LF_CLK_RTC_INCREMENT</a>&#160;&#160;&#160;0x800000</td></tr>
<tr class="memdesc:ga314ce9feca91abc4b186004db725805e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The input frequency of the external clock and is written to <code>AON_RTC:SUBSECINC.VALUEINC</code>.  <a href="group__cpu__cc26xx__cc13xx.html#ga314ce9feca91abc4b186004db725805e">More...</a><br /></td></tr>
<tr class="separator:ga314ce9feca91abc4b186004db725805e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7d142d67f265afa8ffce868672afa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga8c7d142d67f265afa8ffce868672afa7">SET_MODE_CONF_1_TCXO_TYPE</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga8c7d142d67f265afa8ffce868672afa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the TCXO type.  <a href="group__cpu__cc26xx__cc13xx.html#ga8c7d142d67f265afa8ffce868672afa7">More...</a><br /></td></tr>
<tr class="separator:ga8c7d142d67f265afa8ffce868672afa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e923bdbe8faefe6dbd185a473740dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga06e923bdbe8faefe6dbd185a473740dc">SET_MODE_CONF_1_TCXO_MAX_START</a>&#160;&#160;&#160;0x7F</td></tr>
<tr class="memdesc:ga06e923bdbe8faefe6dbd185a473740dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum TCXO startup time in units of 100us.  <a href="group__cpu__cc26xx__cc13xx.html#ga06e923bdbe8faefe6dbd185a473740dc">More...</a><br /></td></tr>
<tr class="separator:ga06e923bdbe8faefe6dbd185a473740dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f7149f0ada3ee650a06557fc415828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga88f7149f0ada3ee650a06557fc415828">SET_MODE_CONF_1_ALT_DCDC_VMIN</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:ga88f7149f0ada3ee650a06557fc415828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum voltage for when DC/DC should be used if alternate DC/DC setting is enabled.  <a href="group__cpu__cc26xx__cc13xx.html#ga88f7149f0ada3ee650a06557fc415828">More...</a><br /></td></tr>
<tr class="separator:ga88f7149f0ada3ee650a06557fc415828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc846063e25230eac6b16caec19695d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga6dc846063e25230eac6b16caec19695d">SET_MODE_CONF_1_ALT_DCDC_DITHER_EN</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga6dc846063e25230eac6b16caec19695d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DC/DC dithering if alternate DC/DC setting is enabled.  <a href="group__cpu__cc26xx__cc13xx.html#ga6dc846063e25230eac6b16caec19695d">More...</a><br /></td></tr>
<tr class="separator:ga6dc846063e25230eac6b16caec19695d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc492379656706ff3ec4738bfed1fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gaebc492379656706ff3ec4738bfed1fc2">SET_MODE_CONF_1_ALT_DCDC_IPEAK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:gaebc492379656706ff3ec4738bfed1fc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inductor peak current if alternate DC/DC setting is enabled.  <a href="group__cpu__cc26xx__cc13xx.html#gaebc492379656706ff3ec4738bfed1fc2">More...</a><br /></td></tr>
<tr class="separator:gaebc492379656706ff3ec4738bfed1fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633811ddd1a29e626b9d75e60d144011"><td class="memItemLeft" align="right" valign="top"><a id="ga633811ddd1a29e626b9d75e60d144011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga633811ddd1a29e626b9d75e60d144011">SET_MODE_CONF_1_DELTA_IBIAS_INIT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga633811ddd1a29e626b9d75e60d144011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signed delta value for IBIAS_INIT. <br /></td></tr>
<tr class="separator:ga633811ddd1a29e626b9d75e60d144011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7d732d91f78a822a1d801fe19e2730"><td class="memItemLeft" align="right" valign="top"><a id="ga5f7d732d91f78a822a1d801fe19e2730"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga5f7d732d91f78a822a1d801fe19e2730">SET_MODE_CONF_1_DELTA_IBIAS_OFFSET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga5f7d732d91f78a822a1d801fe19e2730"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signed delta value for IBIAS_OFFSET. <br /></td></tr>
<tr class="separator:ga5f7d732d91f78a822a1d801fe19e2730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf873aab8732a900bb9fda65469b585b2"><td class="memItemLeft" align="right" valign="top"><a id="gaf873aab8732a900bb9fda65469b585b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gaf873aab8732a900bb9fda65469b585b2">SET_MODE_CONF_1_XOSC_MAX_START</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gaf873aab8732a900bb9fda65469b585b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum XOSC startup time (worst case) in units of 100us. <br /></td></tr>
<tr class="separator:gaf873aab8732a900bb9fda65469b585b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4148f5de13c32e388055a24221c2c324"><td class="memItemLeft" align="right" valign="top"><a id="ga4148f5de13c32e388055a24221c2c324"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga4148f5de13c32e388055a24221c2c324">SET_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG</a>&#160;&#160;&#160;0x0058</td></tr>
<tr class="memdesc:ga4148f5de13c32e388055a24221c2c324"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total size of the CCFG in bytes. <br /></td></tr>
<tr class="separator:ga4148f5de13c32e388055a24221c2c324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c8f11733ea17f652e7c6e76fc51ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gab6c8f11733ea17f652e7c6e76fc51ec7">SET_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS</a></td></tr>
<tr class="memdesc:gab6c8f11733ea17f652e7c6e76fc51ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved by Texas Instruments for future use.  <a href="group__cpu__cc26xx__cc13xx.html#gab6c8f11733ea17f652e7c6e76fc51ec7">More...</a><br /></td></tr>
<tr class="separator:gab6c8f11733ea17f652e7c6e76fc51ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a8b9b6102dca332200e82402800f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gab1a8b9b6102dca332200e82402800f5a">SET_SIZE_AND_DIS_FLAGS_DIS_TCXO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gab1a8b9b6102dca332200e82402800f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TCXO.  <a href="group__cpu__cc26xx__cc13xx.html#gab1a8b9b6102dca332200e82402800f5a">More...</a><br /></td></tr>
<tr class="separator:gab1a8b9b6102dca332200e82402800f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608217082c5cd679be2f88f68d8ef744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga608217082c5cd679be2f88f68d8ef744">SET_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga608217082c5cd679be2f88f68d8ef744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable GPRAM (or use the 8K VIMS RAM as CACHE RAM).  <a href="group__cpu__cc26xx__cc13xx.html#ga608217082c5cd679be2f88f68d8ef744">More...</a><br /></td></tr>
<tr class="separator:ga608217082c5cd679be2f88f68d8ef744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c40db542c7996dd468f92a6b2ca1245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga9c40db542c7996dd468f92a6b2ca1245">SET_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga9c40db542c7996dd468f92a6b2ca1245"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable XOSC override functionality.  <a href="group__cpu__cc26xx__cc13xx.html#ga9c40db542c7996dd468f92a6b2ca1245">More...</a><br /></td></tr>
<tr class="separator:ga9c40db542c7996dd468f92a6b2ca1245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7f390271c4cef97e2873f875fed86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga7c7f390271c4cef97e2873f875fed86f">SET_MODE_CONF_VDDR_TRIM_SLEEP_DELTA</a>&#160;&#160;&#160;0xF</td></tr>
<tr class="memdesc:ga7c7f390271c4cef97e2873f875fed86f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signed delta value to apply to the VDDR_TRIM_SLEEP target, minus one.  <a href="group__cpu__cc26xx__cc13xx.html#ga7c7f390271c4cef97e2873f875fed86f">More...</a><br /></td></tr>
<tr class="separator:ga7c7f390271c4cef97e2873f875fed86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga954d6a5e557c63ff92a60d5ad81207f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga954d6a5e557c63ff92a60d5ad81207f2">SET_MODE_CONF_DCDC_RECHARGE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga954d6a5e557c63ff92a60d5ad81207f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DC/DC during recharge in powerdown.  <a href="group__cpu__cc26xx__cc13xx.html#ga954d6a5e557c63ff92a60d5ad81207f2">More...</a><br /></td></tr>
<tr class="separator:ga954d6a5e557c63ff92a60d5ad81207f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006cc6f273485e3ca859110af50822e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga006cc6f273485e3ca859110af50822e5">SET_MODE_CONF_DCDC_ACTIVE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga006cc6f273485e3ca859110af50822e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DC/DC in active mode.  <a href="group__cpu__cc26xx__cc13xx.html#ga006cc6f273485e3ca859110af50822e5">More...</a><br /></td></tr>
<tr class="separator:ga006cc6f273485e3ca859110af50822e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d0c70555492d2c4d022edc636b16d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga51d0c70555492d2c4d022edc636b16d6">SET_MODE_CONF_VDDR_EXT_LOAD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga51d0c70555492d2c4d022edc636b16d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for future use byte TI.  <a href="group__cpu__cc26xx__cc13xx.html#ga51d0c70555492d2c4d022edc636b16d6">More...</a><br /></td></tr>
<tr class="separator:ga51d0c70555492d2c4d022edc636b16d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a5bdc03366b02d251b529d135a7115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gac1a5bdc03366b02d251b529d135a7115">SET_MODE_CONF_VDDS_BOD_LEVEL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gac1a5bdc03366b02d251b529d135a7115"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDDS BOD level.  <a href="group__cpu__cc26xx__cc13xx.html#gac1a5bdc03366b02d251b529d135a7115">More...</a><br /></td></tr>
<tr class="separator:gac1a5bdc03366b02d251b529d135a7115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d0ea74fb14706282dc602856e52346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gaa9d0ea74fb14706282dc602856e52346">SET_MODE_CONF_SCLK_LF_OPTION</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gaa9d0ea74fb14706282dc602856e52346"><td class="mdescLeft">&#160;</td><td class="mdescRight">LF clock option.  <a href="group__cpu__cc26xx__cc13xx.html#gaa9d0ea74fb14706282dc602856e52346">More...</a><br /></td></tr>
<tr class="separator:gaa9d0ea74fb14706282dc602856e52346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79159d704e740e82b00c390097d2c806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga79159d704e740e82b00c390097d2c806">SET_MODE_CONF_VDDR_TRIM_SLEEP_TC</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga79159d704e740e82b00c390097d2c806"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDDR_TRIM_SLEEP_DELTA temperature compensation.  <a href="group__cpu__cc26xx__cc13xx.html#ga79159d704e740e82b00c390097d2c806">More...</a><br /></td></tr>
<tr class="separator:ga79159d704e740e82b00c390097d2c806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e17d1adf3b0be3c44a9ed3d3de5d8c"><td class="memItemLeft" align="right" valign="top"><a id="gab4e17d1adf3b0be3c44a9ed3d3de5d8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gab4e17d1adf3b0be3c44a9ed3d3de5d8c">SET_MODE_CONF_RTC_COMP</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gab4e17d1adf3b0be3c44a9ed3d3de5d8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for future use by TI. <br /></td></tr>
<tr class="separator:gab4e17d1adf3b0be3c44a9ed3d3de5d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a86c9cd4512770b89f32254503a451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gab9a86c9cd4512770b89f32254503a451">SET_MODE_CONF_XOSC_FREQ</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gab9a86c9cd4512770b89f32254503a451"><td class="mdescLeft">&#160;</td><td class="mdescRight">External crystal frequency.  <a href="group__cpu__cc26xx__cc13xx.html#gab9a86c9cd4512770b89f32254503a451">More...</a><br /></td></tr>
<tr class="separator:gab9a86c9cd4512770b89f32254503a451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14747e2856e443e8eb4287f5d7a32ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga14747e2856e443e8eb4287f5d7a32ad7">SET_MODE_CONF_XOSC_CAP_MOD</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga14747e2856e443e8eb4287f5d7a32ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable modification (delta) to XOSC cap-array.  <a href="group__cpu__cc26xx__cc13xx.html#ga14747e2856e443e8eb4287f5d7a32ad7">More...</a><br /></td></tr>
<tr class="separator:ga14747e2856e443e8eb4287f5d7a32ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e54c5f4027f4aecfccd133cf16c7b06"><td class="memItemLeft" align="right" valign="top"><a id="ga0e54c5f4027f4aecfccd133cf16c7b06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga0e54c5f4027f4aecfccd133cf16c7b06">SET_MODE_CONF_HF_COMP</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga0e54c5f4027f4aecfccd133cf16c7b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for future use by TI. <br /></td></tr>
<tr class="separator:ga0e54c5f4027f4aecfccd133cf16c7b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1c312f3048268ab979f8f66030ad14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga4a1c312f3048268ab979f8f66030ad14">SET_MODE_CONF_XOSC_CAPARRAY_DELTA</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga4a1c312f3048268ab979f8f66030ad14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modifies trimmed XOSC cap-array step value.  <a href="group__cpu__cc26xx__cc13xx.html#ga4a1c312f3048268ab979f8f66030ad14">More...</a><br /></td></tr>
<tr class="separator:ga4a1c312f3048268ab979f8f66030ad14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace701bd258f679b6603d1cb6f49f3013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gace701bd258f679b6603d1cb6f49f3013">SET_MODE_CONF_VDDR_CAP</a>&#160;&#160;&#160;0x3A</td></tr>
<tr class="memdesc:gace701bd258f679b6603d1cb6f49f3013"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents the minimum decoupling capacitance (worst case) on VDDR, in units of 100nF.  <a href="group__cpu__cc26xx__cc13xx.html#gace701bd258f679b6603d1cb6f49f3013">More...</a><br /></td></tr>
<tr class="separator:gace701bd258f679b6603d1cb6f49f3013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851d4d49bdf16ed961e129ef6a2350a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga851d4d49bdf16ed961e129ef6a2350a5">SET_BL_CONFIG_BOOTLOADER_ENABLE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga851d4d49bdf16ed961e129ef6a2350a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bootloader enable.  <a href="group__cpu__cc26xx__cc13xx.html#ga851d4d49bdf16ed961e129ef6a2350a5">More...</a><br /></td></tr>
<tr class="separator:ga851d4d49bdf16ed961e129ef6a2350a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038f777293137032ab039c4788359d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga038f777293137032ab039c4788359d6a">SET_BL_CONFIG_BL_LEVEL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga038f777293137032ab039c4788359d6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the active level of the selected DIO number BL_PIN_NUMBER if boot loader backdoor is enabled by the BL_ENABLE field.  <a href="group__cpu__cc26xx__cc13xx.html#ga038f777293137032ab039c4788359d6a">More...</a><br /></td></tr>
<tr class="separator:ga038f777293137032ab039c4788359d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b95d8c73b2eb3dc1f8192153a3cd9d8"><td class="memItemLeft" align="right" valign="top"><a id="ga1b95d8c73b2eb3dc1f8192153a3cd9d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga1b95d8c73b2eb3dc1f8192153a3cd9d8">SET_BL_CONFIG_BL_PIN_NUMBER</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga1b95d8c73b2eb3dc1f8192153a3cd9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIO number that is level checked if the boot loader backdoor is enabled by the <a class="el" href="group__cpu__cc26xx__cc13xx.html#ga9289a4c0cd2e785701633e209016ca60">SET_BL_CONFIG_BL_ENABLE</a> setting. <br /></td></tr>
<tr class="separator:ga1b95d8c73b2eb3dc1f8192153a3cd9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9289a4c0cd2e785701633e209016ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga9289a4c0cd2e785701633e209016ca60">SET_BL_CONFIG_BL_ENABLE</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga9289a4c0cd2e785701633e209016ca60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the boot loader backdoor.  <a href="group__cpu__cc26xx__cc13xx.html#ga9289a4c0cd2e785701633e209016ca60">More...</a><br /></td></tr>
<tr class="separator:ga9289a4c0cd2e785701633e209016ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9889b7778222ed5b6af3cff36d02e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#gab9889b7778222ed5b6af3cff36d02e2c">SET_CCFG_TAP_DAP_0_CPU_DAP_ENABLE</a>&#160;&#160;&#160;0xC5</td></tr>
<tr class="memdesc:gab9889b7778222ed5b6af3cff36d02e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CPU DAP.  <a href="group__cpu__cc26xx__cc13xx.html#gab9889b7778222ed5b6af3cff36d02e2c">More...</a><br /></td></tr>
<tr class="separator:gab9889b7778222ed5b6af3cff36d02e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27856d5738eac5a3855b99b1d8d22a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga27856d5738eac5a3855b99b1d8d22a90">SET_CCFG_TAP_DAP_0_PWRPROF_TAP_ENABLE</a>&#160;&#160;&#160;0xC5</td></tr>
<tr class="memdesc:ga27856d5738eac5a3855b99b1d8d22a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWRPROF TAP (PRCM on x0 CPUs).  <a href="group__cpu__cc26xx__cc13xx.html#ga27856d5738eac5a3855b99b1d8d22a90">More...</a><br /></td></tr>
<tr class="separator:ga27856d5738eac5a3855b99b1d8d22a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cca25816936b7d5cf6319e3b1d05f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga3cca25816936b7d5cf6319e3b1d05f10">SET_CCFG_TAP_DAP_0_TEST_TAP_ENABLE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga3cca25816936b7d5cf6319e3b1d05f10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Test TAP.  <a href="group__cpu__cc26xx__cc13xx.html#ga3cca25816936b7d5cf6319e3b1d05f10">More...</a><br /></td></tr>
<tr class="separator:ga3cca25816936b7d5cf6319e3b1d05f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab7d43d139ab1dda8cb8ebbc06a2e74f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7d43d139ab1dda8cb8ebbc06a2e74f2">&#9670;&nbsp;</a></span>CONFIG_CC26XX_CC13XX_FORCE_VDDR_HH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_CC26XX_CC13XX_FORCE_VDDR_HH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force VDDR high setting, enables higher output power but also higher power consumption. </p>
<p>This is also called "boost mode". </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00074">74</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga6571b7e803f6692ec7994a5da83f9b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6571b7e803f6692ec7994a5da83f9b6c">&#9670;&nbsp;</a></span>CONFIG_CC26XX_CC13XX_GPRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_CC26XX_CC13XX_GPRAM&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable GPRAM and use 8K VIMS RAM as GPRAM (instead of cache). </p>
<dl class="section note"><dt>Note</dt><dd>Enabling GPRAM disables CACHE and will reduce CPU execution speed (up to 60%). </dd>
<dd>
GPRAM is 8KB in size and located at 0x11000000-0x11001FFF if enabled. </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00086">86</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga7e34a6874eb0adaa73326f9775353236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e34a6874eb0adaa73326f9775353236">&#9670;&nbsp;</a></span>CONFIG_CC26XX_CC13XX_UPDATE_CCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_CC26XX_CC13XX_UPDATE_CCFG&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CC26xx/CC13xx specific CPU configuration. </p>
<p>This includes the CCFG configuration in the binary for flashing onto the micro-controller. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00064">64</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga9289a4c0cd2e785701633e209016ca60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9289a4c0cd2e785701633e209016ca60">&#9670;&nbsp;</a></span>SET_BL_CONFIG_BL_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_BL_CONFIG_BL_ENABLE&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the boot loader backdoor. </p>
<p>C5h = Boot loader backdoor is enabled. Any other value = Boot loader backdoor is disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00502">502</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga038f777293137032ab039c4788359d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga038f777293137032ab039c4788359d6a">&#9670;&nbsp;</a></span>SET_BL_CONFIG_BL_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_BL_CONFIG_BL_LEVEL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the active level of the selected DIO number BL_PIN_NUMBER if boot loader backdoor is enabled by the BL_ENABLE field. </p>
<p>0h = Active low. 1h = Active high. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00485">485</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga851d4d49bdf16ed961e129ef6a2350a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851d4d49bdf16ed961e129ef6a2350a5">&#9670;&nbsp;</a></span>SET_BL_CONFIG_BOOTLOADER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_BL_CONFIG_BOOTLOADER_ENABLE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bootloader enable. </p>
<p>Boot loader can be accessed if IMAGE_VALID_CONF.IMAGE_VALID is non-zero or BL_ENABLE is enabled (and conditions for boot loader backdoor are met).</p>
<p>C5h = Boot loader is enabled. Any other value = Boot loader is disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00475">475</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gab9889b7778222ed5b6af3cff36d02e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9889b7778222ed5b6af3cff36d02e2c">&#9670;&nbsp;</a></span>SET_CCFG_TAP_DAP_0_CPU_DAP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_CCFG_TAP_DAP_0_CPU_DAP_ENABLE&#160;&#160;&#160;0xC5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable CPU DAP. </p>
<p>C5h = Main CPU DAP access is enabled. Any other value = Main CPU DAP access will remain disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00511">511</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga27856d5738eac5a3855b99b1d8d22a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27856d5738eac5a3855b99b1d8d22a90">&#9670;&nbsp;</a></span>SET_CCFG_TAP_DAP_0_PWRPROF_TAP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_CCFG_TAP_DAP_0_PWRPROF_TAP_ENABLE&#160;&#160;&#160;0xC5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PWRPROF TAP (PRCM on x0 CPUs). </p>
<p>C5h = PWRPROF TAP access is enabled. Any other value = PWRPROF TAP access will remain disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00520">520</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga3cca25816936b7d5cf6319e3b1d05f10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cca25816936b7d5cf6319e3b1d05f10">&#9670;&nbsp;</a></span>SET_CCFG_TAP_DAP_0_TEST_TAP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_CCFG_TAP_DAP_0_TEST_TAP_ENABLE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Test TAP. </p>
<p>C5h = TEST TAP access is enabled. Any other value = TEST TAP access will remain disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00529">529</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gac2b9a67bd2cd6a81b5ce37e9d38fb499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2b9a67bd2cd6a81b5ce37e9d38fb499">&#9670;&nbsp;</a></span>SET_EXT_LF_CLK_DIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_EXT_LF_CLK_DIO&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Customer Configuration (CCFG) </p>
<p>Selects the DIO to supply external 32kHz clock as SCLK_LF when <a class="el" href="group__cpu__cc26xx__cc13xx.html#gaa9d0ea74fb14706282dc602856e52346">SET_MODE_CONF_SCLK_LF_OPTION</a> is set to "external LF". The </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00156">156</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga314ce9feca91abc4b186004db725805e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga314ce9feca91abc4b186004db725805e">&#9670;&nbsp;</a></span>SET_EXT_LF_CLK_RTC_INCREMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_EXT_LF_CLK_RTC_INCREMENT&#160;&#160;&#160;0x800000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The input frequency of the external clock and is written to <code>AON_RTC:SUBSECINC.VALUEINC</code>. </p>
<p>Defined as follows:</p>
<p><code>EXT_LF_CLK.RTC_INCREMENT = 2^38/InputClockFrequency in Hertz</code></p>
<p>For example:</p>
<p><code>RTC_INCREMENT=0x800000</code> for <code>InputClockFrequency=32768 Hz</code> </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00172">172</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga6dc846063e25230eac6b16caec19695d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dc846063e25230eac6b16caec19695d">&#9670;&nbsp;</a></span>SET_MODE_CONF_1_ALT_DCDC_DITHER_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_ALT_DCDC_DITHER_EN&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable DC/DC dithering if alternate DC/DC setting is enabled. </p>
<p>0h = Dither disable 1h = Dither enable </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00231">231</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gaebc492379656706ff3ec4738bfed1fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebc492379656706ff3ec4738bfed1fc2">&#9670;&nbsp;</a></span>SET_MODE_CONF_1_ALT_DCDC_IPEAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_ALT_DCDC_IPEAK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inductor peak current if alternate DC/DC setting is enabled. </p>
<dl class="section note"><dt>Note</dt><dd>Assuming 10uH external inductor!</dd>
<dd>
Values changes between x2 and x0 CPUs. </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00242">242</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga88f7149f0ada3ee650a06557fc415828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88f7149f0ada3ee650a06557fc415828">&#9670;&nbsp;</a></span>SET_MODE_CONF_1_ALT_DCDC_VMIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_ALT_DCDC_VMIN&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum voltage for when DC/DC should be used if alternate DC/DC setting is enabled. </p>
<p>The VMIN voltage is defnied as follows:</p>
<p><code>Voltage = (28 + ALT_DCDC_VMIN) / 16</code></p>
<p>For example:</p>
<p>0 = 1.75 V 1 = 1.8125 V ... 8 = 2.25 V ... 14 = 2.625 V 15 = 2.6875 V </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00222">222</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga06e923bdbe8faefe6dbd185a473740dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06e923bdbe8faefe6dbd185a473740dc">&#9670;&nbsp;</a></span>SET_MODE_CONF_1_TCXO_MAX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_TCXO_MAX_START&#160;&#160;&#160;0x7F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum TCXO startup time in units of 100us. </p>
<dl class="section note"><dt>Note</dt><dd>x2 CPUs only.</dd>
<dd>
Value is only valid if <a class="el" href="group__cpu__cc26xx__cc13xx.html#gab9a86c9cd4512770b89f32254503a451">SET_MODE_CONF_XOSC_FREQ</a> is equal to 0. </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00198">198</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga8c7d142d67f265afa8ffce868672afa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c7d142d67f265afa8ffce868672afa7">&#9670;&nbsp;</a></span>SET_MODE_CONF_1_TCXO_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_TCXO_TYPE&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the TCXO type. </p>
<p>0h = CMOS type. Internal common-mode bias will not be enabled. 1h = Clipped-sine type. Internal common-mode bias will be enabled when TCXO is used.</p>
<dl class="section note"><dt>Note</dt><dd>x2 CPUs only.</dd>
<dd>
Value is only valid if <a class="el" href="group__cpu__cc26xx__cc13xx.html#gab9a86c9cd4512770b89f32254503a451">SET_MODE_CONF_XOSC_FREQ</a> is equal to 0. </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00187">187</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga006cc6f273485e3ca859110af50822e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga006cc6f273485e3ca859110af50822e5">&#9670;&nbsp;</a></span>SET_MODE_CONF_DCDC_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_DCDC_ACTIVE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DC/DC in active mode. </p>
<p>0h = Use the DC/DC during active mode. 1h = Do not use the DC/DC during active mode (default). </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00358">358</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga954d6a5e557c63ff92a60d5ad81207f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga954d6a5e557c63ff92a60d5ad81207f2">&#9670;&nbsp;</a></span>SET_MODE_CONF_DCDC_RECHARGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_DCDC_RECHARGE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DC/DC during recharge in powerdown. </p>
<p>0h = Use the DC/DC during recharge in powerdown. 1h = Do not use the DC/DC during recharge in powerdown (default). </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00349">349</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gaa9d0ea74fb14706282dc602856e52346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9d0ea74fb14706282dc602856e52346">&#9670;&nbsp;</a></span>SET_MODE_CONF_SCLK_LF_OPTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_SCLK_LF_OPTION&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LF clock option. </p>
<p>0h = LF clock derived from HF clock. Note: using this configuration will block the device from entering Standby mode. 1h = External LF clock. 2h = LF XOSC. 3h = LF RCOSC. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00389">389</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gace701bd258f679b6603d1cb6f49f3013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace701bd258f679b6603d1cb6f49f3013">&#9670;&nbsp;</a></span>SET_MODE_CONF_VDDR_CAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_VDDR_CAP&#160;&#160;&#160;0x3A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Represents the minimum decoupling capacitance (worst case) on VDDR, in units of 100nF. </p>
<p>This should take into account capacitor tolerance and voltage dependent capacitance variation. This bit affects the recharge period calculation when going into powerdown or standby. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00464">464</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga51d0c70555492d2c4d022edc636b16d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d0c70555492d2c4d022edc636b16d6">&#9670;&nbsp;</a></span>SET_MODE_CONF_VDDR_EXT_LOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_VDDR_EXT_LOAD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved for future use byte TI. </p>
<p>However it's used to enable VDDR_HH setting, with an "special value". </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00366">366</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga7c7f390271c4cef97e2873f875fed86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c7f390271c4cef97e2873f875fed86f">&#9670;&nbsp;</a></span>SET_MODE_CONF_VDDR_TRIM_SLEEP_DELTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_VDDR_TRIM_SLEEP_DELTA&#160;&#160;&#160;0xF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signed delta value to apply to the VDDR_TRIM_SLEEP target, minus one. </p>
<p>0x8 (-8) : Delta = -7 ... 0xF (-1) : Delta = 0 0x0 (0) : Delta = +1 ... 0x7 (7) : Delta = +8 </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00340">340</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga79159d704e740e82b00c390097d2c806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79159d704e740e82b00c390097d2c806">&#9670;&nbsp;</a></span>SET_MODE_CONF_VDDR_TRIM_SLEEP_TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_VDDR_TRIM_SLEEP_TC&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDDR_TRIM_SLEEP_DELTA temperature compensation. </p>
<p>1h = VDDR_TRIM_SLEEP_DELTA is not temperature compensated. 0h = RTOS/driver temperature compensates VDDR_TRIM_SLEEP_DELTA every time standby mode is entered. This improves low-temperature RCOSC_LF frequency stability in standby mode.</p>
<p>When temperature compensation is performed, the delta is calculates this way:</p>
<p>Delta = max (delta, min(8, floor(62-temp)/8))</p>
<p>Here, delta is given by VDDR_TRIM_SLEEP_DELTA, and temp is the current temperature in degrees C. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00407">407</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gac1a5bdc03366b02d251b529d135a7115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1a5bdc03366b02d251b529d135a7115">&#9670;&nbsp;</a></span>SET_MODE_CONF_VDDS_BOD_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_VDDS_BOD_LEVEL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDDS BOD level. </p>
<p>0h = VDDS BOD level is 2.0V (necessary for external load mode, or for maximum PA output power on CC13xx). 1h = VDDS BOD level is 1.8V (or 1.65V for external regulator mode) (default). </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00377">377</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga14747e2856e443e8eb4287f5d7a32ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14747e2856e443e8eb4287f5d7a32ad7">&#9670;&nbsp;</a></span>SET_MODE_CONF_XOSC_CAP_MOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_XOSC_CAP_MOD&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable modification (delta) to XOSC cap-array. </p>
<p>Value specified in XOSC_CAPARRAY_DELTA.</p>
<p>0h = Apply cap-array delta. 1h = Do not apply cap-array delta (default). </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00436">436</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga4a1c312f3048268ab979f8f66030ad14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a1c312f3048268ab979f8f66030ad14">&#9670;&nbsp;</a></span>SET_MODE_CONF_XOSC_CAPARRAY_DELTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_XOSC_CAPARRAY_DELTA&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modifies trimmed XOSC cap-array step value. </p>
<p>Enabled by <a class="el" href="group__cpu__cc26xx__cc13xx.html#ga14747e2856e443e8eb4287f5d7a32ad7">SET_MODE_CONF_XOSC_CAP_MOD</a>. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00452">452</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gab9a86c9cd4512770b89f32254503a451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9a86c9cd4512770b89f32254503a451">&#9670;&nbsp;</a></span>SET_MODE_CONF_XOSC_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_XOSC_FREQ&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External crystal frequency. </p>
<p>1h = HPOSC 2h = 48 MHz 3h = 24 MHz</p>
<p>On x2 chips 48 MHz is the default, on x0 chips it's 24 MHz </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00426">426</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga608217082c5cd679be2f88f68d8ef744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga608217082c5cd679be2f88f68d8ef744">&#9670;&nbsp;</a></span>SET_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable GPRAM (or use the 8K VIMS RAM as CACHE RAM). </p>
<p>0h = GPRAM is enabled and hence CACHE disabled. 1h = GPRAM is disabled and instead CACHE is enabled (default).</p>
<dl class="section note"><dt>Note</dt><dd>Disabling CACHE will reduce CPU execution speed (up to 60%). </dd>
<dd>
GPRAM is 8 K-bytes in size and located at 0x11000000-0x11001FFF if</dd></dl>
<p>Disable alternate DC/DC settings.</p>
<p>0h = Enable alternate DC/DC settings. 1h = Disable alternate DC/DC settings.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga88f7149f0ada3ee650a06557fc415828">SET_MODE_CONF_1_ALT_DCDC_VMIN</a> </dd>
<dd>
<a class="el" href="group__cpu__cc26xx__cc13xx.html#ga6dc846063e25230eac6b16caec19695d">SET_MODE_CONF_1_ALT_DCDC_DITHER_EN</a> </dd>
<dd>
<a class="el" href="group__cpu__cc26xx__cc13xx.html#gaebc492379656706ff3ec4738bfed1fc2">SET_MODE_CONF_1_ALT_DCDC_IPEAK</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00313">313</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gab1a8b9b6102dca332200e82402800f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a8b9b6102dca332200e82402800f5a">&#9670;&nbsp;</a></span>SET_SIZE_AND_DIS_FLAGS_DIS_TCXO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_SIZE_AND_DIS_FLAGS_DIS_TCXO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable TCXO. </p>
<p>0h = TCXO functionality enabled. 1h = TCXO functionality disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00288">288</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga9c40db542c7996dd468f92a6b2ca1245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c40db542c7996dd468f92a6b2ca1245">&#9670;&nbsp;</a></span>SET_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable XOSC override functionality. </p>
<p>0h = Enable XOSC override functionality. 1h = Disable XOSC override functionality.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__cpu__cc26xx__cc13xx.html#ga633811ddd1a29e626b9d75e60d144011">SET_MODE_CONF_1_DELTA_IBIAS_INIT</a> </dd>
<dd>
<a class="el" href="group__cpu__cc26xx__cc13xx.html#ga5f7d732d91f78a822a1d801fe19e2730">SET_MODE_CONF_1_DELTA_IBIAS_OFFSET</a> </dd>
<dd>
<a class="el" href="group__cpu__cc26xx__cc13xx.html#gaf873aab8732a900bb9fda65469b585b2">SET_MODE_CONF_1_XOSC_MAX_START</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00326">326</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gab6c8f11733ea17f652e7c6e76fc51ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6c8f11733ea17f652e7c6e76fc51ec7">&#9670;&nbsp;</a></span>SET_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_m &gt;&gt; \</div>
<div class="line">     CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_s)</div>
</div><!-- fragment -->
<p>Reserved by Texas Instruments for future use. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00277">277</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Tue Nov 24 2020 19:46:59 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.17</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
