;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @-127, 100
	CMP <0, @2
	SPL 0, <232
	SPL 0, <232
	SPL 0, <402
	MOV -207, <-122
	SUB -207, <-122
	SUB @12, @10
	SUB 100, 2
	MOV -7, <-20
	SUB 100, 2
	ADD <0, @2
	ADD 210, 30
	SUB <0, @2
	SUB <0, @2
	CMP -207, <-122
	CMP -207, <-122
	SUB @127, 106
	CMP @200, @2
	SPL 0, <2
	SUB #101, 101
	CMP @200, @2
	SUB 290, 230
	SLT 0, -0
	SUB @200, @2
	ADD @30, 9
	ADD 210, 30
	SUB 3, 20
	SUB @0, @2
	SUB @3, 0
	SUB <0, @2
	SUB -206, <-122
	SUB 210, 60
	SUB -1, -210
	SUB #800, 0
	SUB #800, 0
	SUB 3, 20
	SUB 33, 20
	DJN -1, @-20
	SUB 3, 20
	SPL 0, <402
	DJN -1, @-20
	MOV -1, <-20
	ADD @-127, 100
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
