
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.637431                       # Number of seconds simulated
sim_ticks                                2637431128500                       # Number of ticks simulated
final_tick                               2637431128500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182769                       # Simulator instruction rate (inst/s)
host_op_rate                                   182769                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4945585564                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732000                       # Number of bytes of host memory used
host_seconds                                   533.29                       # Real time elapsed on the host
sim_insts                                    97468852                       # Number of instructions simulated
sim_ops                                      97468852                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       104733184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       308054912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          412792064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    104733184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     104733184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54260608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54260608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           818228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2406679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3224938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        423911                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             423911                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           39710301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          116801121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             156512926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      39710301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39710301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20573280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20573280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20573280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          39710301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         116801121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            177086206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3224938                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     423911                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6449876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   847822                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              409783552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3008512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                53796608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               412792064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54260608                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  47008                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7231                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            584728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            334207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            292975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            350765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            306849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            381574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            396396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            252798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            326636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            542624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           465325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           569177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           386642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           408742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           399962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           403468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             57634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             56161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             45082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            50474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            52639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            79930                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        10                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5877                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2637431115500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6449876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               847822                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3202024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3200780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      6                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  48561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  48813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  48833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  13027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11871                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1122939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    412.825274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   290.374875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.399269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16626      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       444003     39.54%     41.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       212319     18.91%     59.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        93435      8.32%     68.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        50541      4.50%     72.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        39237      3.49%     76.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27423      2.44%     78.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22109      1.97%     80.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       217246     19.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1122939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.331530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4614.121633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        50284    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50285                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.716158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.654684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.336116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         49913     99.26%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31           330      0.66%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            35      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-375            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50285                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 120951816812                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            241005591812                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32014340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18890.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37640.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       155.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5444872                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  675621                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     722811.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3180470160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1690433415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             20708084880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2038530060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32331293280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          42968246160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1132685760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    121518402600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14360038560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     537376927560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           777307578045                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            294.721470                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2540248839992                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    840974250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13684290000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2236363626500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  37394754242                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   82655876508                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 266491607000                       # Time in different power states
system.mem_ctrls_1.actEnergy               4837371420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2571120090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25008392640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2349255780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         32282736720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          47049851430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1130027520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    117792825600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     13350298080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     537916174260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           784291739880                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            297.369562                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2531301465250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    859187750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13664854000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2238216611000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  34766673750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   91605579750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 258318222250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17012808                       # DTB read hits
system.cpu.dtb.read_misses                      12436                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   817022                       # DTB read accesses
system.cpu.dtb.write_hits                     8896591                       # DTB write hits
system.cpu.dtb.write_misses                      1307                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324494                       # DTB write accesses
system.cpu.dtb.data_hits                     25909399                       # DTB hits
system.cpu.dtb.data_misses                      13743                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141516                       # DTB accesses
system.cpu.itb.fetch_hits                     5687103                       # ITB hits
system.cpu.itb.fetch_misses                      6040                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5693143                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14130                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7065                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310760805.237084                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    451959157.556971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7065    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        77500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7065                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    441906039500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2195525089000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5274862257                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7065                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4480      2.07%      2.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.10% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                198960     91.81%     93.91% # number of callpals executed
system.cpu.kern.callpal::rdps                    6143      2.83%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rti                     6230      2.87%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 216704                       # number of callpals executed
system.cpu.kern.inst.hwrei                     239503                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6913                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1969                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2303                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2029                      
system.cpu.kern.mode_good::user                  1969                      
system.cpu.kern.mode_good::idle                    60                      
system.cpu.kern.mode_switch_good::kernel     0.293505                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026053                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.362807                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       351695404000     13.33%     13.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          10149954500      0.38%     13.72% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2275583326000     86.28%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4481                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    83069     39.95%     39.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2629      1.26%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  122122     58.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               207937                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81532     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2629      1.59%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81532     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165810                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2486211165000     94.27%     94.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               236453000      0.01%     94.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1701374000      0.06%     94.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            149279694500      5.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2637428686500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981497                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.667627                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.797405                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97468852                       # Number of instructions committed
system.cpu.committedOps                      97468852                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94460823                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 424442                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2921474                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12574050                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94460823                       # number of integer instructions
system.cpu.num_fp_insts                        424442                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129799952                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71785242                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               176861                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              179827                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25968175                       # number of memory refs
system.cpu.num_load_insts                    17054037                       # Number of load instructions
system.cpu.num_store_insts                    8914138                       # Number of store instructions
system.cpu.num_idle_cycles               4391050177.998335                       # Number of idle cycles
system.cpu.num_busy_cycles               883812079.001665                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.167552                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.832448                       # Percentage of idle cycles
system.cpu.Branches                          16112541                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595471      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  67987457     69.74%     71.38% # Class of executed instruction
system.cpu.op_class::IntMult                   186951      0.19%     71.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117366      0.12%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::MemRead                 17356759     17.80%     89.50% # Class of executed instruction
system.cpu.op_class::MemWrite                 8840734      9.07%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              155025      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             147872      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1091048      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97482862                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2815227                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.996953                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23108707                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2815227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.208470                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          79751500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.996953                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         832593019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        832593019                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14211675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14211675                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8308050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8308050                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       279503                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       279503                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315960                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315960                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22519725                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22519725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22519725                       # number of overall hits
system.cpu.dcache.overall_hits::total        22519725                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2505835                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2505835                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       272012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       272012                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        37517                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        37517                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2777847                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2777847                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2777847                       # number of overall misses
system.cpu.dcache.overall_misses::total       2777847                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 202332205000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 202332205000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22648376500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22648376500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2425978000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2425978000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 224980581500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 224980581500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 224980581500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 224980581500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16717510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16717510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8580062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8580062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       317020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       317020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315960                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315960                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25297572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25297572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25297572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25297572                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.149893                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149893                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031703                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.118343                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118343                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109807                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109807                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109807                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109807                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80744.424513                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80744.424513                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83262.416732                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83262.416732                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 64663.432577                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64663.432577                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 80990.991045                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80990.991045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 80990.991045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80990.991045                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       544132                       # number of writebacks
system.cpu.dcache.writebacks::total            544132                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2505835                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2505835                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       272012                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272012                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        37517                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        37517                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2777847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2777847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2777847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2777847                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10407                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10407                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17380                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17380                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 199826370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 199826370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22376364500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22376364500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2388461000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2388461000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 222202734500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 222202734500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 222202734500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 222202734500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1561250000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1561250000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1561250000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1561250000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.149893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.149893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.118343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.109807                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109807                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.109807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109807                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79744.424513                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79744.424513                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82262.416732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82262.416732                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 63663.432577                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63663.432577                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79990.991045                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79990.991045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79990.991045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79990.991045                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 223899.325972                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223899.325972                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89830.264672                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89830.264672                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1648806                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.996189                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95831205                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1648806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.121577                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         884682500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.996189                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196614760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196614760                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95833829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95833829                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95833829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95833829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95833829                       # number of overall hits
system.cpu.icache.overall_hits::total        95833829                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1649034                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1649034                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1649034                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1649034                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1649034                       # number of overall misses
system.cpu.icache.overall_misses::total       1649034                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  89509973000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  89509973000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  89509973000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  89509973000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  89509973000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  89509973000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97482863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97482863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97482863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97482863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97482863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97482863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.016916                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016916                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.016916                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016916                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.016916                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016916                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54280.247102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54280.247102                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54280.247102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54280.247102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54280.247102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54280.247102                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1648806                       # number of writebacks
system.cpu.icache.writebacks::total           1648806                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1649034                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1649034                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1649034                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1649034                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1649034                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1649034                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  87860939000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  87860939000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  87860939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  87860939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  87860939000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  87860939000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016916                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016916                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016916                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016916                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016916                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016916                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53280.247102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53280.247102                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53280.247102                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53280.247102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53280.247102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53280.247102                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7151                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32631                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32631                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5914                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34760                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47490                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897426                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6372000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               649000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                22500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                23000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               20500                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              200500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1899000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5385000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               84500                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           208371666                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24353000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.167033                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2582363951000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.167033                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.020879                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.020879                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     28406883                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     28406883                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2777040783                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2777040783                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2805447666                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2805447666                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2805447666                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2805447666                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 159589.230337                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 159589.230337                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 124956.838688                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124956.838688                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125232.017945                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125232.017945                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125232.017945                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125232.017945                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1642                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   30                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    54.733333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     19506883                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     19506883                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1665553389                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1665553389                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1685060272                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1685060272                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1685060272                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1685060272                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 109589.230337                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 109589.230337                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 74943.906992                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74943.906992                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 75219.189001                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 75219.189001                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 75219.189001                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 75219.189001                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3364079                       # number of replacements
system.l2.tags.tagsinuse                   511.983084                       # Cycle average of tags in use
system.l2.tags.total_refs                     5503009                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3364079                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.635814                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 132261000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       29.216055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        240.818952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        241.948076                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.057063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.470350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.472555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999967                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4574033647                       # Number of tag accesses
system.l2.tags.data_accesses               4574033647                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       544132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           544132                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1648051                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1648051                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              37419                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37419                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          830794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             830794                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         371200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            371200                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                830794                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                408619                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1239413                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               830794                       # number of overall hits
system.l2.overall_hits::cpu.data               408619                       # number of overall hits
system.l2.overall_hits::total                 1239413                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           234584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              234584                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        818228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           818228                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2172152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2172152                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              818228                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2406736                       # number of demand (read+write) misses
system.l2.demand_misses::total                3224964                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             818228                       # number of overall misses
system.l2.overall_misses::cpu.data            2406736                       # number of overall misses
system.l2.overall_misses::total               3224964                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21565571000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21565571000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  76594740500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  76594740500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 194400139000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 194400139000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   76594740500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  215965710000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     292560450500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  76594740500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 215965710000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    292560450500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       544132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       544132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1648051                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1648051                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         272003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1649022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1649022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2543352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2543352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1649022                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2815355                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4464377                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1649022                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2815355                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4464377                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.862432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.862432                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.496190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.496190                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.854051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.854051                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.496190                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.854861                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.722377                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.496190                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.854861                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.722377                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91931.124885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91931.124885                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 93610.510151                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93610.510151                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89496.563316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89496.563316                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 93610.510151                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89733.859468                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90717.431419                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 93610.510151                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89733.859468                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90717.431419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               401695                       # number of writebacks
system.l2.writebacks::total                    401695                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        55176                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         55176                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       234584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         234584                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       818228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       818228                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2172152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2172152                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         818228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2406736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3224964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        818228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2406736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3224964                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10407                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10407                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17380                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17380                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19219731000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19219731000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  68412460500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  68412460500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 172678619000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 172678619000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  68412460500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 191898350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 260310810500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  68412460500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 191898350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 260310810500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1466002500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1466002500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1466002500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1466002500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.862432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.862432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.496190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.496190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.854051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.854051                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.496190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.854861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.722377                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.496190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.854861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.722377                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81931.124885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81931.124885                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83610.510151                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83610.510151                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79496.563316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79496.563316                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83610.510151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79733.859468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80717.431419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83610.510151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79733.859468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80717.431419                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 210239.853721                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210239.853721                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84349.971231                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84349.971231                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       6499853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3252712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          204                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp            2997531                       # Transaction distribution
system.membus.trans_dist::WriteReq              10407                       # Transaction distribution
system.membus.trans_dist::WriteResp             10407                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       423911                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2822689                       # Transaction distribution
system.membus.trans_dist::ReadExReq            234584                       # Transaction distribution
system.membus.trans_dist::ReadExResp           234584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2990558                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9674077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9708837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9753664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47490                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    464205056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    464252546                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               467100162                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              204                       # Total snoops (count)
system.membus.snoopTraffic                      26112                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3264756                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000062                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007905                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3264552     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     204      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3264756                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31816000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9964611796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1686534                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        30169058274                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      8928431                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4464120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1932                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         195793                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       195779                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4199505                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10407                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       945827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1648806                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5233479                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272003                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272003                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1649034                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2543499                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4946862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8480861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13427723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    422121984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    430080514                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              852202498                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3364384                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51437184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7846004                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025203                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.156752                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7648278     97.48%     97.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 197712      2.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7846004                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8863985000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           413903                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4122585000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7050568500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2637431128500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006948                       # Number of seconds simulated
sim_ticks                                  6948413000                       # Number of ticks simulated
final_tick                               2644379541500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               10631047                       # Simulator instruction rate (inst/s)
host_op_rate                                 10631030                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              744586487                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733024                       # Number of bytes of host memory used
host_seconds                                     9.33                       # Real time elapsed on the host
sim_insts                                    99207669                       # Number of instructions simulated
sim_ops                                      99207669                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2326144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2779392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5105536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2326144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2326144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2080128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2080128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            21714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16251                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16251                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          334773422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          400003857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             734777279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     334773422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        334773422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       299367352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299367352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       299367352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         334773422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         400003857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034144631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       39887                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16251                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5067776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   37760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2079488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5105536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2080128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    590                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2060                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1498                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6948413000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 79774                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32502                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3139                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.502941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.945295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.561074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          339      1.56%      1.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10610     48.76%     50.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4321     19.86%     70.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1811      8.32%     78.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          956      4.39%     82.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          583      2.68%     85.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          385      1.77%     87.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          320      1.47%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2435     11.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21760                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.075452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.650396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.977711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            665     35.33%     35.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           456     24.23%     59.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           239     12.70%     72.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           128      6.80%     79.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           113      6.00%     85.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            67      3.56%     88.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           50      2.66%     91.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           37      1.97%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           19      1.01%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           19      1.01%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           14      0.74%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            9      0.48%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           11      0.58%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            8      0.43%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            8      0.43%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            7      0.37%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            4      0.21%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.11%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.05%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            3      0.16%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            5      0.27%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.05%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.05%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            2      0.11%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.05%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            4      0.21%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            5      0.27%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            2      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1882                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.271132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.087404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.869106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1351     71.82%     71.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               76      4.04%     75.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              185      9.84%     85.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      2.02%     87.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      1.38%     89.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               31      1.65%     90.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               38      2.02%     92.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      1.81%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               25      1.33%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      1.22%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.48%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               17      0.90%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.43%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.27%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.27%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.05%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.05%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.05%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.05%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1881                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1924623500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3409323500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  395920000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24305.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43055.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       729.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       299.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    734.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    299.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.54                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    61772                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28144                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     123773.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 62682060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33331485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               229186860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               85075560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         539039280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            685040820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             16277280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2007423150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       264174720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         89608740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4011998145                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            577.397766                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5403569250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     13079750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     228182000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    313196750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    687991750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1303582000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4402380750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 92677200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 49243920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               336186900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               84506580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         537195360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            746076990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14761440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2064066330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       202630080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         58801440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4186146240                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            602.460769                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5273828500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8448000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     227318000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    219693250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    527746250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1438818500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4526389000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       327576                       # DTB read hits
system.cpu.dtb.read_misses                       1500                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75837                       # DTB read accesses
system.cpu.dtb.write_hits                      259241                       # DTB write hits
system.cpu.dtb.write_misses                       267                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39369                       # DTB write accesses
system.cpu.dtb.data_hits                       586817                       # DTB hits
system.cpu.dtb.data_misses                       1767                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115206                       # DTB accesses
system.cpu.itb.fetch_hits                      426774                       # ITB hits
system.cpu.itb.fetch_misses                       833                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  427607                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6912413000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13896826                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   233      5.30%      5.30% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3560     81.00%     86.62% # number of callpals executed
system.cpu.kern.callpal::rdps                     101      2.30%     88.92% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     88.96% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     89.01% # number of callpals executed
system.cpu.kern.callpal::rti                      373      8.49%     97.50% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.73%     99.23% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.27%     99.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.48%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4395                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7096                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               606                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 340                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 340                      
system.cpu.kern.mode_good::user                   340                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.561056                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.718816                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5837769000     84.01%     84.01% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1110811000     15.99%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      233                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1667     42.03%     42.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.66%     42.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.18%     42.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2266     57.14%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3966                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1664     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.77%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.21%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1664     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3361                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5248556000     75.53%     75.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                48111500      0.69%     76.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9419000      0.14%     76.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1642493500     23.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           6948580000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998200                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.734334                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.847453                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1738817                       # Number of instructions committed
system.cpu.committedOps                       1738817                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1673681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   5813                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54507                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       176245                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1673681                       # number of integer instructions
system.cpu.num_fp_insts                          5813                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2305787                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1216469                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3426                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3326                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        591560                       # number of memory refs
system.cpu.num_load_insts                      331301                       # Number of load instructions
system.cpu.num_store_insts                     260259                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999990                       # Number of idle cycles
system.cpu.num_busy_cycles               13824826.000010                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.994819                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.005181                       # Percentage of idle cycles
system.cpu.Branches                            246338                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30192      1.73%      1.73% # Class of executed instruction
system.cpu.op_class::IntAlu                   1058120     60.79%     62.52% # Class of executed instruction
system.cpu.op_class::IntMult                     2234      0.13%     62.65% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1640      0.09%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::MemRead                   341128     19.60%     82.36% # Class of executed instruction
system.cpu.op_class::MemWrite                  259289     14.90%     97.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2030      0.12%     97.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1878      0.11%     97.48% # Class of executed instruction
system.cpu.op_class::IprAccess                  43876      2.52%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1740652                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             30599                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              564169                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30727                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.360693                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18855495                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18855495                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       301502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          301502                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       244673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         244673                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5421                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5421                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6082                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        546175                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           546175                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       546175                       # number of overall hits
system.cpu.dcache.overall_hits::total          546175                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21439                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8356                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8356                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          805                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          805                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        29795                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29795                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        29795                       # number of overall misses
system.cpu.dcache.overall_misses::total         29795                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1508311500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1508311500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    712050000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    712050000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     55477500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     55477500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2220361500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2220361500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2220361500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2220361500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       322941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       322941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       253029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       253029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       575970                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       575970                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       575970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       575970                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.066387                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066387                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033024                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.129296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.129296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.051730                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051730                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051730                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051730                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70353.631233                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70353.631233                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85214.217329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85214.217329                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 68916.149068                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68916.149068                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 74521.278738                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74521.278738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 74521.278738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74521.278738                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        14425                       # number of writebacks
system.cpu.dcache.writebacks::total             14425                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        21439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21439                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8356                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8356                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          805                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          805                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        29795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        29795                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29795                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1486872500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1486872500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    703694000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    703694000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     54672500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     54672500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2190566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2190566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2190566500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2190566500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    137369000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    137369000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    137369000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    137369000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.066387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.129296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.129296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.051730                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.051730                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.051730                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.051730                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69353.631233                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69353.631233                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84214.217329                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84214.217329                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 67916.149068                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67916.149068                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73521.278738                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73521.278738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73521.278738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73521.278738                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 225195.081967                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225195.081967                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127904.096834                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127904.096834                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             41141                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.998421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1702132                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41205                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.308870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.998421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3522448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3522448                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1699508                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699508                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1699508                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699508                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1699508                       # number of overall hits
system.cpu.icache.overall_hits::total         1699508                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        41144                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41144                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        41144                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41144                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        41144                       # number of overall misses
system.cpu.icache.overall_misses::total         41144                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2096105000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2096105000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2096105000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2096105000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2096105000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2096105000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1740652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1740652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1740652                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1740652                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1740652                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1740652                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023637                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023637                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023637                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023637                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023637                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023637                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50945.581373                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50945.581373                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50945.581373                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50945.581373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50945.581373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50945.581373                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        41141                       # number of writebacks
system.cpu.icache.writebacks::total             41141                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41144                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41144                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41144                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41144                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41144                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2054961000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2054961000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2054961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2054961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2054961000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2054961000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.023637                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023637                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.023637                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023637                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.023637                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023637                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49945.581373                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49945.581373                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49945.581373                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49945.581373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49945.581373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49945.581373                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6128                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6128                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1735                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726943                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               102500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               87000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              909500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            53182261                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.8                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1684000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             5718000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 5691                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 5699                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                51219                       # Number of tag accesses
system.iocache.tags.data_accesses               51219                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         5691                       # number of demand (read+write) misses
system.iocache.demand_misses::total              5691                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         5691                       # number of overall misses
system.iocache.overall_misses::total             5691                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3247984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3247984                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    704097277                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    704097277                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    707345261                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    707345261                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    707345261                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    707345261                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         5691                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            5691                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         5691                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           5691                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120295.703704                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120295.703704                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 124310.959922                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124310.959922                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124291.910209                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124291.910209                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124291.910209                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124291.910209                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           115                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          115                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            5664                       # number of writebacks
system.iocache.writebacks::total                 5664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         5664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         5664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         5691                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         5691                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1897984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1897984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    420833693                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    420833693                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    422731677                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    422731677                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    422731677                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    422731677                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70295.703704                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70295.703704                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 74299.733934                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74299.733934                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74280.737480                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74280.737480                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74280.737480                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74280.737480                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     42206                       # number of replacements
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                      103964                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42718                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.433728                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       31.584233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        210.731266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        269.684501                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.061688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.411585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.526728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  73400030                       # Number of tag accesses
system.l2.tags.data_accesses                 73400030                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14425                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14425                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        41038                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            41038                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                866                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   866                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           22971                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22971                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           8019                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8019                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 22971                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  8885                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31856                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                22971                       # number of overall hits
system.l2.overall_hits::cpu.data                 8885                       # number of overall hits
system.l2.overall_hits::total                   31856                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7489                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18173                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18173                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        14225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14225                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18173                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               21714                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39887                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18173                       # number of overall misses
system.l2.overall_misses::cpu.data              21714                       # number of overall misses
system.l2.overall_misses::total                 39887                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    681887500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     681887500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1750101500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1750101500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1421355500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1421355500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1750101500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2103243000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3853344500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1750101500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2103243000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3853344500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        41038                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        41038                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        41144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          41144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        22244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             41144                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             30599                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71743                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            41144                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            30599                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71743                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.896349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896349                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.441693                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.441693                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.639498                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.639498                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.441693                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.709631                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.555971                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.441693                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.709631                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.555971                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91051.876085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91051.876085                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96302.289110                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96302.289110                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99919.543058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99919.543058                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96302.289110                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96861.149489                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96606.525936                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96302.289110                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96861.149489                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96606.525936                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                10587                       # number of writebacks
system.l2.writebacks::total                     10587                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1419                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1419                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7489                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18173                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        14225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14225                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          21714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39887                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         21714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39887                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    606997500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    606997500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1568371500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1568371500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1279105500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1279105500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1568371500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1886103000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3454474500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1568371500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1886103000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3454474500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129030000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129030000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129030000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129030000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.896349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.896349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.441693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.441693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.639498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.639498                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.441693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.709631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.555971                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.441693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.709631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.555971                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81051.876085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81051.876085                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86302.289110                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86302.289110                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89919.543058                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89919.543058                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86302.289110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86861.149489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86606.525936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86302.289110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86861.149489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86606.525936                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211524.590164                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211524.590164                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120139.664804                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120139.664804                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         92648                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        47071                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              33035                       # Transaction distribution
system.membus.trans_dist::WriteReq                464                       # Transaction distribution
system.membus.trans_dist::WriteResp               464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16251                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29321                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7489                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32425                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       119655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       121803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 133185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1735                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6460672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6462407                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7187399                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       3456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46652                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000579                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024051                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46625     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               46652                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1783500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           224580431                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             256515                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          376730500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       143484                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        71747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          292                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3903                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3887                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             64025                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               464                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        41141                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           47793                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8355                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8355                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         41144                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22271                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       123429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                217403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10532480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5768263                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16300743                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42260                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1358592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           115051                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.036610                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.188542                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 110855     96.35%     96.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4180      3.63%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             115051                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          183643000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            74985                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102860000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77340000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6948413000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
