(S (NP (NP (NNP Memristor)) (, ,) (NP (NP (CD one)) (PP (IN of) (NP (DT the) (JJ fundamental) (NN circuit) (NNS elements)))) (, ,)) (VP (VBZ has) (NP (JJ promising) (NNS applications)) (PP (IN in) (NP (JJ non-volatile) (NML (NN memory) (CC and) (NN storage)) (NN technology))) (SBAR (IN as) (S (NP (PRP it)) (VP (MD can) (ADVP (RB theoretically)) (VP (VB achieve) (NP (JJ infinite) (NNS states))))))) (. .))
(S (NP (NN Information)) (VP (MD can) (VP (VB be) (VP (VP (VBN stored) (ADVP (RB independently)) (PP (IN in) (NP (DT these) (NNS states)))) (CC and) (VP (VBN retrieved) (SBAR (WHADVP (WRB whenever)) (S (VP (VBN required)))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP have) (VP (VBN proposed) (NP (DT a) (NML (FRAG (INTJ (FW non)) (NP (JJ volatile) (NN memory)))) (NN cell)) (PP (VBN based) (PP (IN on) (NP (NN memristor) (NN emulator)))))) (. .))
(S (NP (DT The) (NN circuit)) (VP (VBZ is) (ADJP (JJ able) (S (VP (TO to) (VP (VP (VB perform) (NP (NN read))) (CC and) (VP (VB write) (NP (NNS operations)))))))) (. .))
(S (PP (IN In) (NP (NP (DT this) (NN memristor)) (VP (VBN based) (NP (JJ memroy) (NN cell))))) (, ,) (S (NP (JJ unipolar) (NN pulse)) (VP (VBZ is) (VP (VBN used) (PP (IN for) (NP (NN writing)))))) (CC and) (S (NP (JJ bipolar) (NN pulse)) (VP (VBZ is) (VP (VBN used) (PP (IN for) (NP (NN reading)))))) (. .))
(S (PP (IN Unlike) (NP (JJ other) (JJR earlier) (NNS designs))) (, ,) (NP (DT the) (NN circuit)) (VP (VBZ does) (RB not) (VP (VB need) (S (S (NP (JJ external) (NN read) (HYPH /) (NN write)) (VP (VBP enable) (NP (NNS switches)) (S (VP (TO to) (VP (VP (VB switch) (PP (IN between) (NP (NN read)))) (CC and) (VP (VB write) (NP (NNS operations)))))))) (: ;) (S (NP (DT the) (NN switching)) (VP (VBZ is) (VP (VBN achieved) (PP (IN by) (NP (NP (DT the) (NML (CD zero) (JJ average)) (ADJP (JJ bipolar) (VBN read)) (NN pulse)) (VP (VBN given) (PP (IN after) (NP (NP (DT the) (NN completion)) (PP (IN of) (NP (NN write) (NN cycle)))))))))))))) (. .))
(S (PP (IN In) (NP (PRP$ our) (VBN proposed) (NN memristor) (NML (VBN based) (NN memory)) (NN cell))) (, ,) (S (NP (JJ single) (NN bit)) (VP (MD can) (VP (VB be) (VP (VBN read))))) (CC and) (S (NP (NP (DT any) (NNS voltages)) (PP (IN from) (NP (QP (CD 0) (IN to) (CD 5)) (NNS volts)))) (VP (MD can) (VP (VB be) (VP (VBN written))))) (. .))
(S (NP (NP (NNP Mathematical) (NN analysis)) (CC and) (NP (NP (DT the) (NN simulation) (NNS results)) (PP (IN of) (NP (NP (NN memristor) (NN emulator)) (VP (VBN based) (S (VP (VBN read) (NP (NN write) (NN circuit))))))))) (VP (VBP have) (VP (VBN been) (VP (VBN presented) (S (VP (TO to) (VP (VB confirm) (NP (PRP$ its) (NN operation)))))))) (. .))
