

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Tue Dec 18 11:49:18 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        houghTransfrom.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   32|   24|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    9|    9|         3|          -|          -|      3|    no    |
        |- Loop 2  |    8|    8|         2|          -|          -|      4|    no    |
        |- Loop 3  |    2|    9|         2|          -|          -| 1 ~ 4 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|   1238|   1818|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    300|     90|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    132|
|Register         |        -|      -|    718|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|   2256|   2040|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      6|     11|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |houghTransform_mubkb_U0  |houghTransform_mubkb  |        0|      0|  150|  45|
    |houghTransform_mubkb_U1  |houghTransform_mubkb  |        0|      0|  150|  45|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      0|  300|  90|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+-----+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+-----+-----+------------+------------+
    |i_1_fu_274_p2             |     +    |      0|   11|    8|           2|           1|
    |i_2_fu_498_p2             |     +    |      0|   14|    9|           3|           1|
    |i_3_fu_623_p2             |     +    |      0|   14|    9|           3|           1|
    |shift_2_fu_669_p2         |     +    |      0|  101|   37|          32|          32|
    |Hi_assign_fu_288_p2       |     -    |      0|   23|   11|           3|           6|
    |Lo_assign_fu_294_p2       |     -    |      0|   23|   11|           6|           6|
    |newexp_fu_718_p2          |     -    |      0|  101|   37|          32|          32|
    |tmp_22_fu_338_p2          |     -    |      0|   23|   11|           6|           6|
    |tmp_23_fu_342_p2          |     -    |      0|   23|   11|           3|           6|
    |tmp_24_fu_347_p2          |     -    |      0|   23|   11|           6|           6|
    |tmp_28_fu_370_p2          |     -    |      0|   23|   11|           3|           6|
    |tmp_7_fu_704_p2           |     -    |      0|   41|   17|          10|          12|
    |tmp_s_fu_655_p2           |     -    |      0|  101|   37|           1|          32|
    |p_Result_s_fu_395_p2      |    and   |      0|    0|   63|          63|          63|
    |tmp_5_fu_683_p2           |   ashr   |      0|  161|  180|          63|          63|
    |c_3_8_fu_531_p3           |   cttz   |      0|   73|   71|          32|           0|
    |exitcond1_fu_268_p2       |   icmp   |      0|    0|    1|           2|           2|
    |exitcond_fu_492_p2        |   icmp   |      0|    0|    2|           3|           4|
    |sel_tmp3_fu_538_p2        |   icmp   |      0|    0|    1|           2|           3|
    |sel_tmp4_fu_543_p2        |   icmp   |      0|    0|    1|           2|           1|
    |sel_tmp5_fu_548_p2        |   icmp   |      0|    0|    1|           2|           1|
    |sel_tmp9_fu_414_p2        |   icmp   |      0|    0|    1|           2|           1|
    |sel_tmp_fu_400_p2         |   icmp   |      0|    0|    1|           2|           1|
    |tmp_20_fu_300_p2          |   icmp   |      0|    0|    3|           6|           6|
    |tmp_6_fu_696_p2           |   icmp   |      0|    0|   16|          32|           5|
    |tmp_8_fu_710_p2           |   icmp   |      0|    0|   32|          63|           1|
    |tmp_31_fu_380_p2          |   lshr   |      0|  161|  180|          63|          63|
    |tmp_32_fu_389_p2          |   lshr   |      0|  161|  180|           2|          63|
    |or_cond_59_fu_732_p2      |    or    |      0|    0|    2|           1|           1|
    |or_cond_fu_553_p2         |    or    |      0|    0|    2|           1|           1|
    |c_3_2_fu_575_p3           |  select  |      0|    0|   32|           1|          32|
    |c_3_3_fu_583_p3           |  select  |      0|    0|   32|           1|          32|
    |c_3_5_fu_591_p3           |  select  |      0|    0|   32|           1|          32|
    |c_3_6_fu_607_p3           |  select  |      0|    0|   32|           1|          32|
    |c_3_fu_567_p3             |  select  |      0|    0|   32|           1|          32|
    |in_shift_V_fu_689_p3      |  select  |      0|    0|   63|           1|          63|
    |newSel2_fu_599_p3         |  select  |      0|    0|   32|           1|          32|
    |newSel_fu_559_p3          |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_1_fu_460_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_4_fu_452_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_5_fu_468_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_6_fu_476_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_8_fu_484_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_9_fu_420_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_fu_406_p3    |  select  |      0|    0|   32|           1|          32|
    |out_exp_V_fu_758_p3       |  select  |      0|    0|   11|           1|           1|
    |p_Val2_32_fu_751_p3       |  select  |      0|    0|   52|           1|           1|
    |sh_assign_1_fu_661_p3     |  select  |      0|    0|   32|           1|          32|
    |tmp_25_fu_351_p3          |  select  |      0|    0|    6|           1|           6|
    |tmp_26_fu_358_p3          |  select  |      0|    0|   63|           1|          63|
    |tmp_27_fu_364_p3          |  select  |      0|    0|    6|           1|           6|
    |tmp_4_fu_677_p2           |    shl   |      0|  161|  180|          63|          63|
    +--------------------------+----------+-------+-----+-----+------------+------------+
    |Total                     |          |      0| 1238| 1818|         535|        1109|
    +--------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  60|         11|    1|         11|
    |ap_return         |   9|          2|   63|        126|
    |i1_reg_204        |   9|          2|    3|          6|
    |i2_reg_237        |   9|          2|    3|          6|
    |i_reg_144         |   9|          2|    2|          4|
    |in_shift_reg_215  |   9|          2|   63|        126|
    |p_Val2_s_reg_258  |   9|          2|   63|        126|
    |shift_1_reg_248   |   9|          2|   32|         64|
    |shift_reg_225     |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 132|         27|  262|        533|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |Hi_assign_reg_800       |   2|   0|    6|          4|
    |Lo_assign_reg_806       |   2|   0|    6|          4|
    |ap_CS_fsm               |  10|   0|   10|          0|
    |ap_return_preg          |  63|   0|   64|          1|
    |c_2_s_reg_156           |  32|   0|   32|          0|
    |c_3_1_reg_168           |  32|   0|   32|          0|
    |c_3_4_reg_180           |  32|   0|   32|          0|
    |c_3_s_reg_192           |  32|   0|   32|          0|
    |i1_reg_204              |   3|   0|    3|          0|
    |i2_reg_237              |   3|   0|    3|          0|
    |i_1_reg_795             |   2|   0|    2|          0|
    |i_2_reg_854             |   3|   0|    3|          0|
    |i_3_reg_895             |   3|   0|    3|          0|
    |i_reg_144               |   2|   0|    2|          0|
    |in_shift_reg_215        |  63|   0|   63|          0|
    |isNeg_reg_906           |   1|   0|    1|          0|
    |or_cond_59_reg_941      |   1|   0|    1|          0|
    |out_bits_1_V_s_reg_120  |  32|   0|   32|          0|
    |out_bits_2_V_7_reg_132  |  32|   0|   32|          0|
    |out_bits_2_V_s_reg_108  |  32|   0|   32|          0|
    |p_Result_29_reg_821     |  32|   0|   32|          0|
    |p_Result_30_reg_866     |  32|   0|   32|          0|
    |p_Val2_s_reg_258        |  63|   0|   63|          0|
    |sh_assign_1_reg_911     |  32|   0|   32|          0|
    |sh_assign_reg_900       |  32|   0|   32|          0|
    |shift_1_reg_248         |  32|   0|   32|          0|
    |shift_reg_225           |  32|   0|   32|          0|
    |tmp_20_reg_814          |   1|   0|    1|          0|
    |tmp_28_reg_826          |   5|   0|    6|          1|
    |tmp_31_reg_831          |  48|   0|   63|         15|
    |tmp_35_reg_859          |   2|   0|    2|          0|
    |tmp_36_reg_891          |   1|   0|    1|          0|
    |tmp_41_reg_947          |  11|   0|   11|          0|
    |tmp_7_reg_931           |  12|   0|   12|          0|
    |tmp_8_reg_936           |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 718|   0|  743|         25|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_start   |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_done    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_idle    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_ready   | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_return  | out |   64| ap_ctrl_hs | scaled_fixed2ieee | return value |
|in_V       |  in |   63|   ap_none  |        in_V       |    scalar    |
|prescale   |  in |   13|   ap_none  |      prescale     |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

