Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 5dffb146d854476aa38616af5e4f2fe8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tbench_behav xil_defaultlib.tbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mlite_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling architecture logic of entity xil_defaultlib.cache [\cache(memory_type="TRI_PORT_X")...]
Compiling architecture logic of entity xil_defaultlib.eth_dma [eth_dma_default]
Compiling architecture logic of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture logic of entity xil_defaultlib.pc_next [pc_next_default]
Compiling architecture logic of entity xil_defaultlib.mem_ctrl [mem_ctrl_default]
Compiling architecture logic of entity xil_defaultlib.control [control_default]
Compiling architecture ram_block of entity xil_defaultlib.reg_bank [\reg_bank(memory_type="TRI_PORT_...]
Compiling architecture logic of entity xil_defaultlib.bus_mux [bus_mux_default]
Compiling architecture logic of entity xil_defaultlib.alu [\alu(1,7)\]
Compiling architecture logic of entity xil_defaultlib.shifter [\shifter(1,7)\]
Compiling architecture logic of entity xil_defaultlib.mult [\mult(1,7)\]
Compiling architecture logic of entity xil_defaultlib.mlite_cpu [\mlite_cpu(memory_type="TRI_PORT...]
Compiling architecture logic of entity xil_defaultlib.ram [\ram(memory_type="TRI_PORT_X")(1...]
Compiling architecture logic of entity xil_defaultlib.uart [\uart(log_file="output.txt")(1,1...]
Compiling architecture logic of entity xil_defaultlib.plasma [\plasma(memory_type="TRI_PORT_X"...]
Compiling architecture logic of entity xil_defaultlib.tbench
Built simulation snapshot tbench_behav
