TimeQuest Timing Analyzer report for top
Fri Aug 29 03:46:59 2014
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'vga_time_generator:drv3|CounterX[3]'
 12. Slow Model Setup: 'vga_time_generator:drv3|CounterX[2]'
 13. Slow Model Setup: 'vga_time_generator:drv3|VGA_VS_o'
 14. Slow Model Setup: 'wm8731Config:comp1|mI2C_CTRL_CLK'
 15. Slow Model Setup: 'mCLK_50Div[9]'
 16. Slow Model Setup: 'iAUD_ADCDAT'
 17. Slow Model Setup: 'iCLK_50'
 18. Slow Model Setup: 'mVGA_CLK'
 19. Slow Model Setup: 'vga_time_generator:drv3|VGA_HS_o'
 20. Slow Model Setup: 'mCLK_50Div[3]'
 21. Slow Model Setup: 'AUD_BCLK'
 22. Slow Model Setup: 'AUD_ADCLRCK'
 23. Slow Model Hold: 'vga_time_generator:drv3|CounterX[3]'
 24. Slow Model Hold: 'vga_time_generator:drv3|CounterX[2]'
 25. Slow Model Hold: 'vga_time_generator:drv3|VGA_HS_o'
 26. Slow Model Hold: 'mVGA_CLK'
 27. Slow Model Hold: 'iCLK_50'
 28. Slow Model Hold: 'iAUD_ADCDAT'
 29. Slow Model Hold: 'mCLK_50Div[3]'
 30. Slow Model Hold: 'vga_time_generator:drv3|VGA_VS_o'
 31. Slow Model Hold: 'AUD_BCLK'
 32. Slow Model Hold: 'mCLK_50Div[9]'
 33. Slow Model Hold: 'wm8731Config:comp1|mI2C_CTRL_CLK'
 34. Slow Model Hold: 'AUD_ADCLRCK'
 35. Slow Model Recovery: 'iCLK_50'
 36. Slow Model Recovery: 'AUD_BCLK'
 37. Slow Model Recovery: 'wm8731Config:comp1|mI2C_CTRL_CLK'
 38. Slow Model Recovery: 'mCLK_50Div[9]'
 39. Slow Model Recovery: 'mCLK_50Div[3]'
 40. Slow Model Recovery: 'vga_time_generator:drv3|CounterX[2]'
 41. Slow Model Removal: 'vga_time_generator:drv3|CounterX[2]'
 42. Slow Model Removal: 'mCLK_50Div[3]'
 43. Slow Model Removal: 'mCLK_50Div[9]'
 44. Slow Model Removal: 'wm8731Config:comp1|mI2C_CTRL_CLK'
 45. Slow Model Removal: 'AUD_BCLK'
 46. Slow Model Removal: 'iCLK_50'
 47. Slow Model Minimum Pulse Width: 'vga_time_generator:drv3|CounterX[3]'
 48. Slow Model Minimum Pulse Width: 'AUD_ADCLRCK'
 49. Slow Model Minimum Pulse Width: 'AUD_BCLK'
 50. Slow Model Minimum Pulse Width: 'iCLK_50'
 51. Slow Model Minimum Pulse Width: 'iAUD_ADCDAT'
 52. Slow Model Minimum Pulse Width: 'vga_time_generator:drv3|VGA_VS_o'
 53. Slow Model Minimum Pulse Width: 'vga_time_generator:drv3|VGA_HS_o'
 54. Slow Model Minimum Pulse Width: 'wm8731Config:comp1|mI2C_CTRL_CLK'
 55. Slow Model Minimum Pulse Width: 'mCLK_50Div[3]'
 56. Slow Model Minimum Pulse Width: 'mCLK_50Div[9]'
 57. Slow Model Minimum Pulse Width: 'vga_time_generator:drv3|CounterX[2]'
 58. Slow Model Minimum Pulse Width: 'mVGA_CLK'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Propagation Delay
 64. Minimum Propagation Delay
 65. Fast Model Setup Summary
 66. Fast Model Hold Summary
 67. Fast Model Recovery Summary
 68. Fast Model Removal Summary
 69. Fast Model Minimum Pulse Width Summary
 70. Fast Model Setup: 'vga_time_generator:drv3|CounterX[3]'
 71. Fast Model Setup: 'vga_time_generator:drv3|CounterX[2]'
 72. Fast Model Setup: 'vga_time_generator:drv3|VGA_VS_o'
 73. Fast Model Setup: 'wm8731Config:comp1|mI2C_CTRL_CLK'
 74. Fast Model Setup: 'mCLK_50Div[9]'
 75. Fast Model Setup: 'iAUD_ADCDAT'
 76. Fast Model Setup: 'iCLK_50'
 77. Fast Model Setup: 'vga_time_generator:drv3|VGA_HS_o'
 78. Fast Model Setup: 'mVGA_CLK'
 79. Fast Model Setup: 'mCLK_50Div[3]'
 80. Fast Model Setup: 'AUD_ADCLRCK'
 81. Fast Model Setup: 'AUD_BCLK'
 82. Fast Model Hold: 'vga_time_generator:drv3|CounterX[3]'
 83. Fast Model Hold: 'vga_time_generator:drv3|CounterX[2]'
 84. Fast Model Hold: 'vga_time_generator:drv3|VGA_HS_o'
 85. Fast Model Hold: 'mVGA_CLK'
 86. Fast Model Hold: 'iCLK_50'
 87. Fast Model Hold: 'iAUD_ADCDAT'
 88. Fast Model Hold: 'mCLK_50Div[3]'
 89. Fast Model Hold: 'vga_time_generator:drv3|VGA_VS_o'
 90. Fast Model Hold: 'AUD_BCLK'
 91. Fast Model Hold: 'mCLK_50Div[9]'
 92. Fast Model Hold: 'wm8731Config:comp1|mI2C_CTRL_CLK'
 93. Fast Model Hold: 'AUD_ADCLRCK'
 94. Fast Model Recovery: 'iCLK_50'
 95. Fast Model Recovery: 'AUD_BCLK'
 96. Fast Model Recovery: 'wm8731Config:comp1|mI2C_CTRL_CLK'
 97. Fast Model Recovery: 'mCLK_50Div[9]'
 98. Fast Model Recovery: 'mCLK_50Div[3]'
 99. Fast Model Recovery: 'vga_time_generator:drv3|CounterX[2]'
100. Fast Model Removal: 'vga_time_generator:drv3|CounterX[2]'
101. Fast Model Removal: 'mCLK_50Div[3]'
102. Fast Model Removal: 'mCLK_50Div[9]'
103. Fast Model Removal: 'wm8731Config:comp1|mI2C_CTRL_CLK'
104. Fast Model Removal: 'AUD_BCLK'
105. Fast Model Removal: 'iCLK_50'
106. Fast Model Minimum Pulse Width: 'AUD_ADCLRCK'
107. Fast Model Minimum Pulse Width: 'AUD_BCLK'
108. Fast Model Minimum Pulse Width: 'vga_time_generator:drv3|CounterX[3]'
109. Fast Model Minimum Pulse Width: 'iCLK_50'
110. Fast Model Minimum Pulse Width: 'iAUD_ADCDAT'
111. Fast Model Minimum Pulse Width: 'vga_time_generator:drv3|VGA_VS_o'
112. Fast Model Minimum Pulse Width: 'vga_time_generator:drv3|VGA_HS_o'
113. Fast Model Minimum Pulse Width: 'wm8731Config:comp1|mI2C_CTRL_CLK'
114. Fast Model Minimum Pulse Width: 'mCLK_50Div[3]'
115. Fast Model Minimum Pulse Width: 'mCLK_50Div[9]'
116. Fast Model Minimum Pulse Width: 'vga_time_generator:drv3|CounterX[2]'
117. Fast Model Minimum Pulse Width: 'mVGA_CLK'
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. Propagation Delay
123. Minimum Propagation Delay
124. Multicorner Timing Analysis Summary
125. Setup Times
126. Hold Times
127. Clock to Output Times
128. Minimum Clock to Output Times
129. Progagation Delay
130. Minimum Progagation Delay
131. Setup Transfers
132. Hold Transfers
133. Recovery Transfers
134. Removal Transfers
135. Report TCCS
136. Report RSKM
137. Unconstrained Paths
138. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; top                                                 ;
; Device Family      ; Cyclone II                                          ;
; Device Name        ; EP2C70F896C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Unavailable                                         ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Clocks                                                                         ;
+--------------------------------------------------------------------------------+
Clock Name  : AUD_ADCLRCK
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { AUD_ADCLRCK }

Clock Name  : AUD_BCLK
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { AUD_BCLK }

Clock Name  : iAUD_ADCDAT
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { iAUD_ADCDAT }

Clock Name  : iCLK_50
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { iCLK_50 }

Clock Name  : mCLK_50Div[3]
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { mCLK_50Div[3] }

Clock Name  : mCLK_50Div[9]
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { mCLK_50Div[9] }

Clock Name  : mVGA_CLK
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { mVGA_CLK }

Clock Name  : vga_time_generator:drv3|CounterX[2]
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { vga_time_generator:drv3|CounterX[2] }

Clock Name  : vga_time_generator:drv3|CounterX[3]
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { vga_time_generator:drv3|CounterX[3] }

Clock Name  : vga_time_generator:drv3|VGA_HS_o
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { vga_time_generator:drv3|VGA_HS_o }

Clock Name  : vga_time_generator:drv3|VGA_VS_o
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { vga_time_generator:drv3|VGA_VS_o }

Clock Name  : wm8731Config:comp1|mI2C_CTRL_CLK
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { wm8731Config:comp1|mI2C_CTRL_CLK }
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+--------------------------------------------------------------------------------+
Fmax            : 23.46 MHz
Restricted Fmax : 23.46 MHz
Clock Name      : vga_time_generator:drv3|CounterX[3]
Note            : 

Fmax            : 55.27 MHz
Restricted Fmax : 55.27 MHz
Clock Name      : vga_time_generator:drv3|CounterX[2]
Note            : 

Fmax            : 138.26 MHz
Restricted Fmax : 138.26 MHz
Clock Name      : iAUD_ADCDAT
Note            : 

Fmax            : 154.42 MHz
Restricted Fmax : 154.42 MHz
Clock Name      : iCLK_50
Note            : 

Fmax            : 168.83 MHz
Restricted Fmax : 168.83 MHz
Clock Name      : wm8731Config:comp1|mI2C_CTRL_CLK
Note            : 

Fmax            : 170.47 MHz
Restricted Fmax : 170.47 MHz
Clock Name      : vga_time_generator:drv3|VGA_VS_o
Note            : 

Fmax            : 180.28 MHz
Restricted Fmax : 180.28 MHz
Clock Name      : mCLK_50Div[9]
Note            : 

Fmax            : 211.64 MHz
Restricted Fmax : 211.64 MHz
Clock Name      : mVGA_CLK
Note            : 

Fmax            : 212.31 MHz
Restricted Fmax : 212.31 MHz
Clock Name      : vga_time_generator:drv3|VGA_HS_o
Note            : 

Fmax            : 228.0 MHz
Restricted Fmax : 228.0 MHz
Clock Name      : mCLK_50Div[3]
Note            : 

Fmax            : 351.25 MHz
Restricted Fmax : 351.25 MHz
Clock Name      : AUD_BCLK
Note            : 
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                       ;
+--------------------------------------------------------------------------------+
Clock         : vga_time_generator:drv3|CounterX[3]
Slack         : -21.705
End Point TNS : -21113.183

Clock         : vga_time_generator:drv3|CounterX[2]
Slack         : -19.607
End Point TNS : -11244.765

Clock         : vga_time_generator:drv3|VGA_VS_o
Slack         : -13.077
End Point TNS : -456.970

Clock         : wm8731Config:comp1|mI2C_CTRL_CLK
Slack         : -7.510
End Point TNS : -200.902

Clock         : mCLK_50Div[9]
Slack         : -7.332
End Point TNS : -131.021

Clock         : iAUD_ADCDAT
Slack         : -6.360
End Point TNS : -534.797

Clock         : iCLK_50
Slack         : -5.476
End Point TNS : -219.877

Clock         : mVGA_CLK
Slack         : -3.725
End Point TNS : -58.595

Clock         : vga_time_generator:drv3|VGA_HS_o
Slack         : -3.710
End Point TNS : -74.037

Clock         : mCLK_50Div[3]
Slack         : -3.386
End Point TNS : -45.786

Clock         : AUD_BCLK
Slack         : -1.847
End Point TNS : -9.235

Clock         : AUD_ADCLRCK
Slack         : -1.699
End Point TNS : -18.958
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                        ;
+--------------------------------------------------------------------------------+
Clock         : vga_time_generator:drv3|CounterX[3]
Slack         : -9.800
End Point TNS : -8072.914

Clock         : vga_time_generator:drv3|CounterX[2]
Slack         : -8.429
End Point TNS : -4375.790

Clock         : vga_time_generator:drv3|VGA_HS_o
Slack         : -5.837
End Point TNS : -45.413

Clock         : mVGA_CLK
Slack         : -2.890
End Point TNS : -20.487

Clock         : iCLK_50
Slack         : -2.136
End Point TNS : -12.863

Clock         : iAUD_ADCDAT
Slack         : -1.266
End Point TNS : -4.762

Clock         : mCLK_50Div[3]
Slack         : -0.753
End Point TNS : -7.968

Clock         : vga_time_generator:drv3|VGA_VS_o
Slack         : -0.592
End Point TNS : -1.745

Clock         : AUD_BCLK
Slack         : -0.412
End Point TNS : -0.412

Clock         : mCLK_50Div[9]
Slack         : 0.280
End Point TNS : 0.000

Clock         : wm8731Config:comp1|mI2C_CTRL_CLK
Slack         : 0.519
End Point TNS : 0.000

Clock         : AUD_ADCLRCK
Slack         : 0.788
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                    ;
+--------------------------------------------------------------------------------+
Clock         : iCLK_50
Slack         : -9.191
End Point TNS : -151.863

Clock         : AUD_BCLK
Slack         : -7.947
End Point TNS : -127.152

Clock         : wm8731Config:comp1|mI2C_CTRL_CLK
Slack         : -6.519
End Point TNS : -137.235

Clock         : mCLK_50Div[9]
Slack         : -2.114
End Point TNS : -33.733

Clock         : mCLK_50Div[3]
Slack         : -1.943
End Point TNS : -31.088

Clock         : vga_time_generator:drv3|CounterX[2]
Slack         : 0.323
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                     ;
+--------------------------------------------------------------------------------+
Clock         : vga_time_generator:drv3|CounterX[2]
Slack         : -0.054
End Point TNS : -0.853

Clock         : mCLK_50Div[3]
Slack         : 2.213
End Point TNS : 0.000

Clock         : mCLK_50Div[9]
Slack         : 2.366
End Point TNS : 0.000

Clock         : wm8731Config:comp1|mI2C_CTRL_CLK
Slack         : 3.457
End Point TNS : 0.000

Clock         : AUD_BCLK
Slack         : 5.412
End Point TNS : 0.000

Clock         : iCLK_50
Slack         : 6.373
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                         ;
+--------------------------------------------------------------------------------+
Clock         : vga_time_generator:drv3|CounterX[3]
Slack         : -4.138
End Point TNS : -10342.504

Clock         : AUD_ADCLRCK
Slack         : -1.777
End Point TNS : -33.777

Clock         : AUD_BCLK
Slack         : -1.777
End Point TNS : -23.777

Clock         : iCLK_50
Slack         : -1.380
End Point TNS : -63.380

Clock         : iAUD_ADCDAT
Slack         : -1.222
End Point TNS : -127.222

Clock         : vga_time_generator:drv3|VGA_VS_o
Slack         : -0.500
End Point TNS : -2184.000

Clock         : vga_time_generator:drv3|VGA_HS_o
Slack         : -0.500
End Point TNS : -60.000

Clock         : wm8731Config:comp1|mI2C_CTRL_CLK
Slack         : -0.500
End Point TNS : -42.000

Clock         : mCLK_50Div[3]
Slack         : -0.500
End Point TNS : -32.000

Clock         : mCLK_50Div[9]
Slack         : -0.500
End Point TNS : -31.000

Clock         : vga_time_generator:drv3|CounterX[2]
Slack         : -0.500
End Point TNS : -26.000

Clock         : mVGA_CLK
Slack         : -0.500
End Point TNS : -24.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_time_generator:drv3|CounterX[3]'                        ;
+--------------------------------------------------------------------------------+
Slack        : -21.705
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.523
Data Delay   : 21.755

Slack        : -21.600
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.339
Data Delay   : 21.753

Slack        : -21.589
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[46][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.513
Data Delay   : 21.754

Slack        : -21.430
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[14][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.508
Data Delay   : 21.608

Slack        : -21.366
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.320
Data Delay   : 21.489

Slack        : -21.338
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[54][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.496
Data Delay   : 21.496

Slack        : -21.090
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[6][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.596
Data Delay   : 21.489

Slack        : -21.065
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[38][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.346
Data Delay   : 21.227

Slack        : -21.064
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[18][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.876
Data Delay   : 21.757

Slack        : -21.060
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[20][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.425
Data Delay   : 21.136

Slack        : -21.059
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[56][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.879
Data Delay   : 21.736

Slack        : -21.043
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[6][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.524
Data Delay   : 21.225

Slack        : -21.025
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[38][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.816
Data Delay   : 21.494

Slack        : -21.024
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[52][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.456
Data Delay   : 21.140

Slack        : -20.935
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[24][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.429
Data Delay   : 21.042

Slack        : -20.909
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[25][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : -0.215
Data Delay   : 21.015

Slack        : -20.873
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.793
Data Delay   : 21.215

Slack        : -20.848
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[25][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.290
Data Delay   : 21.452

Slack        : -20.845
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[40][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.347
Data Delay   : 20.999

Slack        : -20.834
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[54][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.293
Data Delay   : 20.952

Slack        : -20.834
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[42][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 1.400
Data Delay   : 21.754

Slack        : -20.816
From Node    : visual_franticStripes:vsp41|stL1[33][1]
To Node      : visual_franticStripes:vsp41|stL0[25][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -10.073
Data Delay   : 10.564

Slack        : -20.813
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.330
Data Delay   : 20.951

Slack        : -20.801
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[6][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.345
Data Delay   : 20.948

Slack        : -20.799
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[55][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.522
Data Delay   : 21.466

Slack        : -20.775
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[23][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.379
Data Delay   : 21.461

Slack        : -20.745
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[24][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 1.337
Data Delay   : 21.741

Slack        : -20.745
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.409
Data Delay   : 20.957

Slack        : -20.737
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[60][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.377
Data Delay   : 20.778

Slack        : -20.731
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[14][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.584
Data Delay   : 20.956

Slack        : -20.731
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[39][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.594
Data Delay   : 21.467

Slack        : -20.706
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[34][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.799
Data Delay   : 21.325

Slack        : -20.690
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[24][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.458
Data Delay   : 20.959

Slack        : -20.671
From Node    : visual_franticStripes:vsp41|stL1[41][1]
To Node      : visual_franticStripes:vsp41|stL0[25][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -10.097
Data Delay   : 10.395

Slack        : -20.639
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.751
Data Delay   : 21.064

Slack        : -20.604
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[50][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 1.111
Data Delay   : 21.526

Slack        : -20.594
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[31][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.550
Data Delay   : 21.289

Slack        : -20.593
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[54][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.414
Data Delay   : 20.677

Slack        : -20.590
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.279
Data Delay   : 20.675

Slack        : -20.590
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[40][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.393
Data Delay   : 20.802

Slack        : -20.583
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[3][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.848
Data Delay   : 21.750

Slack        : -20.579
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[56][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.301
Data Delay   : 20.700

Slack        : -20.567
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[63][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.393
Data Delay   : 21.286

Slack        : -20.557
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[7][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.600
Data Delay   : 21.464

Slack        : -20.527
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[56][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.232
Data Delay   : 20.106

Slack        : -20.526
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.102
Data Delay   : 20.443

Slack        : -20.526
From Node    : visual_franticStripes:vsp41|stL1[4][3]
To Node      : visual_franticStripes:vsp41|stL0[53][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.495
Data Delay   : 10.834

Slack        : -20.523
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.978
Data Delay   : 21.176

Slack        : -20.518
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.849
Data Delay   : 21.040

Slack        : -20.514
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.627
Data Delay   : 20.961

Slack        : -20.507
From Node    : visual_franticStripes:vsp41|stL1[4][3]
To Node      : visual_franticStripes:vsp41|stL0[45][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.477
Data Delay   : 10.846

Slack        : -20.502
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[44][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.861
Data Delay   : 21.039

Slack        : -20.501
From Node    : visual_franticStripes:vsp41|stL1[33][1]
To Node      : visual_franticStripes:vsp41|stL0[31][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.308
Data Delay   : 10.838

Slack        : -20.478
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[19][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 1.120
Data Delay   : 21.755

Slack        : -20.474
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[41][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.423
Data Delay   : 21.216

Slack        : -20.474
From Node    : visual_franticStripes:vsp41|stL1[33][1]
To Node      : visual_franticStripes:vsp41|stL0[63][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.465
Data Delay   : 10.835

Slack        : -20.470
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[36][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.729
Data Delay   : 20.760

Slack        : -20.435
From Node    : visual_franticStripes:vsp41|stL1[4][3]
To Node      : visual_franticStripes:vsp41|stL0[13][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.249
Data Delay   : 10.848

Slack        : -20.429
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[52][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.950
Data Delay   : 21.192

Slack        : -20.426
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[56][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.570
Data Delay   : 20.799

Slack        : -20.411
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[24][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 1.365
Data Delay   : 21.314

Slack        : -20.406
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[46][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 1.088
Data Delay   : 21.156

Slack        : -20.402
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[18][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.812
Data Delay   : 20.722

Slack        : -20.392
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[13][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.523
Data Delay   : 21.222

Slack        : -20.389
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[40][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.043
Data Delay   : 20.149

Slack        : -20.378
From Node    : visual_franticStripes:vsp41|stL1[4][3]
To Node      : visual_franticStripes:vsp41|stL0[12][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : -9.847
Data Delay   : 10.846

Slack        : -20.375
From Node    : visual_franticStripes:vsp41|stL1[5][3]
To Node      : visual_franticStripes:vsp41|stL0[53][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.498
Data Delay   : 10.680

Slack        : -20.358
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 1.014
Data Delay   : 21.009

Slack        : -20.356
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[4][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 1.160
Data Delay   : 21.334

Slack        : -20.356
From Node    : visual_franticStripes:vsp41|stL1[5][3]
To Node      : visual_franticStripes:vsp41|stL0[45][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.480
Data Delay   : 10.692

Slack        : -20.356
From Node    : visual_franticStripes:vsp41|stL1[41][1]
To Node      : visual_franticStripes:vsp41|stL0[31][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.332
Data Delay   : 10.669

Slack        : -20.354
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[8][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.493
Data Delay   : 20.503

Slack        : -20.337
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[15][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.315
Data Delay   : 20.956

Slack        : -20.329
From Node    : visual_franticStripes:vsp41|stL1[41][1]
To Node      : visual_franticStripes:vsp41|stL0[63][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.489
Data Delay   : 10.666

Slack        : -20.304
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[8][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.742
Data Delay   : 20.712

Slack        : -20.293
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[50][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.891
Data Delay   : 20.997

Slack        : -20.284
From Node    : visual_franticStripes:vsp41|stL1[5][3]
To Node      : visual_franticStripes:vsp41|stL0[13][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.252
Data Delay   : 10.694

Slack        : -20.272
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[38][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.861
Data Delay   : 20.947

Slack        : -20.272
From Node    : visual_franticStripes:vsp41|stL1[32][7]
To Node      : visual_franticStripes:vsp41|stL0[62][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : -9.205
Data Delay   : 11.094

Slack        : -20.272
From Node    : visual_franticStripes:vsp41|stL1[33][0]
To Node      : visual_franticStripes:vsp41|stL0[25][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -10.293
Data Delay   : 9.802

Slack        : -20.269
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[28][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.363
Data Delay   : 20.301

Slack        : -20.252
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[28][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.945
Data Delay   : 20.758

Slack        : -20.249
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[3][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.733
Data Delay   : 21.020

Slack        : -20.244
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.918
Data Delay   : 20.824

Slack        : -20.244
From Node    : visual_franticStripes:vsp41|stL1[33][1]
To Node      : visual_franticStripes:vsp41|stL0[15][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.543
Data Delay   : 10.505

Slack        : -20.238
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[18][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 1.433
Data Delay   : 21.494

Slack        : -20.237
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[40][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.555
Data Delay   : 20.608

Slack        : -20.232
From Node    : visual_franticStripes:vsp41|stL1[41][0]
To Node      : visual_franticStripes:vsp41|stL0[25][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -10.294
Data Delay   : 9.761

Slack        : -20.227
From Node    : visual_franticStripes:vsp41|stL1[5][3]
To Node      : visual_franticStripes:vsp41|stL0[12][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : -9.850
Data Delay   : 10.692

Slack        : -20.224
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[51][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.937
Data Delay   : 21.221

Slack        : -20.222
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[23][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.412
Data Delay   : 20.678

Slack        : -20.214
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[56][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.604
Data Delay   : 20.632

Slack        : -20.202
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[24][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.127
Data Delay   : 19.886

Slack        : -20.202
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[61][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.426
Data Delay   : 20.775

Slack        : -20.200
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[4][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.434
Data Delay   : 20.446

Slack        : -20.181
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 1.072
Data Delay   : 21.060

Slack        : -20.172
From Node    : visual_franticStripes:vsp41|stL1[4][3]
To Node      : visual_franticStripes:vsp41|stL0[21][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -9.141
Data Delay   : 10.830

Slack        : -20.167
From Node    : visual_franticStripes:vsp41|stL1[32][7]
To Node      : visual_franticStripes:vsp41|stL0[30][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : -9.389
Data Delay   : 11.092

Slack        : -20.166
From Node    : visual_franticStripes:vsp41|stL1[4][3]
To Node      : visual_franticStripes:vsp41|stL0[37][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -8.970
Data Delay   : 10.832

Slack        : -20.165
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[52][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.478
Data Delay   : 20.443
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_time_generator:drv3|CounterX[2]'                        ;
+--------------------------------------------------------------------------------+
Slack        : -19.607
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.621
Data Delay   : 21.755

Slack        : -19.558
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[33][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.920
Data Delay   : 21.281

Slack        : -19.557
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[17][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.053
Data Delay   : 21.277

Slack        : -19.532
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.407
Data Delay   : 21.753

Slack        : -19.519
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[46][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.583
Data Delay   : 21.754

Slack        : -19.463
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[42][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.771
Data Delay   : 21.754

Slack        : -19.334
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[14][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.604
Data Delay   : 21.608

Slack        : -19.259
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[32][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.457
Data Delay   : 21.526

Slack        : -19.232
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[33][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.615
Data Delay   : 21.526

Slack        : -19.219
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[48][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.720
Data Delay   : 21.737

Slack        : -19.185
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[49][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.236
Data Delay   : 21.221

Slack        : -19.185
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[33][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.377
Data Delay   : 21.221

Slack        : -19.134
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.820
Data Delay   : 21.756

Slack        : -19.093
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[17][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.451
Data Delay   : 21.358

Slack        : -19.075
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[0][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.818
Data Delay   : 21.465

Slack        : -19.074
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[48][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.650
Data Delay   : 21.527

Slack        : -19.072
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[32][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.017
Data Delay   : 21.742

Slack        : -19.035
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[31][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.609
Data Delay   : 21.289

Slack        : -19.022
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.494
Data Delay   : 21.334

Slack        : -19.003
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[63][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.457
Data Delay   : 21.286

Slack        : -19.000
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[17][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.352
Data Delay   : 20.916

Slack        : -18.987
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[49][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.012
Data Delay   : 21.532

Slack        : -18.977
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[59][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.787
Data Delay   : 21.286

Slack        : -18.924
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[41][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.473
Data Delay   : 21.216

Slack        : -18.917
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.607
Data Delay   : 21.088

Slack        : -18.894
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[13][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.521
Data Delay   : 21.222

Slack        : -18.861
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[49][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.691
Data Delay   : 21.358

Slack        : -18.861
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[33][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.689
Data Delay   : 21.357

Slack        : -18.845
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[27][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.801
Data Delay   : 21.292

Slack        : -18.835
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[32][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.683
Data Delay   : 21.064

Slack        : -18.805
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.861
Data Delay   : 21.215

Slack        : -18.775
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[15][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.377
Data Delay   : 20.956

Slack        : -18.763
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[59][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.023
Data Delay   : 21.313

Slack        : -18.726
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[26][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.944
Data Delay   : 21.486

Slack        : -18.712
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[60][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.402
Data Delay   : 20.778

Slack        : -18.697
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[61][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.431
Data Delay   : 20.775

Slack        : -18.677
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.477
Data Delay   : 20.957

Slack        : -18.635
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[14][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.680
Data Delay   : 20.956

Slack        : -18.601
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[13][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.547
Data Delay   : 20.957

Slack        : -18.593
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[16][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.870
Data Delay   : 21.142

Slack        : -18.590
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[58][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.049
Data Delay   : 21.187

Slack        : -18.588
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[31][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.787
Data Delay   : 21.198

Slack        : -18.560
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[42][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.125
Data Delay   : 21.492

Slack        : -18.549
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[15][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.852
Data Delay   : 21.216

Slack        : -18.541
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.849
Data Delay   : 21.064

Slack        : -18.531
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.097
Data Delay   : 20.443

Slack        : -18.525
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[48][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.599
Data Delay   : 20.798

Slack        : -18.523
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.844
Data Delay   : 21.040

Slack        : -18.509
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.053
Data Delay   : 21.220

Slack        : -18.503
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[44][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.860
Data Delay   : 21.039

Slack        : -18.500
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[15][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.686
Data Delay   : 20.998

Slack        : -18.465
From Node    : visual_franticStripes:vsp41|stL1[33][1]
To Node      : visual_franticStripes:vsp41|stL0[33][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : -7.938
Data Delay   : 10.830

Slack        : -18.464
From Node    : visual_franticStripes:vsp41|stL1[33][1]
To Node      : visual_franticStripes:vsp41|stL0[17][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : -7.805
Data Delay   : 10.826

Slack        : -18.463
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[31][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.729
Data Delay   : 20.998

Slack        : -18.455
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.046
Data Delay   : 21.176

Slack        : -18.434
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[49][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.015
Data Delay   : 20.982

Slack        : -18.430
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[49][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.448
Data Delay   : 20.681

Slack        : -18.421
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[47][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.923
Data Delay   : 20.999

Slack        : -18.416
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.725
Data Delay   : 20.961

Slack        : -18.413
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[11][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.275
Data Delay   : 21.168

Slack        : -18.412
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.066
Data Delay   : 21.281

Slack        : -18.411
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[61][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.129
Data Delay   : 21.342

Slack        : -18.407
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[47][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.089
Data Delay   : 21.170

Slack        : -18.391
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[48][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.075
Data Delay   : 21.137

Slack        : -18.383
From Node    : visual_franticStripes:vsp41|stL1[4][3]
To Node      : visual_franticStripes:vsp41|stL0[12][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : -7.852
Data Delay   : 10.846

Slack        : -18.376
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[25][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.818
Data Delay   : 21.015

Slack        : -18.360
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[15][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.153
Data Delay   : 21.316

Slack        : -18.336
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[46][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.158
Data Delay   : 21.156

Slack        : -18.320
From Node    : visual_franticStripes:vsp41|stL1[41][1]
To Node      : visual_franticStripes:vsp41|stL0[33][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : -7.962
Data Delay   : 10.661

Slack        : -18.319
From Node    : visual_franticStripes:vsp41|stL1[41][1]
To Node      : visual_franticStripes:vsp41|stL0[17][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : -7.829
Data Delay   : 10.657

Slack        : -18.315
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[25][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.323
Data Delay   : 21.452

Slack        : -18.311
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[43][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.881
Data Delay   : 20.999

Slack        : -18.308
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[45][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.046
Data Delay   : 21.166

Slack        : -18.296
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[10][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.889
Data Delay   : 21.006

Slack        : -18.284
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[42][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.921
Data Delay   : 21.009

Slack        : -18.282
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[43][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.365
Data Delay   : 21.291

Slack        : -18.279
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[26][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.090
Data Delay   : 21.009

Slack        : -18.272
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[10][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.414
Data Delay   : 21.493

Slack        : -18.267
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.447
Data Delay   : 19.528

Slack        : -18.263
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[43][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.134
Data Delay   : 21.044

Slack        : -18.255
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[3][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.676
Data Delay   : 21.750

Slack        : -18.255
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[20][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.230
Data Delay   : 21.136

Slack        : -18.232
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[28][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.400
Data Delay   : 20.301

Slack        : -18.232
From Node    : visual_franticStripes:vsp41|stL1[5][3]
To Node      : visual_franticStripes:vsp41|stL0[12][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : -7.855
Data Delay   : 10.692

Slack        : -18.230
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[52][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.250
Data Delay   : 21.140

Slack        : -18.217
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[18][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.723
Data Delay   : 21.757

Slack        : -18.215
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[28][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.982
Data Delay   : 20.758

Slack        : -18.214
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[13][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.466
Data Delay   : 21.341

Slack        : -18.199
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.487
Data Delay   : 21.489

Slack        : -18.198
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[33][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.680
Data Delay   : 20.681

Slack        : -18.193
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[47][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.194
Data Delay   : 21.046

Slack        : -18.189
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[16][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.749
Data Delay   : 21.736

Slack        : -18.186
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[29][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.334
Data Delay   : 21.343

Slack        : -18.186
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.067
Data Delay   : 21.060

Slack        : -18.183
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[17][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.828
Data Delay   : 20.680

Slack        : -18.174
From Node    : visual_franticStripes:vsp41|stL1[32][7]
To Node      : visual_franticStripes:vsp41|stL0[62][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : -7.107
Data Delay   : 11.094

Slack        : -18.165
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.830
Data Delay   : 20.673

Slack        : -18.164
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[54][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.670
Data Delay   : 21.496

Slack        : -18.154
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[59][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 3.393
Data Delay   : 21.195

Slack        : -18.153
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[45][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.474
Data Delay   : 20.443
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_time_generator:drv3|VGA_VS_o'                           ;
+--------------------------------------------------------------------------------+
Slack        : -13.077
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.532
Data Delay   : 15.645

Slack        : -12.956
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 15.484

Slack        : -12.338
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 14.866

Slack        : -12.024
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.515
Data Delay   : 14.575

Slack        : -11.635
From Node    : dsp_peakHolder:op14|oOut[2]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.532
Data Delay   : 14.203

Slack        : -11.581
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.532
Data Delay   : 14.149

Slack        : -11.514
From Node    : dsp_peakHolder:op14|oOut[2]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 14.042

Slack        : -11.460
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 13.988

Slack        : -11.351
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.457
Data Delay   : 13.844

Slack        : -11.227
From Node    : dsp_peakHolder:op14|oOut[5]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.500
Data Delay   : 13.763

Slack        : -11.155
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.500
Data Delay   : 13.691

Slack        : -11.106
From Node    : dsp_peakHolder:op14|oOut[5]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 13.602

Slack        : -11.080
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.532
Data Delay   : 13.648

Slack        : -11.038
From Node    : dsp_peakHolder:op15|oOut[3]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.275
Data Delay   : 13.349

Slack        : -11.034
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 13.530

Slack        : -10.972
From Node    : dsp_peakHolder:op15|oOut[1]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.275
Data Delay   : 13.283

Slack        : -10.959
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 13.487

Slack        : -10.896
From Node    : dsp_peakHolder:op14|oOut[2]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 13.424

Slack        : -10.893
From Node    : dsp_peakHolder:op15|oOut[4]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.247
Data Delay   : 13.176

Slack        : -10.874
From Node    : dsp_peakHolder:op15|oOut[0]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.275
Data Delay   : 13.185

Slack        : -10.842
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 13.370

Slack        : -10.836
From Node    : dsp_peakHolder:op15|oOut[6]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.247
Data Delay   : 13.119

Slack        : -10.698
From Node    : dsp_peakHolder:op15|oOut[2]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.275
Data Delay   : 13.009

Slack        : -10.658
From Node    : dsp_peakHolder:op15|oOut[5]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.247
Data Delay   : 12.941

Slack        : -10.645
From Node    : dsp_peakHolder:op14|oOut[4]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.500
Data Delay   : 13.181

Slack        : -10.586
From Node    : dsp_peakHolder:op15|oOut[7]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.247
Data Delay   : 12.869

Slack        : -10.582
From Node    : dsp_peakHolder:op14|oOut[2]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.515
Data Delay   : 13.133

Slack        : -10.549
From Node    : dsp_peakHolder:op15|oOut[9]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.104
Data Delay   : 12.689

Slack        : -10.528
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.515
Data Delay   : 13.079

Slack        : -10.524
From Node    : dsp_peakHolder:op14|oOut[4]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 13.020

Slack        : -10.499
From Node    : dsp_peakHolder:op15|oOut[3]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.233
Data Delay   : 12.768

Slack        : -10.497
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.500
Data Delay   : 13.033

Slack        : -10.488
From Node    : dsp_peakHolder:op14|oOut[5]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 12.984

Slack        : -10.444
From Node    : dsp_peakHolder:op14|oOut[2]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.457
Data Delay   : 12.937

Slack        : -10.437
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.532
Data Delay   : 13.005

Slack        : -10.433
From Node    : dsp_peakHolder:op15|oOut[1]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.233
Data Delay   : 12.702

Slack        : -10.426
From Node    : dsp_peakHolder:op14|oOut[7]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.500
Data Delay   : 12.962

Slack        : -10.416
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 12.912

Slack        : -10.376
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 12.872

Slack        : -10.354
From Node    : dsp_peakHolder:op15|oOut[4]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.205
Data Delay   : 12.595

Slack        : -10.352
From Node    : dsp_peakHolder:op14|oOut[6]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.500
Data Delay   : 12.888

Slack        : -10.341
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 12.869

Slack        : -10.335
From Node    : dsp_peakHolder:op15|oOut[0]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.233
Data Delay   : 12.604

Slack        : -10.331
From Node    : dsp_peakHolder:op15|oOut[8]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.104
Data Delay   : 12.471

Slack        : -10.316
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 12.844

Slack        : -10.305
From Node    : dsp_peakHolder:op14|oOut[7]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 12.801

Slack        : -10.297
From Node    : dsp_peakHolder:op15|oOut[6]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.205
Data Delay   : 12.538

Slack        : -10.231
From Node    : dsp_peakHolder:op14|oOut[6]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 12.727

Slack        : -10.183
From Node    : dsp_peakHolder:op15|oOut[10]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.104
Data Delay   : 12.323

Slack        : -10.174
From Node    : dsp_peakHolder:op14|oOut[5]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.483
Data Delay   : 12.693

Slack        : -10.159
From Node    : dsp_peakHolder:op15|oOut[2]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.233
Data Delay   : 12.428

Slack        : -10.143
From Node    : dsp_peakHolder:op15|oOut[14]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.196
Data Delay   : 12.375

Slack        : -10.119
From Node    : dsp_peakHolder:op15|oOut[5]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.205
Data Delay   : 12.360

Slack        : -10.103
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.500
Data Delay   : 12.639

Slack        : -10.102
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.483
Data Delay   : 12.621

Slack        : -10.047
From Node    : dsp_peakHolder:op15|oOut[7]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.205
Data Delay   : 12.288

Slack        : -10.044
From Node    : dsp_peakHolder:op15|oOut[11]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.104
Data Delay   : 12.184

Slack        : -10.036
From Node    : dsp_peakHolder:op14|oOut[5]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.425
Data Delay   : 12.497

Slack        : -10.027
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.515
Data Delay   : 12.578

Slack        : -10.010
From Node    : dsp_peakHolder:op15|oOut[9]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.062
Data Delay   : 12.108

Slack        : -9.998
From Node    : dsp_peakHolder:op14|oOut[3]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.532
Data Delay   : 12.566

Slack        : -9.982
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 12.478

Slack        : -9.909
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.457
Data Delay   : 12.402

Slack        : -9.906
From Node    : dsp_peakHolder:op14|oOut[4]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 12.402

Slack        : -9.889
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.457
Data Delay   : 12.382

Slack        : -9.877
From Node    : dsp_peakHolder:op14|oOut[3]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 12.405

Slack        : -9.834
From Node    : dsp_peakHolder:op15|oOut[12]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.196
Data Delay   : 12.066

Slack        : -9.792
From Node    : dsp_peakHolder:op15|oOut[8]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.062
Data Delay   : 11.890

Slack        : -9.758
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 12.254

Slack        : -9.698
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 12.226

Slack        : -9.687
From Node    : dsp_peakHolder:op14|oOut[7]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 12.183

Slack        : -9.644
From Node    : dsp_peakHolder:op15|oOut[10]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.062
Data Delay   : 11.742

Slack        : -9.616
From Node    : dsp_peakHolder:op15|oOut[13]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.196
Data Delay   : 11.848

Slack        : -9.613
From Node    : dsp_peakHolder:op14|oOut[6]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 12.109

Slack        : -9.604
From Node    : dsp_peakHolder:op15|oOut[14]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.154
Data Delay   : 11.794

Slack        : -9.592
From Node    : dsp_peakHolder:op14|oOut[4]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.483
Data Delay   : 12.111

Slack        : -9.546
From Node    : dsp_peakHolder:op15|oOut[3]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.259
Data Delay   : 11.841

Slack        : -9.513
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.500
Data Delay   : 12.049

Slack        : -9.505
From Node    : dsp_peakHolder:op15|oOut[11]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.062
Data Delay   : 11.603

Slack        : -9.483
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.425
Data Delay   : 11.944

Slack        : -9.480
From Node    : dsp_peakHolder:op15|oOut[1]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.259
Data Delay   : 11.775

Slack        : -9.454
From Node    : dsp_peakHolder:op14|oOut[4]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.425
Data Delay   : 11.915

Slack        : -9.444
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.483
Data Delay   : 11.963

Slack        : -9.429
From Node    : dsp_peakHolder:op15|oOut[3]
To Node      : visual_peak_log:vsp28|xR[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.277
Data Delay   : 11.742

Slack        : -9.401
From Node    : dsp_peakHolder:op15|oOut[4]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.231
Data Delay   : 11.668

Slack        : -9.392
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 11.888

Slack        : -9.384
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.515
Data Delay   : 11.935

Slack        : -9.382
From Node    : dsp_peakHolder:op15|oOut[0]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.259
Data Delay   : 11.677

Slack        : -9.373
From Node    : dsp_peakHolder:op14|oOut[7]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.483
Data Delay   : 11.892

Slack        : -9.364
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.460
Data Delay   : 11.860

Slack        : -9.363
From Node    : dsp_peakHolder:op15|oOut[1]
To Node      : visual_peak_log:vsp28|xR[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.277
Data Delay   : 11.676

Slack        : -9.344
From Node    : dsp_peakHolder:op15|oOut[6]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.231
Data Delay   : 11.611

Slack        : -9.299
From Node    : dsp_peakHolder:op14|oOut[6]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.483
Data Delay   : 11.818

Slack        : -9.295
From Node    : dsp_peakHolder:op15|oOut[12]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.154
Data Delay   : 11.485

Slack        : -9.284
From Node    : dsp_peakHolder:op15|oOut[4]
To Node      : visual_peak_log:vsp28|xR[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.249
Data Delay   : 11.569

Slack        : -9.265
From Node    : dsp_peakHolder:op15|oOut[0]
To Node      : visual_peak_log:vsp28|xR[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.277
Data Delay   : 11.578

Slack        : -9.259
From Node    : dsp_peakHolder:op14|oOut[3]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.492
Data Delay   : 11.787

Slack        : -9.246
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.457
Data Delay   : 11.739

Slack        : -9.235
From Node    : dsp_peakHolder:op14|oOut[7]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.425
Data Delay   : 11.696

Slack        : -9.227
From Node    : dsp_peakHolder:op15|oOut[6]
To Node      : visual_peak_log:vsp28|xR[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 1.249
Data Delay   : 11.512
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'wm8731Config:comp1|mI2C_CTRL_CLK'                           ;
+--------------------------------------------------------------------------------+
Slack        : -7.510
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.486

Slack        : -7.510
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.486

Slack        : -7.510
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.486

Slack        : -7.510
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.486

Slack        : -7.510
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.486

Slack        : -7.510
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.486

Slack        : -7.496
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 11.475

Slack        : -7.496
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 11.475

Slack        : -7.496
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 11.475

Slack        : -7.496
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 11.475

Slack        : -7.320
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.296

Slack        : -7.320
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.296

Slack        : -7.320
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.296

Slack        : -7.320
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.296

Slack        : -7.320
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.296

Slack        : -7.320
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 11.296

Slack        : -7.086
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 11.065

Slack        : -7.086
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 11.065

Slack        : -7.086
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 11.065

Slack        : -7.086
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 11.065

Slack        : -6.453
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.429

Slack        : -6.453
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.429

Slack        : -6.453
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.429

Slack        : -6.453
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.429

Slack        : -6.453
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.429

Slack        : -6.453
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.429

Slack        : -6.439
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.418

Slack        : -6.439
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.418

Slack        : -6.439
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.418

Slack        : -6.439
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.418

Slack        : -6.317
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.293

Slack        : -6.317
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.293

Slack        : -6.317
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.293

Slack        : -6.317
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.293

Slack        : -6.317
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.293

Slack        : -6.317
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.293

Slack        : -6.303
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.282

Slack        : -6.303
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.282

Slack        : -6.303
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.282

Slack        : -6.303
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.282

Slack        : -6.263
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.239

Slack        : -6.263
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.239

Slack        : -6.263
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.239

Slack        : -6.263
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.239

Slack        : -6.263
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.239

Slack        : -6.263
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.239

Slack        : -6.174
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.150

Slack        : -6.174
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.150

Slack        : -6.174
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.150

Slack        : -6.174
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.150

Slack        : -6.174
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.150

Slack        : -6.174
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.150

Slack        : -6.160
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.139

Slack        : -6.160
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.139

Slack        : -6.160
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.139

Slack        : -6.160
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.139

Slack        : -6.127
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.103

Slack        : -6.127
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.103

Slack        : -6.127
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.103

Slack        : -6.127
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.103

Slack        : -6.127
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.103

Slack        : -6.127
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 10.103

Slack        : -6.029
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.008

Slack        : -6.029
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.008

Slack        : -6.029
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.008

Slack        : -6.029
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 10.008

Slack        : -5.984
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.960

Slack        : -5.984
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.960

Slack        : -5.984
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.960

Slack        : -5.984
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.960

Slack        : -5.984
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.960

Slack        : -5.984
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.960

Slack        : -5.893
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 9.872

Slack        : -5.893
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 9.872

Slack        : -5.893
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 9.872

Slack        : -5.893
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 9.872

Slack        : -5.855
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.831

Slack        : -5.855
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.831

Slack        : -5.855
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.831

Slack        : -5.855
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.831

Slack        : -5.855
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.831

Slack        : -5.855
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.940
Data Delay   : 9.831

Slack        : -5.841
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.928
Data Delay   : 9.805

Slack        : -5.841
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.928
Data Delay   : 9.805

Slack        : -5.841
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.928
Data Delay   : 9.805

Slack        : -5.841
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.928
Data Delay   : 9.805

Slack        : -5.841
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.928
Data Delay   : 9.805

Slack        : -5.841
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.928
Data Delay   : 9.805

Slack        : -5.841
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 9.820

Slack        : -5.841
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 9.820

Slack        : -5.841
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 9.820

Slack        : -5.841
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.943
Data Delay   : 9.820

Slack        : -5.827
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.931
Data Delay   : 9.794

Slack        : -5.827
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.931
Data Delay   : 9.794

Slack        : -5.827
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.931
Data Delay   : 9.794

Slack        : -5.827
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.931
Data Delay   : 9.794

Slack        : -5.812
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.928
Data Delay   : 9.776

Slack        : -5.812
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.928
Data Delay   : 9.776

Slack        : -5.812
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.928
Data Delay   : 9.776

Slack        : -5.812
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.928
Data Delay   : 9.776
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'mCLK_50Div[9]'                                              ;
+--------------------------------------------------------------------------------+
Slack        : -7.332
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.651
Data Delay   : 5.217

Slack        : -7.244
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.806

Slack        : -7.177
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.651
Data Delay   : 5.062

Slack        : -7.172
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.734

Slack        : -7.168
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.651
Data Delay   : 5.053

Slack        : -7.168
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.653
Data Delay   : 5.051

Slack        : -7.165
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.653
Data Delay   : 5.048

Slack        : -7.162
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.651
Data Delay   : 5.047

Slack        : -7.126
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.656
Data Delay   : 5.006

Slack        : -7.111
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.673

Slack        : -7.103
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.648
Data Delay   : 4.991

Slack        : -7.089
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.651

Slack        : -7.080
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.642

Slack        : -7.080
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.976
Data Delay   : 6.640

Slack        : -7.077
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.976
Data Delay   : 6.637

Slack        : -7.074
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.636

Slack        : -7.057
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.618
Data Delay   : 4.975

Slack        : -7.038
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.979
Data Delay   : 6.595

Slack        : -7.017
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.579

Slack        : -7.015
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.971
Data Delay   : 6.580

Slack        : -7.008
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.570

Slack        : -7.008
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.976
Data Delay   : 6.568

Slack        : -7.005
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.976
Data Delay   : 6.565

Slack        : -7.002
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.564

Slack        : -6.966
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.979
Data Delay   : 6.523

Slack        : -6.956
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.518

Slack        : -6.953
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.657
Data Delay   : 4.832

Slack        : -6.947
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.509

Slack        : -6.947
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.976
Data Delay   : 6.507

Slack        : -6.944
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.976
Data Delay   : 6.504

Slack        : -6.943
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.971
Data Delay   : 6.508

Slack        : -6.941
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.503

Slack        : -6.911
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.654
Data Delay   : 4.793

Slack        : -6.905
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.979
Data Delay   : 6.462

Slack        : -6.902
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.464

Slack        : -6.902
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.618
Data Delay   : 4.820

Slack        : -6.893
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.618
Data Delay   : 4.811

Slack        : -6.893
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.620
Data Delay   : 4.809

Slack        : -6.890
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.620
Data Delay   : 4.806

Slack        : -6.887
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.618
Data Delay   : 4.805

Slack        : -6.882
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.971
Data Delay   : 6.447

Slack        : -6.851
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.623
Data Delay   : 4.764

Slack        : -6.831
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.648
Data Delay   : 4.719

Slack        : -6.828
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.615
Data Delay   : 4.749

Slack        : -6.823
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.977
Data Delay   : 6.382

Slack        : -6.815
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.657
Data Delay   : 4.694

Slack        : -6.798
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.657
Data Delay   : 4.677

Slack        : -6.789
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.657
Data Delay   : 4.668

Slack        : -6.789
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.659
Data Delay   : 4.666

Slack        : -6.786
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.659
Data Delay   : 4.663

Slack        : -6.783
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.657
Data Delay   : 4.662

Slack        : -6.767
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.654
Data Delay   : 4.649

Slack        : -6.764
From Node    : dsp_peakHolder:op14|oOut[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.031
Data Delay   : 6.269

Slack        : -6.751
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.977
Data Delay   : 6.310

Slack        : -6.749
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.987
Data Delay   : 6.298

Slack        : -6.747
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.309

Slack        : -6.747
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.662
Data Delay   : 4.621

Slack        : -6.743
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.971
Data Delay   : 6.308

Slack        : -6.738
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.300

Slack        : -6.738
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.976
Data Delay   : 6.298

Slack        : -6.735
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.976
Data Delay   : 6.295

Slack        : -6.732
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.974
Data Delay   : 6.294

Slack        : -6.724
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.654
Data Delay   : 4.606

Slack        : -6.698
From Node    : dsp_peakHolder:op14|oOut[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.031
Data Delay   : 6.203

Slack        : -6.696
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.979
Data Delay   : 6.253

Slack        : -6.694
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.987
Data Delay   : 6.243

Slack        : -6.690
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.977
Data Delay   : 6.249

Slack        : -6.690
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.648
Data Delay   : 4.578

Slack        : -6.679
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.977
Data Delay   : 6.238

Slack        : -6.673
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.971
Data Delay   : 6.238

Slack        : -6.671
From Node    : dsp_peakHolder:op14|oOut[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.031
Data Delay   : 6.176

Slack        : -6.671
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.971
Data Delay   : 6.236

Slack        : -6.671
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.987
Data Delay   : 6.220

Slack        : -6.660
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.657
Data Delay   : 4.539

Slack        : -6.651
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.657
Data Delay   : 4.530

Slack        : -6.651
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.659
Data Delay   : 4.528

Slack        : -6.648
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.659
Data Delay   : 4.525

Slack        : -6.645
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.657
Data Delay   : 4.524

Slack        : -6.636
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.621
Data Delay   : 4.551

Slack        : -6.634
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.631
Data Delay   : 4.539

Slack        : -6.628
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.987
Data Delay   : 6.177

Slack        : -6.610
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.971
Data Delay   : 6.175

Slack        : -6.609
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.662
Data Delay   : 4.483

Slack        : -6.607
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.977
Data Delay   : 6.166

Slack        : -6.605
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.987
Data Delay   : 6.154

Slack        : -6.602
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.971
Data Delay   : 6.167

Slack        : -6.586
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.654
Data Delay   : 4.468

Slack        : -6.579
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.631
Data Delay   : 4.484

Slack        : -6.578
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.987
Data Delay   : 6.127

Slack        : -6.565
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.955
Data Delay   : 6.146

Slack        : -6.556
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.615
Data Delay   : 4.477

Slack        : -6.546
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.977
Data Delay   : 6.105

Slack        : -6.532
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.660
Data Delay   : 4.408

Slack        : -6.530
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.971
Data Delay   : 6.095

Slack        : -6.513
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.631
Data Delay   : 4.418

Slack        : -6.507
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~9
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.386
Data Delay   : 4.657

Slack        : -6.499
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.955
Data Delay   : 6.080

Slack        : -6.497
From Node    : dsp_peakHolder:op14|oOut[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.021
Data Delay   : 6.012

Slack        : -6.492
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -2.621
Data Delay   : 4.407

Slack        : -6.481
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.977
Data Delay   : 6.040
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'iAUD_ADCDAT'                                                ;
+--------------------------------------------------------------------------------+
Slack        : -6.360
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[0]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.109
Data Delay   : 7.505

Slack        : -6.360
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.109
Data Delay   : 7.505

Slack        : -6.360
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[3]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.109
Data Delay   : 7.505

Slack        : -6.360
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.109
Data Delay   : 7.505

Slack        : -6.360
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.109
Data Delay   : 7.505

Slack        : -6.360
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.109
Data Delay   : 7.505

Slack        : -6.360
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[2]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.109
Data Delay   : 7.505

Slack        : -6.357
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[15]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 7.426

Slack        : -6.357
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 7.426

Slack        : -6.357
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[4]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 7.426

Slack        : -6.357
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[5]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 7.426

Slack        : -6.357
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[9]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 7.426

Slack        : -6.357
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[10]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 7.426

Slack        : -6.352
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[2]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.029
Data Delay   : 7.417

Slack        : -6.352
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[3]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.029
Data Delay   : 7.417

Slack        : -6.352
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[7]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.029
Data Delay   : 7.417

Slack        : -6.352
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.029
Data Delay   : 7.417

Slack        : -6.349
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.998

Slack        : -6.349
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.998

Slack        : -6.349
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.998

Slack        : -6.349
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.998

Slack        : -6.339
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.357
Data Delay   : 7.232

Slack        : -6.331
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[4]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.140
Data Delay   : 7.507

Slack        : -6.331
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[5]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.140
Data Delay   : 7.507

Slack        : -6.331
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[6]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.140
Data Delay   : 7.507

Slack        : -6.331
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[7]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.140
Data Delay   : 7.507

Slack        : -6.331
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[8]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.140
Data Delay   : 7.507

Slack        : -6.331
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[9]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.140
Data Delay   : 7.507

Slack        : -6.331
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[10]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.140
Data Delay   : 7.507

Slack        : -6.331
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.140
Data Delay   : 7.507

Slack        : -6.233
From Node    : dsp_waveHolder:op17|mMax[15]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.064
Data Delay   : 7.205

Slack        : -6.233
From Node    : dsp_waveHolder:op17|mMax[15]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.064
Data Delay   : 7.205

Slack        : -6.233
From Node    : dsp_waveHolder:op17|mMax[15]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.064
Data Delay   : 7.205

Slack        : -6.233
From Node    : dsp_waveHolder:op17|mMax[15]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.064
Data Delay   : 7.205

Slack        : -6.223
From Node    : dsp_waveHolder:op17|mMax[15]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.180
Data Delay   : 7.439

Slack        : -6.215
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.094
Data Delay   : 6.845

Slack        : -6.215
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.094
Data Delay   : 6.845

Slack        : -6.215
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.094
Data Delay   : 6.845

Slack        : -6.215
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.094
Data Delay   : 6.845

Slack        : -6.205
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.338
Data Delay   : 7.079

Slack        : -6.078
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[0]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.113
Data Delay   : 7.227

Slack        : -6.078
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[6]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.113
Data Delay   : 7.227

Slack        : -6.078
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.113
Data Delay   : 7.227

Slack        : -6.078
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.113
Data Delay   : 7.227

Slack        : -6.077
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_peakHolder:op15|mMax[2]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.354
Data Delay   : 6.967

Slack        : -6.052
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[15]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 7.088

Slack        : -6.052
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 7.088

Slack        : -6.052
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 7.088

Slack        : -6.052
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 7.088

Slack        : -6.052
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[9]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 7.088

Slack        : -6.052
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[10]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 7.088

Slack        : -6.047
From Node    : adcRead:drv2|oRData[9]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.696

Slack        : -6.047
From Node    : adcRead:drv2|oRData[9]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.696

Slack        : -6.047
From Node    : adcRead:drv2|oRData[9]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.696

Slack        : -6.047
From Node    : adcRead:drv2|oRData[9]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.696

Slack        : -6.047
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 7.079

Slack        : -6.047
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 7.079

Slack        : -6.047
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 7.079

Slack        : -6.047
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 7.079

Slack        : -6.037
From Node    : adcRead:drv2|oRData[9]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.357
Data Delay   : 6.930

Slack        : -5.959
From Node    : adcRead:drv2|oRData[1]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.088
Data Delay   : 6.583

Slack        : -5.959
From Node    : adcRead:drv2|oRData[1]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.088
Data Delay   : 6.583

Slack        : -5.959
From Node    : adcRead:drv2|oRData[1]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.088
Data Delay   : 6.583

Slack        : -5.959
From Node    : adcRead:drv2|oRData[1]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.088
Data Delay   : 6.583

Slack        : -5.949
From Node    : adcRead:drv2|oRData[1]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.332
Data Delay   : 6.817

Slack        : -5.931
From Node    : adcRead:drv2|oRData[4]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.094
Data Delay   : 6.561

Slack        : -5.931
From Node    : adcRead:drv2|oRData[4]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.094
Data Delay   : 6.561

Slack        : -5.931
From Node    : adcRead:drv2|oRData[4]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.094
Data Delay   : 6.561

Slack        : -5.931
From Node    : adcRead:drv2|oRData[4]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.094
Data Delay   : 6.561

Slack        : -5.929
From Node    : adcRead:drv2|oRData[6]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.578

Slack        : -5.929
From Node    : adcRead:drv2|oRData[6]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.578

Slack        : -5.929
From Node    : adcRead:drv2|oRData[6]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.578

Slack        : -5.929
From Node    : adcRead:drv2|oRData[6]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.113
Data Delay   : 6.578

Slack        : -5.921
From Node    : adcRead:drv2|oRData[4]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.338
Data Delay   : 6.795

Slack        : -5.919
From Node    : adcRead:drv2|oRData[6]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.357
Data Delay   : 6.812

Slack        : -5.917
From Node    : adcRead:drv2|oLData[0]
To Node      : dsp_waveHolder:op16|mMax[15]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.034
Data Delay   : 6.987

Slack        : -5.917
From Node    : adcRead:drv2|oLData[0]
To Node      : dsp_waveHolder:op16|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.034
Data Delay   : 6.987

Slack        : -5.917
From Node    : adcRead:drv2|oLData[0]
To Node      : dsp_waveHolder:op16|mMax[4]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.034
Data Delay   : 6.987

Slack        : -5.917
From Node    : adcRead:drv2|oLData[0]
To Node      : dsp_waveHolder:op16|mMax[5]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.034
Data Delay   : 6.987

Slack        : -5.917
From Node    : adcRead:drv2|oLData[0]
To Node      : dsp_waveHolder:op16|mMax[9]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.034
Data Delay   : 6.987

Slack        : -5.917
From Node    : adcRead:drv2|oLData[0]
To Node      : dsp_waveHolder:op16|mMax[10]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.034
Data Delay   : 6.987

Slack        : -5.912
From Node    : adcRead:drv2|oLData[0]
To Node      : dsp_waveHolder:op16|mMax[2]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.030
Data Delay   : 6.978

Slack        : -5.912
From Node    : adcRead:drv2|oLData[0]
To Node      : dsp_waveHolder:op16|mMax[3]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.030
Data Delay   : 6.978

Slack        : -5.912
From Node    : adcRead:drv2|oLData[0]
To Node      : dsp_waveHolder:op16|mMax[7]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.030
Data Delay   : 6.978

Slack        : -5.912
From Node    : adcRead:drv2|oLData[0]
To Node      : dsp_waveHolder:op16|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.030
Data Delay   : 6.978

Slack        : -5.880
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[0]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.086
Data Delay   : 7.002

Slack        : -5.880
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.086
Data Delay   : 7.002

Slack        : -5.880
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[3]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.086
Data Delay   : 7.002

Slack        : -5.880
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.086
Data Delay   : 7.002

Slack        : -5.880
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.086
Data Delay   : 7.002

Slack        : -5.880
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.086
Data Delay   : 7.002

Slack        : -5.880
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[2]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.086
Data Delay   : 7.002

Slack        : -5.851
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[4]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.117
Data Delay   : 7.004

Slack        : -5.851
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[5]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.117
Data Delay   : 7.004

Slack        : -5.851
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[6]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.117
Data Delay   : 7.004

Slack        : -5.851
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[7]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.117
Data Delay   : 7.004

Slack        : -5.851
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[8]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.117
Data Delay   : 7.004

Slack        : -5.851
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[9]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.117
Data Delay   : 7.004

Slack        : -5.851
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[10]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.117
Data Delay   : 7.004

Slack        : -5.851
From Node    : adcRead:drv2|oLData[7]
To Node      : dsp_peakHolder:op14|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.117
Data Delay   : 7.004
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_50'                                                    ;
+--------------------------------------------------------------------------------+
Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.476
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 6.524

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[19]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[20]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[21]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[23]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[24]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[25]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[26]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -5.217
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[27]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 6.253

Slack        : -4.776
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[16]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 5.816

Slack        : -4.776
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[17]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 5.816

Slack        : -4.776
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[18]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 5.816

Slack        : -4.776
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[22]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 5.816

Slack        : -4.776
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[28]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 5.816

Slack        : -4.776
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[29]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 5.816

Slack        : -4.776
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[30]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 5.816

Slack        : -4.776
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[31]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 5.816

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.419
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.467

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.283
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.331

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[19]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[20]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[21]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[23]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[24]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[25]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[26]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.160
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[27]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.196

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.140
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 5.188

Slack        : -4.065
From Node    : resetManager:rstMan|cnt[1]
To Node      : resetManager:rstMan|cnt[30]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.008
Data Delay   : 5.093

Slack        : -4.035
From Node    : resetManager:rstMan|cnt[1]
To Node      : resetManager:rstMan|cnt[29]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.008
Data Delay   : 5.063

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[19]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[20]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[21]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[23]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[24]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[25]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[26]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -4.024
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[27]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 5.060

Slack        : -3.917
From Node    : resetManager:rstMan|cnt[1]
To Node      : resetManager:rstMan|cnt[28]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.008
Data Delay   : 4.945

Slack        : -3.883
From Node    : resetManager:rstMan|cnt[1]
To Node      : resetManager:rstMan|cnt[27]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 4.907

Slack        : -3.881
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 4.917

Slack        : -3.881
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 4.917

Slack        : -3.881
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 4.917

Slack        : -3.881
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 4.917
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'mVGA_CLK'                                                   ;
+--------------------------------------------------------------------------------+
Slack        : -3.725
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 4.765

Slack        : -3.695
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 4.735

Slack        : -3.596
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 4.636

Slack        : -3.470
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 4.510

Slack        : -3.217
From Node    : vga_time_generator:drv3|h_counter[11]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 4.255

Slack        : -3.177
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 4.217

Slack        : -3.056
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 4.096

Slack        : -3.026
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 4.066

Slack        : -2.927
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 3.967

Slack        : -2.914
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.952

Slack        : -2.909
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.947

Slack        : -2.801
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 3.841

Slack        : -2.674
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.710

Slack        : -2.674
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.710

Slack        : -2.674
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.710

Slack        : -2.674
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.710

Slack        : -2.669
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.705

Slack        : -2.669
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.705

Slack        : -2.669
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.705

Slack        : -2.669
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.705

Slack        : -2.638
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.674

Slack        : -2.548
From Node    : vga_time_generator:drv3|h_counter[11]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.586

Slack        : -2.508
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 3.548

Slack        : -2.500
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.534

Slack        : -2.500
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.534

Slack        : -2.500
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.534

Slack        : -2.500
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.534

Slack        : -2.500
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.534

Slack        : -2.500
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.534

Slack        : -2.500
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.534

Slack        : -2.495
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 3.535

Slack        : -2.495
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.529

Slack        : -2.495
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.529

Slack        : -2.495
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.529

Slack        : -2.495
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.529

Slack        : -2.495
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.529

Slack        : -2.495
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.529

Slack        : -2.495
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.529

Slack        : -2.444
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.482

Slack        : -2.398
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.432

Slack        : -2.398
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.432

Slack        : -2.398
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.432

Slack        : -2.398
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.432

Slack        : -2.355
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 3.395

Slack        : -2.269
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.305

Slack        : -2.224
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 3.256

Slack        : -2.224
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 3.256

Slack        : -2.224
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 3.256

Slack        : -2.224
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 3.256

Slack        : -2.224
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 3.256

Slack        : -2.224
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 3.256

Slack        : -2.224
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 3.256

Slack        : -2.217
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 3.257

Slack        : -2.205
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.241

Slack        : -2.204
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.240

Slack        : -2.204
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.240

Slack        : -2.204
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.240

Slack        : -2.204
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.240

Slack        : -2.181
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.217

Slack        : -2.127
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.163

Slack        : -2.117
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.153

Slack        : -2.115
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.153

Slack        : -2.086
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 3.126

Slack        : -2.075
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.113

Slack        : -2.072
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.044
Data Delay   : 3.152

Slack        : -2.072
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.044
Data Delay   : 3.152

Slack        : -2.072
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.044
Data Delay   : 3.152

Slack        : -2.072
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.044
Data Delay   : 3.152

Slack        : -2.072
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.044
Data Delay   : 3.152

Slack        : -2.072
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.044
Data Delay   : 3.152

Slack        : -2.068
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.043
Data Delay   : 3.147

Slack        : -2.068
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.043
Data Delay   : 3.147

Slack        : -2.068
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.043
Data Delay   : 3.147

Slack        : -2.068
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.043
Data Delay   : 3.147

Slack        : -2.063
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.099

Slack        : -2.058
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.094

Slack        : -2.030
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.064

Slack        : -2.030
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.064

Slack        : -2.030
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.064

Slack        : -2.030
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.064

Slack        : -2.030
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.064

Slack        : -2.030
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.064

Slack        : -2.030
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 3.064

Slack        : -2.027
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.065

Slack        : -1.994
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 3.034

Slack        : -1.994
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.030

Slack        : -1.977
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.015

Slack        : -1.977
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.015

Slack        : -1.977
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.015

Slack        : -1.977
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.015

Slack        : -1.973
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 3.011

Slack        : -1.922
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.958

Slack        : -1.911
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.949

Slack        : -1.852
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 2.892

Slack        : -1.846
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.884

Slack        : -1.846
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.884

Slack        : -1.846
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.884

Slack        : -1.834
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.870

Slack        : -1.829
From Node    : vga_time_generator:drv3|CounterX[0]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.865

Slack        : -1.829
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.867
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_time_generator:drv3|VGA_HS_o'                           ;
+--------------------------------------------------------------------------------+
Slack        : -3.710
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.026
Data Delay   : 4.772

Slack        : -3.692
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.026
Data Delay   : 4.754

Slack        : -3.622
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.026
Data Delay   : 4.684

Slack        : -3.496
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.026
Data Delay   : 4.558

Slack        : -3.151
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 4.187

Slack        : -3.109
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.039
Data Delay   : 4.184

Slack        : -3.015
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 4.051

Slack        : -3.015
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 4.051

Slack        : -3.015
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 4.051

Slack        : -3.015
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 4.051

Slack        : -3.007
From Node    : vga_time_generator:drv3|v_counter[11]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.039
Data Delay   : 4.082

Slack        : -2.926
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.962

Slack        : -2.926
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.962

Slack        : -2.926
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.962

Slack        : -2.926
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.962

Slack        : -2.878
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.039
Data Delay   : 3.953

Slack        : -2.829
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.851

Slack        : -2.811
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.833

Slack        : -2.805
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 3.846

Slack        : -2.801
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.837

Slack        : -2.801
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.837

Slack        : -2.801
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.837

Slack        : -2.801
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.837

Slack        : -2.745
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.768

Slack        : -2.745
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.768

Slack        : -2.745
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.768

Slack        : -2.741
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.763

Slack        : -2.731
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.767

Slack        : -2.723
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 3.764

Slack        : -2.656
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.679

Slack        : -2.656
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.679

Slack        : -2.656
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.679

Slack        : -2.615
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.637

Slack        : -2.604
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 3.654

Slack        : -2.604
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 3.654

Slack        : -2.604
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 3.654

Slack        : -2.604
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 3.654

Slack        : -2.583
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 3.624

Slack        : -2.570
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.592

Slack        : -2.570
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.592

Slack        : -2.570
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.592

Slack        : -2.570
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.592

Slack        : -2.570
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.592

Slack        : -2.566
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.040
Data Delay   : 3.642

Slack        : -2.562
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.598

Slack        : -2.531
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.554

Slack        : -2.531
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.554

Slack        : -2.531
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.554

Slack        : -2.481
From Node    : vga_time_generator:drv3|CounterY[1]
To Node      : vga_time_generator:drv3|CounterY[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.517

Slack        : -2.481
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.503

Slack        : -2.481
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.503

Slack        : -2.481
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.503

Slack        : -2.481
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.503

Slack        : -2.481
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.503

Slack        : -2.479
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.040
Data Delay   : 3.555

Slack        : -2.470
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 3.511

Slack        : -2.440
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 3.481

Slack        : -2.410
From Node    : vga_time_generator:drv3|v_counter[4]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.040
Data Delay   : 3.486

Slack        : -2.356
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.378

Slack        : -2.356
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.378

Slack        : -2.356
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.378

Slack        : -2.356
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.378

Slack        : -2.356
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 3.378

Slack        : -2.334
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.001
Data Delay   : 3.371

Slack        : -2.334
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.001
Data Delay   : 3.371

Slack        : -2.334
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.001
Data Delay   : 3.371

Slack        : -2.328
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 3.369

Slack        : -2.304
From Node    : vga_time_generator:drv3|CounterY[0]
To Node      : vga_time_generator:drv3|CounterY[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.340

Slack        : -2.228
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.001
Data Delay   : 3.263

Slack        : -2.204
From Node    : vga_time_generator:drv3|CounterY[1]
To Node      : vga_time_generator:drv3|CounterY[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.240

Slack        : -2.162
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.040
Data Delay   : 3.238

Slack        : -2.159
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.195

Slack        : -2.159
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.195

Slack        : -2.159
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.195

Slack        : -2.159
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.195

Slack        : -2.159
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.195

Slack        : -2.135
From Node    : vga_time_generator:drv3|CounterY[1]
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 3.176

Slack        : -2.126
From Node    : vga_time_generator:drv3|v_counter[11]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.001
Data Delay   : 3.161

Slack        : -2.080
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.040
Data Delay   : 3.156

Slack        : -2.053
From Node    : vga_time_generator:drv3|CounterY[1]
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 3.094

Slack        : -2.027
From Node    : vga_time_generator:drv3|CounterY[0]
To Node      : vga_time_generator:drv3|CounterY[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.063

Slack        : -2.025
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.061

Slack        : -2.025
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.061

Slack        : -2.025
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.061

Slack        : -2.025
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.061

Slack        : -2.006
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.029

Slack        : -1.997
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.001
Data Delay   : 3.032

Slack        : -1.958
From Node    : vga_time_generator:drv3|CounterY[0]
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 2.999

Slack        : -1.937
From Node    : vga_time_generator:drv3|CounterY[4]
To Node      : vga_time_generator:drv3|CounterY[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.005
Data Delay   : 2.968

Slack        : -1.913
From Node    : vga_time_generator:drv3|CounterY[1]
To Node      : vga_time_generator:drv3|CounterY[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 2.954

Slack        : -1.876
From Node    : vga_time_generator:drv3|CounterY[0]
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 2.917

Slack        : -1.871
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 2.894

Slack        : -1.853
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 2.903

Slack        : -1.853
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 2.903

Slack        : -1.853
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 2.903

Slack        : -1.853
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 2.903

Slack        : -1.822
From Node    : vga_time_generator:drv3|v_counter[4]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.001
Data Delay   : 2.859

Slack        : -1.807
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 2.829

Slack        : -1.800
From Node    : vga_time_generator:drv3|CounterY[1]
To Node      : vga_time_generator:drv3|CounterY[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 2.841

Slack        : -1.772
From Node    : vga_time_generator:drv3|CounterY[3]
To Node      : vga_time_generator:drv3|CounterY[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.005
Data Delay   : 2.803
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'mCLK_50Div[3]'                                              ;
+--------------------------------------------------------------------------------+
Slack        : -3.386
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.019
Data Delay   : 4.403

Slack        : -3.323
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.019
Data Delay   : 4.340

Slack        : -3.319
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.019
Data Delay   : 4.336

Slack        : -3.295
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.019
Data Delay   : 4.312

Slack        : -3.256
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.019
Data Delay   : 4.273

Slack        : -3.243
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.019
Data Delay   : 4.260

Slack        : -3.228
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.019
Data Delay   : 4.245

Slack        : -3.193
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.032
Data Delay   : 4.197

Slack        : -3.176
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.019
Data Delay   : 4.193

Slack        : -3.126
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.032
Data Delay   : 4.130

Slack        : -3.008
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 4.057

Slack        : -2.979
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.025
Data Delay   : 3.990

Slack        : -2.945
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 3.994

Slack        : -2.941
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.025
Data Delay   : 3.952

Slack        : -2.917
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 3.966

Slack        : -2.901
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 3.943

Slack        : -2.865
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 3.914

Slack        : -2.844
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.880

Slack        : -2.843
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.032
Data Delay   : 3.847

Slack        : -2.839
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.032
Data Delay   : 3.843

Slack        : -2.838
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 3.880

Slack        : -2.837
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.873

Slack        : -2.832
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.032
Data Delay   : 3.836

Slack        : -2.815
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.851

Slack        : -2.810
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 3.852

Slack        : -2.796
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.023
Data Delay   : 3.809

Slack        : -2.795
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 3.844

Slack        : -2.758
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 3.800

Slack        : -2.758
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.023
Data Delay   : 3.771

Slack        : -2.738
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.761

Slack        : -2.732
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 3.781

Slack        : -2.708
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.744

Slack        : -2.708
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.007
Data Delay   : 3.737

Slack        : -2.705
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.741

Slack        : -2.704
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 3.753

Slack        : -2.701
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.737

Slack        : -2.701
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.737

Slack        : -2.699
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.767

Slack        : -2.692
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.728

Slack        : -2.673
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.696

Slack        : -2.652
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 3.701

Slack        : -2.627
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.663

Slack        : -2.619
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.007
Data Delay   : 3.662

Slack        : -2.600
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.032
Data Delay   : 3.604

Slack        : -2.599
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.622

Slack        : -2.595
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.618

Slack        : -2.593
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.019
Data Delay   : 3.648

Slack        : -2.592
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.615

Slack        : -2.580
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.025
Data Delay   : 3.591

Slack        : -2.573
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.609

Slack        : -2.570
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.638

Slack        : -2.563
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.631

Slack        : -2.554
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.622

Slack        : -2.534
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.557

Slack        : -2.530
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.553

Slack        : -2.528
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.019
Data Delay   : 3.583

Slack        : -2.525
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.007
Data Delay   : 3.554

Slack        : -2.521
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.007
Data Delay   : 3.550

Slack        : -2.519
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 3.580

Slack        : -2.493
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.529

Slack        : -2.488
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.524

Slack        : -2.484
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.520

Slack        : -2.482
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.550

Slack        : -2.473
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 3.515

Slack        : -2.468
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 3.517

Slack        : -2.464
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.019
Data Delay   : 3.519

Slack        : -2.458
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.023
Data Delay   : 3.471

Slack        : -2.457
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.007
Data Delay   : 3.486

Slack        : -2.457
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.019
Data Delay   : 3.512

Slack        : -2.455
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.491

Slack        : -2.453
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.476

Slack        : -2.451
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.487

Slack        : -2.449
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.517

Slack        : -2.449
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.013
Data Delay   : 3.472

Slack        : -2.448
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.019
Data Delay   : 3.503

Slack        : -2.447
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.019
Data Delay   : 3.502

Slack        : -2.444
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.480

Slack        : -2.443
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.007
Data Delay   : 3.486

Slack        : -2.442
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.007
Data Delay   : 3.485

Slack        : -2.437
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.473

Slack        : -2.436
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.009
Data Delay   : 3.481

Slack        : -2.432
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 3.472

Slack        : -2.432
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.025
Data Delay   : 3.443

Slack        : -2.428
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.464

Slack        : -2.410
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.446

Slack        : -2.410
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 3.452

Slack        : -2.405
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 3.454

Slack        : -2.399
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.019
Data Delay   : 3.454

Slack        : -2.392
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.019
Data Delay   : 3.447

Slack        : -2.390
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 3.451

Slack        : -2.383
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 3.444

Slack        : -2.383
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.019
Data Delay   : 3.438

Slack        : -2.382
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 3.424

Slack        : -2.374
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 3.435

Slack        : -2.369
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.004
Data Delay   : 3.409

Slack        : -2.359
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 3.408

Slack        : -2.353
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.421

Slack        : -2.347
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.383

Slack        : -2.346
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.414

Slack        : -2.343
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.009
Data Delay   : 3.370
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_BCLK'                                                   ;
+--------------------------------------------------------------------------------+
Slack        : -1.847
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : -0.189
Data Delay   : 2.694

Slack        : -1.847
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : -0.189
Data Delay   : 2.694

Slack        : -1.847
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : -0.189
Data Delay   : 2.694

Slack        : -1.847
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : -0.189
Data Delay   : 2.694

Slack        : -1.847
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : -0.189
Data Delay   : 2.694

Slack        : -1.443
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.479

Slack        : -1.362
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.398

Slack        : -1.324
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.360

Slack        : -1.244
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.280

Slack        : -1.229
From Node    : dacWrite:drv1|dataIndex[3]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.265

Slack        : -1.163
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.199

Slack        : -1.125
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.161

Slack        : -0.904
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.940

Slack        : -0.833
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.869

Slack        : -0.823
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.859

Slack        : -0.721
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.757

Slack        : -0.687
From Node    : dacWrite:drv1|dataIndex[3]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.723

Slack        : -0.482
From Node    : dacWrite:drv1|dataIndex[4]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.518

Slack        : -0.470
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.506

Slack        : -0.413
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.449

Slack        : 0.096
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.940

Slack        : 0.096
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.940

Slack        : 0.096
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.940

Slack        : 0.097
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.939

Slack        : 0.098
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.938

Slack        : 0.100
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.936

Slack        : 0.239
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.797

Slack        : 0.239
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.797

Slack        : 0.239
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.797

Slack        : 0.240
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.796

Slack        : 0.240
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.796

Slack        : 0.241
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.795

Slack        : 0.243
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.793

Slack        : 0.245
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.791

Slack        : 0.247
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.682
From Node    : iAUD_ADCDAT
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : AUD_BCLK
Relationship : 0.500
Clock Skew   : 3.378
Data Delay   : 3.232

Slack        : 1.182
From Node    : iAUD_ADCDAT
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 3.378
Data Delay   : 3.232
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_ADCLRCK'                                                ;
+--------------------------------------------------------------------------------+
Slack        : -1.699
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|oLData[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.058
Data Delay   : 2.177

Slack        : -1.196
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|oRData[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.056
Data Delay   : 2.176

Slack        : -1.055
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|oLData[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.058
Data Delay   : 1.533

Slack        : -1.040
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|oLData[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.058
Data Delay   : 1.518

Slack        : -0.929
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|oLData[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.074
Data Delay   : 1.391

Slack        : -0.915
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|oLData[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.075
Data Delay   : 1.376

Slack        : -0.806
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|oLData[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.075
Data Delay   : 1.267

Slack        : -0.804
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|oLData[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.075
Data Delay   : 1.265

Slack        : -0.784
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|oLData[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.075
Data Delay   : 1.245

Slack        : -0.780
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|oLData[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.075
Data Delay   : 1.241

Slack        : -0.779
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|oLData[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.051
Data Delay   : 1.264

Slack        : -0.768
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|oLData[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.051
Data Delay   : 1.253

Slack        : -0.762
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|oLData[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.051
Data Delay   : 1.247

Slack        : -0.761
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|oLData[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.051
Data Delay   : 1.246

Slack        : -0.557
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|oRData[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.056
Data Delay   : 1.537

Slack        : -0.550
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|oLData[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.074
Data Delay   : 1.012

Slack        : -0.541
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|oRData[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.056
Data Delay   : 1.521

Slack        : -0.534
From Node    : adcRead:drv2|dataBuff[15]
To Node      : adcRead:drv2|oLData[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.074
Data Delay   : 0.996

Slack        : -0.517
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|oLData[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.074
Data Delay   : 0.979

Slack        : -0.428
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|oRData[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.075
Data Delay   : 1.389

Slack        : -0.418
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|oRData[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 1.380

Slack        : -0.303
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|oRData[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 1.265

Slack        : -0.302
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|oRData[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 1.264

Slack        : -0.283
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|oRData[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 1.245

Slack        : -0.281
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|oRData[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 1.243

Slack        : -0.274
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|oRData[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.050
Data Delay   : 1.260

Slack        : -0.264
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|oRData[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.050
Data Delay   : 1.250

Slack        : -0.261
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|oRData[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.050
Data Delay   : 1.247

Slack        : -0.261
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|oRData[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.050
Data Delay   : 1.247

Slack        : -0.050
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|oRData[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.075
Data Delay   : 1.011

Slack        : -0.038
From Node    : adcRead:drv2|dataBuff[15]
To Node      : adcRead:drv2|oRData[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.075
Data Delay   : 0.999

Slack        : -0.018
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|oRData[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.075
Data Delay   : 0.979
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_time_generator:drv3|CounterX[3]'                         ;
+--------------------------------------------------------------------------------+
Slack        : -9.800
From Node    : visual_franticStripes:vsp41|stL0[40][9]
To Node      : visual_franticStripes:vsp41|stL1[40][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 10.336
Data Delay   : 0.536

Slack        : -9.679
From Node    : visual_franticStripes:vsp41|stL0[6][0]
To Node      : visual_franticStripes:vsp41|stL1[6][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 10.093
Data Delay   : 0.414

Slack        : -9.465
From Node    : visual_franticStripes:vsp41|stL0[24][0]
To Node      : visual_franticStripes:vsp41|stL1[24][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 10.001
Data Delay   : 0.536

Slack        : -9.436
From Node    : visual_franticStripes:vsp41|stL0[6][6]
To Node      : visual_franticStripes:vsp41|stL1[6][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 10.114
Data Delay   : 0.678

Slack        : -9.411
From Node    : visual_franticStripes:vsp41|stL0[38][6]
To Node      : visual_franticStripes:vsp41|stL1[38][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 10.412
Data Delay   : 1.001

Slack        : -9.400
From Node    : visual_franticStripes:vsp41|stL0[40][5]
To Node      : visual_franticStripes:vsp41|stL1[40][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.945
Data Delay   : 0.545

Slack        : -9.377
From Node    : visual_franticStripes:vsp41|stL0[56][0]
To Node      : visual_franticStripes:vsp41|stL1[56][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 10.099
Data Delay   : 0.722

Slack        : -9.327
From Node    : visual_franticStripes:vsp41|stL0[22][6]
To Node      : visual_franticStripes:vsp41|stL1[22][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.737
Data Delay   : 0.410

Slack        : -9.323
From Node    : visual_franticStripes:vsp41|stL0[60][0]
To Node      : visual_franticStripes:vsp41|stL1[60][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 10.005
Data Delay   : 0.682

Slack        : -9.239
From Node    : visual_franticStripes:vsp41|stL0[44][0]
To Node      : visual_franticStripes:vsp41|stL1[44][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.953
Data Delay   : 0.714

Slack        : -9.197
From Node    : visual_franticStripes:vsp41|stL0[38][0]
To Node      : visual_franticStripes:vsp41|stL1[38][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 10.475
Data Delay   : 1.278

Slack        : -9.193
From Node    : visual_franticStripes:vsp41|stL0[25][1]
To Node      : visual_franticStripes:vsp41|stL1[25][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : -0.500
Clock Skew   : 10.099
Data Delay   : 0.406

Slack        : -9.167
From Node    : visual_franticStripes:vsp41|stL0[56][7]
To Node      : visual_franticStripes:vsp41|stL1[56][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.578
Data Delay   : 0.411

Slack        : -9.156
From Node    : visual_franticStripes:vsp41|stL0[56][9]
To Node      : visual_franticStripes:vsp41|stL1[56][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.700
Data Delay   : 0.544

Slack        : -9.152
From Node    : visual_franticStripes:vsp41|stL0[54][1]
To Node      : visual_franticStripes:vsp41|stL1[54][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.559
Data Delay   : 0.407

Slack        : -9.150
From Node    : visual_franticStripes:vsp41|stL0[54][6]
To Node      : visual_franticStripes:vsp41|stL1[54][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.851
Data Delay   : 0.701

Slack        : -9.148
From Node    : visual_franticStripes:vsp41|stL0[22][0]
To Node      : visual_franticStripes:vsp41|stL1[22][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.870
Data Delay   : 0.722

Slack        : -9.096
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]
To Node      : visual_freePainting:vsp30|xL[14][0]
Launch Clock : mCLK_50Div[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 11.398
Data Delay   : 2.302

Slack        : -9.073
From Node    : visual_franticStripes:vsp41|stL0[60][8]
To Node      : visual_franticStripes:vsp41|stL1[60][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.493
Data Delay   : 0.420

Slack        : -9.024
From Node    : visual_franticStripes:vsp41|stL0[14][6]
To Node      : visual_franticStripes:vsp41|stL1[14][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.435
Data Delay   : 0.411

Slack        : -9.010
From Node    : visual_franticStripes:vsp41|stL0[24][1]
To Node      : visual_franticStripes:vsp41|stL1[24][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.414
Data Delay   : 0.404

Slack        : -8.989
From Node    : visual_franticStripes:vsp41|stL0[40][0]
To Node      : visual_franticStripes:vsp41|stL1[40][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.671
Data Delay   : 0.682

Slack        : -8.985
From Node    : visual_franticStripes:vsp41|stL0[54][8]
To Node      : visual_franticStripes:vsp41|stL1[54][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.389
Data Delay   : 0.404

Slack        : -8.975
From Node    : visual_franticStripes:vsp41|stL0[4][3]
To Node      : visual_franticStripes:vsp41|stL1[4][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.515
Data Delay   : 0.540

Slack        : -8.962
From Node    : visual_franticStripes:vsp41|stL0[9][9]
To Node      : visual_franticStripes:vsp41|stL1[9][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : -0.500
Clock Skew   : 10.000
Data Delay   : 0.538

Slack        : -8.961
From Node    : visual_franticStripes:vsp41|stL0[8][1]
To Node      : visual_franticStripes:vsp41|stL1[8][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.370
Data Delay   : 0.409

Slack        : -8.942
From Node    : visual_franticStripes:vsp41|stL0[6][7]
To Node      : visual_franticStripes:vsp41|stL1[6][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.366
Data Delay   : 0.424

Slack        : -8.936
From Node    : visual_franticStripes:vsp41|stL0[25][0]
To Node      : visual_franticStripes:vsp41|stL1[25][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : -0.500
Clock Skew   : 10.112
Data Delay   : 0.676

Slack        : -8.932
From Node    : visual_franticStripes:vsp41|stL0[8][6]
To Node      : visual_franticStripes:vsp41|stL1[8][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.356
Data Delay   : 0.424

Slack        : -8.921
From Node    : visual_franticStripes:vsp41|stL0[22][7]
To Node      : visual_franticStripes:vsp41|stL1[22][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.650
Data Delay   : 0.729

Slack        : -8.913
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]
To Node      : visual_freePainting:vsp30|xL[14][0]
Launch Clock : mCLK_50Div[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : -0.500
Clock Skew   : 11.715
Data Delay   : 2.302

Slack        : -8.900
From Node    : visual_franticStripes:vsp41|stL0[24][7]
To Node      : visual_franticStripes:vsp41|stL1[24][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.438
Data Delay   : 0.538

Slack        : -8.892
From Node    : visual_franticStripes:vsp41|stL0[28][3]
To Node      : visual_franticStripes:vsp41|stL1[28][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.586
Data Delay   : 0.694

Slack        : -8.873
From Node    : visual_franticStripes:vsp41|stL0[12][0]
To Node      : visual_franticStripes:vsp41|stL1[12][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.585
Data Delay   : 0.712

Slack        : -8.867
From Node    : visual_franticStripes:vsp41|stL0[6][8]
To Node      : visual_franticStripes:vsp41|stL1[6][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.290
Data Delay   : 0.423

Slack        : -8.865
From Node    : visual_franticStripes:vsp41|stL0[20][2]
To Node      : visual_franticStripes:vsp41|stL1[20][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.407
Data Delay   : 0.542

Slack        : -8.857
From Node    : visual_franticStripes:vsp41|stL0[62][2]
To Node      : visual_franticStripes:vsp41|stL1[62][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.414
Data Delay   : 0.557

Slack        : -8.854
From Node    : visual_franticStripes:vsp41|stL0[20][4]
To Node      : visual_franticStripes:vsp41|stL1[20][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.541
Data Delay   : 0.687

Slack        : -8.845
From Node    : visual_franticStripes:vsp41|stL0[52][2]
To Node      : visual_franticStripes:vsp41|stL1[52][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.584
Data Delay   : 0.739

Slack        : -8.837
From Node    : visual_franticStripes:vsp41|stL0[20][5]
To Node      : visual_franticStripes:vsp41|stL1[20][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.374
Data Delay   : 0.537

Slack        : -8.821
From Node    : visual_franticStripes:vsp41|stL0[22][1]
To Node      : visual_franticStripes:vsp41|stL1[22][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.548
Data Delay   : 0.727

Slack        : -8.806
From Node    : visual_franticStripes:vsp41|stL0[62][7]
To Node      : visual_franticStripes:vsp41|stL1[62][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.338
Data Delay   : 0.532

Slack        : -8.804
From Node    : visual_franticStripes:vsp41|stL0[30][7]
To Node      : visual_franticStripes:vsp41|stL1[30][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.523
Data Delay   : 0.719

Slack        : -8.788
From Node    : visual_franticStripes:vsp41|stL0[54][9]
To Node      : visual_franticStripes:vsp41|stL1[54][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.504
Data Delay   : 0.716

Slack        : -8.774
From Node    : visual_franticStripes:vsp41|stL0[6][4]
To Node      : visual_franticStripes:vsp41|stL1[6][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.494
Data Delay   : 0.720

Slack        : -8.772
From Node    : visual_franticStripes:vsp41|stL0[40][8]
To Node      : visual_franticStripes:vsp41|stL1[40][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.308
Data Delay   : 0.536

Slack        : -8.770
From Node    : visual_franticStripes:vsp41|stL0[40][7]
To Node      : visual_franticStripes:vsp41|stL1[40][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.495
Data Delay   : 0.725

Slack        : -8.768
From Node    : visual_franticStripes:vsp41|stL0[54][0]
To Node      : visual_franticStripes:vsp41|stL1[54][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.454
Data Delay   : 0.686

Slack        : -8.759
From Node    : visual_franticStripes:vsp41|stL0[28][0]
To Node      : visual_franticStripes:vsp41|stL1[28][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.440
Data Delay   : 0.681

Slack        : -8.757
From Node    : visual_franticStripes:vsp41|stL0[22][9]
To Node      : visual_franticStripes:vsp41|stL1[22][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.166
Data Delay   : 0.409

Slack        : -8.746
From Node    : visual_franticStripes:vsp41|stL0[55][6]
To Node      : visual_franticStripes:vsp41|stL1[55][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : -0.500
Clock Skew   : 9.974
Data Delay   : 0.728

Slack        : -8.737
From Node    : visual_franticStripes:vsp41|stL0[56][5]
To Node      : visual_franticStripes:vsp41|stL1[56][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.270
Data Delay   : 0.533

Slack        : -8.728
From Node    : visual_franticStripes:vsp41|stL0[8][7]
To Node      : visual_franticStripes:vsp41|stL1[8][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.142
Data Delay   : 0.414

Slack        : -8.713
From Node    : visual_franticStripes:vsp41|stL0[38][7]
To Node      : visual_franticStripes:vsp41|stL1[38][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.398
Data Delay   : 0.685

Slack        : -8.707
From Node    : visual_franticStripes:vsp41|stL0[56][3]
To Node      : visual_franticStripes:vsp41|stL1[56][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.244
Data Delay   : 0.537

Slack        : -8.703
From Node    : visual_franticStripes:vsp41|stL0[22][8]
To Node      : visual_franticStripes:vsp41|stL1[22][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.401
Data Delay   : 0.698

Slack        : -8.667
From Node    : visual_franticStripes:vsp41|stL0[36][3]
To Node      : visual_franticStripes:vsp41|stL1[36][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.386
Data Delay   : 0.719

Slack        : -8.664
From Node    : visual_franticStripes:vsp41|stL0[4][5]
To Node      : visual_franticStripes:vsp41|stL1[4][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.210
Data Delay   : 0.546

Slack        : -8.663
From Node    : visual_franticStripes:vsp41|stL0[34][2]
To Node      : visual_franticStripes:vsp41|stL1[34][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.364
Data Delay   : 0.701

Slack        : -8.662
From Node    : visual_franticStripes:vsp41|stL0[50][2]
To Node      : visual_franticStripes:vsp41|stL1[50][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.363
Data Delay   : 0.701

Slack        : -8.660
From Node    : visual_franticStripes:vsp41|stL0[38][8]
To Node      : visual_franticStripes:vsp41|stL1[38][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.070
Data Delay   : 0.410

Slack        : -8.650
From Node    : visual_franticStripes:vsp41|stL0[56][6]
To Node      : visual_franticStripes:vsp41|stL1[56][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.335
Data Delay   : 0.685

Slack        : -8.646
From Node    : visual_franticStripes:vsp41|stL0[62][6]
To Node      : visual_franticStripes:vsp41|stL1[62][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.072
Data Delay   : 0.426

Slack        : -8.645
From Node    : visual_franticStripes:vsp41|stL0[30][1]
To Node      : visual_franticStripes:vsp41|stL1[30][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.344
Data Delay   : 0.699

Slack        : -8.643
From Node    : visual_franticStripes:vsp41|stL0[20][3]
To Node      : visual_franticStripes:vsp41|stL1[20][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.338
Data Delay   : 0.695

Slack        : -8.641
From Node    : visual_franticStripes:vsp41|stL0[12][8]
To Node      : visual_franticStripes:vsp41|stL1[12][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.050
Data Delay   : 0.409

Slack        : -8.640
From Node    : visual_franticStripes:vsp41|stL0[54][7]
To Node      : visual_franticStripes:vsp41|stL1[54][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.327
Data Delay   : 0.687

Slack        : -8.637
From Node    : visual_franticStripes:vsp41|stL0[6][9]
To Node      : visual_franticStripes:vsp41|stL1[6][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.324
Data Delay   : 0.687

Slack        : -8.634
From Node    : visual_franticStripes:vsp41|stL0[50][0]
To Node      : visual_franticStripes:vsp41|stL1[50][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.177
Data Delay   : 0.543

Slack        : -8.627
From Node    : visual_franticStripes:vsp41|stL0[44][8]
To Node      : visual_franticStripes:vsp41|stL1[44][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.038
Data Delay   : 0.411

Slack        : -8.626
From Node    : visual_franticStripes:vsp41|stL0[18][9]
To Node      : visual_franticStripes:vsp41|stL1[18][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.051
Data Delay   : 0.425

Slack        : -8.621
From Node    : visual_franticStripes:vsp41|stL0[36][4]
To Node      : visual_franticStripes:vsp41|stL1[36][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.170
Data Delay   : 0.549

Slack        : -8.611
From Node    : visual_franticStripes:vsp41|stL0[16][0]
To Node      : visual_franticStripes:vsp41|stL1[16][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.149
Data Delay   : 0.538

Slack        : -8.590
From Node    : visual_franticStripes:vsp41|stL0[40][6]
To Node      : visual_franticStripes:vsp41|stL1[40][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.187
Data Delay   : 0.597

Slack        : -8.586
From Node    : visual_franticStripes:vsp41|stL0[30][6]
To Node      : visual_franticStripes:vsp41|stL1[30][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.323
Data Delay   : 0.737

Slack        : -8.579
From Node    : visual_franticStripes:vsp41|stL0[6][3]
To Node      : visual_franticStripes:vsp41|stL1[6][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.260
Data Delay   : 0.681

Slack        : -8.575
From Node    : visual_franticStripes:vsp41|stL0[30][8]
To Node      : visual_franticStripes:vsp41|stL1[30][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.118
Data Delay   : 0.543

Slack        : -8.567
From Node    : visual_franticStripes:vsp41|stL0[24][9]
To Node      : visual_franticStripes:vsp41|stL1[24][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.253
Data Delay   : 0.686

Slack        : -8.562
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : visual_freePainting:vsp30|xL[14][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 14.355
Data Delay   : 6.043

Slack        : -8.537
From Node    : visual_franticStripes:vsp41|stL0[34][8]
To Node      : visual_franticStripes:vsp41|stL1[34][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 8.959
Data Delay   : 0.422

Slack        : -8.536
From Node    : visual_franticStripes:vsp41|stL0[46][6]
To Node      : visual_franticStripes:vsp41|stL1[46][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.272
Data Delay   : 0.736

Slack        : -8.536
From Node    : visual_franticStripes:vsp41|stL0[18][7]
To Node      : visual_franticStripes:vsp41|stL1[18][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 8.950
Data Delay   : 0.414

Slack        : -8.535
From Node    : visual_franticStripes:vsp41|stL0[4][0]
To Node      : visual_franticStripes:vsp41|stL1[4][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.232
Data Delay   : 0.697

Slack        : -8.534
From Node    : visual_franticStripes:vsp41|stL0[15][1]
To Node      : visual_franticStripes:vsp41|stL1[15][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : -0.500
Clock Skew   : 9.580
Data Delay   : 0.546

Slack        : -8.531
From Node    : visual_franticStripes:vsp41|stL0[56][1]
To Node      : visual_franticStripes:vsp41|stL1[56][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.209
Data Delay   : 0.678

Slack        : -8.528
From Node    : visual_franticStripes:vsp41|stL0[18][4]
To Node      : visual_franticStripes:vsp41|stL1[18][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.074
Data Delay   : 0.546

Slack        : -8.519
From Node    : visual_franticStripes:vsp41|stL0[46][7]
To Node      : visual_franticStripes:vsp41|stL1[46][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.207
Data Delay   : 0.688

Slack        : -8.518
From Node    : visual_franticStripes:vsp41|stL0[14][7]
To Node      : visual_franticStripes:vsp41|stL1[14][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.210
Data Delay   : 0.692

Slack        : -8.513
From Node    : visual_franticStripes:vsp41|stL0[56][4]
To Node      : visual_franticStripes:vsp41|stL1[56][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.210
Data Delay   : 0.697

Slack        : -8.507
From Node    : visual_franticStripes:vsp41|stL0[34][9]
To Node      : visual_franticStripes:vsp41|stL1[34][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 8.920
Data Delay   : 0.413

Slack        : -8.503
From Node    : visual_franticStripes:vsp41|stL0[44][6]
To Node      : visual_franticStripes:vsp41|stL1[44][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 8.914
Data Delay   : 0.411

Slack        : -8.495
From Node    : visual_franticStripes:vsp41|stL0[12][5]
To Node      : visual_franticStripes:vsp41|stL1[12][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.180
Data Delay   : 0.685

Slack        : -8.485
From Node    : visual_franticStripes:vsp41|stL0[12][6]
To Node      : visual_franticStripes:vsp41|stL1[12][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 8.907
Data Delay   : 0.422

Slack        : -8.483
From Node    : visual_franticStripes:vsp41|stL0[24][5]
To Node      : visual_franticStripes:vsp41|stL1[24][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.208
Data Delay   : 0.725

Slack        : -8.481
From Node    : visual_franticStripes:vsp41|stL0[23][7]
To Node      : visual_franticStripes:vsp41|stL1[23][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : -0.500
Clock Skew   : 9.516
Data Delay   : 0.535

Slack        : -8.480
From Node    : visual_franticStripes:vsp41|stL0[21][6]
To Node      : visual_franticStripes:vsp41|stL1[21][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : -0.500
Clock Skew   : 9.515
Data Delay   : 0.535

Slack        : -8.478
From Node    : visual_franticStripes:vsp41|stL0[8][0]
To Node      : visual_franticStripes:vsp41|stL1[8][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.158
Data Delay   : 0.680

Slack        : -8.475
From Node    : visual_franticStripes:vsp41|stL0[19][6]
To Node      : visual_franticStripes:vsp41|stL1[19][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : -0.500
Clock Skew   : 9.520
Data Delay   : 0.545

Slack        : -8.472
From Node    : visual_franticStripes:vsp41|stL0[14][1]
To Node      : visual_franticStripes:vsp41|stL1[14][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.170
Data Delay   : 0.698

Slack        : -8.459
From Node    : visual_franticStripes:vsp41|stL0[18][0]
To Node      : visual_franticStripes:vsp41|stL1[18][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 9.178
Data Delay   : 0.719
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_time_generator:drv3|CounterX[2]'                         ;
+--------------------------------------------------------------------------------+
Slack        : -8.429
From Node    : visual_franticStripes:vsp41|stL0[40][9]
To Node      : visual_franticStripes:vsp41|stL1[40][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.965
Data Delay   : 0.536

Slack        : -8.308
From Node    : visual_franticStripes:vsp41|stL0[6][0]
To Node      : visual_franticStripes:vsp41|stL1[6][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.722
Data Delay   : 0.414

Slack        : -8.094
From Node    : visual_franticStripes:vsp41|stL0[24][0]
To Node      : visual_franticStripes:vsp41|stL1[24][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.630
Data Delay   : 0.536

Slack        : -8.065
From Node    : visual_franticStripes:vsp41|stL0[6][6]
To Node      : visual_franticStripes:vsp41|stL1[6][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.743
Data Delay   : 0.678

Slack        : -8.040
From Node    : visual_franticStripes:vsp41|stL0[38][6]
To Node      : visual_franticStripes:vsp41|stL1[38][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 9.041
Data Delay   : 1.001

Slack        : -8.029
From Node    : visual_franticStripes:vsp41|stL0[40][5]
To Node      : visual_franticStripes:vsp41|stL1[40][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.574
Data Delay   : 0.545

Slack        : -8.006
From Node    : visual_franticStripes:vsp41|stL0[56][0]
To Node      : visual_franticStripes:vsp41|stL1[56][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.728
Data Delay   : 0.722

Slack        : -7.956
From Node    : visual_franticStripes:vsp41|stL0[22][6]
To Node      : visual_franticStripes:vsp41|stL1[22][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.366
Data Delay   : 0.410

Slack        : -7.952
From Node    : visual_franticStripes:vsp41|stL0[60][0]
To Node      : visual_franticStripes:vsp41|stL1[60][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.634
Data Delay   : 0.682

Slack        : -7.868
From Node    : visual_franticStripes:vsp41|stL0[44][0]
To Node      : visual_franticStripes:vsp41|stL1[44][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.582
Data Delay   : 0.714

Slack        : -7.826
From Node    : visual_franticStripes:vsp41|stL0[38][0]
To Node      : visual_franticStripes:vsp41|stL1[38][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 9.104
Data Delay   : 1.278

Slack        : -7.822
From Node    : visual_franticStripes:vsp41|stL0[25][1]
To Node      : visual_franticStripes:vsp41|stL1[25][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 8.728
Data Delay   : 0.406

Slack        : -7.796
From Node    : visual_franticStripes:vsp41|stL0[56][7]
To Node      : visual_franticStripes:vsp41|stL1[56][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.207
Data Delay   : 0.411

Slack        : -7.785
From Node    : visual_franticStripes:vsp41|stL0[56][9]
To Node      : visual_franticStripes:vsp41|stL1[56][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.329
Data Delay   : 0.544

Slack        : -7.781
From Node    : visual_franticStripes:vsp41|stL0[54][1]
To Node      : visual_franticStripes:vsp41|stL1[54][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.188
Data Delay   : 0.407

Slack        : -7.779
From Node    : visual_franticStripes:vsp41|stL0[54][6]
To Node      : visual_franticStripes:vsp41|stL1[54][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.480
Data Delay   : 0.701

Slack        : -7.777
From Node    : visual_franticStripes:vsp41|stL0[22][0]
To Node      : visual_franticStripes:vsp41|stL1[22][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.499
Data Delay   : 0.722

Slack        : -7.702
From Node    : visual_franticStripes:vsp41|stL0[60][8]
To Node      : visual_franticStripes:vsp41|stL1[60][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.122
Data Delay   : 0.420

Slack        : -7.653
From Node    : visual_franticStripes:vsp41|stL0[14][6]
To Node      : visual_franticStripes:vsp41|stL1[14][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.064
Data Delay   : 0.411

Slack        : -7.639
From Node    : visual_franticStripes:vsp41|stL0[24][1]
To Node      : visual_franticStripes:vsp41|stL1[24][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.043
Data Delay   : 0.404

Slack        : -7.618
From Node    : visual_franticStripes:vsp41|stL0[40][0]
To Node      : visual_franticStripes:vsp41|stL1[40][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.300
Data Delay   : 0.682

Slack        : -7.614
From Node    : visual_franticStripes:vsp41|stL0[54][8]
To Node      : visual_franticStripes:vsp41|stL1[54][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.018
Data Delay   : 0.404

Slack        : -7.604
From Node    : visual_franticStripes:vsp41|stL0[4][3]
To Node      : visual_franticStripes:vsp41|stL1[4][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.144
Data Delay   : 0.540

Slack        : -7.591
From Node    : visual_franticStripes:vsp41|stL0[9][9]
To Node      : visual_franticStripes:vsp41|stL1[9][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 8.629
Data Delay   : 0.538

Slack        : -7.590
From Node    : visual_franticStripes:vsp41|stL0[8][1]
To Node      : visual_franticStripes:vsp41|stL1[8][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.999
Data Delay   : 0.409

Slack        : -7.571
From Node    : visual_franticStripes:vsp41|stL0[6][7]
To Node      : visual_franticStripes:vsp41|stL1[6][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.995
Data Delay   : 0.424

Slack        : -7.565
From Node    : visual_franticStripes:vsp41|stL0[25][0]
To Node      : visual_franticStripes:vsp41|stL1[25][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 8.741
Data Delay   : 0.676

Slack        : -7.561
From Node    : visual_franticStripes:vsp41|stL0[8][6]
To Node      : visual_franticStripes:vsp41|stL1[8][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.985
Data Delay   : 0.424

Slack        : -7.550
From Node    : visual_franticStripes:vsp41|stL0[22][7]
To Node      : visual_franticStripes:vsp41|stL1[22][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.279
Data Delay   : 0.729

Slack        : -7.529
From Node    : visual_franticStripes:vsp41|stL0[24][7]
To Node      : visual_franticStripes:vsp41|stL1[24][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.067
Data Delay   : 0.538

Slack        : -7.521
From Node    : visual_franticStripes:vsp41|stL0[28][3]
To Node      : visual_franticStripes:vsp41|stL1[28][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.215
Data Delay   : 0.694

Slack        : -7.502
From Node    : visual_franticStripes:vsp41|stL0[12][0]
To Node      : visual_franticStripes:vsp41|stL1[12][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.214
Data Delay   : 0.712

Slack        : -7.496
From Node    : visual_franticStripes:vsp41|stL0[6][8]
To Node      : visual_franticStripes:vsp41|stL1[6][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.919
Data Delay   : 0.423

Slack        : -7.494
From Node    : visual_franticStripes:vsp41|stL0[20][2]
To Node      : visual_franticStripes:vsp41|stL1[20][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.036
Data Delay   : 0.542

Slack        : -7.486
From Node    : visual_franticStripes:vsp41|stL0[62][2]
To Node      : visual_franticStripes:vsp41|stL1[62][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.043
Data Delay   : 0.557

Slack        : -7.483
From Node    : visual_franticStripes:vsp41|stL0[20][4]
To Node      : visual_franticStripes:vsp41|stL1[20][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.170
Data Delay   : 0.687

Slack        : -7.474
From Node    : visual_franticStripes:vsp41|stL0[52][2]
To Node      : visual_franticStripes:vsp41|stL1[52][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.213
Data Delay   : 0.739

Slack        : -7.466
From Node    : visual_franticStripes:vsp41|stL0[20][5]
To Node      : visual_franticStripes:vsp41|stL1[20][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.003
Data Delay   : 0.537

Slack        : -7.450
From Node    : visual_franticStripes:vsp41|stL0[22][1]
To Node      : visual_franticStripes:vsp41|stL1[22][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.177
Data Delay   : 0.727

Slack        : -7.435
From Node    : visual_franticStripes:vsp41|stL0[62][7]
To Node      : visual_franticStripes:vsp41|stL1[62][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.967
Data Delay   : 0.532

Slack        : -7.433
From Node    : visual_franticStripes:vsp41|stL0[30][7]
To Node      : visual_franticStripes:vsp41|stL1[30][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.152
Data Delay   : 0.719

Slack        : -7.417
From Node    : visual_franticStripes:vsp41|stL0[54][9]
To Node      : visual_franticStripes:vsp41|stL1[54][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.133
Data Delay   : 0.716

Slack        : -7.403
From Node    : visual_franticStripes:vsp41|stL0[6][4]
To Node      : visual_franticStripes:vsp41|stL1[6][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.123
Data Delay   : 0.720

Slack        : -7.401
From Node    : visual_franticStripes:vsp41|stL0[40][8]
To Node      : visual_franticStripes:vsp41|stL1[40][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.937
Data Delay   : 0.536

Slack        : -7.399
From Node    : visual_franticStripes:vsp41|stL0[40][7]
To Node      : visual_franticStripes:vsp41|stL1[40][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.124
Data Delay   : 0.725

Slack        : -7.397
From Node    : visual_franticStripes:vsp41|stL0[54][0]
To Node      : visual_franticStripes:vsp41|stL1[54][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.083
Data Delay   : 0.686

Slack        : -7.388
From Node    : visual_franticStripes:vsp41|stL0[28][0]
To Node      : visual_franticStripes:vsp41|stL1[28][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.069
Data Delay   : 0.681

Slack        : -7.386
From Node    : visual_franticStripes:vsp41|stL0[22][9]
To Node      : visual_franticStripes:vsp41|stL1[22][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.795
Data Delay   : 0.409

Slack        : -7.375
From Node    : visual_franticStripes:vsp41|stL0[55][6]
To Node      : visual_franticStripes:vsp41|stL1[55][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 8.603
Data Delay   : 0.728

Slack        : -7.366
From Node    : visual_franticStripes:vsp41|stL0[56][5]
To Node      : visual_franticStripes:vsp41|stL1[56][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.899
Data Delay   : 0.533

Slack        : -7.357
From Node    : visual_franticStripes:vsp41|stL0[8][7]
To Node      : visual_franticStripes:vsp41|stL1[8][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.771
Data Delay   : 0.414

Slack        : -7.342
From Node    : visual_franticStripes:vsp41|stL0[38][7]
To Node      : visual_franticStripes:vsp41|stL1[38][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.027
Data Delay   : 0.685

Slack        : -7.336
From Node    : visual_franticStripes:vsp41|stL0[56][3]
To Node      : visual_franticStripes:vsp41|stL1[56][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.873
Data Delay   : 0.537

Slack        : -7.332
From Node    : visual_franticStripes:vsp41|stL0[22][8]
To Node      : visual_franticStripes:vsp41|stL1[22][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.030
Data Delay   : 0.698

Slack        : -7.296
From Node    : visual_franticStripes:vsp41|stL0[36][3]
To Node      : visual_franticStripes:vsp41|stL1[36][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.015
Data Delay   : 0.719

Slack        : -7.293
From Node    : visual_franticStripes:vsp41|stL0[4][5]
To Node      : visual_franticStripes:vsp41|stL1[4][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.839
Data Delay   : 0.546

Slack        : -7.292
From Node    : visual_franticStripes:vsp41|stL0[34][2]
To Node      : visual_franticStripes:vsp41|stL1[34][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.993
Data Delay   : 0.701

Slack        : -7.291
From Node    : visual_franticStripes:vsp41|stL0[50][2]
To Node      : visual_franticStripes:vsp41|stL1[50][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.992
Data Delay   : 0.701

Slack        : -7.289
From Node    : visual_franticStripes:vsp41|stL0[38][8]
To Node      : visual_franticStripes:vsp41|stL1[38][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.699
Data Delay   : 0.410

Slack        : -7.279
From Node    : visual_franticStripes:vsp41|stL0[56][6]
To Node      : visual_franticStripes:vsp41|stL1[56][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.964
Data Delay   : 0.685

Slack        : -7.275
From Node    : visual_franticStripes:vsp41|stL0[62][6]
To Node      : visual_franticStripes:vsp41|stL1[62][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.701
Data Delay   : 0.426

Slack        : -7.274
From Node    : visual_franticStripes:vsp41|stL0[30][1]
To Node      : visual_franticStripes:vsp41|stL1[30][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.973
Data Delay   : 0.699

Slack        : -7.272
From Node    : visual_franticStripes:vsp41|stL0[20][3]
To Node      : visual_franticStripes:vsp41|stL1[20][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.967
Data Delay   : 0.695

Slack        : -7.270
From Node    : visual_franticStripes:vsp41|stL0[12][8]
To Node      : visual_franticStripes:vsp41|stL1[12][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.679
Data Delay   : 0.409

Slack        : -7.269
From Node    : visual_franticStripes:vsp41|stL0[54][7]
To Node      : visual_franticStripes:vsp41|stL1[54][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.956
Data Delay   : 0.687

Slack        : -7.266
From Node    : visual_franticStripes:vsp41|stL0[6][9]
To Node      : visual_franticStripes:vsp41|stL1[6][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.953
Data Delay   : 0.687

Slack        : -7.263
From Node    : visual_franticStripes:vsp41|stL0[50][0]
To Node      : visual_franticStripes:vsp41|stL1[50][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.806
Data Delay   : 0.543

Slack        : -7.256
From Node    : visual_franticStripes:vsp41|stL0[44][8]
To Node      : visual_franticStripes:vsp41|stL1[44][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.667
Data Delay   : 0.411

Slack        : -7.255
From Node    : visual_franticStripes:vsp41|stL0[18][9]
To Node      : visual_franticStripes:vsp41|stL1[18][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.680
Data Delay   : 0.425

Slack        : -7.250
From Node    : visual_franticStripes:vsp41|stL0[36][4]
To Node      : visual_franticStripes:vsp41|stL1[36][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.799
Data Delay   : 0.549

Slack        : -7.240
From Node    : visual_franticStripes:vsp41|stL0[16][0]
To Node      : visual_franticStripes:vsp41|stL1[16][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.778
Data Delay   : 0.538

Slack        : -7.219
From Node    : visual_franticStripes:vsp41|stL0[40][6]
To Node      : visual_franticStripes:vsp41|stL1[40][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.816
Data Delay   : 0.597

Slack        : -7.215
From Node    : visual_franticStripes:vsp41|stL0[30][6]
To Node      : visual_franticStripes:vsp41|stL1[30][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.952
Data Delay   : 0.737

Slack        : -7.208
From Node    : visual_franticStripes:vsp41|stL0[6][3]
To Node      : visual_franticStripes:vsp41|stL1[6][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.889
Data Delay   : 0.681

Slack        : -7.204
From Node    : visual_franticStripes:vsp41|stL0[30][8]
To Node      : visual_franticStripes:vsp41|stL1[30][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.747
Data Delay   : 0.543

Slack        : -7.196
From Node    : visual_franticStripes:vsp41|stL0[24][9]
To Node      : visual_franticStripes:vsp41|stL1[24][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.882
Data Delay   : 0.686

Slack        : -7.166
From Node    : visual_franticStripes:vsp41|stL0[34][8]
To Node      : visual_franticStripes:vsp41|stL1[34][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.588
Data Delay   : 0.422

Slack        : -7.165
From Node    : visual_franticStripes:vsp41|stL0[46][6]
To Node      : visual_franticStripes:vsp41|stL1[46][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.901
Data Delay   : 0.736

Slack        : -7.165
From Node    : visual_franticStripes:vsp41|stL0[18][7]
To Node      : visual_franticStripes:vsp41|stL1[18][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.579
Data Delay   : 0.414

Slack        : -7.164
From Node    : visual_franticStripes:vsp41|stL0[4][0]
To Node      : visual_franticStripes:vsp41|stL1[4][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.861
Data Delay   : 0.697

Slack        : -7.163
From Node    : visual_franticStripes:vsp41|stL0[15][1]
To Node      : visual_franticStripes:vsp41|stL1[15][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 8.209
Data Delay   : 0.546

Slack        : -7.160
From Node    : visual_franticStripes:vsp41|stL0[56][1]
To Node      : visual_franticStripes:vsp41|stL1[56][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.838
Data Delay   : 0.678

Slack        : -7.157
From Node    : visual_franticStripes:vsp41|stL0[18][4]
To Node      : visual_franticStripes:vsp41|stL1[18][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.703
Data Delay   : 0.546

Slack        : -7.148
From Node    : visual_franticStripes:vsp41|stL0[46][7]
To Node      : visual_franticStripes:vsp41|stL1[46][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.836
Data Delay   : 0.688

Slack        : -7.147
From Node    : visual_franticStripes:vsp41|stL0[14][7]
To Node      : visual_franticStripes:vsp41|stL1[14][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.839
Data Delay   : 0.692

Slack        : -7.142
From Node    : visual_franticStripes:vsp41|stL0[56][4]
To Node      : visual_franticStripes:vsp41|stL1[56][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.839
Data Delay   : 0.697

Slack        : -7.136
From Node    : visual_franticStripes:vsp41|stL0[34][9]
To Node      : visual_franticStripes:vsp41|stL1[34][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.549
Data Delay   : 0.413

Slack        : -7.132
From Node    : visual_franticStripes:vsp41|stL0[44][6]
To Node      : visual_franticStripes:vsp41|stL1[44][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.543
Data Delay   : 0.411

Slack        : -7.124
From Node    : visual_franticStripes:vsp41|stL0[12][5]
To Node      : visual_franticStripes:vsp41|stL1[12][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.809
Data Delay   : 0.685

Slack        : -7.114
From Node    : visual_franticStripes:vsp41|stL0[12][6]
To Node      : visual_franticStripes:vsp41|stL1[12][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.536
Data Delay   : 0.422

Slack        : -7.112
From Node    : visual_franticStripes:vsp41|stL0[24][5]
To Node      : visual_franticStripes:vsp41|stL1[24][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.837
Data Delay   : 0.725

Slack        : -7.110
From Node    : visual_franticStripes:vsp41|stL0[23][7]
To Node      : visual_franticStripes:vsp41|stL1[23][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 8.145
Data Delay   : 0.535

Slack        : -7.109
From Node    : visual_franticStripes:vsp41|stL0[21][6]
To Node      : visual_franticStripes:vsp41|stL1[21][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 8.144
Data Delay   : 0.535

Slack        : -7.107
From Node    : visual_franticStripes:vsp41|stL0[8][0]
To Node      : visual_franticStripes:vsp41|stL1[8][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.787
Data Delay   : 0.680

Slack        : -7.104
From Node    : visual_franticStripes:vsp41|stL0[19][6]
To Node      : visual_franticStripes:vsp41|stL1[19][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 8.149
Data Delay   : 0.545

Slack        : -7.101
From Node    : visual_franticStripes:vsp41|stL0[14][1]
To Node      : visual_franticStripes:vsp41|stL1[14][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.799
Data Delay   : 0.698

Slack        : -7.088
From Node    : visual_franticStripes:vsp41|stL0[18][0]
To Node      : visual_franticStripes:vsp41|stL1[18][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.807
Data Delay   : 0.719

Slack        : -7.088
From Node    : visual_franticStripes:vsp41|stL0[8][9]
To Node      : visual_franticStripes:vsp41|stL1[8][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 7.808
Data Delay   : 0.720

Slack        : -7.085
From Node    : visual_franticStripes:vsp41|stL0[12][3]
To Node      : visual_franticStripes:vsp41|stL1[12][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 8.193
Data Delay   : 1.108

Slack        : -7.084
From Node    : visual_franticStripes:vsp41|stL0[53][3]
To Node      : visual_franticStripes:vsp41|stL1[53][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 8.128
Data Delay   : 0.544
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_time_generator:drv3|VGA_HS_o'                            ;
+--------------------------------------------------------------------------------+
Slack        : -5.837
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 7.045
Data Delay   : 1.724

Slack        : -5.337
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : -0.500
Clock Skew   : 7.045
Data Delay   : 1.724

Slack        : -3.099
From Node    : dsp_waveHolder:op16|oOut[9]
To Node      : visual_wave_vertical:vsp10|mL[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.624
Data Delay   : 0.791

Slack        : -3.095
From Node    : dsp_waveHolder:op16|oOut[10]
To Node      : visual_wave_vertical:vsp10|mL[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.624
Data Delay   : 0.795

Slack        : -3.089
From Node    : dsp_waveHolder:op17|oOut[10]
To Node      : visual_wave_vertical:vsp10|mR[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.624
Data Delay   : 0.801

Slack        : -3.085
From Node    : dsp_waveHolder:op17|oOut[9]
To Node      : visual_wave_vertical:vsp10|mR[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.624
Data Delay   : 0.805

Slack        : -2.668
From Node    : dsp_waveHolder:op16|oOut[8]
To Node      : visual_wave_vertical:vsp10|mL[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.607
Data Delay   : 1.205

Slack        : -2.667
From Node    : dsp_waveHolder:op17|oOut[8]
To Node      : visual_wave_vertical:vsp10|mR[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.607
Data Delay   : 1.206

Slack        : -2.620
From Node    : dsp_waveHolder:op17|oOut[12]
To Node      : visual_wave_vertical:vsp10|mR[4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.590
Data Delay   : 1.236

Slack        : -2.491
From Node    : dsp_waveHolder:op17|oOut[13]
To Node      : visual_wave_vertical:vsp10|mR[5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.590
Data Delay   : 1.365

Slack        : -2.422
From Node    : dsp_waveHolder:op16|oOut[11]
To Node      : visual_wave_vertical:vsp10|mL[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.619
Data Delay   : 1.463

Slack        : -2.267
From Node    : dsp_waveHolder:op17|oOut[11]
To Node      : visual_wave_vertical:vsp10|mR[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.645
Data Delay   : 1.644

Slack        : -2.242
From Node    : dsp_waveHolder:op17|oOut[14]
To Node      : visual_wave_vertical:vsp10|mR[6]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.623
Data Delay   : 1.647

Slack        : -2.090
From Node    : dsp_waveHolder:op16|oOut[13]
To Node      : visual_wave_vertical:vsp10|mL[5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.730
Data Delay   : 1.906

Slack        : -2.000
From Node    : dsp_waveHolder:op16|oOut[12]
To Node      : visual_wave_vertical:vsp10|mL[4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.619
Data Delay   : 1.885

Slack        : -1.469
From Node    : dsp_waveHolder:op16|oOut[15]
To Node      : visual_wave_vertical:vsp10|mL[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.667
Data Delay   : 2.464

Slack        : -1.436
From Node    : dsp_waveHolder:op17|oOut[15]
To Node      : visual_wave_vertical:vsp10|mR[9]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.637
Data Delay   : 2.467

Slack        : -1.427
From Node    : dsp_waveHolder:op16|oOut[14]
To Node      : visual_wave_vertical:vsp10|mL[6]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.540
Data Delay   : 2.379

Slack        : -1.290
From Node    : dsp_waveHolder:op17|oOut[14]
To Node      : visual_wave_vertical:vsp10|mR[9]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.637
Data Delay   : 2.613

Slack        : -1.211
From Node    : dsp_waveHolder:op17|oOut[15]
To Node      : visual_wave_vertical:vsp10|mR[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.637
Data Delay   : 2.692

Slack        : -1.097
From Node    : dsp_waveHolder:op16|oOut[14]
To Node      : visual_wave_vertical:vsp10|mL[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.613
Data Delay   : 2.782

Slack        : -1.064
From Node    : dsp_waveHolder:op17|oOut[14]
To Node      : visual_wave_vertical:vsp10|mR[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.637
Data Delay   : 2.839

Slack        : -0.198
From Node    : dsp_waveHolder:op16|oOut[15]
To Node      : visual_wave_vertical:vsp10|mL[8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.564
Data Delay   : 3.632

Slack        : 0.187
From Node    : dsp_waveHolder:op16|oOut[14]
To Node      : visual_wave_vertical:vsp10|mL[8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.510
Data Delay   : 3.963

Slack        : 0.524
From Node    : visual_wave_vertical:vsp10|mL[5]
To Node      : visual_wave_vertical:vsp10|xL[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.528
From Node    : visual_wave_vertical:vsp10|mL[8]
To Node      : visual_wave_vertical:vsp10|xL[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.794

Slack        : 0.544
From Node    : visual_wave_vertical:vsp10|mR[7]
To Node      : visual_wave_vertical:vsp10|xR[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.810

Slack        : 0.670
From Node    : visual_wave_vertical:vsp10|mL[6]
To Node      : visual_wave_vertical:vsp10|xL[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.936

Slack        : 0.689
From Node    : visual_wave_vertical:vsp10|mR[9]
To Node      : visual_wave_vertical:vsp10|xR[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.955

Slack        : 0.784
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.050

Slack        : 0.784
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.050

Slack        : 0.784
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.050

Slack        : 0.784
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.050

Slack        : 1.164
From Node    : visual_wave_vertical:vsp10|mL[3]
To Node      : visual_wave_vertical:vsp10|xL[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.016
Data Delay   : 1.414

Slack        : 1.218
From Node    : visual_wave_vertical:vsp10|mR[0]
To Node      : visual_wave_vertical:vsp10|xR[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.034
Data Delay   : 1.450

Slack        : 1.256
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 1.527

Slack        : 1.256
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 1.527

Slack        : 1.256
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 1.527

Slack        : 1.256
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 1.527

Slack        : 1.256
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 1.527

Slack        : 1.256
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 1.527

Slack        : 1.315
From Node    : visual_wave_vertical:vsp10|mL[1]
To Node      : visual_wave_vertical:vsp10|xL[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.046
Data Delay   : 1.535

Slack        : 1.315
From Node    : visual_wave_vertical:vsp10|mR[2]
To Node      : visual_wave_vertical:vsp10|xR[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.033
Data Delay   : 1.548

Slack        : 1.328
From Node    : visual_wave_vertical:vsp10|mL[0]
To Node      : visual_wave_vertical:vsp10|xL[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.046
Data Delay   : 1.548

Slack        : 1.335
From Node    : vga_time_generator:drv3|CounterY[6]
To Node      : vga_time_generator:drv3|CounterY[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.601

Slack        : 1.345
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.611

Slack        : 1.356
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.622

Slack        : 1.356
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.622

Slack        : 1.356
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.622

Slack        : 1.356
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.622

Slack        : 1.356
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.622

Slack        : 1.401
From Node    : visual_wave_vertical:vsp10|mR[6]
To Node      : visual_wave_vertical:vsp10|xR[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 1.681

Slack        : 1.480
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.746

Slack        : 1.491
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.757

Slack        : 1.491
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.757

Slack        : 1.491
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.757

Slack        : 1.491
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.757

Slack        : 1.491
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.757

Slack        : 1.497
From Node    : visual_wave_vertical:vsp10|mR[5]
To Node      : visual_wave_vertical:vsp10|xR[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 1.810

Slack        : 1.519
From Node    : vga_time_generator:drv3|CounterY[3]
To Node      : vga_time_generator:drv3|CounterY[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.785

Slack        : 1.525
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.791

Slack        : 1.531
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 1.798

Slack        : 1.531
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 1.798

Slack        : 1.531
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 1.798

Slack        : 1.533
From Node    : vga_time_generator:drv3|CounterY[8]
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.799

Slack        : 1.545
From Node    : vga_time_generator:drv3|v_counter[11]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.811

Slack        : 1.553
From Node    : vga_time_generator:drv3|CounterY[7]
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.819

Slack        : 1.556
From Node    : vga_time_generator:drv3|CounterY[5]
To Node      : vga_time_generator:drv3|CounterY[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.822

Slack        : 1.562
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.828

Slack        : 1.569
From Node    : vga_time_generator:drv3|CounterY[4]
To Node      : vga_time_generator:drv3|CounterY[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.835

Slack        : 1.666
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 1.933

Slack        : 1.666
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 1.933

Slack        : 1.666
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 1.933

Slack        : 1.683
From Node    : visual_wave_vertical:vsp10|mR[4]
To Node      : visual_wave_vertical:vsp10|xR[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 1.996

Slack        : 1.701
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.967

Slack        : 1.710
From Node    : visual_wave_vertical:vsp10|mL[2]
To Node      : visual_wave_vertical:vsp10|xL[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.045
Data Delay   : 1.931

Slack        : 1.715
From Node    : vga_time_generator:drv3|v_counter[4]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.981

Slack        : 1.718
From Node    : visual_wave_vertical:vsp10|mR[1]
To Node      : visual_wave_vertical:vsp10|xR[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.034
Data Delay   : 1.950

Slack        : 1.719
From Node    : vga_time_generator:drv3|CounterY[3]
To Node      : vga_time_generator:drv3|CounterY[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.985

Slack        : 1.728
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.994

Slack        : 1.758
From Node    : vga_time_generator:drv3|CounterY[5]
To Node      : vga_time_generator:drv3|CounterY[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.024

Slack        : 1.758
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 2.023

Slack        : 1.758
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 2.023

Slack        : 1.758
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 2.023

Slack        : 1.758
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 2.023

Slack        : 1.758
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 2.023

Slack        : 1.801
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 2.081

Slack        : 1.801
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 2.081

Slack        : 1.801
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 2.081

Slack        : 1.801
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 2.081

Slack        : 1.804
From Node    : vga_time_generator:drv3|v_counter[4]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.070

Slack        : 1.861
From Node    : vga_time_generator:drv3|CounterY[3]
To Node      : vga_time_generator:drv3|CounterY[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.127

Slack        : 1.879
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.145

Slack        : 1.887
From Node    : vga_time_generator:drv3|v_counter[11]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 2.152

Slack        : 1.887
From Node    : vga_time_generator:drv3|v_counter[11]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 2.152

Slack        : 1.887
From Node    : vga_time_generator:drv3|v_counter[11]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 2.152

Slack        : 1.887
From Node    : vga_time_generator:drv3|v_counter[11]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 2.152

Slack        : 1.887
From Node    : vga_time_generator:drv3|v_counter[11]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 2.152

Slack        : 1.900
From Node    : vga_time_generator:drv3|CounterY[6]
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.166

Slack        : 1.901
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.167
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'mVGA_CLK'                                                    ;
+--------------------------------------------------------------------------------+
Slack        : -2.890
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[2]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.984
Data Delay   : 1.610

Slack        : -2.869
From Node    : vga_time_generator:drv3|VGA_HS_o
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.940
Data Delay   : 1.587

Slack        : -2.390
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[2]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.984
Data Delay   : 1.610

Slack        : -2.369
From Node    : vga_time_generator:drv3|VGA_HS_o
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.940
Data Delay   : 1.587

Slack        : -2.250
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.983
Data Delay   : 2.249

Slack        : -2.224
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.984
Data Delay   : 2.276

Slack        : -2.179
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.983
Data Delay   : 2.320

Slack        : -2.109
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.983
Data Delay   : 2.390

Slack        : -2.091
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[3]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.983
Data Delay   : 2.408

Slack        : -2.062
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.984
Data Delay   : 2.438

Slack        : -2.037
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.983
Data Delay   : 2.462

Slack        : -1.884
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.983
Data Delay   : 2.615

Slack        : -1.858
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.984
Data Delay   : 2.642

Slack        : -1.813
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.983
Data Delay   : 2.686

Slack        : -1.813
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.984
Data Delay   : 2.687

Slack        : -1.750
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.983
Data Delay   : 2.249

Slack        : -1.743
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.983
Data Delay   : 2.756

Slack        : -1.724
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.984
Data Delay   : 2.276

Slack        : -1.696
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.984
Data Delay   : 2.804

Slack        : -1.679
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.983
Data Delay   : 2.320

Slack        : -1.609
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.983
Data Delay   : 2.390

Slack        : -1.591
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[3]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.983
Data Delay   : 2.408

Slack        : -1.562
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.984
Data Delay   : 2.438

Slack        : -1.537
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.983
Data Delay   : 2.462

Slack        : -1.447
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 3.984
Data Delay   : 3.053

Slack        : -1.384
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.983
Data Delay   : 2.615

Slack        : -1.358
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.984
Data Delay   : 2.642

Slack        : -1.313
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.983
Data Delay   : 2.686

Slack        : -1.313
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.984
Data Delay   : 2.687

Slack        : -1.243
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.983
Data Delay   : 2.756

Slack        : -1.196
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.984
Data Delay   : 2.804

Slack        : -0.947
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 3.984
Data Delay   : 3.053

Slack        : 1.074
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.340

Slack        : 1.220
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.486

Slack        : 1.220
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.486

Slack        : 1.220
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.486

Slack        : 1.220
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.486

Slack        : 1.220
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.486

Slack        : 1.220
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.486

Slack        : 1.220
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.486

Slack        : 1.236
From Node    : vga_time_generator:drv3|CounterX[9]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.502

Slack        : 1.342
From Node    : vga_time_generator:drv3|CounterX[7]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.608

Slack        : 1.346
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.612

Slack        : 1.347
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.613

Slack        : 1.347
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.613

Slack        : 1.347
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.613

Slack        : 1.347
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.613

Slack        : 1.347
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.613

Slack        : 1.347
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.613

Slack        : 1.347
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.613

Slack        : 1.372
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.640

Slack        : 1.376
From Node    : vga_time_generator:drv3|CounterX[8]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.642

Slack        : 1.394
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.662

Slack        : 1.394
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.662

Slack        : 1.394
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.662

Slack        : 1.394
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.662

Slack        : 1.477
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.743

Slack        : 1.519
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.785

Slack        : 1.521
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.789

Slack        : 1.521
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.789

Slack        : 1.521
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.789

Slack        : 1.521
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.789

Slack        : 1.523
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.789

Slack        : 1.525
From Node    : vga_time_generator:drv3|CounterX[1]
To Node      : vga_time_generator:drv3|CounterX[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.791

Slack        : 1.539
From Node    : vga_time_generator:drv3|h_counter[11]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.805

Slack        : 1.559
From Node    : vga_time_generator:drv3|CounterX[0]
To Node      : vga_time_generator:drv3|CounterX[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.825

Slack        : 1.604
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.870

Slack        : 1.634
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.004
Data Delay   : 1.904

Slack        : 1.716
From Node    : vga_time_generator:drv3|CounterX[6]
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.982

Slack        : 1.727
From Node    : vga_time_generator:drv3|CounterX[1]
To Node      : vga_time_generator:drv3|CounterX[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.732
From Node    : vga_time_generator:drv3|CounterX[5]
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.998

Slack        : 1.738
From Node    : vga_time_generator:drv3|CounterX[4]
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.004

Slack        : 1.761
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.004
Data Delay   : 2.031

Slack        : 1.805
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 2.073

Slack        : 1.820
From Node    : vga_time_generator:drv3|CounterX[7]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.086

Slack        : 1.834
From Node    : vga_time_generator:drv3|CounterX[0]
To Node      : vga_time_generator:drv3|CounterX[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.100

Slack        : 1.875
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 2.143

Slack        : 1.880
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 2.148

Slack        : 1.906
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.172

Slack        : 1.908
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 2.176

Slack        : 1.910
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.176

Slack        : 1.912
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.178

Slack        : 1.912
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.178

Slack        : 1.913
From Node    : vga_time_generator:drv3|CounterX[6]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 2.180

Slack        : 1.940
From Node    : vga_time_generator:drv3|CounterX[8]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.206

Slack        : 1.943
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.209

Slack        : 1.943
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.209

Slack        : 1.944
From Node    : vga_time_generator:drv3|CounterX[0]
To Node      : vga_time_generator:drv3|CounterX[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.210

Slack        : 1.945
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.211

Slack        : 1.946
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.212

Slack        : 1.977
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 2.245

Slack        : 1.985
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.251

Slack        : 1.995
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.261

Slack        : 1.995
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.261

Slack        : 1.995
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.261

Slack        : 1.995
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.261

Slack        : 1.995
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.261

Slack        : 1.995
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.261

Slack        : 2.002
From Node    : vga_time_generator:drv3|CounterX[5]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 2.269

Slack        : 2.012
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 2.280
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_50'                                                     ;
+--------------------------------------------------------------------------------+
Slack        : -2.136
From Node    : wm8731Config:comp1|mI2C_CTRL_CLK
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 2.809
Data Delay   : 1.189

Slack        : -2.046
From Node    : mVGA_CLK
To Node      : mVGA_CLK
Launch Clock : mVGA_CLK
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 2.864
Data Delay   : 1.334

Slack        : -1.825
From Node    : mCLK_50Div[9]
To Node      : mCLK_50Div[9]
Launch Clock : mCLK_50Div[9]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 2.872
Data Delay   : 1.563

Slack        : -1.636
From Node    : wm8731Config:comp1|mI2C_CTRL_CLK
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 2.809
Data Delay   : 1.189

Slack        : -1.546
From Node    : mVGA_CLK
To Node      : mVGA_CLK
Launch Clock : mVGA_CLK
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 2.864
Data Delay   : 1.334

Slack        : -1.359
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 2.841
Data Delay   : 1.998

Slack        : -1.325
From Node    : mCLK_50Div[9]
To Node      : mCLK_50Div[9]
Launch Clock : mCLK_50Div[9]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 2.872
Data Delay   : 1.563

Slack        : -1.275
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 2.872
Data Delay   : 2.113

Slack        : -1.205
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 2.872
Data Delay   : 2.183

Slack        : -1.200
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 2.872
Data Delay   : 2.188

Slack        : -0.989
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 2.872
Data Delay   : 2.399

Slack        : -0.859
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 2.841
Data Delay   : 1.998

Slack        : -0.828
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 2.872
Data Delay   : 2.560

Slack        : -0.775
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 2.872
Data Delay   : 2.113

Slack        : -0.705
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 2.872
Data Delay   : 2.183

Slack        : -0.701
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 2.872
Data Delay   : 2.687

Slack        : -0.700
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 2.872
Data Delay   : 2.188

Slack        : -0.489
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 2.872
Data Delay   : 2.399

Slack        : -0.328
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 2.872
Data Delay   : 2.560

Slack        : -0.201
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 2.872
Data Delay   : 2.687

Slack        : 0.913
From Node    : mCLK_50Div[0]
To Node      : mCLK_50Div[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.179

Slack        : 0.923
From Node    : VGAClkDiv[1]
To Node      : VGAClkDiv[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.189

Slack        : 0.925
From Node    : VGAClkDiv[1]
To Node      : VGAClkDiv[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.191

Slack        : 0.936
From Node    : VGAClkDiv[1]
To Node      : mVGA_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.202

Slack        : 1.157
From Node    : VGAClkDiv[0]
To Node      : VGAClkDiv[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.423

Slack        : 1.193
From Node    : mCLK_50Div[6]
To Node      : mCLK_50Div[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.459

Slack        : 1.194
From Node    : mCLK_50Div[5]
To Node      : mCLK_50Div[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.460

Slack        : 1.197
From Node    : VGAClkDiv[0]
To Node      : VGAClkDiv[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.463

Slack        : 1.210
From Node    : VGAClkDiv[0]
To Node      : mVGA_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.476

Slack        : 1.236
From Node    : mCLK_50Div[1]
To Node      : mCLK_50Div[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.502

Slack        : 1.329
From Node    : mCLK_50Div[7]
To Node      : mCLK_50Div[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.595

Slack        : 1.336
From Node    : mCLK_50Div[4]
To Node      : mCLK_50Div[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.602

Slack        : 1.340
From Node    : mCLK_50Div[8]
To Node      : mCLK_50Div[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.606

Slack        : 1.375
From Node    : mCLK_50Div[2]
To Node      : mCLK_50Div[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.641

Slack        : 1.378
From Node    : mCLK_50Div[0]
To Node      : mCLK_50Div[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.644

Slack        : 1.400
From Node    : resetManager:rstMan|cnt[31]
To Node      : resetManager:rstMan|cnt[31]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.666

Slack        : 1.406
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.672

Slack        : 1.573
From Node    : mCLK_50Div[4]
To Node      : mCLK_50Div[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.839

Slack        : 1.576
From Node    : mCLK_50Div[5]
To Node      : mCLK_50Div[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.842

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.591
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.857

Slack        : 1.643
From Node    : mCLK_50Div[4]
To Node      : mCLK_50Div[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.909

Slack        : 1.681
From Node    : resetManager:rstMan|cnt[23]
To Node      : resetManager:rstMan|cnt[23]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.947

Slack        : 1.682
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.948

Slack        : 1.688
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[10]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.954

Slack        : 1.696
From Node    : resetManager:rstMan|cnt[21]
To Node      : resetManager:rstMan|cnt[21]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.962

Slack        : 1.699
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[4]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.965

Slack        : 1.704
From Node    : resetManager:rstMan|cnt[18]
To Node      : resetManager:rstMan|cnt[18]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.970

Slack        : 1.704
From Node    : resetManager:rstMan|cnt[24]
To Node      : resetManager:rstMan|cnt[24]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.970

Slack        : 1.706
From Node    : resetManager:rstMan|cnt[16]
To Node      : resetManager:rstMan|cnt[16]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.972

Slack        : 1.716
From Node    : resetManager:rstMan|cnt[3]
To Node      : resetManager:rstMan|cnt[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.982

Slack        : 1.721
From Node    : mCLK_50Div[6]
To Node      : mCLK_50Div[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.987

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.722
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.988

Slack        : 1.727
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.727
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.727
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.727
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.727
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.727
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.727
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.727
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.727
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.727
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.727
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.728
From Node    : resetManager:rstMan|cnt[20]
To Node      : resetManager:rstMan|cnt[20]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.994

Slack        : 1.730
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[5]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.996

Slack        : 1.756
From Node    : mCLK_50Div[2]
To Node      : mCLK_50Div[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.022

Slack        : 1.768
From Node    : mCLK_50Div[1]
To Node      : mCLK_50Div[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.034

Slack        : 1.779
From Node    : mCLK_50Div[8]
To Node      : mCLK_50Div[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.045

Slack        : 1.792
From Node    : mCLK_50Div[5]
To Node      : mCLK_50Div[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.058

Slack        : 1.806
From Node    : mCLK_50Div[7]
To Node      : mCLK_50Div[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.072

Slack        : 1.817
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[11]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.083

Slack        : 1.817
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[11]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.083

Slack        : 1.817
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[11]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.083

Slack        : 1.817
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[11]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.083

Slack        : 1.817
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[11]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.083

Slack        : 1.817
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[11]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.083

Slack        : 1.817
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[11]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.083

Slack        : 1.817
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[11]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.083
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'iAUD_ADCDAT'                                                 ;
+--------------------------------------------------------------------------------+
Slack        : -1.266
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|moCLK_prev
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.690
Data Delay   : 2.940

Slack        : -0.766
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|moCLK_prev
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.690
Data Delay   : 2.940

Slack        : -0.468
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : -0.468
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : -0.468
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : -0.468
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : -0.468
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : -0.468
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : -0.468
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : -0.025
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.686
Data Delay   : 4.177

Slack        : -0.025
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.686
Data Delay   : 4.177

Slack        : -0.025
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.686
Data Delay   : 4.177

Slack        : -0.025
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.686
Data Delay   : 4.177

Slack        : -0.024
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.686
Data Delay   : 4.178

Slack        : -0.024
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.686
Data Delay   : 4.178

Slack        : -0.024
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.686
Data Delay   : 4.178

Slack        : -0.024
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.686
Data Delay   : 4.178

Slack        : -0.024
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.686
Data Delay   : 4.178

Slack        : 0.032
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : 0.032
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : 0.032
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : 0.032
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : 0.032
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : 0.032
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : 0.032
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.691
Data Delay   : 3.739

Slack        : 0.084
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.828
Data Delay   : 4.428

Slack        : 0.084
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.828
Data Delay   : 4.428

Slack        : 0.099
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.829
Data Delay   : 4.444

Slack        : 0.099
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.829
Data Delay   : 4.444

Slack        : 0.099
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.829
Data Delay   : 4.444

Slack        : 0.099
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.829
Data Delay   : 4.444

Slack        : 0.298
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.658
Data Delay   : 4.472

Slack        : 0.298
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.658
Data Delay   : 4.472

Slack        : 0.298
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.658
Data Delay   : 4.472

Slack        : 0.298
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.658
Data Delay   : 4.472

Slack        : 0.475
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.686
Data Delay   : 4.177

Slack        : 0.475
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.686
Data Delay   : 4.177

Slack        : 0.475
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.686
Data Delay   : 4.177

Slack        : 0.475
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.686
Data Delay   : 4.177

Slack        : 0.476
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.686
Data Delay   : 4.178

Slack        : 0.476
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.686
Data Delay   : 4.178

Slack        : 0.476
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.686
Data Delay   : 4.178

Slack        : 0.476
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.686
Data Delay   : 4.178

Slack        : 0.476
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.686
Data Delay   : 4.178

Slack        : 0.482
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.737
Data Delay   : 4.735

Slack        : 0.482
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.737
Data Delay   : 4.735

Slack        : 0.482
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.737
Data Delay   : 4.735

Slack        : 0.494
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.444
Data Delay   : 4.454

Slack        : 0.494
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.444
Data Delay   : 4.454

Slack        : 0.494
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.444
Data Delay   : 4.454

Slack        : 0.494
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.444
Data Delay   : 4.454

Slack        : 0.494
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.444
Data Delay   : 4.454

Slack        : 0.494
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.444
Data Delay   : 4.454

Slack        : 0.494
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.444
Data Delay   : 4.454

Slack        : 0.494
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.444
Data Delay   : 4.454

Slack        : 0.522
From Node    : dsp_waveHolder:op16|mMax[12]
To Node      : dsp_waveHolder:op16|oOut[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.787

Slack        : 0.522
From Node    : dsp_peakHolder:op15|mMax[9]
To Node      : dsp_peakHolder:op15|oOut[9]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 0.789

Slack        : 0.523
From Node    : dsp_waveHolder:op17|mMax[13]
To Node      : dsp_waveHolder:op17|oOut[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.788

Slack        : 0.523
From Node    : dsp_waveHolder:op17|mMax[14]
To Node      : dsp_waveHolder:op17|oOut[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.788

Slack        : 0.523
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.413
Data Delay   : 4.452

Slack        : 0.523
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.413
Data Delay   : 4.452

Slack        : 0.523
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.413
Data Delay   : 4.452

Slack        : 0.523
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.413
Data Delay   : 4.452

Slack        : 0.523
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.413
Data Delay   : 4.452

Slack        : 0.523
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.413
Data Delay   : 4.452

Slack        : 0.523
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.413
Data Delay   : 4.452

Slack        : 0.524
From Node    : dsp_peakHolder:op14|mMax[2]
To Node      : dsp_peakHolder:op14|oOut[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 0.788

Slack        : 0.524
From Node    : dsp_waveHolder:op17|mMax[12]
To Node      : dsp_waveHolder:op17|oOut[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.789

Slack        : 0.525
From Node    : dsp_peakHolder:op14|mMax[1]
To Node      : dsp_peakHolder:op14|oOut[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 0.789

Slack        : 0.525
From Node    : dsp_waveHolder:op17|mMax[1]
To Node      : dsp_waveHolder:op17|oOut[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.790

Slack        : 0.526
From Node    : dsp_peakHolder:op15|mMax[4]
To Node      : dsp_peakHolder:op15|oOut[4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.792

Slack        : 0.527
From Node    : dsp_peakHolder:op14|mMax[5]
To Node      : dsp_peakHolder:op14|oOut[5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.792

Slack        : 0.527
From Node    : dsp_peakHolder:op14|mMax[8]
To Node      : dsp_peakHolder:op14|oOut[8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.792

Slack        : 0.527
From Node    : dsp_peakHolder:op14|mMax[9]
To Node      : dsp_peakHolder:op14|oOut[9]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.792

Slack        : 0.527
From Node    : dsp_peakHolder:op14|mMax[10]
To Node      : dsp_peakHolder:op14|oOut[10]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.792

Slack        : 0.527
From Node    : dsp_peakHolder:op15|mMax[6]
To Node      : dsp_peakHolder:op15|oOut[6]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.793

Slack        : 0.529
From Node    : dsp_peakHolder:op14|mMax[11]
To Node      : dsp_peakHolder:op14|oOut[11]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.794

Slack        : 0.529
From Node    : dsp_waveHolder:op16|mMax[14]
To Node      : dsp_waveHolder:op16|oOut[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 0.796

Slack        : 0.530
From Node    : dsp_waveHolder:op16|mMax[4]
To Node      : dsp_waveHolder:op16|oOut[4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.796

Slack        : 0.532
From Node    : dsp_waveHolder:op16|mMax[3]
To Node      : dsp_waveHolder:op16|oOut[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 0.799

Slack        : 0.533
From Node    : dsp_peakHolder:op14|mMax[0]
To Node      : dsp_peakHolder:op14|oOut[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 0.797

Slack        : 0.533
From Node    : dsp_waveHolder:op16|mMax[13]
To Node      : dsp_waveHolder:op16|oOut[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 0.800

Slack        : 0.533
From Node    : dsp_waveHolder:op17|mMax[5]
To Node      : dsp_waveHolder:op17|oOut[5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 0.801

Slack        : 0.535
From Node    : dsp_peakHolder:op14|mMax[14]
To Node      : dsp_peakHolder:op14|oOut[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 0.799

Slack        : 0.537
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 3.657
Data Delay   : 4.710

Slack        : 0.563
From Node    : dsp_peakHolder:op15|mMax[2]
To Node      : dsp_peakHolder:op15|oOut[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 0.830

Slack        : 0.584
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.828
Data Delay   : 4.428

Slack        : 0.584
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.828
Data Delay   : 4.428

Slack        : 0.599
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.829
Data Delay   : 4.444

Slack        : 0.599
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.829
Data Delay   : 4.444

Slack        : 0.599
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.829
Data Delay   : 4.444

Slack        : 0.599
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 3.829
Data Delay   : 4.444

Slack        : 0.661
From Node    : dsp_peakHolder:op15|mMax[7]
To Node      : dsp_peakHolder:op15|oOut[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.927

Slack        : 0.664
From Node    : dsp_waveHolder:op16|mMax[0]
To Node      : dsp_waveHolder:op16|oOut[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.929

Slack        : 0.665
From Node    : dsp_peakHolder:op14|mMax[3]
To Node      : dsp_peakHolder:op14|oOut[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 0.929

Slack        : 0.665
From Node    : dsp_peakHolder:op14|mMax[4]
To Node      : dsp_peakHolder:op14|oOut[4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.930

Slack        : 0.666
From Node    : dsp_waveHolder:op16|mMax[2]
To Node      : dsp_waveHolder:op16|oOut[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 0.933

Slack        : 0.666
From Node    : dsp_waveHolder:op16|mMax[7]
To Node      : dsp_waveHolder:op16|oOut[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 0.933

Slack        : 0.668
From Node    : dsp_peakHolder:op14|mMax[6]
To Node      : dsp_peakHolder:op14|oOut[6]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.933

Slack        : 0.670
From Node    : dsp_peakHolder:op14|mMax[7]
To Node      : dsp_peakHolder:op14|oOut[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.935
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'mCLK_50Div[3]'                                               ;
+--------------------------------------------------------------------------------+
Slack        : -0.753
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.640
Data Delay   : 2.403

Slack        : -0.753
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.640
Data Delay   : 2.403

Slack        : -0.753
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.640
Data Delay   : 2.403

Slack        : -0.753
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.640
Data Delay   : 2.403

Slack        : -0.753
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.640
Data Delay   : 2.403

Slack        : -0.473
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.615
Data Delay   : 2.658

Slack        : -0.473
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.615
Data Delay   : 2.658

Slack        : -0.461
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.608
Data Delay   : 2.663

Slack        : -0.461
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.608
Data Delay   : 2.663

Slack        : -0.461
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.608
Data Delay   : 2.663

Slack        : -0.461
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.608
Data Delay   : 2.663

Slack        : -0.461
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.608
Data Delay   : 2.663

Slack        : -0.253
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.640
Data Delay   : 2.403

Slack        : -0.253
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.640
Data Delay   : 2.403

Slack        : -0.253
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.640
Data Delay   : 2.403

Slack        : -0.253
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.640
Data Delay   : 2.403

Slack        : -0.253
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.640
Data Delay   : 2.403

Slack        : -0.238
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.621
Data Delay   : 2.899

Slack        : -0.238
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.621
Data Delay   : 2.899

Slack        : -0.238
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.621
Data Delay   : 2.899

Slack        : -0.238
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.621
Data Delay   : 2.899

Slack        : 0.027
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.615
Data Delay   : 2.658

Slack        : 0.027
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.615
Data Delay   : 2.658

Slack        : 0.039
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.608
Data Delay   : 2.663

Slack        : 0.039
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.608
Data Delay   : 2.663

Slack        : 0.039
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.608
Data Delay   : 2.663

Slack        : 0.039
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.608
Data Delay   : 2.663

Slack        : 0.039
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.608
Data Delay   : 2.663

Slack        : 0.262
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.621
Data Delay   : 2.899

Slack        : 0.262
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.621
Data Delay   : 2.899

Slack        : 0.262
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.621
Data Delay   : 2.899

Slack        : 0.262
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.621
Data Delay   : 2.899

Slack        : 0.524
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.528
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.794

Slack        : 0.532
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.798

Slack        : 0.534
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.800

Slack        : 0.536
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.802

Slack        : 0.536
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.802

Slack        : 0.665
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.931

Slack        : 0.665
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.931

Slack        : 0.669
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.935

Slack        : 0.670
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.936

Slack        : 0.672
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.938

Slack        : 0.918
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.184

Slack        : 1.058
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.324

Slack        : 1.065
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.331

Slack        : 1.173
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.439

Slack        : 1.204
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.470

Slack        : 1.210
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.476

Slack        : 1.320
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.586

Slack        : 1.361
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 1.618

Slack        : 1.361
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 1.618

Slack        : 2.028
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.294

Slack        : 2.063
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 2.331

Slack        : 2.168
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.434

Slack        : 2.169
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.435

Slack        : 2.197
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 2.454

Slack        : 2.233
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.499

Slack        : 2.246
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 2.514

Slack        : 2.255
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.004
Data Delay   : 2.525

Slack        : 2.256
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.004
Data Delay   : 2.526

Slack        : 2.271
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.004
Data Delay   : 2.533

Slack        : 2.271
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.004
Data Delay   : 2.533

Slack        : 2.300
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.566

Slack        : 2.310
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.576

Slack        : 2.310
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.576

Slack        : 2.334
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.600

Slack        : 2.352
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 2.631

Slack        : 2.358
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.624

Slack        : 2.358
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.624

Slack        : 2.373
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 2.630

Slack        : 2.393
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.006
Data Delay   : 2.653

Slack        : 2.394
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.006
Data Delay   : 2.654

Slack        : 2.397
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.004
Data Delay   : 2.667

Slack        : 2.397
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.004
Data Delay   : 2.667

Slack        : 2.415
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.681

Slack        : 2.429
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 2.693

Slack        : 2.470
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.007
Data Delay   : 2.743

Slack        : 2.477
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.007
Data Delay   : 2.750

Slack        : 2.480
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 2.744

Slack        : 2.481
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 2.745

Slack        : 2.486
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.004
Data Delay   : 2.756

Slack        : 2.487
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.004
Data Delay   : 2.757

Slack        : 2.505
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.019
Data Delay   : 2.790

Slack        : 2.514
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.019
Data Delay   : 2.799

Slack        : 2.521
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.019
Data Delay   : 2.806

Slack        : 2.571
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.837

Slack        : 2.588
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 2.867

Slack        : 2.589
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.855

Slack        : 2.592
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.023
Data Delay   : 2.881

Slack        : 2.600
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.006
Data Delay   : 2.872

Slack        : 2.601
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.006
Data Delay   : 2.873

Slack        : 2.601
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.023
Data Delay   : 2.890

Slack        : 2.608
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.023
Data Delay   : 2.897

Slack        : 2.628
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.004
Data Delay   : 2.898

Slack        : 2.628
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.004
Data Delay   : 2.898

Slack        : 2.650
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.019
Data Delay   : 2.935

Slack        : 2.652
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.013
Data Delay   : 2.905

Slack        : 2.656
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.013
Data Delay   : 2.909

Slack        : 2.660
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 2.939
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_time_generator:drv3|VGA_VS_o'                            ;
+--------------------------------------------------------------------------------+
Slack        : -0.592
From Node    : dsp_peakHolder:op15|oOut[13]
To Node      : visual_tablecloth_color:vsp51|xR[0][13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 1.116
Data Delay   : 0.790

Slack        : -0.577
From Node    : dsp_peakHolder:op15|oOut[12]
To Node      : visual_tablecloth_color:vsp51|xR[0][12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 1.116
Data Delay   : 0.805

Slack        : -0.576
From Node    : dsp_peakHolder:op15|oOut[14]
To Node      : visual_tablecloth_color:vsp51|xR[0][14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 1.116
Data Delay   : 0.806

Slack        : 0.342
From Node    : dsp_peakHolder:op14|oOut[6]
To Node      : visual_tablecloth_color:vsp51|xL[0][6]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 1.464
Data Delay   : 2.072

Slack        : 0.428
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_tablecloth_color:vsp51|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 1.473
Data Delay   : 2.167

Slack        : 0.519
From Node    : visual_peak_log:vsp28|xL[27][0]
To Node      : visual_peak_log:vsp28|xL[28][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.785

Slack        : 0.519
From Node    : visual_peak_progression:vsp24|xR[35][5]
To Node      : visual_peak_progression:vsp24|xR[36][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.785

Slack        : 0.520
From Node    : visual_peak_log:vsp28|xL[45][4]
To Node      : visual_peak_log:vsp28|xL[46][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.786

Slack        : 0.520
From Node    : visual_tablecloth_color:vsp51|xL[8][3]
To Node      : visual_tablecloth_color:vsp51|xL[9][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.786

Slack        : 0.520
From Node    : visual_peak_log:vsp28|xR[41][3]
To Node      : visual_peak_log:vsp28|xR[42][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.786

Slack        : 0.521
From Node    : visual_peak_log:vsp28|xL[16][0]
To Node      : visual_peak_log:vsp28|xL[17][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_peak_log:vsp28|xL[24][1]
To Node      : visual_peak_log:vsp28|xL[25][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_peak_log:vsp28|xL[44][2]
To Node      : visual_peak_log:vsp28|xL[45][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_peak_log:vsp28|xL[20][3]
To Node      : visual_peak_log:vsp28|xL[21][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_peak_log:vsp28|xL[28][4]
To Node      : visual_peak_log:vsp28|xL[29][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_tablecloth_color:vsp51|xR[28][2]
To Node      : visual_tablecloth_color:vsp51|xR[29][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_tablecloth_color:vsp51|xR[17][4]
To Node      : visual_tablecloth_color:vsp51|xR[18][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_tablecloth_color:vsp51|xR[12][6]
To Node      : visual_tablecloth_color:vsp51|xR[13][6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_peak_log:vsp28|xR[10][3]
To Node      : visual_peak_log:vsp28|xR[11][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_peak_log:vsp28|xR[26][3]
To Node      : visual_peak_log:vsp28|xR[27][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_peak_log:vsp28|xR[62][3]
To Node      : visual_peak_log:vsp28|xR[63][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_peak_log:vsp28|xR[34][4]
To Node      : visual_peak_log:vsp28|xR[35][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_peak_progression:vsp24|xR[51][1]
To Node      : visual_peak_progression:vsp24|xR[52][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_peak_progression:vsp24|xR[58][3]
To Node      : visual_peak_progression:vsp24|xR[59][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_peak_progression:vsp24|xR[35][4]
To Node      : visual_peak_progression:vsp24|xR[36][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.521
From Node    : visual_franticStripes:vsp41|sL[2][2]
To Node      : visual_franticStripes:vsp41|sL[1][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xL[46][0]
To Node      : visual_peak_log:vsp28|xL[47][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xL[12][1]
To Node      : visual_peak_log:vsp28|xL[13][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xL[56][2]
To Node      : visual_peak_log:vsp28|xL[57][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xL[17][3]
To Node      : visual_peak_log:vsp28|xL[18][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xL[15][4]
To Node      : visual_peak_log:vsp28|xL[16][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xL[53][4]
To Node      : visual_peak_log:vsp28|xL[54][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xL[61][4]
To Node      : visual_peak_log:vsp28|xL[62][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_tablecloth_color:vsp51|xL[1][10]
To Node      : visual_tablecloth_color:vsp51|xL[2][10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_tablecloth_color:vsp51|xR[0][2]
To Node      : visual_tablecloth_color:vsp51|xR[1][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_tablecloth_color:vsp51|xR[16][6]
To Node      : visual_tablecloth_color:vsp51|xR[17][6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_progression:vsp24|xR[14][2]
To Node      : visual_peak_progression:vsp24|xR[15][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_progression:vsp24|xR[13][5]
To Node      : visual_peak_progression:vsp24|xR[14][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_tablecloth_color:vsp51|xL[19][1]
To Node      : visual_tablecloth_color:vsp51|xL[20][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xR[21][3]
To Node      : visual_peak_log:vsp28|xR[22][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xR[38][3]
To Node      : visual_peak_log:vsp28|xR[39][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xR[5][2]
To Node      : visual_peak_log:vsp28|xR[6][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xR[37][1]
To Node      : visual_peak_log:vsp28|xR[38][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xR[39][1]
To Node      : visual_peak_log:vsp28|xR[40][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_log:vsp28|xR[58][1]
To Node      : visual_peak_log:vsp28|xR[59][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_progression:vsp24|xR[53][0]
To Node      : visual_peak_progression:vsp24|xR[54][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_progression:vsp24|xR[36][5]
To Node      : visual_peak_progression:vsp24|xR[37][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_peak_progression:vsp24|xR[48][5]
To Node      : visual_peak_progression:vsp24|xR[49][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.522
From Node    : visual_franticStripes:vsp41|sL[29][1]
To Node      : visual_franticStripes:vsp41|sL[28][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.523
From Node    : visual_peak_log:vsp28|xL[32][0]
To Node      : visual_peak_log:vsp28|xL[33][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_log:vsp28|xL[49][0]
To Node      : visual_peak_log:vsp28|xL[50][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_log:vsp28|xL[58][0]
To Node      : visual_peak_log:vsp28|xL[59][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_log:vsp28|xL[22][1]
To Node      : visual_peak_log:vsp28|xL[23][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_log:vsp28|xL[43][3]
To Node      : visual_peak_log:vsp28|xL[44][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_log:vsp28|xL[46][4]
To Node      : visual_peak_log:vsp28|xL[47][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_tablecloth_color:vsp51|xL[13][12]
To Node      : visual_tablecloth_color:vsp51|xL[14][12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_tablecloth_color:vsp51|xL[16][12]
To Node      : visual_tablecloth_color:vsp51|xL[17][12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_tablecloth_color:vsp51|xR[27][5]
To Node      : visual_tablecloth_color:vsp51|xR[28][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_tablecloth_color:vsp51|xR[20][6]
To Node      : visual_tablecloth_color:vsp51|xR[21][6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_tablecloth_color:vsp51|xR[24][7]
To Node      : visual_tablecloth_color:vsp51|xR[25][7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_tablecloth_color:vsp51|xR[25][7]
To Node      : visual_tablecloth_color:vsp51|xR[26][7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_progression:vsp24|xR[13][2]
To Node      : visual_peak_progression:vsp24|xR[14][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_tablecloth_color:vsp51|xL[24][3]
To Node      : visual_tablecloth_color:vsp51|xL[25][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_tablecloth_color:vsp51|xL[22][4]
To Node      : visual_tablecloth_color:vsp51|xL[23][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_log:vsp28|xR[46][2]
To Node      : visual_peak_log:vsp28|xR[47][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_log:vsp28|xR[18][0]
To Node      : visual_peak_log:vsp28|xR[19][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_log:vsp28|xR[10][1]
To Node      : visual_peak_log:vsp28|xR[11][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_progression:vsp24|xR[38][3]
To Node      : visual_peak_progression:vsp24|xR[39][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_progression:vsp24|xR[33][5]
To Node      : visual_peak_progression:vsp24|xR[34][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_peak_progression:vsp24|xR[41][5]
To Node      : visual_peak_progression:vsp24|xR[42][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_franticStripes:vsp41|sL[20][0]
To Node      : visual_franticStripes:vsp41|sL[19][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.523
From Node    : visual_franticStripes:vsp41|sL[13][1]
To Node      : visual_franticStripes:vsp41|sL[12][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.524
From Node    : visual_peak_log:vsp28|xL[5][1]
To Node      : visual_peak_log:vsp28|xL[6][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_log:vsp28|xL[29][1]
To Node      : visual_peak_log:vsp28|xL[30][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_log:vsp28|xL[57][2]
To Node      : visual_peak_log:vsp28|xL[58][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_log:vsp28|xL[54][3]
To Node      : visual_peak_log:vsp28|xL[55][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xL[15][10]
To Node      : visual_tablecloth_color:vsp51|xL[16][10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xL[3][12]
To Node      : visual_tablecloth_color:vsp51|xL[4][12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xR[18][1]
To Node      : visual_tablecloth_color:vsp51|xR[19][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xR[25][2]
To Node      : visual_tablecloth_color:vsp51|xR[26][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xR[3][3]
To Node      : visual_tablecloth_color:vsp51|xR[4][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xR[18][3]
To Node      : visual_tablecloth_color:vsp51|xR[19][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xR[26][6]
To Node      : visual_tablecloth_color:vsp51|xR[27][6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xR[3][7]
To Node      : visual_tablecloth_color:vsp51|xR[4][7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xR[27][7]
To Node      : visual_tablecloth_color:vsp51|xR[28][7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_progression:vsp24|xR[15][2]
To Node      : visual_peak_progression:vsp24|xR[16][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_progression:vsp24|xR[11][5]
To Node      : visual_peak_progression:vsp24|xR[12][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xL[6][0]
To Node      : visual_tablecloth_color:vsp51|xL[7][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xL[8][0]
To Node      : visual_tablecloth_color:vsp51|xL[9][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xL[1][2]
To Node      : visual_tablecloth_color:vsp51|xL[2][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xL[0][4]
To Node      : visual_tablecloth_color:vsp51|xL[1][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_tablecloth_color:vsp51|xL[10][4]
To Node      : visual_tablecloth_color:vsp51|xL[11][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_log:vsp28|xR[59][3]
To Node      : visual_peak_log:vsp28|xR[60][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_log:vsp28|xR[4][0]
To Node      : visual_peak_log:vsp28|xR[5][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_log:vsp28|xR[26][0]
To Node      : visual_peak_log:vsp28|xR[27][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_log:vsp28|xR[4][1]
To Node      : visual_peak_log:vsp28|xR[5][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_log:vsp28|xR[33][1]
To Node      : visual_peak_log:vsp28|xR[34][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_progression:vsp24|xR[33][1]
To Node      : visual_peak_progression:vsp24|xR[34][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_progression:vsp24|xR[62][3]
To Node      : visual_peak_progression:vsp24|xR[63][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.524
From Node    : visual_peak_progression:vsp24|xR[47][4]
To Node      : visual_peak_progression:vsp24|xR[48][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_BCLK'                                                    ;
+--------------------------------------------------------------------------------+
Slack        : -0.412
From Node    : iAUD_ADCDAT
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 3.378
Data Delay   : 3.232

Slack        : 0.088
From Node    : iAUD_ADCDAT
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : AUD_BCLK
Relationship : -0.500
Clock Skew   : 3.378
Data Delay   : 3.232

Slack        : 0.523
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.525
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.791

Slack        : 0.527
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.793

Slack        : 0.529
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.795

Slack        : 0.530
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.796

Slack        : 0.530
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.796

Slack        : 0.531
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.797

Slack        : 0.531
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.797

Slack        : 0.531
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.797

Slack        : 0.670
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.936

Slack        : 0.672
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.938

Slack        : 0.673
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.939

Slack        : 0.674
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.940

Slack        : 0.674
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.940

Slack        : 0.674
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.940

Slack        : 1.183
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.449

Slack        : 1.240
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.506

Slack        : 1.252
From Node    : dacWrite:drv1|dataIndex[4]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.518

Slack        : 1.457
From Node    : dacWrite:drv1|dataIndex[3]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.723

Slack        : 1.491
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.757

Slack        : 1.593
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.859

Slack        : 1.603
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.869

Slack        : 1.674
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.940

Slack        : 1.895
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.161

Slack        : 1.933
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.199

Slack        : 1.999
From Node    : dacWrite:drv1|dataIndex[3]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.265

Slack        : 2.014
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.280

Slack        : 2.094
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.360

Slack        : 2.132
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.398

Slack        : 2.213
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.479

Slack        : 2.617
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : -0.189
Data Delay   : 2.694

Slack        : 2.617
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : -0.189
Data Delay   : 2.694

Slack        : 2.617
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : -0.189
Data Delay   : 2.694

Slack        : 2.617
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : -0.189
Data Delay   : 2.694

Slack        : 2.617
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : -0.189
Data Delay   : 2.694
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'mCLK_50Div[9]'                                               ;
+--------------------------------------------------------------------------------+
Slack        : 0.280
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.458
Data Delay   : 3.254

Slack        : 0.296
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.469
Data Delay   : 3.281

Slack        : 0.296
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.469
Data Delay   : 3.281

Slack        : 0.296
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.469
Data Delay   : 3.281

Slack        : 0.303
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.456
Data Delay   : 3.275

Slack        : 0.303
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.456
Data Delay   : 3.275

Slack        : 0.303
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.456
Data Delay   : 3.275

Slack        : 0.303
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.456
Data Delay   : 3.275

Slack        : 0.303
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.456
Data Delay   : 3.275

Slack        : 0.334
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.472
Data Delay   : 3.322

Slack        : 0.334
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.472
Data Delay   : 3.322

Slack        : 0.524
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[1]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.539
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[15]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.805

Slack        : 0.542
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[2]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.808

Slack        : 0.588
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.467
Data Delay   : 3.571

Slack        : 0.588
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.467
Data Delay   : 3.571

Slack        : 0.588
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.467
Data Delay   : 3.571

Slack        : 0.588
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.467
Data Delay   : 3.571

Slack        : 0.676
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[3]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.942

Slack        : 0.680
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.946

Slack        : 0.681
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.947

Slack        : 0.731
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[12]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 0.987

Slack        : 0.780
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.458
Data Delay   : 3.254

Slack        : 0.796
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.469
Data Delay   : 3.281

Slack        : 0.796
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.469
Data Delay   : 3.281

Slack        : 0.796
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.469
Data Delay   : 3.281

Slack        : 0.803
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.456
Data Delay   : 3.275

Slack        : 0.803
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.456
Data Delay   : 3.275

Slack        : 0.803
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.456
Data Delay   : 3.275

Slack        : 0.803
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.456
Data Delay   : 3.275

Slack        : 0.803
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.456
Data Delay   : 3.275

Slack        : 0.834
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.472
Data Delay   : 3.322

Slack        : 0.834
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.472
Data Delay   : 3.322

Slack        : 0.912
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.178

Slack        : 0.927
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[10]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.193

Slack        : 0.936
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.202

Slack        : 0.939
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.205

Slack        : 0.983
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[11]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 1.239

Slack        : 1.088
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.467
Data Delay   : 3.571

Slack        : 1.088
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.467
Data Delay   : 3.571

Slack        : 1.088
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.467
Data Delay   : 3.571

Slack        : 1.088
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.467
Data Delay   : 3.571

Slack        : 1.207
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.473

Slack        : 1.208
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[9]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.474

Slack        : 1.396
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[7]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.662

Slack        : 1.468
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[4]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 1.732

Slack        : 1.471
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[5]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 1.740

Slack        : 1.626
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.892

Slack        : 1.628
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.894

Slack        : 1.628
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.894

Slack        : 1.727
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.993

Slack        : 1.813
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[6]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.079

Slack        : 1.924
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[8]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.014
Data Delay   : 2.176

Slack        : 2.007
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.273

Slack        : 2.009
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.275

Slack        : 2.009
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.275

Slack        : 2.067
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 2.323

Slack        : 2.069
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 2.325

Slack        : 2.069
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 2.325

Slack        : 2.088
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.464
Data Delay   : 5.068

Slack        : 2.123
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.389

Slack        : 2.124
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.016
Data Delay   : 2.406

Slack        : 2.125
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.391

Slack        : 2.125
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.391

Slack        : 2.170
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.456
Data Delay   : 5.142

Slack        : 2.172
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.456
Data Delay   : 5.144

Slack        : 2.172
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.456
Data Delay   : 5.144

Slack        : 2.175
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.466
Data Delay   : 5.157

Slack        : 2.195
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.467
Data Delay   : 5.178

Slack        : 2.201
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.010
Data Delay   : 2.477

Slack        : 2.265
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.016
Data Delay   : 2.547

Slack        : 2.330
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.467
Data Delay   : 5.313

Slack        : 2.345
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.010
Data Delay   : 2.621

Slack        : 2.505
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.016
Data Delay   : 2.787

Slack        : 2.508
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 2.777

Slack        : 2.515
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.466
Data Delay   : 5.497

Slack        : 2.537
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.016
Data Delay   : 2.819

Slack        : 2.560
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 2.834

Slack        : 2.565
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.006
Data Delay   : 2.837

Slack        : 2.579
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 2.835

Slack        : 2.582
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.010
Data Delay   : 2.858

Slack        : 2.588
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.464
Data Delay   : 5.068

Slack        : 2.596
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 2.875

Slack        : 2.599
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.011
Data Delay   : 2.876

Slack        : 2.599
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 2.855

Slack        : 2.600
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.472
Data Delay   : 5.588

Slack        : 2.601
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 2.857

Slack        : 2.602
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 2.881

Slack        : 2.602
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.011
Data Delay   : 2.879

Slack        : 2.611
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 2.890

Slack        : 2.621
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.016
Data Delay   : 2.903

Slack        : 2.629
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.006
Data Delay   : 2.889

Slack        : 2.642
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.908

Slack        : 2.646
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.016
Data Delay   : 2.928

Slack        : 2.668
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.472
Data Delay   : 5.656

Slack        : 2.670
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.456
Data Delay   : 5.142

Slack        : 2.672
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.456
Data Delay   : 5.144

Slack        : 2.672
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.456
Data Delay   : 5.144

Slack        : 2.675
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.466
Data Delay   : 5.157

Slack        : 2.695
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.467
Data Delay   : 5.178
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'wm8731Config:comp1|mI2C_CTRL_CLK'                            ;
+--------------------------------------------------------------------------------+
Slack        : 0.519
From Node    : wm8731Config:comp1|mI2C_DATA[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.785

Slack        : 0.519
From Node    : wm8731Config:comp1|mI2C_DATA[9]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[9]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.785

Slack        : 0.520
From Node    : wm8731Config:comp1|mI2C_DATA[6]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[6]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.786

Slack        : 0.521
From Node    : wm8731Config:comp1|mI2C_DATA[2]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.787

Slack        : 0.523
From Node    : wm8731Config:comp1|mI2C_DATA[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[12]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.789

Slack        : 0.524
From Node    : wm8731Config:comp1|mI2C_DATA[3]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.790

Slack        : 0.525
From Node    : wm8731Config:comp1|mI2C_DATA[4]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.791

Slack        : 0.658
From Node    : wm8731Config:comp1|mI2C_DATA[1]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.924

Slack        : 0.660
From Node    : wm8731Config:comp1|mI2C_DATA[11]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[11]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.926

Slack        : 0.667
From Node    : wm8731Config:comp1|mI2C_DATA[10]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[10]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.933

Slack        : 0.925
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.191

Slack        : 0.931
From Node    : wm8731Config:comp1|I2C_Controller:u0|SCLK
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.197

Slack        : 0.937
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.203

Slack        : 0.943
From Node    : wm8731Config:comp1|mSetup_ST.0001
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.209

Slack        : 0.960
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.226

Slack        : 0.986
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.252

Slack        : 1.035
From Node    : wm8731Config:comp1|LUT_INDEX[5]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.301

Slack        : 1.074
From Node    : wm8731Config:comp1|mSetup_ST.0001
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.340

Slack        : 1.084
From Node    : wm8731Config:comp1|mSetup_ST.0010
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.350

Slack        : 1.122
From Node    : wm8731Config:comp1|I2C_Controller:u0|SDO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.388

Slack        : 1.131
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.399

Slack        : 1.167
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.435

Slack        : 1.172
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.440

Slack        : 1.177
From Node    : wm8731Config:comp1|mSetup_ST.0000
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.443

Slack        : 1.187
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 1.452

Slack        : 1.188
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.454

Slack        : 1.189
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 1.454

Slack        : 1.189
From Node    : wm8731Config:comp1|mSetup_ST.0001
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.455

Slack        : 1.192
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 1.457

Slack        : 1.194
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 1.459

Slack        : 1.200
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.466

Slack        : 1.206
From Node    : wm8731Config:comp1|I2C_Controller:u0|ACK2
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.472

Slack        : 1.210
From Node    : wm8731Config:comp1|I2C_Controller:u0|END
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.476

Slack        : 1.211
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 1.476

Slack        : 1.212
From Node    : wm8731Config:comp1|I2C_Controller:u0|ACK1
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.478

Slack        : 1.222
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.488

Slack        : 1.229
From Node    : wm8731Config:comp1|mSetup_ST.0010
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.495

Slack        : 1.237
From Node    : wm8731Config:comp1|LUT_INDEX[4]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.503

Slack        : 1.258
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.524

Slack        : 1.292
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 1.559

Slack        : 1.312
From Node    : wm8731Config:comp1|LUT_INDEX[3]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.578

Slack        : 1.330
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 1.609

Slack        : 1.330
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 1.609

Slack        : 1.330
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 1.609

Slack        : 1.330
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 1.609

Slack        : 1.330
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 1.609

Slack        : 1.330
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 1.609

Slack        : 1.348
From Node    : wm8731Config:comp1|mSetup_ST.0001
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.614

Slack        : 1.366
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.632

Slack        : 1.366
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.632

Slack        : 1.366
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.632

Slack        : 1.366
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.632

Slack        : 1.366
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.632

Slack        : 1.387
From Node    : wm8731Config:comp1|I2C_Controller:u0|ACK3
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.653

Slack        : 1.430
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 1.705

Slack        : 1.434
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 1.701

Slack        : 1.440
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.706

Slack        : 1.448
From Node    : wm8731Config:comp1|mSetup_ST.0010
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.716

Slack        : 1.484
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.750

Slack        : 1.504
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.770

Slack        : 1.536
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.802

Slack        : 1.553
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 1.828

Slack        : 1.575
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.011
Data Delay   : 1.852

Slack        : 1.589
From Node    : wm8731Config:comp1|LUT_INDEX[3]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.855

Slack        : 1.595
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.861

Slack        : 1.603
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.869

Slack        : 1.604
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.870

Slack        : 1.606
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 1.880

Slack        : 1.634
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.011
Data Delay   : 1.911

Slack        : 1.642
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 1.916

Slack        : 1.643
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.909

Slack        : 1.643
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.011
Data Delay   : 1.920

Slack        : 1.648
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 1.922

Slack        : 1.649
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 1.923

Slack        : 1.649
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 1.923

Slack        : 1.652
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.918

Slack        : 1.664
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.930

Slack        : 1.681
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 1.956

Slack        : 1.687
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.953

Slack        : 1.712
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 1.979

Slack        : 1.728
From Node    : wm8731Config:comp1|LUT_INDEX[4]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.994

Slack        : 1.757
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.011
Data Delay   : 2.034

Slack        : 1.765
From Node    : wm8731Config:comp1|LUT_INDEX[3]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.031

Slack        : 1.768
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.034

Slack        : 1.769
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 2.026

Slack        : 1.775
From Node    : wm8731Config:comp1|I2C_Controller:u0|END
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.013
Data Delay   : 2.028

Slack        : 1.779
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 2.053

Slack        : 1.779
From Node    : wm8731Config:comp1|I2C_Controller:u0|END
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.013
Data Delay   : 2.032

Slack        : 1.784
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.050

Slack        : 1.793
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.011
Data Delay   : 2.070

Slack        : 1.793
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 2.068

Slack        : 1.798
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.011
Data Delay   : 2.075

Slack        : 1.798
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.011
Data Delay   : 2.075

Slack        : 1.807
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.073

Slack        : 1.812
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 2.086

Slack        : 1.814
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 2.088

Slack        : 1.818
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 2.092

Slack        : 1.821
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 2.095

Slack        : 1.827
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.093

Slack        : 1.828
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 2.094
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_ADCLRCK'                                                 ;
+--------------------------------------------------------------------------------+
Slack        : 0.788
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|oRData[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.075
Data Delay   : 0.979

Slack        : 0.808
From Node    : adcRead:drv2|dataBuff[15]
To Node      : adcRead:drv2|oRData[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.075
Data Delay   : 0.999

Slack        : 0.820
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|oRData[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.075
Data Delay   : 1.011

Slack        : 1.031
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|oRData[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.050
Data Delay   : 1.247

Slack        : 1.031
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|oRData[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.050
Data Delay   : 1.247

Slack        : 1.034
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|oRData[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.050
Data Delay   : 1.250

Slack        : 1.044
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|oRData[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.050
Data Delay   : 1.260

Slack        : 1.051
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|oRData[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.074
Data Delay   : 1.243

Slack        : 1.053
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|oRData[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.074
Data Delay   : 1.245

Slack        : 1.072
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|oRData[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.074
Data Delay   : 1.264

Slack        : 1.073
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|oRData[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.074
Data Delay   : 1.265

Slack        : 1.188
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|oRData[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.074
Data Delay   : 1.380

Slack        : 1.198
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|oRData[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.075
Data Delay   : 1.389

Slack        : 1.287
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|oLData[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.074
Data Delay   : 0.979

Slack        : 1.304
From Node    : adcRead:drv2|dataBuff[15]
To Node      : adcRead:drv2|oLData[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.074
Data Delay   : 0.996

Slack        : 1.311
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|oRData[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.056
Data Delay   : 1.521

Slack        : 1.320
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|oLData[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.074
Data Delay   : 1.012

Slack        : 1.327
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|oRData[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.056
Data Delay   : 1.537

Slack        : 1.531
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|oLData[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.051
Data Delay   : 1.246

Slack        : 1.532
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|oLData[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.051
Data Delay   : 1.247

Slack        : 1.538
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|oLData[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.051
Data Delay   : 1.253

Slack        : 1.549
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|oLData[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.051
Data Delay   : 1.264

Slack        : 1.550
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|oLData[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.075
Data Delay   : 1.241

Slack        : 1.554
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|oLData[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.075
Data Delay   : 1.245

Slack        : 1.574
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|oLData[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.075
Data Delay   : 1.265

Slack        : 1.576
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|oLData[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.075
Data Delay   : 1.267

Slack        : 1.685
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|oLData[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.075
Data Delay   : 1.376

Slack        : 1.699
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|oLData[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.074
Data Delay   : 1.391

Slack        : 1.810
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|oLData[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.058
Data Delay   : 1.518

Slack        : 1.825
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|oLData[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.058
Data Delay   : 1.533

Slack        : 1.966
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|oRData[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.056
Data Delay   : 2.176

Slack        : 2.469
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|oLData[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.058
Data Delay   : 2.177
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Recovery: 'iCLK_50'                                                 ;
+--------------------------------------------------------------------------------+
Slack        : -9.191
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 10.252

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.920
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 9.974

Slack        : -8.908
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 9.960

Slack        : -8.908
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 9.960

Slack        : -8.908
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 9.960

Slack        : -8.908
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 9.960

Slack        : -8.134
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 9.195

Slack        : -7.998
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 9.059

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.863
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.917

Slack        : -7.855
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 8.916

Slack        : -7.851
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.903

Slack        : -7.851
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.903

Slack        : -7.851
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.903

Slack        : -7.851
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.903

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.727
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.781

Slack        : -7.715
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.767

Slack        : -7.715
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.767

Slack        : -7.715
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.767

Slack        : -7.715
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.767

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.584
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.638

Slack        : -7.572
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.624

Slack        : -7.572
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.624

Slack        : -7.572
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.624

Slack        : -7.572
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.624

Slack        : -7.536
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 8.597

Slack        : -7.522
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 8.571

Slack        : -7.493
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 8.542

Slack        : -7.490
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 8.551

Slack        : -7.446
From Node    : resetManager:rstMan|cnt[0]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 8.495

Slack        : -7.396
From Node    : resetManager:rstMan|cnt[23]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 8.457

Slack        : -7.391
From Node    : resetManager:rstMan|cnt[4]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 8.440

Slack        : -7.347
From Node    : resetManager:rstMan|cnt[11]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 8.396

Slack        : -7.271
From Node    : resetManager:rstMan|cnt[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.013
Data Delay   : 8.320

Slack        : -7.266
From Node    : resetManager:rstMan|cnt[21]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.025
Data Delay   : 8.327

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.265
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.018
Data Delay   : 8.319

Slack        : -7.253
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.305

Slack        : -7.253
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.305

Slack        : -7.253
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.305

Slack        : -7.253
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 8.305

Slack        : -7.251
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 8.293

Slack        : -7.251
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 8.293

Slack        : -7.251
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 8.293

Slack        : -7.251
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 8.293

Slack        : -7.251
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 8.293

Slack        : -7.251
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 8.293
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Recovery: 'AUD_BCLK'                                                ;
+--------------------------------------------------------------------------------+
Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -7.947
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 9.568

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.890
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.511

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.754
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.375

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.611
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 8.232

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.292
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.585
Data Delay   : 7.913

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.278
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.887

Slack        : -6.249
From Node    : resetManager:rstMan|cnt[8]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.858

Slack        : -6.249
From Node    : resetManager:rstMan|cnt[8]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.858

Slack        : -6.249
From Node    : resetManager:rstMan|cnt[8]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.858

Slack        : -6.249
From Node    : resetManager:rstMan|cnt[8]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.573
Data Delay   : 7.858
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Recovery: 'wm8731Config:comp1|mI2C_CTRL_CLK'                        ;
+--------------------------------------------------------------------------------+
Slack        : -6.519
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 10.494

Slack        : -6.519
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 10.494

Slack        : -6.519
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 10.494

Slack        : -6.519
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 10.494

Slack        : -6.294
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 10.291

Slack        : -6.294
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 10.291

Slack        : -6.294
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 10.291

Slack        : -6.275
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.941
Data Delay   : 10.252

Slack        : -6.266
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 10.254

Slack        : -6.266
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 10.254

Slack        : -6.266
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 10.254

Slack        : -6.266
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 10.254

Slack        : -6.266
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 10.254

Slack        : -6.266
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 10.254

Slack        : -6.266
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 10.254

Slack        : -6.090
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.953
Data Delay   : 10.079

Slack        : -6.090
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.953
Data Delay   : 10.079

Slack        : -5.992
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 9.960

Slack        : -5.992
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 9.960

Slack        : -5.992
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 9.960

Slack        : -5.992
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 9.960

Slack        : -5.992
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 9.960

Slack        : -5.462
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.437

Slack        : -5.462
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.437

Slack        : -5.462
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.437

Slack        : -5.462
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.437

Slack        : -5.326
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.301

Slack        : -5.326
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.301

Slack        : -5.326
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.301

Slack        : -5.326
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.301

Slack        : -5.237
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 9.234

Slack        : -5.237
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 9.234

Slack        : -5.237
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 9.234

Slack        : -5.218
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.941
Data Delay   : 9.195

Slack        : -5.209
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.197

Slack        : -5.209
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.197

Slack        : -5.209
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.197

Slack        : -5.209
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.197

Slack        : -5.209
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.197

Slack        : -5.209
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.197

Slack        : -5.209
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.197

Slack        : -5.183
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.158

Slack        : -5.183
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.158

Slack        : -5.183
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.158

Slack        : -5.183
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 9.158

Slack        : -5.101
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 9.098

Slack        : -5.101
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 9.098

Slack        : -5.101
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 9.098

Slack        : -5.082
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.941
Data Delay   : 9.059

Slack        : -5.073
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.061

Slack        : -5.073
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.061

Slack        : -5.073
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.061

Slack        : -5.073
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.061

Slack        : -5.073
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.061

Slack        : -5.073
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.061

Slack        : -5.073
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 9.061

Slack        : -5.033
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.953
Data Delay   : 9.022

Slack        : -5.033
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.953
Data Delay   : 9.022

Slack        : -4.958
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 8.955

Slack        : -4.958
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 8.955

Slack        : -4.958
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.961
Data Delay   : 8.955

Slack        : -4.939
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.941
Data Delay   : 8.916

Slack        : -4.935
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 8.903

Slack        : -4.935
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 8.903

Slack        : -4.935
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 8.903

Slack        : -4.935
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 8.903

Slack        : -4.935
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 8.903

Slack        : -4.930
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 8.918

Slack        : -4.930
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 8.918

Slack        : -4.930
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 8.918

Slack        : -4.930
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 8.918

Slack        : -4.930
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 8.918

Slack        : -4.930
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 8.918

Slack        : -4.930
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.952
Data Delay   : 8.918

Slack        : -4.897
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.953
Data Delay   : 8.886

Slack        : -4.897
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.953
Data Delay   : 8.886

Slack        : -4.864
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 8.839

Slack        : -4.864
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 8.839

Slack        : -4.864
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 8.839

Slack        : -4.864
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 8.839

Slack        : -4.850
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.927
Data Delay   : 8.813

Slack        : -4.850
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.927
Data Delay   : 8.813

Slack        : -4.850
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.927
Data Delay   : 8.813

Slack        : -4.850
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.927
Data Delay   : 8.813

Slack        : -4.821
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.927
Data Delay   : 8.784

Slack        : -4.821
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.927
Data Delay   : 8.784

Slack        : -4.821
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.927
Data Delay   : 8.784

Slack        : -4.821
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.927
Data Delay   : 8.784

Slack        : -4.818
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 8.793

Slack        : -4.818
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 8.793

Slack        : -4.818
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 8.793

Slack        : -4.818
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.939
Data Delay   : 8.793

Slack        : -4.799
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 8.767

Slack        : -4.799
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 8.767

Slack        : -4.799
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 8.767

Slack        : -4.799
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 8.767

Slack        : -4.799
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.932
Data Delay   : 8.767

Slack        : -4.774
From Node    : resetManager:rstMan|cnt[0]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.927
Data Delay   : 8.737

Slack        : -4.774
From Node    : resetManager:rstMan|cnt[0]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.927
Data Delay   : 8.737

Slack        : -4.774
From Node    : resetManager:rstMan|cnt[0]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 2.927
Data Delay   : 8.737
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Recovery: 'mCLK_50Div[9]'                                           ;
+--------------------------------------------------------------------------------+
Slack        : -2.114
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : -2.114
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : -2.114
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : -2.114
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : -2.114
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.467
Data Delay   : 5.367

Slack        : -2.114
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.467
Data Delay   : 5.367

Slack        : -2.114
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : -2.114
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : -2.114
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : -2.114
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : -2.113
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.464
Data Delay   : 5.363

Slack        : -2.096
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.466
Data Delay   : 5.348

Slack        : -2.096
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.466
Data Delay   : 5.348

Slack        : -2.096
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.456
Data Delay   : 5.338

Slack        : -2.096
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.456
Data Delay   : 5.338

Slack        : -2.096
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 2.456
Data Delay   : 5.338

Slack        : -1.614
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : -1.614
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : -1.614
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : -1.614
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : -1.614
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.467
Data Delay   : 5.367

Slack        : -1.614
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.467
Data Delay   : 5.367

Slack        : -1.614
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : -1.614
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : -1.614
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : -1.614
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : -1.613
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.464
Data Delay   : 5.363

Slack        : -1.596
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.466
Data Delay   : 5.348

Slack        : -1.596
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.466
Data Delay   : 5.348

Slack        : -1.596
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.456
Data Delay   : 5.338

Slack        : -1.596
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.456
Data Delay   : 5.338

Slack        : -1.596
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 2.456
Data Delay   : 5.338
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Recovery: 'mCLK_50Div[3]'                                           ;
+--------------------------------------------------------------------------------+
Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.615
Data Delay   : 5.344

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.617
Data Delay   : 5.346

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.615
Data Delay   : 5.344

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.617
Data Delay   : 5.346

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : -1.943
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.615
Data Delay   : 5.344

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.617
Data Delay   : 5.346

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.615
Data Delay   : 5.344

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.617
Data Delay   : 5.346

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : -1.443
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 2.640
Data Delay   : 5.369
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Recovery: 'vga_time_generator:drv3|CounterX[2]'                     ;
+--------------------------------------------------------------------------------+
Slack        : 0.323
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.895
Data Delay   : 5.358

Slack        : 0.323
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.323
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.323
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.323
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.323
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.323
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.895
Data Delay   : 5.358

Slack        : 0.323
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.323
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.323
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.323
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.324
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : 0.324
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : 0.324
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.894
Data Delay   : 5.356

Slack        : 0.324
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : 0.324
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : 0.823
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.895
Data Delay   : 5.358

Slack        : 0.823
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.823
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.823
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.823
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.823
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.823
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.895
Data Delay   : 5.358

Slack        : 0.823
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.823
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.823
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.823
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.824
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : 0.824
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : 0.824
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.894
Data Delay   : 5.356

Slack        : 0.824
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : 0.824
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 4.903
Data Delay   : 5.365
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Removal: 'vga_time_generator:drv3|CounterX[2]'                      ;
+--------------------------------------------------------------------------------+
Slack        : -0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : -0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : -0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.894
Data Delay   : 5.356

Slack        : -0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : -0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : -0.053
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.895
Data Delay   : 5.358

Slack        : -0.053
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : -0.053
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : -0.053
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : -0.053
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : -0.053
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : -0.053
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.895
Data Delay   : 5.358

Slack        : -0.053
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : -0.053
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : -0.053
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : -0.053
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : 0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : 0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.894
Data Delay   : 5.356

Slack        : 0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : 0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.903
Data Delay   : 5.365

Slack        : 0.447
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.895
Data Delay   : 5.358

Slack        : 0.447
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.447
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.447
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.447
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.447
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.447
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.895
Data Delay   : 5.358

Slack        : 0.447
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.897
Data Delay   : 5.360

Slack        : 0.447
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.447
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.901
Data Delay   : 5.364

Slack        : 0.447
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.901
Data Delay   : 5.364
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Removal: 'mCLK_50Div[3]'                                            ;
+--------------------------------------------------------------------------------+
Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.615
Data Delay   : 5.344

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.617
Data Delay   : 5.346

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.615
Data Delay   : 5.344

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.617
Data Delay   : 5.346

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : 2.213
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.615
Data Delay   : 5.344

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.617
Data Delay   : 5.346

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.615
Data Delay   : 5.344

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.617
Data Delay   : 5.346

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.608
Data Delay   : 5.337

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.621
Data Delay   : 5.350

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.640
Data Delay   : 5.369

Slack        : 2.713
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 2.640
Data Delay   : 5.369
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Removal: 'mCLK_50Div[9]'                                            ;
+--------------------------------------------------------------------------------+
Slack        : 2.366
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.466
Data Delay   : 5.348

Slack        : 2.366
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.466
Data Delay   : 5.348

Slack        : 2.366
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.456
Data Delay   : 5.338

Slack        : 2.366
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.456
Data Delay   : 5.338

Slack        : 2.366
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.456
Data Delay   : 5.338

Slack        : 2.383
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.464
Data Delay   : 5.363

Slack        : 2.384
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : 2.384
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : 2.384
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : 2.384
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : 2.384
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.467
Data Delay   : 5.367

Slack        : 2.384
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.467
Data Delay   : 5.367

Slack        : 2.384
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : 2.384
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : 2.384
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : 2.384
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : 2.866
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.466
Data Delay   : 5.348

Slack        : 2.866
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.466
Data Delay   : 5.348

Slack        : 2.866
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.456
Data Delay   : 5.338

Slack        : 2.866
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.456
Data Delay   : 5.338

Slack        : 2.866
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.456
Data Delay   : 5.338

Slack        : 2.883
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.464
Data Delay   : 5.363

Slack        : 2.884
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : 2.884
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : 2.884
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : 2.884
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.469
Data Delay   : 5.369

Slack        : 2.884
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.467
Data Delay   : 5.367

Slack        : 2.884
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.467
Data Delay   : 5.367

Slack        : 2.884
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : 2.884
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : 2.884
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.472
Data Delay   : 5.372

Slack        : 2.884
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 2.469
Data Delay   : 5.369
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Removal: 'wm8731Config:comp1|mI2C_CTRL_CLK'                         ;
+--------------------------------------------------------------------------------+
Slack        : 3.457
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.651

Slack        : 3.457
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.651

Slack        : 3.457
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.651

Slack        : 3.457
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.651

Slack        : 3.457
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.651

Slack        : 3.555
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 6.770

Slack        : 3.555
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 6.770

Slack        : 3.586
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.780

Slack        : 3.586
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.780

Slack        : 3.586
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.780

Slack        : 3.586
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.780

Slack        : 3.586
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.780

Slack        : 3.683
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.877

Slack        : 3.683
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.877

Slack        : 3.683
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.877

Slack        : 3.683
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.877

Slack        : 3.683
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.877

Slack        : 3.684
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 6.899

Slack        : 3.684
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 6.899

Slack        : 3.706
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.900

Slack        : 3.706
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.900

Slack        : 3.706
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.900

Slack        : 3.706
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.900

Slack        : 3.706
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 6.900

Slack        : 3.731
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 6.945

Slack        : 3.731
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 6.945

Slack        : 3.731
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 6.945

Slack        : 3.731
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 6.945

Slack        : 3.731
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 6.945

Slack        : 3.731
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 6.945

Slack        : 3.731
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 6.945

Slack        : 3.740
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.937
Data Delay   : 6.943

Slack        : 3.759
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 6.982

Slack        : 3.759
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 6.982

Slack        : 3.759
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 6.982

Slack        : 3.781
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 6.996

Slack        : 3.781
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 6.996

Slack        : 3.804
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 7.019

Slack        : 3.804
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 7.019

Slack        : 3.840
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.034

Slack        : 3.840
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.034

Slack        : 3.840
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.034

Slack        : 3.840
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.034

Slack        : 3.840
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.034

Slack        : 3.860
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.074

Slack        : 3.860
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.074

Slack        : 3.860
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.074

Slack        : 3.860
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.074

Slack        : 3.860
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.074

Slack        : 3.860
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.074

Slack        : 3.860
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.074

Slack        : 3.869
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.937
Data Delay   : 7.072

Slack        : 3.888
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 7.111

Slack        : 3.888
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 7.111

Slack        : 3.888
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 7.111

Slack        : 3.913
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.107

Slack        : 3.913
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.107

Slack        : 3.913
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.107

Slack        : 3.913
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.107

Slack        : 3.913
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.107

Slack        : 3.933
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.127

Slack        : 3.933
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.127

Slack        : 3.933
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.127

Slack        : 3.933
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.127

Slack        : 3.933
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.127

Slack        : 3.938
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 7.153

Slack        : 3.938
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 7.153

Slack        : 3.957
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.171

Slack        : 3.957
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.171

Slack        : 3.957
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.171

Slack        : 3.957
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.171

Slack        : 3.957
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.171

Slack        : 3.957
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.171

Slack        : 3.957
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.171

Slack        : 3.966
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.937
Data Delay   : 7.169

Slack        : 3.975
From Node    : resetManager:rstMan|cnt[18]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.169

Slack        : 3.975
From Node    : resetManager:rstMan|cnt[18]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.169

Slack        : 3.975
From Node    : resetManager:rstMan|cnt[18]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.169

Slack        : 3.975
From Node    : resetManager:rstMan|cnt[18]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.169

Slack        : 3.975
From Node    : resetManager:rstMan|cnt[18]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.928
Data Delay   : 7.169

Slack        : 3.980
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.194

Slack        : 3.980
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.194

Slack        : 3.980
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.194

Slack        : 3.980
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.194

Slack        : 3.980
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.194

Slack        : 3.980
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.194

Slack        : 3.980
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.948
Data Delay   : 7.194

Slack        : 3.984
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.935
Data Delay   : 7.185

Slack        : 3.984
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.935
Data Delay   : 7.185

Slack        : 3.984
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.935
Data Delay   : 7.185

Slack        : 3.984
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.935
Data Delay   : 7.185

Slack        : 3.985
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 7.208

Slack        : 3.985
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 7.208

Slack        : 3.985
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 7.208

Slack        : 3.989
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.937
Data Delay   : 7.192

Slack        : 4.008
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 7.231

Slack        : 4.008
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 7.231

Slack        : 4.008
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.957
Data Delay   : 7.231

Slack        : 4.011
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 7.226

Slack        : 4.011
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 2.949
Data Delay   : 7.226
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Removal: 'AUD_BCLK'                                                 ;
+--------------------------------------------------------------------------------+
Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.412
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.259

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.541
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.388

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.638
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.485

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.661
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.508

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.795
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.642

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.868
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.715

Slack        : 5.888
From Node    : resetManager:rstMan|cnt[17]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.735

Slack        : 5.888
From Node    : resetManager:rstMan|cnt[17]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.735

Slack        : 5.888
From Node    : resetManager:rstMan|cnt[17]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.735

Slack        : 5.888
From Node    : resetManager:rstMan|cnt[17]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.581
Data Delay   : 6.735
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Removal: 'iCLK_50'                                                  ;
+--------------------------------------------------------------------------------+
Slack        : 6.373
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.651

Slack        : 6.373
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.651

Slack        : 6.373
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.651

Slack        : 6.373
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.651

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.385
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.665

Slack        : 6.502
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.780

Slack        : 6.502
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.780

Slack        : 6.502
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.780

Slack        : 6.502
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.780

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.514
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.794

Slack        : 6.599
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.877

Slack        : 6.599
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.877

Slack        : 6.599
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.877

Slack        : 6.599
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.877

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.611
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.891

Slack        : 6.622
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.900

Slack        : 6.622
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.900

Slack        : 6.622
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.900

Slack        : 6.622
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 6.900

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.634
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 6.914

Slack        : 6.656
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.021
Data Delay   : 6.943

Slack        : 6.756
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 7.034

Slack        : 6.756
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 7.034

Slack        : 6.756
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 7.034

Slack        : 6.756
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 7.034

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.768
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.048

Slack        : 6.785
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.021
Data Delay   : 7.072

Slack        : 6.829
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 7.107

Slack        : 6.829
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 7.107

Slack        : 6.829
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 7.107

Slack        : 6.829
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 7.107

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.841
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 7.121

Slack        : 6.849
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 7.127

Slack        : 6.849
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 7.127
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_time_generator:drv3|CounterX[3]'          ;
+--------------------------------------------------------------------------------+
Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][0]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][0]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][1]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][1]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][2]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][2]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][3]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][3]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][4]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][4]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][5]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][5]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][6]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][6]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][7]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][7]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][8]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][8]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][9]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][9]

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][0]|dataa

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][0]|dataa

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][0]~104|combout

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][0]~104|combout

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][1]|datac

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][1]|datac

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][2]|dataa

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][2]|dataa

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][3]|datac

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][3]|datac

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][4]|datac

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][4]|datac

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][5]|datab

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][5]|datab

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][6]|dataa

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][6]|dataa

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][7]|dataa

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][7]|dataa

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][8]|dataa

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][8]|dataa

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][9]|datab

Slack          : -4.138
Actual Width   : -4.138
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][9]|datab

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][0]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][0]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][1]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][1]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][2]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][2]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][3]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][3]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][4]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][4]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][5]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][5]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][6]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][6]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][7]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][7]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][8]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][8]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][9]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][9]

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][0]|dataa

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][0]|dataa

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][0]~121|combout

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][0]~121|combout

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][1]|datad

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][1]|datad

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][2]|datac

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][2]|datac

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][3]|datab

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][3]|datab

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][4]|datad

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][4]|datad

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][5]|datac

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][5]|datac

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][6]|datac

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][6]|datac

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][7]|datac

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][7]|datac

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][8]|datab

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][8]|datab

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][9]|datab

Slack          : -3.768
Actual Width   : -3.768
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][9]|datab

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][0]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][0]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][1]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][1]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][2]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][2]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][3]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][3]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][4]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][4]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][5]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][5]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][6]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][6]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][7]

Slack          : -3.660
Actual Width   : -3.660
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][7]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_ADCLRCK'                                  ;
+--------------------------------------------------------------------------------+
Slack          : -1.777
Actual Width   : 1.000
Required Width : 2.777
Type           : Port Rate
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : AUD_ADCLRCK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : AUD_ADCLRCK|combout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : AUD_ADCLRCK|combout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oRData[0]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_BCLK'                                     ;
+--------------------------------------------------------------------------------+
Slack          : -1.777
Actual Width   : 1.000
Required Width : 2.777
Type           : Port Rate
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : AUD_BCLK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|sync

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|sync

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : AUD_BCLK|combout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : AUD_BCLK|combout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|sync|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|sync|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[9]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                      ;
+--------------------------------------------------------------------------------+
Slack          : -1.380
Actual Width   : 1.000
Required Width : 2.380
Type           : Port Rate
Clock          : iCLK_50
Clock Edge     : Rise
Target         : iCLK_50

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : VGAClkDiv[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : VGAClkDiv[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : VGAClkDiv[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : VGAClkDiv[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mVGA_CLK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mVGA_CLK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[16]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[16]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[17]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[17]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[18]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[18]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[19]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[19]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[20]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[20]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[21]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[21]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[22]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[22]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[23]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[23]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[24]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[24]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[25]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[25]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[26]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[26]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[27]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[27]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[28]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[28]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[29]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[29]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[30]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[30]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[31]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[31]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[13]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iAUD_ADCDAT'                                  ;
+--------------------------------------------------------------------------------+
Slack          : -1.222
Actual Width   : 1.000
Required Width : 2.222
Type           : Port Rate
Clock          : iAUD_ADCDAT
Clock Edge     : Rise
Target         : iAUD_ADCDAT

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|moCLK_prev

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|moCLK_prev

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[12]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_time_generator:drv3|VGA_VS_o'             ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[24][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[24][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[24][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[24][1]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_time_generator:drv3|VGA_HS_o'             ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_BLANK_VS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_BLANK_VS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_VS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_VS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[7]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'wm8731Config:comp1|mI2C_CTRL_CLK'             ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK1

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK1

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK2

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK2

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK3

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK3

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|END

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|END

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SCLK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SCLK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SDO

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SDO

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_GO

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_GO

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0000

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0000

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0001

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0001

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0010

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0010

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|mI2C_CTRL_CLK|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|mI2C_CTRL_CLK|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|mI2C_CTRL_CLK~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|mI2C_CTRL_CLK~clkctrl|inclk[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mCLK_50Div[3]'                                ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[8]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mCLK_50Div[9]'                                ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|r[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|r[0]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_time_generator:drv3|CounterX[2]'          ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][1]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][1]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][2]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][2]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][3]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][3]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][4]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][4]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][5]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][5]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][6]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][6]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][7]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][7]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][8]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][8]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][1]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][1]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][2]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][2]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][3]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][3]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][4]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][4]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][5]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][5]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][6]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][6]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][7]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][7]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][8]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][8]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[11][0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[11][0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mVGA_CLK'                                     ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_BLANK_HS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_BLANK_HS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_HS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_HS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|VGA_BLANK_HS_o|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|VGA_BLANK_HS_o|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|VGA_HS_o|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|VGA_HS_o|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : mVGA_CLK|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : mVGA_CLK|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : mVGA_CLK~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : mVGA_CLK~clkctrl|inclk[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : iAUD_ADCDAT
Clock Port      : AUD_BCLK
Rise            : -0.182
Fall            : -0.182
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : AUD_DACLRCK
Clock Port      : AUD_BCLK
Rise            : 2.020
Fall            : 2.020
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : iKEY[*]
Clock Port      : iCLK_50
Rise            : 2.724
Fall            : 2.724
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  iKEY[3]
Clock Port      : iCLK_50
Rise            : 2.724
Fall            : 2.724
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : -2.222
Fall            : -2.222
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : iAUD_ADCDAT
Clock Port      : AUD_BCLK
Rise            : 0.412
Fall            : 0.412
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : AUD_DACLRCK
Clock Port      : AUD_BCLK
Rise            : 0.305
Fall            : 0.305
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : iKEY[*]
Clock Port      : iCLK_50
Rise            : -0.955
Fall            : -0.955
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  iKEY[3]
Clock Port      : iCLK_50
Rise            : -0.955
Fall            : -0.955
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 2.759
Fall            : 2.759
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 15.293
Fall            : 15.293
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 5.721
Fall            : 5.721
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 15.293
Fall            : 15.293
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 15.083
Fall            : 15.083
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 15.970
Fall            : 15.970
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 6.464
Fall            : 6.464
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 15.970
Fall            : 15.970
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 19.521
Fall            : 19.521
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 15.575
Fall            : 15.575
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 18.493
Fall            : 18.493
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 18.655
Fall            : 18.655
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 19.482
Fall            : 19.482
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 19.521
Fall            : 19.521
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 19.396
Fall            : 19.396
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 17.007
Fall            : 17.007
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 17.241
Fall            : 17.241
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 17.214
Fall            : 17.214
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 17.551
Fall            : 17.551
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 16.254
Fall            : 16.254
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 16.021
Fall            : 16.021
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 17.512
Fall            : 17.512
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 17.731
Fall            : 17.731
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 18.091
Fall            : 18.091
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[17]
Clock Port      : AUD_ADCLRCK
Rise            : 11.976
Fall            : 11.976
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 15.231
Fall            : 15.231
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 5.721
Fall            : 5.721
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 15.231
Fall            : 15.231
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 15.021
Fall            : 15.021
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 15.908
Fall            : 15.908
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 6.464
Fall            : 6.464
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 15.908
Fall            : 15.908
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 19.190
Fall            : 19.190
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 15.329
Fall            : 15.329
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 18.162
Fall            : 18.162
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 18.324
Fall            : 18.324
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 19.151
Fall            : 19.151
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 19.190
Fall            : 19.190
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 19.065
Fall            : 19.065
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 16.959
Fall            : 16.959
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 16.999
Fall            : 16.999
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 16.987
Fall            : 16.987
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 17.220
Fall            : 17.220
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 15.923
Fall            : 15.923
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 15.960
Fall            : 15.960
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 17.464
Fall            : 17.464
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 17.683
Fall            : 17.683
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 18.043
Fall            : 18.043
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 5.462
Fall            : 5.462
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 5.462
Fall            : 5.462
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 6.581
Fall            : 6.581
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 6.581
Fall            : 6.581
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 13.871
Fall            : 13.871
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 5.462
Fall            : 5.462
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[7]
Clock Port      : AUD_BCLK
Rise            : 13.871
Fall            : 13.871
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_BCLK
Rise            : 13.661
Fall            : 13.661
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 14.548
Fall            : 14.548
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 6.581
Fall            : 6.581
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[4]
Clock Port      : AUD_BCLK
Rise            : 14.548
Fall            : 14.548
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 6.530
Fall            : 6.530
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 6.530
Fall            : 6.530
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 8.296
Fall            : 8.296
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 6.502
Fall            : 6.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 6.502
Fall            : 6.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 15.329
Fall            : 15.329
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 6.530
Fall            : 6.530
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[7]
Clock Port      : iAUD_ADCDAT
Rise            : 15.329
Fall            : 15.329
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 15.119
Fall            : 15.119
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 16.006
Fall            : 16.006
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 6.502
Fall            : 6.502
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[4]
Clock Port      : iAUD_ADCDAT
Rise            : 16.006
Fall            : 16.006
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDR[*]
Clock Port      : iAUD_ADCDAT
Rise            : 18.362
Fall            : 18.362
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[0]
Clock Port      : iAUD_ADCDAT
Rise            : 14.416
Fall            : 14.416
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[1]
Clock Port      : iAUD_ADCDAT
Rise            : 17.334
Fall            : 17.334
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[2]
Clock Port      : iAUD_ADCDAT
Rise            : 17.496
Fall            : 17.496
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[3]
Clock Port      : iAUD_ADCDAT
Rise            : 18.323
Fall            : 18.323
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[4]
Clock Port      : iAUD_ADCDAT
Rise            : 18.362
Fall            : 18.362
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[5]
Clock Port      : iAUD_ADCDAT
Rise            : 18.237
Fall            : 18.237
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[6]
Clock Port      : iAUD_ADCDAT
Rise            : 15.848
Fall            : 15.848
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[7]
Clock Port      : iAUD_ADCDAT
Rise            : 16.082
Fall            : 16.082
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[8]
Clock Port      : iAUD_ADCDAT
Rise            : 16.055
Fall            : 16.055
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[9]
Clock Port      : iAUD_ADCDAT
Rise            : 16.392
Fall            : 16.392
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[10]
Clock Port      : iAUD_ADCDAT
Rise            : 15.095
Fall            : 15.095
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[11]
Clock Port      : iAUD_ADCDAT
Rise            : 14.862
Fall            : 14.862
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[12]
Clock Port      : iAUD_ADCDAT
Rise            : 16.353
Fall            : 16.353
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[13]
Clock Port      : iAUD_ADCDAT
Rise            : 16.572
Fall            : 16.572
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[14]
Clock Port      : iAUD_ADCDAT
Rise            : 16.932
Fall            : 16.932
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_B[*]
Clock Port      : iAUD_ADCDAT
Rise            : 137.099
Fall            : 137.099
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[0]
Clock Port      : iAUD_ADCDAT
Rise            : 132.607
Fall            : 132.607
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[1]
Clock Port      : iAUD_ADCDAT
Rise            : 132.074
Fall            : 132.074
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[2]
Clock Port      : iAUD_ADCDAT
Rise            : 135.477
Fall            : 135.477
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[3]
Clock Port      : iAUD_ADCDAT
Rise            : 136.598
Fall            : 136.598
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[4]
Clock Port      : iAUD_ADCDAT
Rise            : 136.953
Fall            : 136.953
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[5]
Clock Port      : iAUD_ADCDAT
Rise            : 136.383
Fall            : 136.383
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[6]
Clock Port      : iAUD_ADCDAT
Rise            : 136.324
Fall            : 136.324
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[7]
Clock Port      : iAUD_ADCDAT
Rise            : 136.764
Fall            : 136.764
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[8]
Clock Port      : iAUD_ADCDAT
Rise            : 137.099
Fall            : 137.099
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[9]
Clock Port      : iAUD_ADCDAT
Rise            : 133.009
Fall            : 133.009
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_G[*]
Clock Port      : iAUD_ADCDAT
Rise            : 134.053
Fall            : 134.053
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[0]
Clock Port      : iAUD_ADCDAT
Rise            : 132.480
Fall            : 132.480
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[1]
Clock Port      : iAUD_ADCDAT
Rise            : 132.932
Fall            : 132.932
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[2]
Clock Port      : iAUD_ADCDAT
Rise            : 134.053
Fall            : 134.053
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[3]
Clock Port      : iAUD_ADCDAT
Rise            : 133.955
Fall            : 133.955
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[4]
Clock Port      : iAUD_ADCDAT
Rise            : 133.939
Fall            : 133.939
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[5]
Clock Port      : iAUD_ADCDAT
Rise            : 133.664
Fall            : 133.664
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[6]
Clock Port      : iAUD_ADCDAT
Rise            : 133.342
Fall            : 133.342
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[7]
Clock Port      : iAUD_ADCDAT
Rise            : 133.437
Fall            : 133.437
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[8]
Clock Port      : iAUD_ADCDAT
Rise            : 133.308
Fall            : 133.308
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[9]
Clock Port      : iAUD_ADCDAT
Rise            : 131.755
Fall            : 131.755
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_R[*]
Clock Port      : iAUD_ADCDAT
Rise            : 134.757
Fall            : 134.757
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[0]
Clock Port      : iAUD_ADCDAT
Rise            : 132.846
Fall            : 132.846
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[1]
Clock Port      : iAUD_ADCDAT
Rise            : 132.872
Fall            : 132.872
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[2]
Clock Port      : iAUD_ADCDAT
Rise            : 133.615
Fall            : 133.615
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[3]
Clock Port      : iAUD_ADCDAT
Rise            : 132.523
Fall            : 132.523
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[4]
Clock Port      : iAUD_ADCDAT
Rise            : 133.650
Fall            : 133.650
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[5]
Clock Port      : iAUD_ADCDAT
Rise            : 134.177
Fall            : 134.177
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[6]
Clock Port      : iAUD_ADCDAT
Rise            : 134.757
Fall            : 134.757
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[7]
Clock Port      : iAUD_ADCDAT
Rise            : 133.671
Fall            : 133.671
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[8]
Clock Port      : iAUD_ADCDAT
Rise            : 133.727
Fall            : 133.727
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[9]
Clock Port      : iAUD_ADCDAT
Rise            : 133.366
Fall            : 133.366
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_XCK
Clock Port      : iCLK_50
Rise            : 7.040
Fall            : 7.040
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oLEDG[*]
Clock Port      : iCLK_50
Rise            : 12.842
Fall            : 12.842
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  oLEDG[8]
Clock Port      : iCLK_50
Rise            : 12.842
Fall            : 12.842
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oVGA_B[*]
Clock Port      : mVGA_CLK
Rise            : 116.885
Fall            : 116.885
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[0]
Clock Port      : mVGA_CLK
Rise            : 114.104
Fall            : 114.104
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[1]
Clock Port      : mVGA_CLK
Rise            : 115.217
Fall            : 115.217
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[2]
Clock Port      : mVGA_CLK
Rise            : 115.263
Fall            : 115.263
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[3]
Clock Port      : mVGA_CLK
Rise            : 116.384
Fall            : 116.384
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[4]
Clock Port      : mVGA_CLK
Rise            : 116.739
Fall            : 116.739
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[5]
Clock Port      : mVGA_CLK
Rise            : 116.169
Fall            : 116.169
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[6]
Clock Port      : mVGA_CLK
Rise            : 116.110
Fall            : 116.110
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[7]
Clock Port      : mVGA_CLK
Rise            : 116.550
Fall            : 116.550
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[8]
Clock Port      : mVGA_CLK
Rise            : 116.885
Fall            : 116.885
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[9]
Clock Port      : mVGA_CLK
Rise            : 116.235
Fall            : 116.235
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_BLANK_N
Clock Port      : mVGA_CLK
Rise            : 10.731
Fall            : 10.731
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 4.066
Fall            : 
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_G[*]
Clock Port      : mVGA_CLK
Rise            : 106.807
Fall            : 106.807
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[0]
Clock Port      : mVGA_CLK
Rise            : 106.367
Fall            : 106.367
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[1]
Clock Port      : mVGA_CLK
Rise            : 106.202
Fall            : 106.202
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[2]
Clock Port      : mVGA_CLK
Rise            : 106.807
Fall            : 106.807
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[3]
Clock Port      : mVGA_CLK
Rise            : 106.709
Fall            : 106.709
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[4]
Clock Port      : mVGA_CLK
Rise            : 106.693
Fall            : 106.693
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[5]
Clock Port      : mVGA_CLK
Rise            : 106.418
Fall            : 106.418
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[6]
Clock Port      : mVGA_CLK
Rise            : 106.096
Fall            : 106.096
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[7]
Clock Port      : mVGA_CLK
Rise            : 106.191
Fall            : 106.191
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[8]
Clock Port      : mVGA_CLK
Rise            : 106.062
Fall            : 106.062
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[9]
Clock Port      : mVGA_CLK
Rise            : 105.248
Fall            : 105.248
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_R[*]
Clock Port      : mVGA_CLK
Rise            : 106.553
Fall            : 106.553
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[0]
Clock Port      : mVGA_CLK
Rise            : 105.235
Fall            : 105.235
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[1]
Clock Port      : mVGA_CLK
Rise            : 104.747
Fall            : 104.747
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[2]
Clock Port      : mVGA_CLK
Rise            : 105.411
Fall            : 105.411
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[3]
Clock Port      : mVGA_CLK
Rise            : 104.319
Fall            : 104.319
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[4]
Clock Port      : mVGA_CLK
Rise            : 105.446
Fall            : 105.446
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[5]
Clock Port      : mVGA_CLK
Rise            : 105.973
Fall            : 105.973
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[6]
Clock Port      : mVGA_CLK
Rise            : 106.553
Fall            : 106.553
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[7]
Clock Port      : mVGA_CLK
Rise            : 105.467
Fall            : 105.467
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[8]
Clock Port      : mVGA_CLK
Rise            : 105.523
Fall            : 105.523
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[9]
Clock Port      : mVGA_CLK
Rise            : 104.893
Fall            : 104.893
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 
Fall            : 4.066
Clock Edge      : Fall
Clock Reference : mVGA_CLK

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.208
Fall            : 109.208
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 106.427
Fall            : 106.427
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 107.540
Fall            : 107.540
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 107.586
Fall            : 107.586
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.707
Fall            : 108.707
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.062
Fall            : 109.062
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.492
Fall            : 108.492
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.433
Fall            : 108.433
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.873
Fall            : 108.873
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.208
Fall            : 109.208
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.558
Fall            : 108.558
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.130
Fall            : 99.130
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.690
Fall            : 98.690
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.525
Fall            : 98.525
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.130
Fall            : 99.130
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.032
Fall            : 99.032
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.016
Fall            : 99.016
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.741
Fall            : 98.741
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.419
Fall            : 98.419
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.514
Fall            : 98.514
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.385
Fall            : 98.385
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.571
Fall            : 97.571
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.876
Fall            : 98.876
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.558
Fall            : 97.558
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.070
Fall            : 97.070
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.734
Fall            : 97.734
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 96.642
Fall            : 96.642
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.769
Fall            : 97.769
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.296
Fall            : 98.296
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.876
Fall            : 98.876
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.790
Fall            : 97.790
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.846
Fall            : 97.846
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.216
Fall            : 97.216
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.208
Fall            : 109.208
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 106.427
Fall            : 106.427
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 107.540
Fall            : 107.540
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 107.586
Fall            : 107.586
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.707
Fall            : 108.707
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.062
Fall            : 109.062
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.492
Fall            : 108.492
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.433
Fall            : 108.433
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.873
Fall            : 108.873
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.208
Fall            : 109.208
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.558
Fall            : 108.558
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.130
Fall            : 99.130
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.690
Fall            : 98.690
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.525
Fall            : 98.525
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.130
Fall            : 99.130
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.032
Fall            : 99.032
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.016
Fall            : 99.016
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.741
Fall            : 98.741
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.419
Fall            : 98.419
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.514
Fall            : 98.514
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.385
Fall            : 98.385
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.571
Fall            : 97.571
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.876
Fall            : 98.876
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.558
Fall            : 97.558
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.070
Fall            : 97.070
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.734
Fall            : 97.734
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 96.642
Fall            : 96.642
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.769
Fall            : 97.769
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.296
Fall            : 98.296
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.876
Fall            : 98.876
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.790
Fall            : 97.790
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.846
Fall            : 97.846
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.216
Fall            : 97.216
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.998
Fall            : 109.998
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 107.217
Fall            : 107.217
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 108.330
Fall            : 108.330
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 108.376
Fall            : 108.376
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.497
Fall            : 109.497
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.852
Fall            : 109.852
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.282
Fall            : 109.282
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.223
Fall            : 109.223
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.663
Fall            : 109.663
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.998
Fall            : 109.998
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.348
Fall            : 109.348
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.920
Fall            : 99.920
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.480
Fall            : 99.480
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.315
Fall            : 99.315
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.920
Fall            : 99.920
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.822
Fall            : 99.822
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.806
Fall            : 99.806
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.531
Fall            : 99.531
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.209
Fall            : 99.209
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.304
Fall            : 99.304
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.175
Fall            : 99.175
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.361
Fall            : 98.361
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.666
Fall            : 99.666
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.348
Fall            : 98.348
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 97.860
Fall            : 97.860
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.524
Fall            : 98.524
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 97.432
Fall            : 97.432
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.559
Fall            : 98.559
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.086
Fall            : 99.086
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.666
Fall            : 99.666
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.580
Fall            : 98.580
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.636
Fall            : 98.636
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.006
Fall            : 98.006
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.998
Fall            : 109.998
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 107.217
Fall            : 107.217
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 108.330
Fall            : 108.330
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 108.376
Fall            : 108.376
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.497
Fall            : 109.497
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.852
Fall            : 109.852
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.282
Fall            : 109.282
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.223
Fall            : 109.223
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.663
Fall            : 109.663
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.998
Fall            : 109.998
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.348
Fall            : 109.348
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.920
Fall            : 99.920
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.480
Fall            : 99.480
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.315
Fall            : 99.315
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.920
Fall            : 99.920
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.822
Fall            : 99.822
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.806
Fall            : 99.806
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.531
Fall            : 99.531
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.209
Fall            : 99.209
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.304
Fall            : 99.304
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.175
Fall            : 99.175
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.361
Fall            : 98.361
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.666
Fall            : 99.666
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.348
Fall            : 98.348
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 97.860
Fall            : 97.860
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.524
Fall            : 98.524
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 97.432
Fall            : 97.432
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.559
Fall            : 98.559
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.086
Fall            : 99.086
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.666
Fall            : 99.666
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.580
Fall            : 98.580
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.636
Fall            : 98.636
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.006
Fall            : 98.006
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.977
Fall            : 136.977
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.485
Fall            : 132.485
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 131.952
Fall            : 131.952
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 135.355
Fall            : 135.355
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.476
Fall            : 136.476
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.831
Fall            : 136.831
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.261
Fall            : 136.261
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.202
Fall            : 136.202
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.642
Fall            : 136.642
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.977
Fall            : 136.977
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.887
Fall            : 132.887
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_BLANK_N
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.717
Fall            : 15.717
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.931
Fall            : 133.931
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.358
Fall            : 132.358
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.810
Fall            : 132.810
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.931
Fall            : 133.931
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.833
Fall            : 133.833
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.817
Fall            : 133.817
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.542
Fall            : 133.542
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.220
Fall            : 133.220
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.315
Fall            : 133.315
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.186
Fall            : 133.186
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 131.633
Fall            : 131.633
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.282
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 134.635
Fall            : 134.635
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.724
Fall            : 132.724
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.750
Fall            : 132.750
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.493
Fall            : 133.493
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.401
Fall            : 132.401
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.528
Fall            : 133.528
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 134.055
Fall            : 134.055
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 134.635
Fall            : 134.635
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.549
Fall            : 133.549
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.605
Fall            : 133.605
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.244
Fall            : 133.244
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 26.738
Fall            : 26.738
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 26.738
Fall            : 26.738
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 25.952
Fall            : 25.952
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 25.209
Fall            : 25.209
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.970
Fall            : 24.970
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.882
Fall            : 24.882
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.886
Fall            : 24.886
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.260
Fall            : 24.260
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.691
Fall            : 24.691
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.443
Fall            : 24.443
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.604
Fall            : 24.604
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 
Fall            : 7.282
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 25.086
Fall            : 25.086
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 23.363
Fall            : 23.363
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 22.465
Fall            : 22.465
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 21.845
Fall            : 21.845
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 21.415
Fall            : 21.415
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 22.516
Fall            : 22.516
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 22.892
Fall            : 22.892
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 25.086
Fall            : 25.086
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 22.495
Fall            : 22.495
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.193
Fall            : 24.193
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 22.612
Fall            : 22.612
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 5.031
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 91.299
Fall            : 91.299
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 88.518
Fall            : 88.518
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 89.631
Fall            : 89.631
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 89.677
Fall            : 89.677
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 90.798
Fall            : 90.798
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 91.153
Fall            : 91.153
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 90.583
Fall            : 90.583
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 90.524
Fall            : 90.524
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 90.964
Fall            : 90.964
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 91.299
Fall            : 91.299
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 90.649
Fall            : 90.649
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 81.221
Fall            : 81.221
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.781
Fall            : 80.781
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.616
Fall            : 80.616
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 81.221
Fall            : 81.221
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 81.123
Fall            : 81.123
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 81.107
Fall            : 81.107
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.832
Fall            : 80.832
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.510
Fall            : 80.510
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.605
Fall            : 80.605
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.476
Fall            : 80.476
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.662
Fall            : 79.662
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.967
Fall            : 80.967
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.649
Fall            : 79.649
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.161
Fall            : 79.161
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.825
Fall            : 79.825
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 78.733
Fall            : 78.733
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.860
Fall            : 79.860
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.387
Fall            : 80.387
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.967
Fall            : 80.967
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.881
Fall            : 79.881
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.937
Fall            : 79.937
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.307
Fall            : 79.307
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 
Fall            : 5.031
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 10.341
Fall            : 10.341
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 12.218
Fall            : 12.218
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 5.175
Fall            : 
Clock Edge      : Fall
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 5.721
Fall            : 5.721
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 5.721
Fall            : 5.721
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 12.705
Fall            : 12.705
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 12.495
Fall            : 12.495
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 6.464
Fall            : 6.464
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 6.464
Fall            : 6.464
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 13.382
Fall            : 13.382
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 10.117
Fall            : 10.117
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 11.993
Fall            : 11.993
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 13.241
Fall            : 13.241
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 12.841
Fall            : 12.841
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 14.104
Fall            : 14.104
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 14.421
Fall            : 14.421
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 14.170
Fall            : 14.170
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 12.360
Fall            : 12.360
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 12.000
Fall            : 12.000
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 12.268
Fall            : 12.268
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 12.509
Fall            : 12.509
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 11.911
Fall            : 11.911
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 11.150
Fall            : 11.150
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 12.881
Fall            : 12.881
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 13.063
Fall            : 13.063
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 13.266
Fall            : 13.266
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[17]
Clock Port      : AUD_ADCLRCK
Rise            : 10.117
Fall            : 10.117
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 5.721
Fall            : 5.721
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 5.721
Fall            : 5.721
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 12.939
Fall            : 12.939
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 12.729
Fall            : 12.729
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 6.464
Fall            : 6.464
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 6.464
Fall            : 6.464
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 13.616
Fall            : 13.616
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 10.987
Fall            : 10.987
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 11.812
Fall            : 11.812
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 13.364
Fall            : 13.364
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 13.652
Fall            : 13.652
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 13.975
Fall            : 13.975
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 14.398
Fall            : 14.398
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 14.567
Fall            : 14.567
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 12.513
Fall            : 12.513
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 12.531
Fall            : 12.531
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 12.658
Fall            : 12.658
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 12.659
Fall            : 12.659
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 11.463
Fall            : 11.463
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 10.987
Fall            : 10.987
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 12.763
Fall            : 12.763
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 13.084
Fall            : 13.084
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 12.644
Fall            : 12.644
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 5.462
Fall            : 5.462
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 5.462
Fall            : 5.462
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 6.581
Fall            : 6.581
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 6.581
Fall            : 6.581
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 5.462
Fall            : 5.462
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 5.462
Fall            : 5.462
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[7]
Clock Port      : AUD_BCLK
Rise            : 9.092
Fall            : 9.092
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_BCLK
Rise            : 9.087
Fall            : 9.087
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 6.581
Fall            : 6.581
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 6.581
Fall            : 6.581
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[4]
Clock Port      : AUD_BCLK
Rise            : 9.769
Fall            : 9.769
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 6.530
Fall            : 6.530
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 6.530
Fall            : 6.530
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 8.296
Fall            : 8.296
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 6.502
Fall            : 6.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 6.502
Fall            : 6.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 6.530
Fall            : 6.530
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 6.530
Fall            : 6.530
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[7]
Clock Port      : iAUD_ADCDAT
Rise            : 12.470
Fall            : 12.470
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 8.296
Fall            : 8.296
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 6.502
Fall            : 6.502
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 6.502
Fall            : 6.502
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[4]
Clock Port      : iAUD_ADCDAT
Rise            : 13.147
Fall            : 13.147
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDR[*]
Clock Port      : iAUD_ADCDAT
Rise            : 10.697
Fall            : 10.697
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[0]
Clock Port      : iAUD_ADCDAT
Rise            : 12.008
Fall            : 12.008
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[1]
Clock Port      : iAUD_ADCDAT
Rise            : 12.655
Fall            : 12.655
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[2]
Clock Port      : iAUD_ADCDAT
Rise            : 13.535
Fall            : 13.535
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[3]
Clock Port      : iAUD_ADCDAT
Rise            : 14.262
Fall            : 14.262
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[4]
Clock Port      : iAUD_ADCDAT
Rise            : 14.099
Fall            : 14.099
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[5]
Clock Port      : iAUD_ADCDAT
Rise            : 14.066
Fall            : 14.066
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[6]
Clock Port      : iAUD_ADCDAT
Rise            : 11.914
Fall            : 11.914
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[7]
Clock Port      : iAUD_ADCDAT
Rise            : 11.637
Fall            : 11.637
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[8]
Clock Port      : iAUD_ADCDAT
Rise            : 12.324
Fall            : 12.324
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[9]
Clock Port      : iAUD_ADCDAT
Rise            : 12.041
Fall            : 12.041
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[10]
Clock Port      : iAUD_ADCDAT
Rise            : 10.994
Fall            : 10.994
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[11]
Clock Port      : iAUD_ADCDAT
Rise            : 10.697
Fall            : 10.697
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[12]
Clock Port      : iAUD_ADCDAT
Rise            : 12.399
Fall            : 12.399
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[13]
Clock Port      : iAUD_ADCDAT
Rise            : 12.584
Fall            : 12.584
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[14]
Clock Port      : iAUD_ADCDAT
Rise            : 12.492
Fall            : 12.492
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_B[*]
Clock Port      : iAUD_ADCDAT
Rise            : 13.070
Fall            : 13.070
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[0]
Clock Port      : iAUD_ADCDAT
Rise            : 13.070
Fall            : 13.070
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[1]
Clock Port      : iAUD_ADCDAT
Rise            : 13.219
Fall            : 13.219
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[2]
Clock Port      : iAUD_ADCDAT
Rise            : 14.303
Fall            : 14.303
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[3]
Clock Port      : iAUD_ADCDAT
Rise            : 14.840
Fall            : 14.840
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[4]
Clock Port      : iAUD_ADCDAT
Rise            : 15.334
Fall            : 15.334
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[5]
Clock Port      : iAUD_ADCDAT
Rise            : 14.891
Fall            : 14.891
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[6]
Clock Port      : iAUD_ADCDAT
Rise            : 15.459
Fall            : 15.459
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[7]
Clock Port      : iAUD_ADCDAT
Rise            : 17.483
Fall            : 17.483
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[8]
Clock Port      : iAUD_ADCDAT
Rise            : 15.785
Fall            : 15.785
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[9]
Clock Port      : iAUD_ADCDAT
Rise            : 14.657
Fall            : 14.657
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_G[*]
Clock Port      : iAUD_ADCDAT
Rise            : 18.733
Fall            : 18.733
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[0]
Clock Port      : iAUD_ADCDAT
Rise            : 21.015
Fall            : 21.015
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[1]
Clock Port      : iAUD_ADCDAT
Rise            : 20.527
Fall            : 20.527
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[2]
Clock Port      : iAUD_ADCDAT
Rise            : 20.161
Fall            : 20.161
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[3]
Clock Port      : iAUD_ADCDAT
Rise            : 19.998
Fall            : 19.998
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[4]
Clock Port      : iAUD_ADCDAT
Rise            : 19.651
Fall            : 19.651
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[5]
Clock Port      : iAUD_ADCDAT
Rise            : 20.299
Fall            : 20.299
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[6]
Clock Port      : iAUD_ADCDAT
Rise            : 19.214
Fall            : 19.214
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[7]
Clock Port      : iAUD_ADCDAT
Rise            : 20.199
Fall            : 20.199
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[8]
Clock Port      : iAUD_ADCDAT
Rise            : 19.578
Fall            : 19.578
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[9]
Clock Port      : iAUD_ADCDAT
Rise            : 18.733
Fall            : 18.733
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_R[*]
Clock Port      : iAUD_ADCDAT
Rise            : 22.943
Fall            : 22.943
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[0]
Clock Port      : iAUD_ADCDAT
Rise            : 23.458
Fall            : 23.458
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[1]
Clock Port      : iAUD_ADCDAT
Rise            : 23.513
Fall            : 23.513
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[2]
Clock Port      : iAUD_ADCDAT
Rise            : 24.068
Fall            : 24.068
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[3]
Clock Port      : iAUD_ADCDAT
Rise            : 22.943
Fall            : 22.943
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[4]
Clock Port      : iAUD_ADCDAT
Rise            : 24.045
Fall            : 24.045
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[5]
Clock Port      : iAUD_ADCDAT
Rise            : 24.810
Fall            : 24.810
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[6]
Clock Port      : iAUD_ADCDAT
Rise            : 25.382
Fall            : 25.382
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[7]
Clock Port      : iAUD_ADCDAT
Rise            : 24.092
Fall            : 24.092
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[8]
Clock Port      : iAUD_ADCDAT
Rise            : 24.057
Fall            : 24.057
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[9]
Clock Port      : iAUD_ADCDAT
Rise            : 23.831
Fall            : 23.831
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_XCK
Clock Port      : iCLK_50
Rise            : 7.040
Fall            : 7.040
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oLEDG[*]
Clock Port      : iCLK_50
Rise            : 9.537
Fall            : 9.537
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  oLEDG[8]
Clock Port      : iCLK_50
Rise            : 9.537
Fall            : 9.537
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oVGA_B[*]
Clock Port      : mVGA_CLK
Rise            : 13.383
Fall            : 13.383
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[0]
Clock Port      : mVGA_CLK
Rise            : 14.745
Fall            : 14.745
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[1]
Clock Port      : mVGA_CLK
Rise            : 15.000
Fall            : 15.000
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[2]
Clock Port      : mVGA_CLK
Rise            : 14.651
Fall            : 14.651
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[3]
Clock Port      : mVGA_CLK
Rise            : 14.517
Fall            : 14.517
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[4]
Clock Port      : mVGA_CLK
Rise            : 15.289
Fall            : 15.289
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[5]
Clock Port      : mVGA_CLK
Rise            : 13.383
Fall            : 13.383
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[6]
Clock Port      : mVGA_CLK
Rise            : 13.967
Fall            : 13.967
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[7]
Clock Port      : mVGA_CLK
Rise            : 17.471
Fall            : 17.471
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[8]
Clock Port      : mVGA_CLK
Rise            : 15.520
Fall            : 15.520
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[9]
Clock Port      : mVGA_CLK
Rise            : 15.634
Fall            : 15.634
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_BLANK_N
Clock Port      : mVGA_CLK
Rise            : 10.731
Fall            : 10.731
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 4.066
Fall            : 
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_G[*]
Clock Port      : mVGA_CLK
Rise            : 14.501
Fall            : 14.501
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[0]
Clock Port      : mVGA_CLK
Rise            : 16.967
Fall            : 16.967
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[1]
Clock Port      : mVGA_CLK
Rise            : 16.759
Fall            : 16.759
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[2]
Clock Port      : mVGA_CLK
Rise            : 15.012
Fall            : 15.012
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[3]
Clock Port      : mVGA_CLK
Rise            : 15.212
Fall            : 15.212
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[4]
Clock Port      : mVGA_CLK
Rise            : 15.193
Fall            : 15.193
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[5]
Clock Port      : mVGA_CLK
Rise            : 15.277
Fall            : 15.277
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[6]
Clock Port      : mVGA_CLK
Rise            : 14.893
Fall            : 14.893
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[7]
Clock Port      : mVGA_CLK
Rise            : 14.991
Fall            : 14.991
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[8]
Clock Port      : mVGA_CLK
Rise            : 14.501
Fall            : 14.501
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[9]
Clock Port      : mVGA_CLK
Rise            : 15.858
Fall            : 15.858
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_R[*]
Clock Port      : mVGA_CLK
Rise            : 14.715
Fall            : 14.715
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[0]
Clock Port      : mVGA_CLK
Rise            : 17.186
Fall            : 17.186
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[1]
Clock Port      : mVGA_CLK
Rise            : 16.724
Fall            : 16.724
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[2]
Clock Port      : mVGA_CLK
Rise            : 15.411
Fall            : 15.411
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[3]
Clock Port      : mVGA_CLK
Rise            : 14.787
Fall            : 14.787
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[4]
Clock Port      : mVGA_CLK
Rise            : 15.749
Fall            : 15.749
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[5]
Clock Port      : mVGA_CLK
Rise            : 16.178
Fall            : 16.178
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[6]
Clock Port      : mVGA_CLK
Rise            : 16.797
Fall            : 16.797
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[7]
Clock Port      : mVGA_CLK
Rise            : 14.715
Fall            : 14.715
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[8]
Clock Port      : mVGA_CLK
Rise            : 15.349
Fall            : 15.349
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[9]
Clock Port      : mVGA_CLK
Rise            : 17.026
Fall            : 17.026
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 
Fall            : 4.066
Clock Edge      : Fall
Clock Reference : mVGA_CLK

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.081
Fall            : 10.775
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 13.277
Fall            : 10.775
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 13.407
Fall            : 11.030
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.081
Fall            : 11.081
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.129
Fall            : 12.129
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.103
Fall            : 12.103
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.558
Fall            : 12.558
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.333
Fall            : 12.333
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 14.652
Fall            : 14.652
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.625
Fall            : 12.625
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.664
Fall            : 13.968
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 10.880
Fall            : 10.880
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 13.346
Fall            : 13.346
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 13.138
Fall            : 13.138
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.359
Fall            : 11.359
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.591
Fall            : 11.591
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.572
Fall            : 11.572
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.656
Fall            : 11.656
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.272
Fall            : 11.272
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.417
Fall            : 11.417
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 10.880
Fall            : 10.880
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.726
Fall            : 12.726
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 10.976
Fall            : 10.976
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 14.911
Fall            : 14.911
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 14.459
Fall            : 14.459
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.010
Fall            : 11.010
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 10.976
Fall            : 10.976
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.660
Fall            : 11.660
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.089
Fall            : 12.089
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.708
Fall            : 12.708
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.699
Fall            : 11.699
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.021
Fall            : 12.021
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 14.176
Fall            : 14.176
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 10.775
Fall            : 11.081
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 10.775
Fall            : 13.277
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.030
Fall            : 13.407
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.081
Fall            : 11.081
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.129
Fall            : 12.129
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.103
Fall            : 12.103
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.558
Fall            : 12.558
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.333
Fall            : 12.333
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 14.652
Fall            : 14.652
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.625
Fall            : 12.625
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 13.968
Fall            : 11.664
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 10.880
Fall            : 10.880
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 13.346
Fall            : 13.346
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 13.138
Fall            : 13.138
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.359
Fall            : 11.359
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.591
Fall            : 11.591
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.572
Fall            : 11.572
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.656
Fall            : 11.656
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.272
Fall            : 11.272
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.417
Fall            : 11.417
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 10.880
Fall            : 10.880
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.726
Fall            : 12.726
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 10.976
Fall            : 10.976
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 14.911
Fall            : 14.911
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 14.459
Fall            : 14.459
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.010
Fall            : 11.010
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 10.976
Fall            : 10.976
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.660
Fall            : 11.660
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.089
Fall            : 12.089
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.708
Fall            : 12.708
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 11.699
Fall            : 11.699
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 12.021
Fall            : 12.021
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 14.176
Fall            : 14.176
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 8.893
Fall            : 8.893
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 10.413
Fall            : 10.413
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.560
Fall            : 10.848
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 10.351
Fall            : 10.351
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 9.161
Fall            : 9.161
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.800
Fall            : 11.800
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 8.893
Fall            : 8.893
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 10.898
Fall            : 10.898
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.219
Fall            : 11.219
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 12.103
Fall            : 12.103
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.482
Fall            : 13.289
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.044
Fall            : 11.044
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 13.549
Fall            : 13.549
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 13.123
Fall            : 13.123
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 12.197
Fall            : 12.197
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.569
Fall            : 11.569
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.609
Fall            : 11.609
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.578
Fall            : 11.578
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.044
Fall            : 11.044
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.704
Fall            : 11.704
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.204
Fall            : 11.204
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 12.909
Fall            : 12.909
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 10.471
Fall            : 10.471
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 14.671
Fall            : 14.671
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 14.209
Fall            : 14.209
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 13.320
Fall            : 13.320
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 10.471
Fall            : 10.471
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.471
Fall            : 11.471
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.900
Fall            : 11.900
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 12.517
Fall            : 12.517
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.465
Fall            : 11.465
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.787
Fall            : 11.787
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 13.978
Fall            : 13.978
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 8.893
Fall            : 8.893
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 10.413
Fall            : 10.413
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 10.848
Fall            : 11.560
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 10.351
Fall            : 10.351
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 9.161
Fall            : 9.161
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.800
Fall            : 11.800
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 8.893
Fall            : 8.893
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 10.898
Fall            : 10.898
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.219
Fall            : 11.219
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 12.103
Fall            : 12.103
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 13.289
Fall            : 11.482
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.044
Fall            : 11.044
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 13.549
Fall            : 13.549
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 13.123
Fall            : 13.123
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 12.197
Fall            : 12.197
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.569
Fall            : 11.569
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.609
Fall            : 11.609
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.578
Fall            : 11.578
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.044
Fall            : 11.044
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.704
Fall            : 11.704
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.204
Fall            : 11.204
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 12.909
Fall            : 12.909
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 10.471
Fall            : 10.471
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 14.671
Fall            : 14.671
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 14.209
Fall            : 14.209
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 13.320
Fall            : 13.320
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 10.471
Fall            : 10.471
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.471
Fall            : 11.471
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.900
Fall            : 11.900
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 12.517
Fall            : 12.517
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.465
Fall            : 11.465
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 11.787
Fall            : 11.787
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 13.978
Fall            : 13.978
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.855
Fall            : 15.855
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.855
Fall            : 15.855
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 16.008
Fall            : 16.008
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 16.588
Fall            : 16.588
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.324
Fall            : 17.324
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.298
Fall            : 17.298
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.680
Fall            : 17.680
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.528
Fall            : 17.528
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 20.100
Fall            : 20.100
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.599
Fall            : 17.599
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 16.889
Fall            : 16.889
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_BLANK_N
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.717
Fall            : 15.717
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.320
Fall            : 17.320
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.652
Fall            : 17.652
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.320
Fall            : 17.320
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 18.681
Fall            : 18.681
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 18.195
Fall            : 18.195
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 18.195
Fall            : 18.195
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 18.459
Fall            : 18.459
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.452
Fall            : 17.452
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 18.088
Fall            : 18.088
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.904
Fall            : 17.904
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.427
Fall            : 17.427
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.282
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 16.784
Fall            : 16.784
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 18.332
Fall            : 18.332
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.877
Fall            : 17.877
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.836
Fall            : 17.836
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 16.784
Fall            : 16.784
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 18.101
Fall            : 18.101
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 18.378
Fall            : 18.378
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 20.236
Fall            : 20.236
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.807
Fall            : 17.807
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 18.577
Fall            : 18.577
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 19.162
Fall            : 19.162
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 14.274
Fall            : 14.274
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.040
Fall            : 17.040
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 16.832
Fall            : 16.832
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 14.958
Fall            : 14.958
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.285
Fall            : 15.285
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.212
Fall            : 15.212
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.126
Fall            : 15.126
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 14.530
Fall            : 14.530
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 14.839
Fall            : 14.839
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 14.274
Fall            : 14.274
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 16.127
Fall            : 16.127
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 
Fall            : 7.282
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 14.542
Fall            : 14.542
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.639
Fall            : 17.639
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.446
Fall            : 17.446
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.613
Fall            : 15.613
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.192
Fall            : 15.192
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 14.542
Fall            : 14.542
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.283
Fall            : 15.283
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.481
Fall            : 15.481
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 14.835
Fall            : 14.835
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.155
Fall            : 15.155
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 17.456
Fall            : 17.456
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 5.031
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.267
Fall            : 15.267
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.771
Fall            : 15.771
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.267
Fall            : 15.267
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 18.633
Fall            : 18.633
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 19.754
Fall            : 19.754
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 20.109
Fall            : 20.109
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 19.539
Fall            : 19.539
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 19.480
Fall            : 19.480
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 19.920
Fall            : 19.920
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 20.255
Fall            : 20.255
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 16.164
Fall            : 16.164
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 14.772
Fall            : 14.772
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.644
Fall            : 15.644
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.411
Fall            : 15.411
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 16.325
Fall            : 16.325
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.987
Fall            : 15.987
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.936
Fall            : 15.936
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 16.217
Fall            : 16.217
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.964
Fall            : 15.964
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.880
Fall            : 15.880
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.919
Fall            : 15.919
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 14.772
Fall            : 14.772
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 14.879
Fall            : 14.879
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 16.010
Fall            : 16.010
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.102
Fall            : 15.102
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 16.004
Fall            : 16.004
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 14.879
Fall            : 14.879
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.981
Fall            : 15.981
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 16.746
Fall            : 16.746
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 17.318
Fall            : 17.318
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 16.028
Fall            : 16.028
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.993
Fall            : 15.993
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 15.674
Fall            : 15.674
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 
Fall            : 5.031
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 10.341
Fall            : 10.341
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 10.670
Fall            : 5.175
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 5.175
Fall            : 
Clock Edge      : Fall
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Propagation Delay                                                              ;
+--------------------------------------------------------------------------------+
Input Port  : AUD_DACLRCK
Output Port : ioB[5]
RR          : 5.896
RF          : 
FR          : 
FF          : 5.896

Input Port  : AUD_DACLRCK
Output Port : ioB[7]
RR          : 13.594
RF          : 13.594
FR          : 13.594
FF          : 13.594

Input Port  : AUD_DACLRCK
Output Port : oAUD_DACDAT
RR          : 13.384
RF          : 13.384
FR          : 13.384
FF          : 13.384

Input Port  : AUD_DACLRCK
Output Port : oLEDG[2]
RR          : 6.617
RF          : 
FR          : 
FF          : 6.617

Input Port  : AUD_DACLRCK
Output Port : oLEDG[4]
RR          : 14.271
RF          : 14.271
FR          : 14.271
FF          : 14.271

Input Port  : iSW[0]
Output Port : oAUD_DACDAT
RR          : 9.144
RF          : 9.144
FR          : 9.144
FF          : 9.144

Input Port  : iSW[0]
Output Port : oLEDR[0]
RR          : 12.436
RF          : 12.436
FR          : 12.436
FF          : 12.436

Input Port  : iSW[0]
Output Port : oLEDR[1]
RR          : 15.354
RF          : 15.354
FR          : 15.354
FF          : 15.354

Input Port  : iSW[0]
Output Port : oLEDR[2]
RR          : 15.516
RF          : 15.516
FR          : 15.516
FF          : 15.516

Input Port  : iSW[0]
Output Port : oLEDR[3]
RR          : 16.343
RF          : 16.343
FR          : 16.343
FF          : 16.343

Input Port  : iSW[0]
Output Port : oLEDR[4]
RR          : 16.382
RF          : 16.382
FR          : 16.382
FF          : 16.382

Input Port  : iSW[0]
Output Port : oLEDR[5]
RR          : 16.257
RF          : 16.257
FR          : 16.257
FF          : 16.257

Input Port  : iSW[0]
Output Port : oLEDR[6]
RR          : 13.868
RF          : 13.868
FR          : 13.868
FF          : 13.868

Input Port  : iSW[0]
Output Port : oLEDR[7]
RR          : 14.102
RF          : 14.102
FR          : 14.102
FF          : 14.102

Input Port  : iSW[0]
Output Port : oLEDR[8]
RR          : 14.075
RF          : 14.075
FR          : 14.075
FF          : 14.075

Input Port  : iSW[0]
Output Port : oLEDR[9]
RR          : 14.412
RF          : 14.412
FR          : 14.412
FF          : 14.412

Input Port  : iSW[0]
Output Port : oLEDR[10]
RR          : 13.115
RF          : 13.115
FR          : 13.115
FF          : 13.115

Input Port  : iSW[0]
Output Port : oLEDR[11]
RR          : 12.882
RF          : 12.882
FR          : 12.882
FF          : 12.882

Input Port  : iSW[0]
Output Port : oLEDR[12]
RR          : 14.373
RF          : 14.373
FR          : 14.373
FF          : 14.373

Input Port  : iSW[0]
Output Port : oLEDR[13]
RR          : 14.592
RF          : 14.592
FR          : 14.592
FF          : 14.592

Input Port  : iSW[0]
Output Port : oLEDR[14]
RR          : 14.952
RF          : 14.952
FR          : 14.952
FF          : 14.952

Input Port  : iSW[0]
Output Port : oVGA_B[0]
RR          : 15.243
RF          : 15.243
FR          : 15.243
FF          : 15.243

Input Port  : iSW[0]
Output Port : oVGA_B[1]
RR          : 16.273
RF          : 16.273
FR          : 16.273
FF          : 16.273

Input Port  : iSW[0]
Output Port : oVGA_B[2]
RR          : 14.641
RF          : 14.641
FR          : 14.641
FF          : 14.641

Input Port  : iSW[0]
Output Port : oVGA_B[3]
RR          : 15.762
RF          : 15.762
FR          : 15.762
FF          : 15.762

Input Port  : iSW[0]
Output Port : oVGA_B[4]
RR          : 16.117
RF          : 16.117
FR          : 16.117
FF          : 16.117

Input Port  : iSW[0]
Output Port : oVGA_B[5]
RR          : 15.547
RF          : 15.547
FR          : 15.547
FF          : 15.547

Input Port  : iSW[0]
Output Port : oVGA_B[6]
RR          : 15.488
RF          : 15.488
FR          : 15.488
FF          : 15.488

Input Port  : iSW[0]
Output Port : oVGA_B[7]
RR          : 15.928
RF          : 15.928
FR          : 15.928
FF          : 15.928

Input Port  : iSW[0]
Output Port : oVGA_B[8]
RR          : 16.263
RF          : 16.263
FR          : 16.263
FF          : 16.263

Input Port  : iSW[0]
Output Port : oVGA_B[9]
RR          : 17.355
RF          : 17.355
FR          : 17.355
FF          : 17.355

Input Port  : iSW[0]
Output Port : oVGA_G[0]
RR          : 14.595
RF          : 14.595
FR          : 14.595
FF          : 14.595

Input Port  : iSW[0]
Output Port : oVGA_G[1]
RR          : 14.474
RF          : 14.474
FR          : 14.474
FF          : 14.474

Input Port  : iSW[0]
Output Port : oVGA_G[2]
RR          : 15.426
RF          : 15.426
FR          : 15.426
FF          : 15.426

Input Port  : iSW[0]
Output Port : oVGA_G[3]
RR          : 15.095
RF          : 15.095
FR          : 15.095
FF          : 15.095

Input Port  : iSW[0]
Output Port : oVGA_G[4]
RR          : 15.232
RF          : 15.232
FR          : 15.232
FF          : 15.232

Input Port  : iSW[0]
Output Port : oVGA_G[5]
RR          : 15.042
RF          : 15.042
FR          : 15.042
FF          : 15.042

Input Port  : iSW[0]
Output Port : oVGA_G[6]
RR          : 14.035
RF          : 14.035
FR          : 14.035
FF          : 14.035

Input Port  : iSW[0]
Output Port : oVGA_G[7]
RR          : 14.990
RF          : 14.990
FR          : 14.990
FF          : 14.990

Input Port  : iSW[0]
Output Port : oVGA_G[8]
RR          : 14.534
RF          : 14.534
FR          : 14.534
FF          : 14.534

Input Port  : iSW[0]
Output Port : oVGA_G[9]
RR          : 13.115
RF          : 13.115
FR          : 13.115
FF          : 13.115

Input Port  : iSW[0]
Output Port : oVGA_R[0]
RR          : 15.673
RF          : 15.673
FR          : 15.673
FF          : 15.673

Input Port  : iSW[0]
Output Port : oVGA_R[1]
RR          : 15.079
RF          : 15.079
FR          : 15.079
FF          : 15.079

Input Port  : iSW[0]
Output Port : oVGA_R[2]
RR          : 14.126
RF          : 14.126
FR          : 14.126
FF          : 14.126

Input Port  : iSW[0]
Output Port : oVGA_R[3]
RR          : 13.236
RF          : 13.236
FR          : 13.236
FF          : 13.236

Input Port  : iSW[0]
Output Port : oVGA_R[4]
RR          : 14.446
RF          : 14.446
FR          : 14.446
FF          : 14.446

Input Port  : iSW[0]
Output Port : oVGA_R[5]
RR          : 14.938
RF          : 14.938
FR          : 14.938
FF          : 14.938

Input Port  : iSW[0]
Output Port : oVGA_R[6]
RR          : 17.030
RF          : 17.030
FR          : 17.030
FF          : 17.030

Input Port  : iSW[0]
Output Port : oVGA_R[7]
RR          : 14.070
RF          : 14.070
FR          : 14.070
FF          : 14.070

Input Port  : iSW[0]
Output Port : oVGA_R[8]
RR          : 15.379
RF          : 15.379
FR          : 15.379
FF          : 15.379

Input Port  : iSW[0]
Output Port : oVGA_R[9]
RR          : 14.131
RF          : 14.131
FR          : 14.131
FF          : 14.131

Input Port  : iSW[1]
Output Port : oLEDR[0]
RR          : 13.667
RF          : 13.667
FR          : 13.667
FF          : 13.667

Input Port  : iSW[1]
Output Port : oLEDR[1]
RR          : 15.606
RF          : 15.606
FR          : 15.606
FF          : 15.606

Input Port  : iSW[1]
Output Port : oLEDR[2]
RR          : 15.444
RF          : 15.444
FR          : 15.444
FF          : 15.444

Input Port  : iSW[1]
Output Port : oLEDR[3]
RR          : 16.384
RF          : 16.384
FR          : 16.384
FF          : 16.384

Input Port  : iSW[1]
Output Port : oLEDR[4]
RR          : 17.264
RF          : 17.264
FR          : 17.264
FF          : 17.264

Input Port  : iSW[1]
Output Port : oLEDR[5]
RR          : 16.997
RF          : 16.997
FR          : 16.997
FF          : 16.997

Input Port  : iSW[1]
Output Port : oLEDR[6]
RR          : 14.180
RF          : 14.180
FR          : 14.180
FF          : 14.180

Input Port  : iSW[1]
Output Port : oLEDR[7]
RR          : 14.916
RF          : 14.916
FR          : 14.916
FF          : 14.916

Input Port  : iSW[1]
Output Port : oLEDR[8]
RR          : 14.938
RF          : 14.938
FR          : 14.938
FF          : 14.938

Input Port  : iSW[1]
Output Port : oLEDR[9]
RR          : 14.465
RF          : 14.465
FR          : 14.465
FF          : 14.465

Input Port  : iSW[1]
Output Port : oLEDR[10]
RR          : 14.214
RF          : 14.214
FR          : 14.214
FF          : 14.214

Input Port  : iSW[1]
Output Port : oLEDR[11]
RR          : 14.056
RF          : 14.056
FR          : 14.056
FF          : 14.056

Input Port  : iSW[1]
Output Port : oLEDR[12]
RR          : 14.452
RF          : 14.452
FR          : 14.452
FF          : 14.452

Input Port  : iSW[1]
Output Port : oLEDR[13]
RR          : 15.307
RF          : 15.307
FR          : 15.307
FF          : 15.307

Input Port  : iSW[1]
Output Port : oLEDR[14]
RR          : 15.249
RF          : 15.249
FR          : 15.249
FF          : 15.249

Input Port  : iSW[1]
Output Port : oVGA_B[0]
RR          : 18.071
RF          : 18.071
FR          : 18.071
FF          : 18.071

Input Port  : iSW[1]
Output Port : oVGA_B[1]
RR          : 19.102
RF          : 19.102
FR          : 19.102
FF          : 19.102

Input Port  : iSW[1]
Output Port : oVGA_B[2]
RR          : 15.256
RF          : 15.256
FR          : 15.256
FF          : 15.256

Input Port  : iSW[1]
Output Port : oVGA_B[3]
RR          : 16.054
RF          : 16.054
FR          : 16.054
FF          : 16.054

Input Port  : iSW[1]
Output Port : oVGA_B[4]
RR          : 16.839
RF          : 16.839
FR          : 16.839
FF          : 16.839

Input Port  : iSW[1]
Output Port : oVGA_B[5]
RR          : 16.635
RF          : 16.635
FR          : 16.635
FF          : 16.635

Input Port  : iSW[1]
Output Port : oVGA_B[6]
RR          : 16.511
RF          : 16.511
FR          : 16.511
FF          : 16.511

Input Port  : iSW[1]
Output Port : oVGA_B[7]
RR          : 18.159
RF          : 18.159
FR          : 18.159
FF          : 18.159

Input Port  : iSW[1]
Output Port : oVGA_B[8]
RR          : 16.969
RF          : 16.969
FR          : 16.969
FF          : 16.969

Input Port  : iSW[1]
Output Port : oVGA_B[9]
RR          : 20.183
RF          : 20.183
FR          : 20.183
FF          : 20.183

Input Port  : iSW[1]
Output Port : oVGA_G[0]
RR          : 16.621
RF          : 16.621
FR          : 16.621
FF          : 16.621

Input Port  : iSW[1]
Output Port : oVGA_G[1]
RR          : 16.100
RF          : 16.100
FR          : 16.100
FF          : 16.100

Input Port  : iSW[1]
Output Port : oVGA_G[2]
RR          : 15.233
RF          : 15.233
FR          : 15.233
FF          : 15.233

Input Port  : iSW[1]
Output Port : oVGA_G[3]
RR          : 14.902
RF          : 14.902
FR          : 14.902
FF          : 14.902

Input Port  : iSW[1]
Output Port : oVGA_G[4]
RR          : 15.039
RF          : 15.039
FR          : 15.039
FF          : 15.039

Input Port  : iSW[1]
Output Port : oVGA_G[5]
RR          : 14.849
RF          : 14.849
FR          : 14.849
FF          : 14.849

Input Port  : iSW[1]
Output Port : oVGA_G[6]
RR          : 13.842
RF          : 13.842
FR          : 13.842
FF          : 13.842

Input Port  : iSW[1]
Output Port : oVGA_G[7]
RR          : 14.797
RF          : 14.797
FR          : 14.797
FF          : 14.797

Input Port  : iSW[1]
Output Port : oVGA_G[8]
RR          : 14.341
RF          : 14.341
FR          : 14.341
FF          : 14.341

Input Port  : iSW[1]
Output Port : oVGA_G[9]
RR          : 14.483
RF          : 14.483
FR          : 14.483
FF          : 14.483

Input Port  : iSW[1]
Output Port : oVGA_R[0]
RR          : 16.368
RF          : 16.368
FR          : 16.368
FF          : 16.368

Input Port  : iSW[1]
Output Port : oVGA_R[1]
RR          : 15.774
RF          : 15.774
FR          : 15.774
FF          : 15.774

Input Port  : iSW[1]
Output Port : oVGA_R[2]
RR          : 13.925
RF          : 13.925
FR          : 13.925
FF          : 13.925

Input Port  : iSW[1]
Output Port : oVGA_R[3]
RR          : 13.035
RF          : 13.035
FR          : 13.035
FF          : 13.035

Input Port  : iSW[1]
Output Port : oVGA_R[4]
RR          : 14.179
RF          : 14.179
FR          : 14.179
FF          : 14.179

Input Port  : iSW[1]
Output Port : oVGA_R[5]
RR          : 14.737
RF          : 14.737
FR          : 14.737
FF          : 14.737

Input Port  : iSW[1]
Output Port : oVGA_R[6]
RR          : 16.763
RF          : 16.763
FR          : 16.763
FF          : 16.763

Input Port  : iSW[1]
Output Port : oVGA_R[7]
RR          : 13.995
RF          : 13.995
FR          : 13.995
FF          : 13.995

Input Port  : iSW[1]
Output Port : oVGA_R[8]
RR          : 15.178
RF          : 15.178
FR          : 15.178
FF          : 15.178

Input Port  : iSW[1]
Output Port : oVGA_R[9]
RR          : 14.826
RF          : 14.826
FR          : 14.826
FF          : 14.826

Input Port  : iSW[2]
Output Port : oVGA_B[0]
RR          : 18.005
RF          : 18.005
FR          : 18.005
FF          : 18.005

Input Port  : iSW[2]
Output Port : oVGA_B[1]
RR          : 19.036
RF          : 19.036
FR          : 19.036
FF          : 19.036

Input Port  : iSW[2]
Output Port : oVGA_B[2]
RR          : 15.143
RF          : 15.143
FR          : 15.143
FF          : 15.143

Input Port  : iSW[2]
Output Port : oVGA_B[3]
RR          : 15.988
RF          : 15.988
FR          : 15.988
FF          : 15.988

Input Port  : iSW[2]
Output Port : oVGA_B[4]
RR          : 16.773
RF          : 16.773
FR          : 16.773
FF          : 16.773

Input Port  : iSW[2]
Output Port : oVGA_B[5]
RR          : 16.569
RF          : 16.569
FR          : 16.569
FF          : 16.569

Input Port  : iSW[2]
Output Port : oVGA_B[6]
RR          : 16.445
RF          : 16.445
FR          : 16.445
FF          : 16.445

Input Port  : iSW[2]
Output Port : oVGA_B[7]
RR          : 18.046
RF          : 18.046
FR          : 18.046
FF          : 18.046

Input Port  : iSW[2]
Output Port : oVGA_B[8]
RR          : 16.903
RF          : 16.903
FR          : 16.903
FF          : 16.903

Input Port  : iSW[2]
Output Port : oVGA_B[9]
RR          : 20.117
RF          : 20.117
FR          : 20.117
FF          : 20.117

Input Port  : iSW[2]
Output Port : oVGA_G[0]
RR          : 16.307
RF          : 16.307
FR          : 16.307
FF          : 16.307

Input Port  : iSW[2]
Output Port : oVGA_G[1]
RR          : 15.786
RF          : 15.786
FR          : 15.786
FF          : 15.786

Input Port  : iSW[2]
Output Port : oVGA_G[2]
RR          : 15.166
RF          : 15.166
FR          : 15.166
FF          : 15.166

Input Port  : iSW[2]
Output Port : oVGA_G[3]
RR          : 14.835
RF          : 14.835
FR          : 14.835
FF          : 14.835

Input Port  : iSW[2]
Output Port : oVGA_G[4]
RR          : 14.972
RF          : 14.972
FR          : 14.972
FF          : 14.972

Input Port  : iSW[2]
Output Port : oVGA_G[5]
RR          : 14.782
RF          : 14.782
FR          : 14.782
FF          : 14.782

Input Port  : iSW[2]
Output Port : oVGA_G[6]
RR          : 13.775
RF          : 13.775
FR          : 13.775
FF          : 13.775

Input Port  : iSW[2]
Output Port : oVGA_G[7]
RR          : 14.730
RF          : 14.730
FR          : 14.730
FF          : 14.730

Input Port  : iSW[2]
Output Port : oVGA_G[8]
RR          : 14.274
RF          : 14.274
FR          : 14.274
FF          : 14.274

Input Port  : iSW[2]
Output Port : oVGA_G[9]
RR          : 14.169
RF          : 14.169
FR          : 14.169
FF          : 14.169

Input Port  : iSW[2]
Output Port : oVGA_R[0]
RR          : 15.760
RF          : 15.760
FR          : 15.760
FF          : 15.760

Input Port  : iSW[2]
Output Port : oVGA_R[1]
RR          : 15.166
RF          : 15.166
FR          : 15.166
FF          : 15.166

Input Port  : iSW[2]
Output Port : oVGA_R[2]
RR          : 13.858
RF          : 13.858
FR          : 13.858
FF          : 13.858

Input Port  : iSW[2]
Output Port : oVGA_R[3]
RR          : 12.968
RF          : 12.968
FR          : 12.968
FF          : 12.968

Input Port  : iSW[2]
Output Port : oVGA_R[4]
RR          : 14.115
RF          : 14.115
FR          : 14.115
FF          : 14.115

Input Port  : iSW[2]
Output Port : oVGA_R[5]
RR          : 14.670
RF          : 14.670
FR          : 14.670
FF          : 14.670

Input Port  : iSW[2]
Output Port : oVGA_R[6]
RR          : 16.699
RF          : 16.699
FR          : 16.699
FF          : 16.699

Input Port  : iSW[2]
Output Port : oVGA_R[7]
RR          : 13.983
RF          : 13.983
FR          : 13.983
FF          : 13.983

Input Port  : iSW[2]
Output Port : oVGA_R[8]
RR          : 15.111
RF          : 15.111
FR          : 15.111
FF          : 15.111

Input Port  : iSW[2]
Output Port : oVGA_R[9]
RR          : 14.430
RF          : 14.430
FR          : 14.430
FF          : 14.430

Input Port  : iSW[3]
Output Port : oVGA_B[0]
RR          : 17.367
RF          : 17.367
FR          : 17.367
FF          : 17.367

Input Port  : iSW[3]
Output Port : oVGA_B[1]
RR          : 18.398
RF          : 18.398
FR          : 18.398
FF          : 18.398

Input Port  : iSW[3]
Output Port : oVGA_B[2]
RR          : 14.152
RF          : 14.152
FR          : 14.152
FF          : 14.152

Input Port  : iSW[3]
Output Port : oVGA_B[3]
RR          : 15.350
RF          : 15.350
FR          : 15.350
FF          : 15.350

Input Port  : iSW[3]
Output Port : oVGA_B[4]
RR          : 16.135
RF          : 16.135
FR          : 16.135
FF          : 16.135

Input Port  : iSW[3]
Output Port : oVGA_B[5]
RR          : 15.931
RF          : 15.931
FR          : 15.931
FF          : 15.931

Input Port  : iSW[3]
Output Port : oVGA_B[6]
RR          : 15.807
RF          : 15.807
FR          : 15.807
FF          : 15.807

Input Port  : iSW[3]
Output Port : oVGA_B[7]
RR          : 15.947
RF          : 15.947
FR          : 15.947
FF          : 15.947

Input Port  : iSW[3]
Output Port : oVGA_B[8]
RR          : 16.265
RF          : 16.265
FR          : 16.265
FF          : 16.265

Input Port  : iSW[3]
Output Port : oVGA_B[9]
RR          : 19.479
RF          : 19.479
FR          : 19.479
FF          : 19.479

Input Port  : iSW[3]
Output Port : oVGA_G[0]
RR          : 14.564
RF          : 14.564
FR          : 14.564
FF          : 14.564

Input Port  : iSW[3]
Output Port : oVGA_G[1]
RR          : 14.443
RF          : 14.443
FR          : 14.443
FF          : 14.443

Input Port  : iSW[3]
Output Port : oVGA_G[2]
RR          : 12.576
RF          : 12.576
FR          : 12.576
FF          : 12.576

Input Port  : iSW[3]
Output Port : oVGA_G[3]
RR          : 12.236
RF          : 12.236
FR          : 12.236
FF          : 12.236

Input Port  : iSW[3]
Output Port : oVGA_G[4]
RR          : 12.185
RF          : 12.185
FR          : 12.185
FF          : 12.185

Input Port  : iSW[3]
Output Port : oVGA_G[5]
RR          : 12.295
RF          : 12.295
FR          : 12.295
FF          : 12.295

Input Port  : iSW[3]
Output Port : oVGA_G[6]
RR          : 11.966
RF          : 11.966
FR          : 11.966
FF          : 11.966

Input Port  : iSW[3]
Output Port : oVGA_G[7]
RR          : 11.957
RF          : 11.957
FR          : 11.957
FF          : 11.957

Input Port  : iSW[3]
Output Port : oVGA_G[8]
RR          : 11.783
RF          : 11.783
FR          : 11.783
FF          : 11.783

Input Port  : iSW[3]
Output Port : oVGA_G[9]
RR          : 13.084
RF          : 13.084
FR          : 13.084
FF          : 13.084

Input Port  : iSW[3]
Output Port : oVGA_R[0]
RR          : 15.642
RF          : 15.642
FR          : 15.642
FF          : 15.642

Input Port  : iSW[3]
Output Port : oVGA_R[1]
RR          : 15.048
RF          : 15.048
FR          : 15.048
FF          : 15.048

Input Port  : iSW[3]
Output Port : oVGA_R[2]
RR          : 12.109
RF          : 12.109
FR          : 12.109
FF          : 12.109

Input Port  : iSW[3]
Output Port : oVGA_R[3]
RR          : 11.205
RF          : 11.205
FR          : 11.205
FF          : 11.205

Input Port  : iSW[3]
Output Port : oVGA_R[4]
RR          : 12.335
RF          : 12.335
FR          : 12.335
FF          : 12.335

Input Port  : iSW[3]
Output Port : oVGA_R[5]
RR          : 13.002
RF          : 13.002
FR          : 13.002
FF          : 13.002

Input Port  : iSW[3]
Output Port : oVGA_R[6]
RR          : 13.424
RF          : 13.424
FR          : 13.424
FF          : 13.424

Input Port  : iSW[3]
Output Port : oVGA_R[7]
RR          : 12.506
RF          : 12.506
FR          : 12.506
FF          : 12.506

Input Port  : iSW[3]
Output Port : oVGA_R[8]
RR          : 12.248
RF          : 12.248
FR          : 12.248
FF          : 12.248

Input Port  : iSW[3]
Output Port : oVGA_R[9]
RR          : 14.100
RF          : 14.100
FR          : 14.100
FF          : 14.100

Input Port  : iSW[4]
Output Port : oVGA_B[0]
RR          : 17.841
RF          : 17.841
FR          : 17.841
FF          : 17.841

Input Port  : iSW[4]
Output Port : oVGA_B[1]
RR          : 18.872
RF          : 18.872
FR          : 18.872
FF          : 18.872

Input Port  : iSW[4]
Output Port : oVGA_B[2]
RR          : 15.261
RF          : 15.261
FR          : 15.261
FF          : 15.261

Input Port  : iSW[4]
Output Port : oVGA_B[3]
RR          : 15.824
RF          : 15.824
FR          : 15.824
FF          : 15.824

Input Port  : iSW[4]
Output Port : oVGA_B[4]
RR          : 16.609
RF          : 16.609
FR          : 16.609
FF          : 16.609

Input Port  : iSW[4]
Output Port : oVGA_B[5]
RR          : 16.405
RF          : 16.405
FR          : 16.405
FF          : 16.405

Input Port  : iSW[4]
Output Port : oVGA_B[6]
RR          : 16.281
RF          : 16.281
FR          : 16.281
FF          : 16.281

Input Port  : iSW[4]
Output Port : oVGA_B[7]
RR          : 18.164
RF          : 18.164
FR          : 18.164
FF          : 18.164

Input Port  : iSW[4]
Output Port : oVGA_B[8]
RR          : 16.739
RF          : 16.739
FR          : 16.739
FF          : 16.739

Input Port  : iSW[4]
Output Port : oVGA_B[9]
RR          : 19.953
RF          : 19.953
FR          : 19.953
FF          : 19.953

Input Port  : iSW[4]
Output Port : oVGA_G[0]
RR          : 14.468
RF          : 14.468
FR          : 14.468
FF          : 14.468

Input Port  : iSW[4]
Output Port : oVGA_G[1]
RR          : 14.347
RF          : 14.347
FR          : 14.347
FF          : 14.347

Input Port  : iSW[4]
Output Port : oVGA_G[2]
RR          : 13.267
RF          : 13.267
FR          : 13.267
FF          : 13.267

Input Port  : iSW[4]
Output Port : oVGA_G[3]
RR          : 12.932
RF          : 12.932
FR          : 12.932
FF          : 12.932

Input Port  : iSW[4]
Output Port : oVGA_G[4]
RR          : 12.880
RF          : 12.880
FR          : 12.880
FF          : 12.880

Input Port  : iSW[4]
Output Port : oVGA_G[5]
RR          : 13.333
RF          : 13.333
FR          : 13.333
FF          : 13.333

Input Port  : iSW[4]
Output Port : oVGA_G[6]
RR          : 12.684
RF          : 12.684
FR          : 12.684
FF          : 12.684

Input Port  : iSW[4]
Output Port : oVGA_G[7]
RR          : 12.999
RF          : 12.999
FR          : 12.999
FF          : 12.999

Input Port  : iSW[4]
Output Port : oVGA_G[8]
RR          : 12.825
RF          : 12.825
FR          : 12.825
FF          : 12.825

Input Port  : iSW[4]
Output Port : oVGA_G[9]
RR          : 12.988
RF          : 12.988
FR          : 12.988
FF          : 12.988

Input Port  : iSW[4]
Output Port : oVGA_R[0]
RR          : 15.546
RF          : 15.546
FR          : 15.546
FF          : 15.546

Input Port  : iSW[4]
Output Port : oVGA_R[1]
RR          : 14.952
RF          : 14.952
FR          : 14.952
FF          : 14.952

Input Port  : iSW[4]
Output Port : oVGA_R[2]
RR          : 13.260
RF          : 13.260
FR          : 13.260
FF          : 13.260

Input Port  : iSW[4]
Output Port : oVGA_R[3]
RR          : 12.356
RF          : 12.356
FR          : 12.356
FF          : 12.356

Input Port  : iSW[4]
Output Port : oVGA_R[4]
RR          : 13.486
RF          : 13.486
FR          : 13.486
FF          : 13.486

Input Port  : iSW[4]
Output Port : oVGA_R[5]
RR          : 14.153
RF          : 14.153
FR          : 14.153
FF          : 14.153

Input Port  : iSW[4]
Output Port : oVGA_R[6]
RR          : 14.575
RF          : 14.575
FR          : 14.575
FF          : 14.575

Input Port  : iSW[4]
Output Port : oVGA_R[7]
RR          : 13.655
RF          : 13.655
FR          : 13.655
FF          : 13.655

Input Port  : iSW[4]
Output Port : oVGA_R[8]
RR          : 13.399
RF          : 13.399
FR          : 13.399
FF          : 13.399

Input Port  : iSW[4]
Output Port : oVGA_R[9]
RR          : 14.004
RF          : 14.004
FR          : 14.004
FF          : 14.004

Input Port  : iSW[16]
Output Port : ioB[7]
RR          : 14.825
RF          : 14.825
FR          : 14.825
FF          : 14.825

Input Port  : iSW[16]
Output Port : oAUD_DACDAT
RR          : 14.615
RF          : 14.615
FR          : 14.615
FF          : 14.615

Input Port  : iSW[16]
Output Port : oLEDG[4]
RR          : 15.502
RF          : 15.502
FR          : 15.502
FF          : 15.502

Input Port  : iSW[16]
Output Port : oLEDR[0]
RR          : 12.999
RF          : 12.999
FR          : 12.999
FF          : 12.999

Input Port  : iSW[16]
Output Port : oLEDR[1]
RR          : 15.917
RF          : 15.917
FR          : 15.917
FF          : 15.917

Input Port  : iSW[16]
Output Port : oLEDR[2]
RR          : 16.079
RF          : 16.079
FR          : 16.079
FF          : 16.079

Input Port  : iSW[16]
Output Port : oLEDR[3]
RR          : 16.906
RF          : 16.906
FR          : 16.906
FF          : 16.906

Input Port  : iSW[16]
Output Port : oLEDR[4]
RR          : 16.945
RF          : 16.945
FR          : 16.945
FF          : 16.945

Input Port  : iSW[16]
Output Port : oLEDR[5]
RR          : 16.820
RF          : 16.820
FR          : 16.820
FF          : 16.820

Input Port  : iSW[16]
Output Port : oLEDR[6]
RR          : 14.431
RF          : 14.431
FR          : 14.431
FF          : 14.431

Input Port  : iSW[16]
Output Port : oLEDR[7]
RR          : 14.665
RF          : 14.665
FR          : 14.665
FF          : 14.665

Input Port  : iSW[16]
Output Port : oLEDR[8]
RR          : 14.638
RF          : 14.638
FR          : 14.638
FF          : 14.638

Input Port  : iSW[16]
Output Port : oLEDR[9]
RR          : 14.975
RF          : 14.975
FR          : 14.975
FF          : 14.975

Input Port  : iSW[16]
Output Port : oLEDR[10]
RR          : 13.678
RF          : 13.678
FR          : 13.678
FF          : 13.678

Input Port  : iSW[16]
Output Port : oLEDR[11]
RR          : 13.445
RF          : 13.445
FR          : 13.445
FF          : 13.445

Input Port  : iSW[16]
Output Port : oLEDR[12]
RR          : 14.936
RF          : 14.936
FR          : 14.936
FF          : 14.936

Input Port  : iSW[16]
Output Port : oLEDR[13]
RR          : 15.155
RF          : 15.155
FR          : 15.155
FF          : 15.155

Input Port  : iSW[16]
Output Port : oLEDR[14]
RR          : 15.515
RF          : 15.515
FR          : 15.515
FF          : 15.515
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                      ;
+--------------------------------------------------------------------------------+
Input Port  : AUD_DACLRCK
Output Port : ioB[5]
RR          : 5.896
RF          : 
FR          : 
FF          : 5.896

Input Port  : AUD_DACLRCK
Output Port : ioB[7]
RR          : 11.496
RF          : 11.496
FR          : 11.496
FF          : 11.496

Input Port  : AUD_DACLRCK
Output Port : oAUD_DACDAT
RR          : 11.286
RF          : 11.286
FR          : 11.286
FF          : 11.286

Input Port  : AUD_DACLRCK
Output Port : oLEDG[2]
RR          : 6.617
RF          : 
FR          : 
FF          : 6.617

Input Port  : AUD_DACLRCK
Output Port : oLEDG[4]
RR          : 12.173
RF          : 12.173
FR          : 12.173
FF          : 12.173

Input Port  : iSW[0]
Output Port : oAUD_DACDAT
RR          : 9.144
RF          : 9.144
FR          : 9.144
FF          : 9.144

Input Port  : iSW[0]
Output Port : oLEDR[0]
RR          : 11.471
RF          : 11.471
FR          : 11.471
FF          : 11.471

Input Port  : iSW[0]
Output Port : oLEDR[1]
RR          : 13.722
RF          : 13.722
FR          : 13.722
FF          : 13.722

Input Port  : iSW[0]
Output Port : oLEDR[2]
RR          : 13.894
RF          : 13.894
FR          : 13.894
FF          : 13.894

Input Port  : iSW[0]
Output Port : oLEDR[3]
RR          : 14.687
RF          : 14.687
FR          : 14.687
FF          : 14.687

Input Port  : iSW[0]
Output Port : oLEDR[4]
RR          : 15.096
RF          : 15.096
FR          : 15.096
FF          : 15.096

Input Port  : iSW[0]
Output Port : oLEDR[5]
RR          : 14.972
RF          : 14.972
FR          : 14.972
FF          : 14.972

Input Port  : iSW[0]
Output Port : oLEDR[6]
RR          : 12.861
RF          : 12.861
FR          : 12.861
FF          : 12.861

Input Port  : iSW[0]
Output Port : oLEDR[7]
RR          : 12.494
RF          : 12.494
FR          : 12.494
FF          : 12.494

Input Port  : iSW[0]
Output Port : oLEDR[8]
RR          : 13.053
RF          : 13.053
FR          : 13.053
FF          : 13.053

Input Port  : iSW[0]
Output Port : oLEDR[9]
RR          : 12.805
RF          : 12.805
FR          : 12.805
FF          : 12.805

Input Port  : iSW[0]
Output Port : oLEDR[10]
RR          : 11.603
RF          : 11.603
FR          : 11.603
FF          : 11.603

Input Port  : iSW[0]
Output Port : oLEDR[11]
RR          : 11.735
RF          : 11.735
FR          : 11.735
FF          : 11.735

Input Port  : iSW[0]
Output Port : oLEDR[12]
RR          : 12.991
RF          : 12.991
FR          : 12.991
FF          : 12.991

Input Port  : iSW[0]
Output Port : oLEDR[13]
RR          : 13.275
RF          : 13.275
FR          : 13.275
FF          : 13.275

Input Port  : iSW[0]
Output Port : oLEDR[14]
RR          : 13.317
RF          : 13.317
FR          : 13.317
FF          : 13.317

Input Port  : iSW[0]
Output Port : oVGA_B[0]
RR          : 11.586
RF          : 11.586
FR          : 11.586
FF          : 11.586

Input Port  : iSW[0]
Output Port : oVGA_B[1]
RR          : 11.256
RF          : 11.256
FR          : 11.256
FF          : 11.256

Input Port  : iSW[0]
Output Port : oVGA_B[2]
RR          : 11.231
RF          : 11.231
FR          : 11.231
FF          : 11.231

Input Port  : iSW[0]
Output Port : oVGA_B[3]
RR          : 12.428
RF          : 12.428
FR          : 12.428
FF          : 12.428

Input Port  : iSW[0]
Output Port : oVGA_B[4]
RR          : 13.515
RF          : 13.515
FR          : 13.515
FF          : 13.515

Input Port  : iSW[0]
Output Port : oVGA_B[5]
RR          : 13.181
RF          : 13.181
FR          : 13.181
FF          : 13.181

Input Port  : iSW[0]
Output Port : oVGA_B[6]
RR          : 13.407
RF          : 13.407
FR          : 13.407
FF          : 13.407

Input Port  : iSW[0]
Output Port : oVGA_B[7]
RR          : 12.304
RF          : 12.304
FR          : 12.304
FF          : 12.304

Input Port  : iSW[0]
Output Port : oVGA_B[8]
RR          : 13.869
RF          : 13.869
FR          : 13.869
FF          : 13.869

Input Port  : iSW[0]
Output Port : oVGA_B[9]
RR          : 11.872
RF          : 11.872
FR          : 11.872
FF          : 11.872

Input Port  : iSW[0]
Output Port : oVGA_G[0]
RR          : 13.197
RF          : 13.197
FR          : 13.197
FF          : 13.197

Input Port  : iSW[0]
Output Port : oVGA_G[1]
RR          : 12.705
RF          : 12.705
FR          : 12.705
FF          : 12.705

Input Port  : iSW[0]
Output Port : oVGA_G[2]
RR          : 11.792
RF          : 11.792
FR          : 11.792
FF          : 11.792

Input Port  : iSW[0]
Output Port : oVGA_G[3]
RR          : 11.454
RF          : 11.454
FR          : 11.454
FF          : 11.454

Input Port  : iSW[0]
Output Port : oVGA_G[4]
RR          : 11.403
RF          : 11.403
FR          : 11.403
FF          : 11.403

Input Port  : iSW[0]
Output Port : oVGA_G[5]
RR          : 11.684
RF          : 11.684
FR          : 11.684
FF          : 11.684

Input Port  : iSW[0]
Output Port : oVGA_G[6]
RR          : 11.431
RF          : 11.431
FR          : 11.431
FF          : 11.431

Input Port  : iSW[0]
Output Port : oVGA_G[7]
RR          : 11.347
RF          : 11.347
FR          : 11.347
FF          : 11.347

Input Port  : iSW[0]
Output Port : oVGA_G[8]
RR          : 11.386
RF          : 11.386
FR          : 11.386
FF          : 11.386

Input Port  : iSW[0]
Output Port : oVGA_G[9]
RR          : 12.292
RF          : 12.292
FR          : 12.292
FF          : 12.292

Input Port  : iSW[0]
Output Port : oVGA_R[0]
RR          : 13.837
RF          : 13.837
FR          : 13.837
FF          : 13.837

Input Port  : iSW[0]
Output Port : oVGA_R[1]
RR          : 13.384
RF          : 13.384
FR          : 13.384
FF          : 13.384

Input Port  : iSW[0]
Output Port : oVGA_R[2]
RR          : 11.767
RF          : 11.767
FR          : 11.767
FF          : 11.767

Input Port  : iSW[0]
Output Port : oVGA_R[3]
RR          : 10.642
RF          : 10.642
FR          : 10.642
FF          : 10.642

Input Port  : iSW[0]
Output Port : oVGA_R[4]
RR          : 11.744
RF          : 11.744
FR          : 11.744
FF          : 11.744

Input Port  : iSW[0]
Output Port : oVGA_R[5]
RR          : 12.509
RF          : 12.509
FR          : 12.509
FF          : 12.509

Input Port  : iSW[0]
Output Port : oVGA_R[6]
RR          : 13.081
RF          : 13.081
FR          : 13.081
FF          : 13.081

Input Port  : iSW[0]
Output Port : oVGA_R[7]
RR          : 11.791
RF          : 11.791
FR          : 11.791
FF          : 11.791

Input Port  : iSW[0]
Output Port : oVGA_R[8]
RR          : 11.756
RF          : 11.756
FR          : 11.756
FF          : 11.756

Input Port  : iSW[0]
Output Port : oVGA_R[9]
RR          : 13.596
RF          : 13.596
FR          : 13.596
FF          : 13.596

Input Port  : iSW[1]
Output Port : oLEDR[0]
RR          : 11.450
RF          : 11.450
FR          : 11.450
FF          : 11.450

Input Port  : iSW[1]
Output Port : oLEDR[1]
RR          : 12.568
RF          : 12.568
FR          : 12.568
FF          : 12.568

Input Port  : iSW[1]
Output Port : oLEDR[2]
RR          : 12.608
RF          : 12.608
FR          : 12.608
FF          : 12.608

Input Port  : iSW[1]
Output Port : oLEDR[3]
RR          : 13.397
RF          : 13.397
FR          : 13.397
FF          : 13.397

Input Port  : iSW[1]
Output Port : oLEDR[4]
RR          : 13.530
RF          : 13.530
FR          : 13.530
FF          : 13.530

Input Port  : iSW[1]
Output Port : oLEDR[5]
RR          : 13.604
RF          : 13.604
FR          : 13.604
FF          : 13.604

Input Port  : iSW[1]
Output Port : oLEDR[6]
RR          : 11.381
RF          : 11.381
FR          : 11.381
FF          : 11.381

Input Port  : iSW[1]
Output Port : oLEDR[7]
RR          : 10.917
RF          : 10.917
FR          : 10.917
FF          : 10.917

Input Port  : iSW[1]
Output Port : oLEDR[8]
RR          : 12.187
RF          : 12.187
FR          : 12.187
FF          : 12.187

Input Port  : iSW[1]
Output Port : oLEDR[9]
RR          : 12.160
RF          : 12.160
FR          : 12.160
FF          : 12.160

Input Port  : iSW[1]
Output Port : oLEDR[10]
RR          : 11.383
RF          : 11.383
FR          : 11.383
FF          : 11.383

Input Port  : iSW[1]
Output Port : oLEDR[11]
RR          : 10.172
RF          : 10.172
FR          : 10.172
FF          : 10.172

Input Port  : iSW[1]
Output Port : oLEDR[12]
RR          : 11.983
RF          : 11.983
FR          : 11.983
FF          : 11.983

Input Port  : iSW[1]
Output Port : oLEDR[13]
RR          : 12.277
RF          : 12.277
FR          : 12.277
FF          : 12.277

Input Port  : iSW[1]
Output Port : oLEDR[14]
RR          : 12.409
RF          : 12.409
FR          : 12.409
FF          : 12.409

Input Port  : iSW[1]
Output Port : oVGA_B[0]
RR          : 11.476
RF          : 11.476
FR          : 11.476
FF          : 11.476

Input Port  : iSW[1]
Output Port : oVGA_B[1]
RR          : 11.424
RF          : 11.424
FR          : 11.424
FF          : 11.424

Input Port  : iSW[1]
Output Port : oVGA_B[2]
RR          : 11.848
RF          : 11.848
FR          : 11.848
FF          : 11.848

Input Port  : iSW[1]
Output Port : oVGA_B[3]
RR          : 12.144
RF          : 12.144
FR          : 12.144
FF          : 12.144

Input Port  : iSW[1]
Output Port : oVGA_B[4]
RR          : 12.241
RF          : 12.241
FR          : 12.241
FF          : 12.241

Input Port  : iSW[1]
Output Port : oVGA_B[5]
RR          : 11.973
RF          : 11.973
FR          : 11.973
FF          : 11.973

Input Port  : iSW[1]
Output Port : oVGA_B[6]
RR          : 12.413
RF          : 12.413
FR          : 12.413
FF          : 12.413

Input Port  : iSW[1]
Output Port : oVGA_B[7]
RR          : 14.418
RF          : 14.418
FR          : 14.418
FF          : 14.418

Input Port  : iSW[1]
Output Port : oVGA_B[8]
RR          : 12.641
RF          : 12.641
FR          : 12.641
FF          : 12.641

Input Port  : iSW[1]
Output Port : oVGA_B[9]
RR          : 12.112
RF          : 12.112
FR          : 12.112
FF          : 12.112

Input Port  : iSW[1]
Output Port : oVGA_G[0]
RR          : 12.815
RF          : 12.815
FR          : 12.815
FF          : 12.815

Input Port  : iSW[1]
Output Port : oVGA_G[1]
RR          : 12.607
RF          : 12.607
FR          : 12.607
FF          : 12.607

Input Port  : iSW[1]
Output Port : oVGA_G[2]
RR          : 11.155
RF          : 12.789
FR          : 12.789
FF          : 11.155

Input Port  : iSW[1]
Output Port : oVGA_G[3]
RR          : 11.057
RF          : 12.507
FR          : 12.507
FF          : 11.057

Input Port  : iSW[1]
Output Port : oVGA_G[4]
RR          : 11.041
RF          : 12.488
FR          : 12.488
FF          : 11.041

Input Port  : iSW[1]
Output Port : oVGA_G[5]
RR          : 10.766
RF          : 12.572
FR          : 12.572
FF          : 10.766

Input Port  : iSW[1]
Output Port : oVGA_G[6]
RR          : 10.395
RF          : 12.188
FR          : 12.188
FF          : 10.395

Input Port  : iSW[1]
Output Port : oVGA_G[7]
RR          : 10.539
RF          : 12.333
FR          : 12.333
FF          : 10.539

Input Port  : iSW[1]
Output Port : oVGA_G[8]
RR          : 10.350
RF          : 11.796
FR          : 11.796
FF          : 10.350

Input Port  : iSW[1]
Output Port : oVGA_G[9]
RR          : 11.890
RF          : 12.195
FR          : 12.195
FF          : 11.890

Input Port  : iSW[1]
Output Port : oVGA_R[0]
RR          : 12.923
RF          : 13.146
FR          : 13.146
FF          : 12.923

Input Port  : iSW[1]
Output Port : oVGA_R[1]
RR          : 12.684
RF          : 12.684
FR          : 12.684
FF          : 12.684

Input Port  : iSW[1]
Output Port : oVGA_R[2]
RR          : 11.569
RF          : 12.730
FR          : 12.730
FF          : 11.569

Input Port  : iSW[1]
Output Port : oVGA_R[3]
RR          : 10.256
RF          : 11.692
FR          : 11.692
FF          : 10.256

Input Port  : iSW[1]
Output Port : oVGA_R[4]
RR          : 11.358
RF          : 12.794
FR          : 12.794
FF          : 11.358

Input Port  : iSW[1]
Output Port : oVGA_R[5]
RR          : 12.131
RF          : 13.305
FR          : 13.305
FF          : 12.131

Input Port  : iSW[1]
Output Port : oVGA_R[6]
RR          : 12.711
RF          : 13.883
FR          : 13.883
FF          : 12.711

Input Port  : iSW[1]
Output Port : oVGA_R[7]
RR          : 11.405
RF          : 12.840
FR          : 12.840
FF          : 11.405

Input Port  : iSW[1]
Output Port : oVGA_R[8]
RR          : 11.681
RF          : 12.844
FR          : 12.844
FF          : 11.681

Input Port  : iSW[1]
Output Port : oVGA_R[9]
RR          : 13.197
RF          : 13.197
FR          : 13.197
FF          : 13.197

Input Port  : iSW[2]
Output Port : oVGA_B[0]
RR          : 11.416
RF          : 11.416
FR          : 11.416
FF          : 11.416

Input Port  : iSW[2]
Output Port : oVGA_B[1]
RR          : 11.364
RF          : 11.364
FR          : 11.364
FF          : 11.364

Input Port  : iSW[2]
Output Port : oVGA_B[2]
RR          : 11.788
RF          : 11.788
FR          : 11.788
FF          : 11.788

Input Port  : iSW[2]
Output Port : oVGA_B[3]
RR          : 12.075
RF          : 12.075
FR          : 12.075
FF          : 12.075

Input Port  : iSW[2]
Output Port : oVGA_B[4]
RR          : 12.172
RF          : 12.172
FR          : 12.172
FF          : 12.172

Input Port  : iSW[2]
Output Port : oVGA_B[5]
RR          : 11.904
RF          : 11.904
FR          : 11.904
FF          : 11.904

Input Port  : iSW[2]
Output Port : oVGA_B[6]
RR          : 12.344
RF          : 12.344
FR          : 12.344
FF          : 12.344

Input Port  : iSW[2]
Output Port : oVGA_B[7]
RR          : 14.349
RF          : 14.349
FR          : 14.349
FF          : 14.349

Input Port  : iSW[2]
Output Port : oVGA_B[8]
RR          : 12.572
RF          : 12.572
FR          : 12.572
FF          : 12.572

Input Port  : iSW[2]
Output Port : oVGA_B[9]
RR          : 12.052
RF          : 12.052
FR          : 12.052
FF          : 12.052

Input Port  : iSW[2]
Output Port : oVGA_G[0]
RR          : 12.501
RF          : 12.501
FR          : 12.501
FF          : 12.501

Input Port  : iSW[2]
Output Port : oVGA_G[1]
RR          : 12.293
RF          : 12.293
FR          : 12.293
FF          : 12.293

Input Port  : iSW[2]
Output Port : oVGA_G[2]
RR          : 10.454
RF          : 12.676
FR          : 12.676
FF          : 10.454

Input Port  : iSW[2]
Output Port : oVGA_G[3]
RR          : 10.356
RF          : 12.394
FR          : 12.394
FF          : 10.356

Input Port  : iSW[2]
Output Port : oVGA_G[4]
RR          : 10.340
RF          : 12.375
FR          : 12.375
FF          : 10.340

Input Port  : iSW[2]
Output Port : oVGA_G[5]
RR          : 10.065
RF          : 12.459
FR          : 12.459
FF          : 10.065

Input Port  : iSW[2]
Output Port : oVGA_G[6]
RR          : 9.694
RF          : 12.075
FR          : 12.075
FF          : 9.694

Input Port  : iSW[2]
Output Port : oVGA_G[7]
RR          : 9.838
RF          : 12.220
FR          : 12.220
FF          : 9.838

Input Port  : iSW[2]
Output Port : oVGA_G[8]
RR          : 9.649
RF          : 11.683
FR          : 11.683
FF          : 9.649

Input Port  : iSW[2]
Output Port : oVGA_G[9]
RR          : 11.824
RF          : 11.881
FR          : 11.881
FF          : 11.824

Input Port  : iSW[2]
Output Port : oVGA_R[0]
RR          : 12.857
RF          : 12.921
FR          : 12.921
FF          : 12.857

Input Port  : iSW[2]
Output Port : oVGA_R[1]
RR          : 12.459
RF          : 12.459
FR          : 12.459
FF          : 12.459

Input Port  : iSW[2]
Output Port : oVGA_R[2]
RR          : 10.889
RF          : 12.617
FR          : 12.617
FF          : 10.889

Input Port  : iSW[2]
Output Port : oVGA_R[3]
RR          : 9.576
RF          : 11.579
FR          : 11.579
FF          : 9.576

Input Port  : iSW[2]
Output Port : oVGA_R[4]
RR          : 10.678
RF          : 12.681
FR          : 12.681
FF          : 10.678

Input Port  : iSW[2]
Output Port : oVGA_R[5]
RR          : 11.451
RF          : 13.192
FR          : 13.192
FF          : 11.451

Input Port  : iSW[2]
Output Port : oVGA_R[6]
RR          : 12.031
RF          : 13.770
FR          : 13.770
FF          : 12.031

Input Port  : iSW[2]
Output Port : oVGA_R[7]
RR          : 10.725
RF          : 12.727
FR          : 12.727
FF          : 10.725

Input Port  : iSW[2]
Output Port : oVGA_R[8]
RR          : 11.001
RF          : 12.731
FR          : 12.731
FF          : 11.001

Input Port  : iSW[2]
Output Port : oVGA_R[9]
RR          : 12.883
RF          : 12.883
FR          : 12.883
FF          : 12.883

Input Port  : iSW[3]
Output Port : oVGA_B[0]
RR          : 10.769
RF          : 10.769
FR          : 10.769
FF          : 10.769

Input Port  : iSW[3]
Output Port : oVGA_B[1]
RR          : 10.717
RF          : 10.717
FR          : 10.717
FF          : 10.717

Input Port  : iSW[3]
Output Port : oVGA_B[2]
RR          : 11.141
RF          : 11.141
FR          : 11.141
FF          : 11.141

Input Port  : iSW[3]
Output Port : oVGA_B[3]
RR          : 11.392
RF          : 11.392
FR          : 11.392
FF          : 11.392

Input Port  : iSW[3]
Output Port : oVGA_B[4]
RR          : 11.489
RF          : 11.489
FR          : 11.489
FF          : 11.489

Input Port  : iSW[3]
Output Port : oVGA_B[5]
RR          : 11.221
RF          : 11.221
FR          : 11.221
FF          : 11.221

Input Port  : iSW[3]
Output Port : oVGA_B[6]
RR          : 11.661
RF          : 11.661
FR          : 11.661
FF          : 11.661

Input Port  : iSW[3]
Output Port : oVGA_B[7]
RR          : 13.666
RF          : 13.666
FR          : 13.666
FF          : 13.666

Input Port  : iSW[3]
Output Port : oVGA_B[8]
RR          : 11.889
RF          : 11.889
FR          : 11.889
FF          : 11.889

Input Port  : iSW[3]
Output Port : oVGA_B[9]
RR          : 11.405
RF          : 11.405
FR          : 11.405
FF          : 11.405

Input Port  : iSW[3]
Output Port : oVGA_G[0]
RR          : 13.021
RF          : 12.210
FR          : 12.210
FF          : 13.021

Input Port  : iSW[3]
Output Port : oVGA_G[1]
RR          : 12.479
RF          : 12.081
FR          : 12.081
FF          : 12.479

Input Port  : iSW[3]
Output Port : oVGA_G[2]
RR          : 10.454
RF          : 10.454
FR          : 10.454
FF          : 10.454

Input Port  : iSW[3]
Output Port : oVGA_G[3]
RR          : 10.172
RF          : 10.172
FR          : 10.172
FF          : 10.172

Input Port  : iSW[3]
Output Port : oVGA_G[4]
RR          : 10.153
RF          : 10.153
FR          : 10.153
FF          : 10.153

Input Port  : iSW[3]
Output Port : oVGA_G[5]
RR          : 10.237
RF          : 10.237
FR          : 10.237
FF          : 10.237

Input Port  : iSW[3]
Output Port : oVGA_G[6]
RR          : 9.853
RF          : 9.853
FR          : 9.853
FF          : 9.853

Input Port  : iSW[3]
Output Port : oVGA_G[7]
RR          : 9.998
RF          : 9.998
FR          : 9.998
FF          : 9.998

Input Port  : iSW[3]
Output Port : oVGA_G[8]
RR          : 9.461
RF          : 9.461
FR          : 9.461
FF          : 9.461

Input Port  : iSW[3]
Output Port : oVGA_G[9]
RR          : 11.645
RF          : 11.186
FR          : 11.186
FF          : 11.645

Input Port  : iSW[3]
Output Port : oVGA_R[0]
RR          : 12.827
RF          : 12.219
FR          : 12.219
FF          : 12.827

Input Port  : iSW[3]
Output Port : oVGA_R[1]
RR          : 12.554
RF          : 12.022
FR          : 12.022
FF          : 12.554

Input Port  : iSW[3]
Output Port : oVGA_R[2]
RR          : 11.584
RF          : 11.584
FR          : 11.584
FF          : 11.584

Input Port  : iSW[3]
Output Port : oVGA_R[3]
RR          : 10.546
RF          : 10.546
FR          : 10.546
FF          : 10.546

Input Port  : iSW[3]
Output Port : oVGA_R[4]
RR          : 11.648
RF          : 11.648
FR          : 11.648
FF          : 11.648

Input Port  : iSW[3]
Output Port : oVGA_R[5]
RR          : 12.159
RF          : 12.159
FR          : 12.159
FF          : 12.159

Input Port  : iSW[3]
Output Port : oVGA_R[6]
RR          : 12.737
RF          : 12.737
FR          : 12.737
FF          : 12.737

Input Port  : iSW[3]
Output Port : oVGA_R[7]
RR          : 11.694
RF          : 11.694
FR          : 11.694
FF          : 11.694

Input Port  : iSW[3]
Output Port : oVGA_R[8]
RR          : 11.698
RF          : 11.698
FR          : 11.698
FF          : 11.698

Input Port  : iSW[3]
Output Port : oVGA_R[9]
RR          : 13.256
RF          : 12.708
FR          : 12.708
FF          : 13.256

Input Port  : iSW[4]
Output Port : oVGA_B[0]
RR          : 11.257
RF          : 11.257
FR          : 11.257
FF          : 11.257

Input Port  : iSW[4]
Output Port : oVGA_B[1]
RR          : 11.205
RF          : 11.205
FR          : 11.205
FF          : 11.205

Input Port  : iSW[4]
Output Port : oVGA_B[2]
RR          : 11.594
RF          : 11.594
FR          : 11.594
FF          : 11.594

Input Port  : iSW[4]
Output Port : oVGA_B[3]
RR          : 11.843
RF          : 11.843
FR          : 11.843
FF          : 11.843

Input Port  : iSW[4]
Output Port : oVGA_B[4]
RR          : 11.940
RF          : 11.940
FR          : 11.940
FF          : 11.940

Input Port  : iSW[4]
Output Port : oVGA_B[5]
RR          : 11.672
RF          : 11.672
FR          : 11.672
FF          : 11.672

Input Port  : iSW[4]
Output Port : oVGA_B[6]
RR          : 12.112
RF          : 12.112
FR          : 12.112
FF          : 12.112

Input Port  : iSW[4]
Output Port : oVGA_B[7]
RR          : 14.117
RF          : 14.117
FR          : 14.117
FF          : 14.117

Input Port  : iSW[4]
Output Port : oVGA_B[8]
RR          : 12.340
RF          : 12.340
FR          : 12.340
FF          : 12.340

Input Port  : iSW[4]
Output Port : oVGA_B[9]
RR          : 11.893
RF          : 11.893
FR          : 11.893
FF          : 11.893

Input Port  : iSW[4]
Output Port : oVGA_G[0]
RR          : 12.684
RF          : 13.070
FR          : 13.070
FF          : 12.684

Input Port  : iSW[4]
Output Port : oVGA_G[1]
RR          : 12.555
RF          : 12.578
FR          : 12.578
FF          : 12.555

Input Port  : iSW[4]
Output Port : oVGA_G[2]
RR          : 10.793
RF          : 12.794
FR          : 12.794
FF          : 10.793

Input Port  : iSW[4]
Output Port : oVGA_G[3]
RR          : 10.695
RF          : 12.512
FR          : 12.512
FF          : 10.695

Input Port  : iSW[4]
Output Port : oVGA_G[4]
RR          : 10.679
RF          : 12.493
FR          : 12.493
FF          : 10.679

Input Port  : iSW[4]
Output Port : oVGA_G[5]
RR          : 10.404
RF          : 12.577
FR          : 12.577
FF          : 10.404

Input Port  : iSW[4]
Output Port : oVGA_G[6]
RR          : 10.033
RF          : 12.193
FR          : 12.193
FF          : 10.033

Input Port  : iSW[4]
Output Port : oVGA_G[7]
RR          : 10.177
RF          : 12.338
FR          : 12.338
FF          : 10.177

Input Port  : iSW[4]
Output Port : oVGA_G[8]
RR          : 9.988
RF          : 11.801
FR          : 11.801
FF          : 9.988

Input Port  : iSW[4]
Output Port : oVGA_G[9]
RR          : 11.660
RF          : 12.165
FR          : 12.165
FF          : 11.660

Input Port  : iSW[4]
Output Port : oVGA_R[0]
RR          : 12.693
RF          : 13.288
FR          : 13.288
FF          : 12.693

Input Port  : iSW[4]
Output Port : oVGA_R[1]
RR          : 12.496
RF          : 13.015
FR          : 13.015
FF          : 12.496

Input Port  : iSW[4]
Output Port : oVGA_R[2]
RR          : 11.283
RF          : 12.577
FR          : 12.577
FF          : 11.283

Input Port  : iSW[4]
Output Port : oVGA_R[3]
RR          : 9.970
RF          : 11.668
FR          : 11.668
FF          : 9.970

Input Port  : iSW[4]
Output Port : oVGA_R[4]
RR          : 11.072
RF          : 12.785
FR          : 12.785
FF          : 11.072

Input Port  : iSW[4]
Output Port : oVGA_R[5]
RR          : 11.845
RF          : 13.310
FR          : 13.310
FF          : 11.845

Input Port  : iSW[4]
Output Port : oVGA_R[6]
RR          : 12.425
RF          : 13.888
FR          : 13.888
FF          : 12.425

Input Port  : iSW[4]
Output Port : oVGA_R[7]
RR          : 11.119
RF          : 12.845
FR          : 12.845
FF          : 11.119

Input Port  : iSW[4]
Output Port : oVGA_R[8]
RR          : 11.395
RF          : 12.729
FR          : 12.729
FF          : 11.395

Input Port  : iSW[4]
Output Port : oVGA_R[9]
RR          : 13.182
RF          : 13.300
FR          : 13.300
FF          : 13.182

Input Port  : iSW[16]
Output Port : ioB[7]
RR          : 11.830
RF          : 11.830
FR          : 11.830
FF          : 11.830

Input Port  : iSW[16]
Output Port : oAUD_DACDAT
RR          : 11.620
RF          : 11.620
FR          : 11.620
FF          : 11.620

Input Port  : iSW[16]
Output Port : oLEDG[4]
RR          : 12.507
RF          : 12.507
FR          : 12.507
FF          : 12.507

Input Port  : iSW[16]
Output Port : oLEDR[0]
RR          : 11.286
RF          : 11.286
FR          : 11.286
FF          : 11.286

Input Port  : iSW[16]
Output Port : oLEDR[1]
RR          : 12.228
RF          : 12.228
FR          : 12.228
FF          : 12.228

Input Port  : iSW[16]
Output Port : oLEDR[2]
RR          : 12.894
RF          : 12.894
FR          : 12.894
FF          : 12.894

Input Port  : iSW[16]
Output Port : oLEDR[3]
RR          : 13.508
RF          : 13.508
FR          : 13.508
FF          : 13.508

Input Port  : iSW[16]
Output Port : oLEDR[4]
RR          : 14.205
RF          : 14.205
FR          : 14.205
FF          : 14.205

Input Port  : iSW[16]
Output Port : oLEDR[5]
RR          : 12.830
RF          : 12.830
FR          : 12.830
FF          : 12.830

Input Port  : iSW[16]
Output Port : oLEDR[6]
RR          : 11.962
RF          : 11.962
FR          : 11.962
FF          : 11.962

Input Port  : iSW[16]
Output Port : oLEDR[7]
RR          : 11.108
RF          : 11.108
FR          : 11.108
FF          : 11.108

Input Port  : iSW[16]
Output Port : oLEDR[8]
RR          : 11.836
RF          : 11.836
FR          : 11.836
FF          : 11.836

Input Port  : iSW[16]
Output Port : oLEDR[9]
RR          : 11.287
RF          : 11.287
FR          : 11.287
FF          : 11.287

Input Port  : iSW[16]
Output Port : oLEDR[10]
RR          : 10.362
RF          : 10.362
FR          : 10.362
FF          : 10.362

Input Port  : iSW[16]
Output Port : oLEDR[11]
RR          : 9.863
RF          : 9.863
FR          : 9.863
FF          : 9.863

Input Port  : iSW[16]
Output Port : oLEDR[12]
RR          : 12.370
RF          : 12.370
FR          : 12.370
FF          : 12.370

Input Port  : iSW[16]
Output Port : oLEDR[13]
RR          : 12.854
RF          : 12.854
FR          : 12.854
FF          : 12.854

Input Port  : iSW[16]
Output Port : oLEDR[14]
RR          : 11.744
RF          : 11.744
FR          : 11.744
FF          : 11.744
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                       ;
+--------------------------------------------------------------------------------+
Clock         : vga_time_generator:drv3|CounterX[3]
Slack         : -10.042
End Point TNS : -9423.612

Clock         : vga_time_generator:drv3|CounterX[2]
Slack         : -9.115
End Point TNS : -5308.435

Clock         : vga_time_generator:drv3|VGA_VS_o
Slack         : -5.293
End Point TNS : -107.462

Clock         : wm8731Config:comp1|mI2C_CTRL_CLK
Slack         : -2.951
End Point TNS : -70.961

Clock         : mCLK_50Div[9]
Slack         : -2.943
End Point TNS : -51.446

Clock         : iAUD_ADCDAT
Slack         : -2.665
End Point TNS : -197.179

Clock         : iCLK_50
Slack         : -1.965
End Point TNS : -69.601

Clock         : vga_time_generator:drv3|VGA_HS_o
Slack         : -1.197
End Point TNS : -16.753

Clock         : mVGA_CLK
Slack         : -1.093
End Point TNS : -15.519

Clock         : mCLK_50Div[3]
Slack         : -0.974
End Point TNS : -11.421

Clock         : AUD_ADCLRCK
Slack         : -0.581
End Point TNS : -2.337

Clock         : AUD_BCLK
Slack         : -0.340
End Point TNS : -1.700
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                        ;
+--------------------------------------------------------------------------------+
Clock         : vga_time_generator:drv3|CounterX[3]
Slack         : -4.926
End Point TNS : -3874.524

Clock         : vga_time_generator:drv3|CounterX[2]
Slack         : -4.263
End Point TNS : -2143.439

Clock         : vga_time_generator:drv3|VGA_HS_o
Slack         : -3.319
End Point TNS : -26.660

Clock         : mVGA_CLK
Slack         : -1.822
End Point TNS : -14.074

Clock         : iCLK_50
Slack         : -1.468
End Point TNS : -10.637

Clock         : iAUD_ADCDAT
Slack         : -0.844
End Point TNS : -7.886

Clock         : mCLK_50Div[3]
Slack         : -0.690
End Point TNS : -9.028

Clock         : vga_time_generator:drv3|VGA_VS_o
Slack         : -0.381
End Point TNS : -1.124

Clock         : AUD_BCLK
Slack         : -0.268
End Point TNS : -0.268

Clock         : mCLK_50Div[9]
Slack         : -0.142
End Point TNS : -1.425

Clock         : wm8731Config:comp1|mI2C_CTRL_CLK
Slack         : 0.239
End Point TNS : 0.000

Clock         : AUD_ADCLRCK
Slack         : 0.380
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                    ;
+--------------------------------------------------------------------------------+
Clock         : iCLK_50
Slack         : -3.950
End Point TNS : -65.322

Clock         : AUD_BCLK
Slack         : -3.479
End Point TNS : -55.664

Clock         : wm8731Config:comp1|mI2C_CTRL_CLK
Slack         : -2.542
End Point TNS : -53.200

Clock         : mCLK_50Div[9]
Slack         : -0.776
End Point TNS : -12.338

Clock         : mCLK_50Div[3]
Slack         : -0.671
End Point TNS : -10.736

Clock         : vga_time_generator:drv3|CounterX[2]
Slack         : 0.434
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                     ;
+--------------------------------------------------------------------------------+
Clock         : vga_time_generator:drv3|CounterX[2]
Slack         : -0.055
End Point TNS : -0.877

Clock         : mCLK_50Div[3]
Slack         : 1.051
End Point TNS : 0.000

Clock         : mCLK_50Div[9]
Slack         : 1.143
End Point TNS : 0.000

Clock         : wm8731Config:comp1|mI2C_CTRL_CLK
Slack         : 1.709
End Point TNS : 0.000

Clock         : AUD_BCLK
Slack         : 2.876
End Point TNS : 0.000

Clock         : iCLK_50
Slack         : 3.229
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                         ;
+--------------------------------------------------------------------------------+
Clock         : AUD_ADCLRCK
Slack         : -1.777
End Point TNS : -33.777

Clock         : AUD_BCLK
Slack         : -1.777
End Point TNS : -23.777

Clock         : vga_time_generator:drv3|CounterX[3]
Slack         : -1.653
End Point TNS : -3259.034

Clock         : iCLK_50
Slack         : -1.380
End Point TNS : -63.380

Clock         : iAUD_ADCDAT
Slack         : -1.222
End Point TNS : -127.222

Clock         : vga_time_generator:drv3|VGA_VS_o
Slack         : -0.500
End Point TNS : -2184.000

Clock         : vga_time_generator:drv3|VGA_HS_o
Slack         : -0.500
End Point TNS : -60.000

Clock         : wm8731Config:comp1|mI2C_CTRL_CLK
Slack         : -0.500
End Point TNS : -42.000

Clock         : mCLK_50Div[3]
Slack         : -0.500
End Point TNS : -32.000

Clock         : mCLK_50Div[9]
Slack         : -0.500
End Point TNS : -31.000

Clock         : vga_time_generator:drv3|CounterX[2]
Slack         : -0.500
End Point TNS : -26.000

Clock         : mVGA_CLK
Slack         : -0.500
End Point TNS : -24.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_time_generator:drv3|CounterX[3]'                        ;
+--------------------------------------------------------------------------------+
Slack        : -10.042
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.022
Data Delay   : 10.121

Slack        : -10.015
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.115
Data Delay   : 10.120

Slack        : -10.013
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[46][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.040
Data Delay   : 10.120

Slack        : -9.924
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[14][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.026
Data Delay   : 10.050

Slack        : -9.860
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.111
Data Delay   : 9.962

Slack        : -9.851
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[54][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.038
Data Delay   : 9.966

Slack        : -9.843
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[20][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.066
Data Delay   : 9.924

Slack        : -9.821
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[52][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.050
Data Delay   : 9.926

Slack        : -9.735
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[18][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.162
Data Delay   : 10.118

Slack        : -9.728
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[38][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.082
Data Delay   : 9.868

Slack        : -9.720
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[6][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.003
Data Delay   : 9.868

Slack        : -9.720
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[6][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.028
Data Delay   : 9.961

Slack        : -9.703
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[56][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.165
Data Delay   : 10.079

Slack        : -9.694
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[24][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.051
Data Delay   : 9.800

Slack        : -9.686
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[38][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.132
Data Delay   : 9.965

Slack        : -9.667
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[40][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.117
Data Delay   : 9.767

Slack        : -9.667
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[34][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.109
Data Delay   : 10.000

Slack        : -9.653
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[42][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.366
Data Delay   : 10.119

Slack        : -9.633
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.108
Data Delay   : 9.841

Slack        : -9.628
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.089
Data Delay   : 9.874

Slack        : -9.619
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.107
Data Delay   : 9.728

Slack        : -9.619
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[54][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.117
Data Delay   : 9.729

Slack        : -9.617
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[40][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.085
Data Delay   : 9.757

Slack        : -9.607
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[6][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.095
Data Delay   : 9.727

Slack        : -9.606
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.084
Data Delay   : 9.735

Slack        : -9.598
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.183
Data Delay   : 9.938

Slack        : -9.592
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[14][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.003
Data Delay   : 9.735

Slack        : -9.579
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[60][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.096
Data Delay   : 9.630

Slack        : -9.570
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[24][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.033
Data Delay   : 9.759

Slack        : -9.550
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[36][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.099
Data Delay   : 9.749

Slack        : -9.548
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[24][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.379
Data Delay   : 10.078

Slack        : -9.542
From Node    : visual_franticStripes:vsp41|stL1[33][1]
To Node      : visual_franticStripes:vsp41|stL0[25][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -5.068
Data Delay   : 4.698

Slack        : -9.529
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[50][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.266
Data Delay   : 10.015

Slack        : -9.528
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[56][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.015
Data Delay   : 9.756

Slack        : -9.525
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[56][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.122
Data Delay   : 9.627

Slack        : -9.523
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[54][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.065
Data Delay   : 9.611

Slack        : -9.518
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.124
Data Delay   : 9.609

Slack        : -9.515
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[4][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.285
Data Delay   : 10.022

Slack        : -9.509
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[18][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.137
Data Delay   : 9.735

Slack        : -9.503
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.218
Data Delay   : 9.861

Slack        : -9.495
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.018
Data Delay   : 9.737

Slack        : -9.488
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.114
Data Delay   : 9.756

Slack        : -9.481
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[44][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.119
Data Delay   : 9.756

Slack        : -9.475
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[24][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.421
Data Delay   : 10.001

Slack        : -9.472
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[56][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.361
Data Delay   : 9.331

Slack        : -9.466
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[28][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.180
Data Delay   : 9.745

Slack        : -9.465
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[50][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.170
Data Delay   : 9.855

Slack        : -9.456
From Node    : visual_franticStripes:vsp41|stL1[41][1]
To Node      : visual_franticStripes:vsp41|stL0[25][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -5.076
Data Delay   : 4.604

Slack        : -9.435
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.219
Data Delay   : 9.871

Slack        : -9.430
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[25][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : -0.380
Data Delay   : 9.774

Slack        : -9.425
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.218
Data Delay   : 9.433

Slack        : -9.415
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[52][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.192
Data Delay   : 9.829

Slack        : -9.414
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[8][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.026
Data Delay   : 9.540

Slack        : -9.408
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[46][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.235
Data Delay   : 9.790

Slack        : -9.401
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[40][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.281
Data Delay   : 9.337

Slack        : -9.396
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[38][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.313
Data Delay   : 9.861

Slack        : -9.390
From Node    : visual_franticStripes:vsp41|stL1[33][1]
To Node      : visual_franticStripes:vsp41|stL0[63][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -4.787
Data Delay   : 4.829

Slack        : -9.389
From Node    : visual_franticStripes:vsp41|stL1[33][1]
To Node      : visual_franticStripes:vsp41|stL0[31][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -4.704
Data Delay   : 4.830

Slack        : -9.386
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[8][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.088
Data Delay   : 9.624

Slack        : -9.368
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[44][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.293
Data Delay   : 9.874

Slack        : -9.361
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[38][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.145
Data Delay   : 9.726

Slack        : -9.355
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[14][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.550
Data Delay   : 10.007

Slack        : -9.355
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[54][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.292
Data Delay   : 9.862

Slack        : -9.350
From Node    : visual_franticStripes:vsp41|stL1[4][3]
To Node      : visual_franticStripes:vsp41|stL0[45][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -4.814
Data Delay   : 4.757

Slack        : -9.339
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[25][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : -0.117
Data Delay   : 9.947

Slack        : -9.338
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[56][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.033
Data Delay   : 9.593

Slack        : -9.326
From Node    : visual_franticStripes:vsp41|stL1[4][3]
To Node      : visual_franticStripes:vsp41|stL0[53][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -4.787
Data Delay   : 4.754

Slack        : -9.325
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[6][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.079
Data Delay   : 9.469

Slack        : -9.325
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[40][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.004
Data Delay   : 9.552

Slack        : -9.324
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.173
Data Delay   : 9.647

Slack        : -9.322
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[24][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.308
Data Delay   : 9.236

Slack        : -9.320
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[18][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.418
Data Delay   : 9.966

Slack        : -9.314
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[55][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : -0.015
Data Delay   : 9.941

Slack        : -9.312
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[28][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.105
Data Delay   : 9.359

Slack        : -9.309
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[32][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.489
Data Delay   : 10.016

Slack        : -9.304
From Node    : visual_franticStripes:vsp41|stL1[4][3]
To Node      : visual_franticStripes:vsp41|stL0[13][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -4.699
Data Delay   : 4.758

Slack        : -9.304
From Node    : visual_franticStripes:vsp41|stL1[41][1]
To Node      : visual_franticStripes:vsp41|stL0[63][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -4.795
Data Delay   : 4.735

Slack        : -9.303
From Node    : visual_franticStripes:vsp41|stL1[41][1]
To Node      : visual_franticStripes:vsp41|stL0[31][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -4.712
Data Delay   : 4.736

Slack        : -9.291
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[23][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : -0.068
Data Delay   : 9.938

Slack        : -9.286
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.514
Data Delay   : 10.022

Slack        : -9.284
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[26][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.443
Data Delay   : 9.948

Slack        : -9.283
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[8][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.343
Data Delay   : 9.857

Slack        : -9.283
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[39][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.017
Data Delay   : 9.942

Slack        : -9.282
From Node    : visual_franticStripes:vsp41|stL1[5][3]
To Node      : visual_franticStripes:vsp41|stL0[45][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -4.818
Data Delay   : 4.685

Slack        : -9.279
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[52][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.022
Data Delay   : 9.473

Slack        : -9.278
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[63][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : -0.099
Data Delay   : 9.905

Slack        : -9.278
From Node    : visual_franticStripes:vsp41|stL1[33][0]
To Node      : visual_franticStripes:vsp41|stL0[25][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -5.187
Data Delay   : 4.318

Slack        : -9.277
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[31][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : -0.016
Data Delay   : 9.906

Slack        : -9.275
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[14][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.288
Data Delay   : 9.660

Slack        : -9.274
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.191
Data Delay   : 9.691

Slack        : -9.268
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[4][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.054
Data Delay   : 9.435

Slack        : -9.263
From Node    : visual_franticStripes:vsp41|stL1[41][0]
To Node      : visual_franticStripes:vsp41|stL0[25][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -5.187
Data Delay   : 4.303

Slack        : -9.259
From Node    : visual_franticStripes:vsp41|stL1[33][1]
To Node      : visual_franticStripes:vsp41|stL0[15][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -4.814
Data Delay   : 4.663

Slack        : -9.258
From Node    : visual_franticStripes:vsp41|stL1[5][3]
To Node      : visual_franticStripes:vsp41|stL0[53][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -4.791
Data Delay   : 4.682

Slack        : -9.254
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[36][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.360
Data Delay   : 9.834

Slack        : -9.253
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[28][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.215
Data Delay   : 9.692

Slack        : -9.251
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[3][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 1.000
Clock Skew   : 0.142
Data Delay   : 10.115

Slack        : -9.249
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[40][9]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : -0.489
Data Delay   : 8.980

Slack        : -9.249
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[48][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.618
Data Delay   : 10.078

Slack        : -9.245
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[20][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.500
Clock Skew   : 0.000
Data Delay   : 9.465
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_time_generator:drv3|CounterX[2]'                        ;
+--------------------------------------------------------------------------------+
Slack        : -9.115
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.905
Data Delay   : 10.121

Slack        : -9.088
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[33][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.577
Data Delay   : 9.878

Slack        : -9.088
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[17][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.634
Data Delay   : 9.875

Slack        : -9.081
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.819
Data Delay   : 10.120

Slack        : -9.080
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[46][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.893
Data Delay   : 10.120

Slack        : -9.056
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[42][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.963
Data Delay   : 10.119

Slack        : -9.001
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[17][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.818
Data Delay   : 10.039

Slack        : -8.997
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[14][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.901
Data Delay   : 10.050

Slack        : -8.981
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[32][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.817
Data Delay   : 10.016

Slack        : -8.964
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[33][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.892
Data Delay   : 10.015

Slack        : -8.950
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.850
Data Delay   : 10.022

Slack        : -8.915
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[48][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.952
Data Delay   : 10.078

Slack        : -8.909
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.912
Data Delay   : 9.921

Slack        : -8.898
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[33][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.924
Data Delay   : 10.038

Slack        : -8.898
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.005
Data Delay   : 10.116

Slack        : -8.893
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[49][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.927
Data Delay   : 10.038

Slack        : -8.880
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[49][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.728
Data Delay   : 9.822

Slack        : -8.879
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[33][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.799
Data Delay   : 9.823

Slack        : -8.871
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[48][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.935
Data Delay   : 10.021

Slack        : -8.854
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[32][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.958
Data Delay   : 9.907

Slack        : -8.852
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[31][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.909
Data Delay   : 9.906

Slack        : -8.851
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[63][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.828
Data Delay   : 9.905

Slack        : -8.851
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[59][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.953
Data Delay   : 9.902

Slack        : -8.849
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[0][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.006
Data Delay   : 9.959

Slack        : -8.849
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[59][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.059
Data Delay   : 10.010

Slack        : -8.815
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[32][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.116
Data Delay   : 10.078

Slack        : -8.812
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[49][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.106
Data Delay   : 10.018

Slack        : -8.807
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[27][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.960
Data Delay   : 9.910

Slack        : -8.802
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[17][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.794
Data Delay   : 9.695

Slack        : -8.756
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[41][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.837
Data Delay   : 9.818

Slack        : -8.752
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[16][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.017
Data Delay   : 9.927

Slack        : -8.749
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[13][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.876
Data Delay   : 9.840

Slack        : -8.721
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[15][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.800
Data Delay   : 9.739

Slack        : -8.701
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.016
Data Delay   : 9.874

Slack        : -8.699
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.042
Data Delay   : 9.841

Slack        : -8.692
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[26][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.035
Data Delay   : 9.948

Slack        : -8.692
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[11][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.180
Data Delay   : 9.940

Slack        : -8.687
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[60][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.796
Data Delay   : 9.630

Slack        : -8.684
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[61][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.800
Data Delay   : 9.628

Slack        : -8.672
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.850
Data Delay   : 9.735

Slack        : -8.665
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[14][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.930
Data Delay   : 9.735

Slack        : -8.664
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[30][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.117
Data Delay   : 9.938

Slack        : -8.661
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[61][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.135
Data Delay   : 10.011

Slack        : -8.659
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[48][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.108
Data Delay   : 9.922

Slack        : -8.643
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[47][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.135
Data Delay   : 9.933

Slack        : -8.636
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[58][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.089
Data Delay   : 9.823

Slack        : -8.631
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[13][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.886
Data Delay   : 9.735

Slack        : -8.629
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[26][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.091
Data Delay   : 9.860

Slack        : -8.621
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[48][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.885
Data Delay   : 9.662

Slack        : -8.619
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[15][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.171
Data Delay   : 10.006

Slack        : -8.615
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[10][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.019
Data Delay   : 9.858

Slack        : -8.611
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[42][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.037
Data Delay   : 9.862

Slack        : -8.610
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[42][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.127
Data Delay   : 9.952

Slack        : -8.610
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[20][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.167
Data Delay   : 9.924

Slack        : -8.596
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[52][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.175
Data Delay   : 9.926

Slack        : -8.591
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[15][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.956
Data Delay   : 9.769

Slack        : -8.590
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[31][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.000
Data Delay   : 9.816

Slack        : -8.589
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.013
Data Delay   : 9.756

Slack        : -8.583
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[44][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.017
Data Delay   : 9.756

Slack        : -8.580
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[31][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.971
Data Delay   : 9.766

Slack        : -8.575
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[49][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.814
Data Delay   : 9.605

Slack        : -8.571
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[58][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.072
Data Delay   : 9.740

Slack        : -8.569
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[15][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.028
Data Delay   : 9.818

Slack        : -8.568
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[62][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.945
Data Delay   : 9.737

Slack        : -8.563
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[28][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.083
Data Delay   : 9.745

Slack        : -8.561
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[29][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.225
Data Delay   : 10.011

Slack        : -8.561
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[47][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.055
Data Delay   : 9.764

Slack        : -8.560
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[13][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.302
Data Delay   : 10.010

Slack        : -8.548
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[25][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.002
Data Delay   : 9.774

Slack        : -8.546
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.131
Data Delay   : 9.822

Slack        : -8.545
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.119
Data Delay   : 9.877

Slack        : -8.536
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.118
Data Delay   : 9.871

Slack        : -8.536
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[43][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.013
Data Delay   : 9.766

Slack        : -8.532
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[49][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.114
Data Delay   : 9.748

Slack        : -8.531
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[43][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.237
Data Delay   : 9.910

Slack        : -8.526
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[12][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.681
Data Delay   : 9.433

Slack        : -8.514
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[27][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.281
Data Delay   : 9.942

Slack        : -8.507
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[45][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.106
Data Delay   : 9.833

Slack        : -8.498
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[3][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.395
Data Delay   : 10.115

Slack        : -8.492
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[18][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.405
Data Delay   : 10.118

Slack        : -8.489
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.353
Data Delay   : 9.066

Slack        : -8.482
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[10][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.253
Data Delay   : 9.951

Slack        : -8.475
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[46][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.168
Data Delay   : 9.790

Slack        : -8.471
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[33][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.918
Data Delay   : 9.605

Slack        : -8.470
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[44][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.191
Data Delay   : 9.874

Slack        : -8.466
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[17][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.984
Data Delay   : 9.604

Slack        : -8.464
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[43][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.135
Data Delay   : 9.744

Slack        : -8.457
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[25][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.265
Data Delay   : 9.947

Slack        : -8.455
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[16][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.412
Data Delay   : 10.078

Slack        : -8.450
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[1][5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.989
Data Delay   : 9.597

Slack        : -8.436
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[3][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.343
Data Delay   : 9.872

Slack        : -8.428
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[14][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.477
Data Delay   : 10.007

Slack        : -8.428
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[59][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.240
Data Delay   : 9.813

Slack        : -8.427
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[22][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.322
Data Delay   : 9.962

Slack        : -8.424
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[34][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.352
Data Delay   : 10.000

Slack        : -8.419
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[54][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.394
Data Delay   : 9.966

Slack        : -8.416
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[47][8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.178
Data Delay   : 9.746

Slack        : -8.414
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[16][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.433
Data Delay   : 8.949

Slack        : -8.410
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[19][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 1.560
Data Delay   : 10.115

Slack        : -8.409
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_franticStripes:vsp41|stL0[28][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 0.798
Data Delay   : 9.359
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_time_generator:drv3|VGA_VS_o'                           ;
+--------------------------------------------------------------------------------+
Slack        : -5.293
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.880
Data Delay   : 7.205

Slack        : -5.208
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 7.080

Slack        : -4.916
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 6.788

Slack        : -4.749
From Node    : dsp_peakHolder:op14|oOut[2]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.880
Data Delay   : 6.661

Slack        : -4.720
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.863
Data Delay   : 6.615

Slack        : -4.664
From Node    : dsp_peakHolder:op14|oOut[2]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 6.536

Slack        : -4.527
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.880
Data Delay   : 6.439

Slack        : -4.514
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.809
Data Delay   : 6.355

Slack        : -4.505
From Node    : dsp_peakHolder:op14|oOut[5]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.862
Data Delay   : 6.399

Slack        : -4.442
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 6.314

Slack        : -4.420
From Node    : dsp_peakHolder:op14|oOut[5]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 6.274

Slack        : -4.419
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.862
Data Delay   : 6.313

Slack        : -4.391
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.880
Data Delay   : 6.303

Slack        : -4.372
From Node    : dsp_peakHolder:op14|oOut[2]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 6.244

Slack        : -4.334
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 6.188

Slack        : -4.318
From Node    : dsp_peakHolder:op15|oOut[3]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.757
Data Delay   : 6.107

Slack        : -4.306
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 6.178

Slack        : -4.285
From Node    : dsp_peakHolder:op15|oOut[1]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.757
Data Delay   : 6.074

Slack        : -4.251
From Node    : dsp_peakHolder:op15|oOut[0]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.757
Data Delay   : 6.040

Slack        : -4.234
From Node    : dsp_peakHolder:op15|oOut[4]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.737
Data Delay   : 6.003

Slack        : -4.233
From Node    : dsp_peakHolder:op14|oOut[4]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.862
Data Delay   : 6.127

Slack        : -4.226
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.880
Data Delay   : 6.138

Slack        : -4.202
From Node    : dsp_peakHolder:op15|oOut[6]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.737
Data Delay   : 5.971

Slack        : -4.179
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.862
Data Delay   : 6.073

Slack        : -4.176
From Node    : dsp_peakHolder:op14|oOut[2]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.863
Data Delay   : 6.071

Slack        : -4.169
From Node    : dsp_peakHolder:op15|oOut[2]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.757
Data Delay   : 5.958

Slack        : -4.150
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 6.022

Slack        : -4.148
From Node    : dsp_peakHolder:op14|oOut[4]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 6.002

Slack        : -4.141
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 6.013

Slack        : -4.140
From Node    : dsp_peakHolder:op14|oOut[7]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.862
Data Delay   : 6.034

Slack        : -4.128
From Node    : dsp_peakHolder:op14|oOut[5]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.982

Slack        : -4.124
From Node    : dsp_peakHolder:op15|oOut[5]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.737
Data Delay   : 5.893

Slack        : -4.105
From Node    : dsp_peakHolder:op14|oOut[6]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.862
Data Delay   : 5.999

Slack        : -4.094
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.948

Slack        : -4.093
From Node    : dsp_peakHolder:op14|oOut[2]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.809
Data Delay   : 5.934

Slack        : -4.090
From Node    : dsp_peakHolder:op15|oOut[3]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.717
Data Delay   : 5.839

Slack        : -4.087
From Node    : dsp_peakHolder:op15|oOut[7]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.737
Data Delay   : 5.856

Slack        : -4.085
From Node    : dsp_peakHolder:op15|oOut[9]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.650
Data Delay   : 5.767

Slack        : -4.057
From Node    : dsp_peakHolder:op15|oOut[1]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.717
Data Delay   : 5.806

Slack        : -4.055
From Node    : dsp_peakHolder:op14|oOut[7]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.909

Slack        : -4.042
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.896

Slack        : -4.023
From Node    : dsp_peakHolder:op15|oOut[0]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.717
Data Delay   : 5.772

Slack        : -4.020
From Node    : dsp_peakHolder:op14|oOut[6]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.874

Slack        : -4.014
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 5.886

Slack        : -4.006
From Node    : dsp_peakHolder:op15|oOut[4]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.697
Data Delay   : 5.735

Slack        : -3.988
From Node    : dsp_peakHolder:op15|oOut[8]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.650
Data Delay   : 5.670

Slack        : -3.974
From Node    : dsp_peakHolder:op15|oOut[6]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.697
Data Delay   : 5.703

Slack        : -3.965
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.862
Data Delay   : 5.859

Slack        : -3.954
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.863
Data Delay   : 5.849

Slack        : -3.941
From Node    : dsp_peakHolder:op15|oOut[2]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.717
Data Delay   : 5.690

Slack        : -3.938
From Node    : dsp_peakHolder:op14|oOut[3]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.880
Data Delay   : 5.850

Slack        : -3.932
From Node    : dsp_peakHolder:op14|oOut[5]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.845
Data Delay   : 5.809

Slack        : -3.924
From Node    : dsp_peakHolder:op15|oOut[10]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.650
Data Delay   : 5.606

Slack        : -3.896
From Node    : dsp_peakHolder:op15|oOut[5]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.697
Data Delay   : 5.625

Slack        : -3.880
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.734

Slack        : -3.879
From Node    : dsp_peakHolder:op15|oOut[14]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.692
Data Delay   : 5.603

Slack        : -3.867
From Node    : dsp_peakHolder:op15|oOut[11]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.650
Data Delay   : 5.549

Slack        : -3.859
From Node    : dsp_peakHolder:op15|oOut[7]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.697
Data Delay   : 5.588

Slack        : -3.857
From Node    : dsp_peakHolder:op15|oOut[9]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.610
Data Delay   : 5.499

Slack        : -3.856
From Node    : dsp_peakHolder:op14|oOut[4]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.710

Slack        : -3.853
From Node    : dsp_peakHolder:op14|oOut[3]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 5.725

Slack        : -3.849
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 5.721

Slack        : -3.849
From Node    : dsp_peakHolder:op14|oOut[5]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.791
Data Delay   : 5.672

Slack        : -3.846
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.845
Data Delay   : 5.723

Slack        : -3.818
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.863
Data Delay   : 5.713

Slack        : -3.802
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.656

Slack        : -3.763
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.809
Data Delay   : 5.604

Slack        : -3.763
From Node    : dsp_peakHolder:op14|oOut[7]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.617

Slack        : -3.760
From Node    : dsp_peakHolder:op15|oOut[8]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.610
Data Delay   : 5.402

Slack        : -3.749
From Node    : dsp_peakHolder:op15|oOut[12]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.692
Data Delay   : 5.473

Slack        : -3.735
From Node    : dsp_peakHolder:op14|oOut[1]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.809
Data Delay   : 5.576

Slack        : -3.728
From Node    : dsp_peakHolder:op14|oOut[6]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.582

Slack        : -3.696
From Node    : dsp_peakHolder:op15|oOut[10]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.610
Data Delay   : 5.338

Slack        : -3.668
From Node    : dsp_peakHolder:op15|oOut[3]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.740
Data Delay   : 5.440

Slack        : -3.660
From Node    : dsp_peakHolder:op14|oOut[4]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.845
Data Delay   : 5.537

Slack        : -3.655
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.791
Data Delay   : 5.478

Slack        : -3.653
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.863
Data Delay   : 5.548

Slack        : -3.651
From Node    : dsp_peakHolder:op15|oOut[14]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.652
Data Delay   : 5.335

Slack        : -3.641
From Node    : dsp_peakHolder:op15|oOut[13]
To Node      : visual_peak_log:vsp28|xR[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.692
Data Delay   : 5.365

Slack        : -3.639
From Node    : dsp_peakHolder:op15|oOut[11]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.610
Data Delay   : 5.281

Slack        : -3.635
From Node    : dsp_peakHolder:op15|oOut[1]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.740
Data Delay   : 5.407

Slack        : -3.623
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_peak_log:vsp28|xL[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.862
Data Delay   : 5.517

Slack        : -3.606
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.845
Data Delay   : 5.483

Slack        : -3.601
From Node    : dsp_peakHolder:op15|oOut[0]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.740
Data Delay   : 5.373

Slack        : -3.588
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.442

Slack        : -3.584
From Node    : dsp_peakHolder:op15|oOut[4]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.720
Data Delay   : 5.336

Slack        : -3.577
From Node    : dsp_peakHolder:op14|oOut[4]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.791
Data Delay   : 5.400

Slack        : -3.570
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.809
Data Delay   : 5.411

Slack        : -3.567
From Node    : dsp_peakHolder:op14|oOut[7]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.845
Data Delay   : 5.444

Slack        : -3.561
From Node    : dsp_peakHolder:op14|oOut[3]
To Node      : visual_peak_log:vsp28|xL[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.840
Data Delay   : 5.433

Slack        : -3.552
From Node    : dsp_peakHolder:op15|oOut[6]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.720
Data Delay   : 5.304

Slack        : -3.543
From Node    : dsp_peakHolder:op15|oOut[3]
To Node      : visual_peak_log:vsp28|xR[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.758
Data Delay   : 5.333

Slack        : -3.538
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_peak_log:vsp28|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.822
Data Delay   : 5.392

Slack        : -3.532
From Node    : dsp_peakHolder:op14|oOut[6]
To Node      : visual_peak_log:vsp28|xL[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.845
Data Delay   : 5.409

Slack        : -3.521
From Node    : dsp_peakHolder:op15|oOut[12]
To Node      : visual_peak_log:vsp28|xR[0][2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.652
Data Delay   : 5.205

Slack        : -3.519
From Node    : dsp_peakHolder:op15|oOut[2]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.740
Data Delay   : 5.291

Slack        : -3.510
From Node    : dsp_peakHolder:op15|oOut[1]
To Node      : visual_peak_log:vsp28|xR[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.758
Data Delay   : 5.300

Slack        : -3.484
From Node    : dsp_peakHolder:op14|oOut[7]
To Node      : visual_peak_log:vsp28|xL[0][1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.791
Data Delay   : 5.307

Slack        : -3.476
From Node    : dsp_peakHolder:op15|oOut[0]
To Node      : visual_peak_log:vsp28|xR[0][4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.758
Data Delay   : 5.266

Slack        : -3.474
From Node    : dsp_peakHolder:op15|oOut[5]
To Node      : visual_peak_log:vsp28|xR[0][3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 1.000
Clock Skew   : 0.720
Data Delay   : 5.226
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'wm8731Config:comp1|mI2C_CTRL_CLK'                           ;
+--------------------------------------------------------------------------------+
Slack        : -2.951
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.526

Slack        : -2.951
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.526

Slack        : -2.951
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.526

Slack        : -2.951
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.526

Slack        : -2.951
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.526

Slack        : -2.951
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.526

Slack        : -2.946
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.522

Slack        : -2.946
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.522

Slack        : -2.946
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.522

Slack        : -2.946
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.522

Slack        : -2.889
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.464

Slack        : -2.889
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.464

Slack        : -2.889
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.464

Slack        : -2.889
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.464

Slack        : -2.889
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.464

Slack        : -2.889
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.464

Slack        : -2.783
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.359

Slack        : -2.783
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.359

Slack        : -2.783
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.359

Slack        : -2.783
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.359

Slack        : -2.466
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.041

Slack        : -2.466
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.041

Slack        : -2.466
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.041

Slack        : -2.466
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.041

Slack        : -2.466
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.041

Slack        : -2.466
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 5.041

Slack        : -2.461
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.037

Slack        : -2.461
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.037

Slack        : -2.461
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.037

Slack        : -2.461
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.037

Slack        : -2.404
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.979

Slack        : -2.404
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.979

Slack        : -2.404
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.979

Slack        : -2.404
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.979

Slack        : -2.404
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.979

Slack        : -2.404
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.979

Slack        : -2.403
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.978

Slack        : -2.403
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.978

Slack        : -2.403
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.978

Slack        : -2.403
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.978

Slack        : -2.403
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.978

Slack        : -2.403
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.978

Slack        : -2.398
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.974

Slack        : -2.398
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.974

Slack        : -2.398
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.974

Slack        : -2.398
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.974

Slack        : -2.366
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.941

Slack        : -2.366
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.941

Slack        : -2.366
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.941

Slack        : -2.366
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.941

Slack        : -2.366
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.941

Slack        : -2.366
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.941

Slack        : -2.361
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.937

Slack        : -2.361
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.937

Slack        : -2.361
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.937

Slack        : -2.361
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.937

Slack        : -2.341
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.916

Slack        : -2.341
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.916

Slack        : -2.341
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.916

Slack        : -2.341
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.916

Slack        : -2.341
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.916

Slack        : -2.341
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.916

Slack        : -2.304
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.879

Slack        : -2.304
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.879

Slack        : -2.304
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.879

Slack        : -2.304
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.879

Slack        : -2.304
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.879

Slack        : -2.304
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.879

Slack        : -2.298
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.874

Slack        : -2.298
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.874

Slack        : -2.298
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.874

Slack        : -2.298
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.874

Slack        : -2.236
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.811

Slack        : -2.236
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.811

Slack        : -2.236
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.811

Slack        : -2.236
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.811

Slack        : -2.236
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.811

Slack        : -2.236
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.811

Slack        : -2.235
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.811

Slack        : -2.235
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.811

Slack        : -2.235
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.811

Slack        : -2.235
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.811

Slack        : -2.231
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.807

Slack        : -2.231
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.807

Slack        : -2.231
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.807

Slack        : -2.231
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.807

Slack        : -2.218
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.793

Slack        : -2.218
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.793

Slack        : -2.218
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.793

Slack        : -2.218
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.793

Slack        : -2.218
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.793

Slack        : -2.218
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.543
Data Delay   : 4.793

Slack        : -2.213
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_DATA[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.789

Slack        : -2.213
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.789

Slack        : -2.213
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.789

Slack        : -2.213
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.789

Slack        : -2.198
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[6]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.774

Slack        : -2.198
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.774

Slack        : -2.198
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[11]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.774

Slack        : -2.198
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[12]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.774
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'mCLK_50Div[9]'                                              ;
+--------------------------------------------------------------------------------+
Slack        : -2.943
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.184
Data Delay   : 2.291

Slack        : -2.920
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 3.087

Slack        : -2.914
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 3.081

Slack        : -2.878
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.184
Data Delay   : 2.226

Slack        : -2.873
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.184
Data Delay   : 2.221

Slack        : -2.868
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.184
Data Delay   : 2.216

Slack        : -2.855
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 3.022

Slack        : -2.855
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.182
Data Delay   : 2.205

Slack        : -2.853
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.187
Data Delay   : 2.198

Slack        : -2.851
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.187
Data Delay   : 2.196

Slack        : -2.850
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 3.017

Slack        : -2.849
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 3.016

Slack        : -2.845
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 3.012

Slack        : -2.844
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 3.011

Slack        : -2.839
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 3.006

Slack        : -2.836
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.190
Data Delay   : 2.178

Slack        : -2.833
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 3.000

Slack        : -2.832
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.363
Data Delay   : 3.001

Slack        : -2.830
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.368
Data Delay   : 2.994

Slack        : -2.828
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.368
Data Delay   : 2.992

Slack        : -2.826
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.363
Data Delay   : 2.995

Slack        : -2.824
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.368
Data Delay   : 2.988

Slack        : -2.822
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.368
Data Delay   : 2.986

Slack        : -2.819
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.173
Data Delay   : 2.178

Slack        : -2.813
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.371
Data Delay   : 2.974

Slack        : -2.807
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.371
Data Delay   : 2.968

Slack        : -2.779
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.190
Data Delay   : 2.121

Slack        : -2.768
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 2.935

Slack        : -2.767
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 2.934

Slack        : -2.763
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 2.930

Slack        : -2.758
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 2.925

Slack        : -2.758
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.188
Data Delay   : 2.102

Slack        : -2.754
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.173
Data Delay   : 2.113

Slack        : -2.749
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.173
Data Delay   : 2.108

Slack        : -2.745
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.363
Data Delay   : 2.914

Slack        : -2.744
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.173
Data Delay   : 2.103

Slack        : -2.743
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.368
Data Delay   : 2.907

Slack        : -2.741
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.368
Data Delay   : 2.905

Slack        : -2.737
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.378
Data Delay   : 2.891

Slack        : -2.737
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.182
Data Delay   : 2.087

Slack        : -2.735
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.369
Data Delay   : 2.898

Slack        : -2.731
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.171
Data Delay   : 2.092

Slack        : -2.729
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.369
Data Delay   : 2.892

Slack        : -2.729
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.176
Data Delay   : 2.085

Slack        : -2.727
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.176
Data Delay   : 2.083

Slack        : -2.726
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.371
Data Delay   : 2.887

Slack        : -2.724
From Node    : dsp_peakHolder:op14|oOut[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.401
Data Delay   : 2.855

Slack        : -2.724
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.189
Data Delay   : 2.067

Slack        : -2.714
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.363
Data Delay   : 2.883

Slack        : -2.714
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.190
Data Delay   : 2.056

Slack        : -2.712
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.179
Data Delay   : 2.065

Slack        : -2.711
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.378
Data Delay   : 2.865

Slack        : -2.709
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.190
Data Delay   : 2.051

Slack        : -2.708
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.363
Data Delay   : 2.877

Slack        : -2.704
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.190
Data Delay   : 2.046

Slack        : -2.702
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 2.869

Slack        : -2.697
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 2.864

Slack        : -2.695
From Node    : dsp_peakHolder:op14|oOut[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.401
Data Delay   : 2.826

Slack        : -2.692
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.365
Data Delay   : 2.859

Slack        : -2.691
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.188
Data Delay   : 2.035

Slack        : -2.689
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.193
Data Delay   : 2.028

Slack        : -2.687
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.193
Data Delay   : 2.026

Slack        : -2.683
From Node    : dsp_peakHolder:op14|oOut[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.401
Data Delay   : 2.814

Slack        : -2.682
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.378
Data Delay   : 2.836

Slack        : -2.679
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.363
Data Delay   : 2.848

Slack        : -2.677
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.368
Data Delay   : 2.841

Slack        : -2.675
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.368
Data Delay   : 2.839

Slack        : -2.672
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.196
Data Delay   : 2.008

Slack        : -2.670
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.188
Data Delay   : 2.014

Slack        : -2.660
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.371
Data Delay   : 2.821

Slack        : -2.659
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.189
Data Delay   : 2.002

Slack        : -2.654
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.189
Data Delay   : 1.997

Slack        : -2.649
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~21
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.182
Data Delay   : 1.999

Slack        : -2.649
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.189
Data Delay   : 1.992

Slack        : -2.648
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.369
Data Delay   : 2.811

Slack        : -2.647
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.369
Data Delay   : 2.810

Slack        : -2.642
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.186
Data Delay   : 1.988

Slack        : -2.641
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.369
Data Delay   : 2.804

Slack        : -2.636
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.187
Data Delay   : 1.981

Slack        : -2.634
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.192
Data Delay   : 1.974

Slack        : -2.634
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.177
Data Delay   : 1.989

Slack        : -2.632
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.192
Data Delay   : 1.972

Slack        : -2.627
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.363
Data Delay   : 2.796

Slack        : -2.626
From Node    : dsp_peakHolder:op14|oOut[9]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.363
Data Delay   : 2.795

Slack        : -2.625
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.378
Data Delay   : 2.779

Slack        : -2.620
From Node    : dsp_peakHolder:op14|oOut[8]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.363
Data Delay   : 2.789

Slack        : -2.617
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~13
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.195
Data Delay   : 1.954

Slack        : -2.616
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.186
Data Delay   : 1.962

Slack        : -2.613
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.171
Data Delay   : 1.974

Slack        : -2.611
From Node    : dsp_peakHolder:op14|oOut[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.392
Data Delay   : 2.751

Slack        : -2.605
From Node    : dsp_peakHolder:op14|oOut[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.388
Data Delay   : 2.749

Slack        : -2.596
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.378
Data Delay   : 2.750

Slack        : -2.594
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.194
Data Delay   : 1.932

Slack        : -2.587
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~25
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.186
Data Delay   : 1.933

Slack        : -2.584
From Node    : dsp_peakHolder:op14|oOut[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.378
Data Delay   : 2.738

Slack        : -2.582
From Node    : dsp_peakHolder:op14|oOut[10]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.369
Data Delay   : 2.745

Slack        : -2.578
From Node    : dsp_peakHolder:op14|oOut[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.360
Data Delay   : 2.750

Slack        : -2.574
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : iAUD_ADCDAT
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -0.347
Data Delay   : 2.759

Slack        : -2.573
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~17
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.188
Data Delay   : 1.917

Slack        : -2.569
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~9
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : -1.083
Data Delay   : 2.018
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'iAUD_ADCDAT'                                                ;
+--------------------------------------------------------------------------------+
Slack        : -2.665
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.252

Slack        : -2.665
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.252

Slack        : -2.665
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.252

Slack        : -2.665
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.252

Slack        : -2.655
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.171
Data Delay   : 3.358

Slack        : -2.580
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.152

Slack        : -2.580
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.152

Slack        : -2.580
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.152

Slack        : -2.580
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.152

Slack        : -2.570
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.156
Data Delay   : 3.258

Slack        : -2.511
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_peakHolder:op15|mMax[2]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.172
Data Delay   : 3.215

Slack        : -2.481
From Node    : adcRead:drv2|oRData[1]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.053

Slack        : -2.481
From Node    : adcRead:drv2|oRData[1]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.053

Slack        : -2.481
From Node    : adcRead:drv2|oRData[1]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.053

Slack        : -2.481
From Node    : adcRead:drv2|oRData[1]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.053

Slack        : -2.471
From Node    : adcRead:drv2|oRData[1]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.156
Data Delay   : 3.159

Slack        : -2.466
From Node    : adcRead:drv2|oRData[4]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.038

Slack        : -2.466
From Node    : adcRead:drv2|oRData[4]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.038

Slack        : -2.466
From Node    : adcRead:drv2|oRData[4]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.038

Slack        : -2.466
From Node    : adcRead:drv2|oRData[4]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.038

Slack        : -2.463
From Node    : adcRead:drv2|oRData[9]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.050

Slack        : -2.463
From Node    : adcRead:drv2|oRData[9]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.050

Slack        : -2.463
From Node    : adcRead:drv2|oRData[9]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.050

Slack        : -2.463
From Node    : adcRead:drv2|oRData[9]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.050

Slack        : -2.456
From Node    : adcRead:drv2|oRData[4]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.156
Data Delay   : 3.144

Slack        : -2.453
From Node    : adcRead:drv2|oRData[6]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.040

Slack        : -2.453
From Node    : adcRead:drv2|oRData[6]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.040

Slack        : -2.453
From Node    : adcRead:drv2|oRData[6]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.040

Slack        : -2.453
From Node    : adcRead:drv2|oRData[6]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.055
Data Delay   : 3.040

Slack        : -2.453
From Node    : adcRead:drv2|oRData[9]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.171
Data Delay   : 3.156

Slack        : -2.443
From Node    : adcRead:drv2|oRData[6]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.171
Data Delay   : 3.146

Slack        : -2.431
From Node    : adcRead:drv2|oRData[2]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.003

Slack        : -2.431
From Node    : adcRead:drv2|oRData[2]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.003

Slack        : -2.431
From Node    : adcRead:drv2|oRData[2]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.003

Slack        : -2.431
From Node    : adcRead:drv2|oRData[2]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 3.003

Slack        : -2.421
From Node    : adcRead:drv2|oRData[2]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.156
Data Delay   : 3.109

Slack        : -2.419
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[2]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.483

Slack        : -2.419
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[3]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.483

Slack        : -2.419
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[7]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.483

Slack        : -2.419
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.032
Data Delay   : 3.483

Slack        : -2.418
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[15]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.036
Data Delay   : 3.486

Slack        : -2.418
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.036
Data Delay   : 3.486

Slack        : -2.418
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[4]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.036
Data Delay   : 3.486

Slack        : -2.418
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[5]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.036
Data Delay   : 3.486

Slack        : -2.418
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[9]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.036
Data Delay   : 3.486

Slack        : -2.418
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[10]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.036
Data Delay   : 3.486

Slack        : -2.416
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[5]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.200
Data Delay   : 3.148

Slack        : -2.415
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[0]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.062
Data Delay   : 3.509

Slack        : -2.415
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.062
Data Delay   : 3.509

Slack        : -2.415
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[3]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.062
Data Delay   : 3.509

Slack        : -2.415
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.062
Data Delay   : 3.509

Slack        : -2.415
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.062
Data Delay   : 3.509

Slack        : -2.415
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.062
Data Delay   : 3.509

Slack        : -2.415
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[2]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.062
Data Delay   : 3.509

Slack        : -2.400
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[4]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.079
Data Delay   : 3.511

Slack        : -2.400
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[5]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.079
Data Delay   : 3.511

Slack        : -2.400
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[6]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.079
Data Delay   : 3.511

Slack        : -2.400
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[7]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.079
Data Delay   : 3.511

Slack        : -2.400
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[8]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.079
Data Delay   : 3.511

Slack        : -2.400
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[9]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.079
Data Delay   : 3.511

Slack        : -2.400
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[10]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.079
Data Delay   : 3.511

Slack        : -2.400
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_peakHolder:op14|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.079
Data Delay   : 3.511

Slack        : -2.394
From Node    : adcRead:drv2|oRData[0]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.050
Data Delay   : 2.976

Slack        : -2.394
From Node    : adcRead:drv2|oRData[0]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.050
Data Delay   : 2.976

Slack        : -2.394
From Node    : adcRead:drv2|oRData[0]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.050
Data Delay   : 2.976

Slack        : -2.394
From Node    : adcRead:drv2|oRData[0]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.050
Data Delay   : 2.976

Slack        : -2.384
From Node    : adcRead:drv2|oRData[0]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.166
Data Delay   : 3.082

Slack        : -2.365
From Node    : dsp_waveHolder:op17|mMax[15]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 3.356

Slack        : -2.365
From Node    : dsp_waveHolder:op17|mMax[15]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 3.356

Slack        : -2.365
From Node    : dsp_waveHolder:op17|mMax[15]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 3.356

Slack        : -2.365
From Node    : dsp_waveHolder:op17|mMax[15]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 3.356

Slack        : -2.355
From Node    : dsp_waveHolder:op17|mMax[15]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.075
Data Delay   : 3.462

Slack        : -2.351
From Node    : adcRead:drv2|oRData[7]
To Node      : dsp_waveHolder:op17|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 2.923

Slack        : -2.351
From Node    : adcRead:drv2|oRData[7]
To Node      : dsp_waveHolder:op17|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 2.923

Slack        : -2.351
From Node    : adcRead:drv2|oRData[7]
To Node      : dsp_waveHolder:op17|mMax[13]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 2.923

Slack        : -2.351
From Node    : adcRead:drv2|oRData[7]
To Node      : dsp_waveHolder:op17|mMax[14]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.040
Data Delay   : 2.923

Slack        : -2.343
From Node    : adcRead:drv2|oRData[1]
To Node      : dsp_peakHolder:op15|mMax[2]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.157
Data Delay   : 3.032

Slack        : -2.341
From Node    : adcRead:drv2|oRData[7]
To Node      : dsp_waveHolder:op17|mMax[1]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.156
Data Delay   : 3.029

Slack        : -2.331
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_waveHolder:op17|mMax[5]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.185
Data Delay   : 3.048

Slack        : -2.318
From Node    : adcRead:drv2|oRData[3]
To Node      : dsp_peakHolder:op15|mMax[2]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.157
Data Delay   : 3.007

Slack        : -2.312
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[0]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.060
Data Delay   : 3.404

Slack        : -2.312
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[6]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.060
Data Delay   : 3.404

Slack        : -2.312
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[11]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.060
Data Delay   : 3.404

Slack        : -2.312
From Node    : adcRead:drv2|oLData[15]
To Node      : dsp_waveHolder:op16|mMax[12]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.060
Data Delay   : 3.404

Slack        : -2.301
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 3.329

Slack        : -2.301
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 3.329

Slack        : -2.301
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 3.329

Slack        : -2.301
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : -0.004
Data Delay   : 3.329

Slack        : -2.300
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[15]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.332

Slack        : -2.300
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.332

Slack        : -2.300
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.332

Slack        : -2.300
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.332

Slack        : -2.300
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[9]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.332

Slack        : -2.300
From Node    : dsp_waveHolder:op16|mMax[15]
To Node      : dsp_waveHolder:op16|mMax[10]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 3.332

Slack        : -2.285
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_peakHolder:op15|mMax[9]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.279
Data Delay   : 3.096

Slack        : -2.285
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_peakHolder:op15|mMax[10]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.279
Data Delay   : 3.096

Slack        : -2.285
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[15]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.096
Data Delay   : 2.913

Slack        : -2.285
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[0]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.096
Data Delay   : 2.913

Slack        : -2.285
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[2]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.096
Data Delay   : 2.913

Slack        : -2.285
From Node    : adcRead:drv2|oRData[15]
To Node      : dsp_waveHolder:op17|mMax[3]
Launch Clock : AUD_ADCLRCK
Latch Clock  : iAUD_ADCDAT
Relationship : 0.500
Clock Skew   : 0.096
Data Delay   : 2.913
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_50'                                                    ;
+--------------------------------------------------------------------------------+
Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.965
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 3.007

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[19]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[20]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[21]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[23]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[24]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[25]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[26]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.858
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[27]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.890

Slack        : -1.660
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[16]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.694

Slack        : -1.660
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[17]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.694

Slack        : -1.660
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[18]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.694

Slack        : -1.660
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[22]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.694

Slack        : -1.660
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[28]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.694

Slack        : -1.660
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[29]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.694

Slack        : -1.660
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[30]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.694

Slack        : -1.660
From Node    : resetManager:rstMan|cnt[12]
To Node      : resetManager:rstMan|cnt[31]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 2.694

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.480
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.522

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.417
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.459

Slack        : -1.408
From Node    : resetManager:rstMan|cnt[1]
To Node      : resetManager:rstMan|cnt[30]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.008
Data Delay   : 2.432

Slack        : -1.397
From Node    : resetManager:rstMan|cnt[1]
To Node      : resetManager:rstMan|cnt[29]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.008
Data Delay   : 2.421

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.380
From Node    : resetManager:rstMan|cnt[15]
To Node      : resetManager:rstMan|cnt[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 2.422

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[19]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[20]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[21]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[23]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[24]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[25]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[26]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.373
From Node    : resetManager:rstMan|cnt[14]
To Node      : resetManager:rstMan|cnt[27]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.405

Slack        : -1.339
From Node    : resetManager:rstMan|cnt[1]
To Node      : resetManager:rstMan|cnt[31]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.008
Data Delay   : 2.363

Slack        : -1.334
From Node    : resetManager:rstMan|cnt[1]
To Node      : resetManager:rstMan|cnt[28]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.008
Data Delay   : 2.358

Slack        : -1.320
From Node    : resetManager:rstMan|cnt[1]
To Node      : resetManager:rstMan|cnt[27]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.010
Data Delay   : 2.342

Slack        : -1.316
From Node    : resetManager:rstMan|cnt[0]
To Node      : resetManager:rstMan|cnt[30]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.008
Data Delay   : 2.340

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[19]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[20]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[21]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[23]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[24]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[25]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[26]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.310
From Node    : resetManager:rstMan|cnt[13]
To Node      : resetManager:rstMan|cnt[27]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 2.342

Slack        : -1.305
From Node    : resetManager:rstMan|cnt[0]
To Node      : resetManager:rstMan|cnt[29]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.008
Data Delay   : 2.329

Slack        : -1.280
From Node    : resetManager:rstMan|cnt[1]
To Node      : resetManager:rstMan|cnt[26]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : -0.010
Data Delay   : 2.302
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_time_generator:drv3|VGA_HS_o'                           ;
+--------------------------------------------------------------------------------+
Slack        : -1.197
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.022
Data Delay   : 2.251

Slack        : -1.181
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.022
Data Delay   : 2.235

Slack        : -1.133
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.022
Data Delay   : 2.187

Slack        : -1.082
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.022
Data Delay   : 2.136

Slack        : -0.916
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.034
Data Delay   : 1.982

Slack        : -0.895
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.927

Slack        : -0.862
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.894

Slack        : -0.862
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.894

Slack        : -0.862
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.894

Slack        : -0.862
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.894

Slack        : -0.844
From Node    : vga_time_generator:drv3|v_counter[11]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.034
Data Delay   : 1.910

Slack        : -0.796
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.828

Slack        : -0.796
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.828

Slack        : -0.796
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.828

Slack        : -0.796
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.828

Slack        : -0.793
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.034
Data Delay   : 1.859

Slack        : -0.770
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.802

Slack        : -0.748
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 1.768

Slack        : -0.748
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 1.768

Slack        : -0.748
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 1.768

Slack        : -0.746
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.778

Slack        : -0.746
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.778

Slack        : -0.746
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.778

Slack        : -0.746
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.778

Slack        : -0.737
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.774

Slack        : -0.732
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.750

Slack        : -0.716
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.734

Slack        : -0.697
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.734

Slack        : -0.682
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 1.702

Slack        : -0.682
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 1.702

Slack        : -0.682
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 1.702

Slack        : -0.678
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.036
Data Delay   : 1.746

Slack        : -0.675
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.693

Slack        : -0.675
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.693

Slack        : -0.675
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.693

Slack        : -0.675
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.693

Slack        : -0.675
From Node    : vga_time_generator:drv3|v_counter[0]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.693

Slack        : -0.670
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 1.716

Slack        : -0.670
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 1.716

Slack        : -0.670
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 1.716

Slack        : -0.670
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 1.716

Slack        : -0.668
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.686

Slack        : -0.645
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.677

Slack        : -0.632
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 1.652

Slack        : -0.632
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 1.652

Slack        : -0.632
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 1.652

Slack        : -0.629
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.666

Slack        : -0.617
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.635

Slack        : -0.614
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.036
Data Delay   : 1.682

Slack        : -0.609
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.627

Slack        : -0.609
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.627

Slack        : -0.609
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.627

Slack        : -0.609
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.627

Slack        : -0.609
From Node    : vga_time_generator:drv3|v_counter[1]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.627

Slack        : -0.600
From Node    : vga_time_generator:drv3|v_counter[4]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.036
Data Delay   : 1.668

Slack        : -0.587
From Node    : vga_time_generator:drv3|CounterY[1]
To Node      : vga_time_generator:drv3|CounterY[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.619

Slack        : -0.581
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.618

Slack        : -0.559
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.577

Slack        : -0.559
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.577

Slack        : -0.559
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.577

Slack        : -0.559
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.577

Slack        : -0.559
From Node    : vga_time_generator:drv3|v_counter[3]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.014
Data Delay   : 1.577

Slack        : -0.558
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.595

Slack        : -0.556
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 1.590

Slack        : -0.556
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 1.590

Slack        : -0.556
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 1.590

Slack        : -0.516
From Node    : vga_time_generator:drv3|CounterY[0]
To Node      : vga_time_generator:drv3|CounterY[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.548

Slack        : -0.511
From Node    : vga_time_generator:drv3|CounterY[2]
To Node      : vga_time_generator:drv3|CounterY[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.548

Slack        : -0.503
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.036
Data Delay   : 1.571

Slack        : -0.483
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.515

Slack        : -0.483
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.515

Slack        : -0.483
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.515

Slack        : -0.483
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.515

Slack        : -0.483
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.515

Slack        : -0.451
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 1.481

Slack        : -0.445
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|VGA_BLANK_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.036
Data Delay   : 1.513

Slack        : -0.440
From Node    : vga_time_generator:drv3|CounterY[1]
To Node      : vga_time_generator:drv3|CounterY[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.472

Slack        : -0.429
From Node    : vga_time_generator:drv3|CounterY[1]
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.466

Slack        : -0.409
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.441

Slack        : -0.409
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.441

Slack        : -0.409
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.441

Slack        : -0.409
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.441

Slack        : -0.389
From Node    : vga_time_generator:drv3|CounterY[1]
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.426

Slack        : -0.379
From Node    : vga_time_generator:drv3|v_counter[11]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 1.409

Slack        : -0.373
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 1.393

Slack        : -0.369
From Node    : vga_time_generator:drv3|CounterY[0]
To Node      : vga_time_generator:drv3|CounterY[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.401

Slack        : -0.358
From Node    : vga_time_generator:drv3|CounterY[0]
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.395

Slack        : -0.346
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 1.392

Slack        : -0.346
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 1.392

Slack        : -0.346
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 1.392

Slack        : -0.346
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 1.392

Slack        : -0.328
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 1.358

Slack        : -0.323
From Node    : vga_time_generator:drv3|CounterY[4]
To Node      : vga_time_generator:drv3|CounterY[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.005
Data Delay   : 1.350

Slack        : -0.321
From Node    : vga_time_generator:drv3|CounterY[1]
To Node      : vga_time_generator:drv3|CounterY[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.358

Slack        : -0.318
From Node    : vga_time_generator:drv3|CounterY[0]
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.355

Slack        : -0.308
From Node    : vga_time_generator:drv3|v_counter[6]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : -0.012
Data Delay   : 1.328

Slack        : -0.296
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 1.340

Slack        : -0.296
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 1.340

Slack        : -0.296
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 1.340

Slack        : -0.296
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 1.000
Clock Skew   : 0.012
Data Delay   : 1.340
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'mVGA_CLK'                                                   ;
+--------------------------------------------------------------------------------+
Slack        : -1.093
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 2.130

Slack        : -1.087
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 2.124

Slack        : -1.013
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 2.050

Slack        : -0.964
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 2.001

Slack        : -0.859
From Node    : vga_time_generator:drv3|h_counter[11]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 1.893

Slack        : -0.835
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.872

Slack        : -0.825
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 1.859

Slack        : -0.823
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 1.857

Slack        : -0.812
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.849

Slack        : -0.806
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.843

Slack        : -0.732
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.769

Slack        : -0.719
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.751

Slack        : -0.719
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.751

Slack        : -0.719
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.751

Slack        : -0.719
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.751

Slack        : -0.717
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.749

Slack        : -0.717
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.749

Slack        : -0.717
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.749

Slack        : -0.717
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.749

Slack        : -0.683
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.720

Slack        : -0.680
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.712

Slack        : -0.647
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.676

Slack        : -0.647
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.676

Slack        : -0.647
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.676

Slack        : -0.647
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.676

Slack        : -0.647
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.676

Slack        : -0.647
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.676

Slack        : -0.647
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.676

Slack        : -0.645
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.674

Slack        : -0.645
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.674

Slack        : -0.645
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.674

Slack        : -0.645
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.674

Slack        : -0.645
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.674

Slack        : -0.645
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.674

Slack        : -0.645
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.674

Slack        : -0.578
From Node    : vga_time_generator:drv3|h_counter[11]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 1.612

Slack        : -0.574
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 1.604

Slack        : -0.574
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 1.604

Slack        : -0.574
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 1.604

Slack        : -0.574
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.002
Data Delay   : 1.604

Slack        : -0.571
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 1.605

Slack        : -0.554
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.591

Slack        : -0.540
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.041
Data Delay   : 1.613

Slack        : -0.540
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.041
Data Delay   : 1.613

Slack        : -0.540
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.041
Data Delay   : 1.613

Slack        : -0.540
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.041
Data Delay   : 1.613

Slack        : -0.540
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.041
Data Delay   : 1.613

Slack        : -0.540
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.041
Data Delay   : 1.613

Slack        : -0.540
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.577

Slack        : -0.536
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.041
Data Delay   : 1.609

Slack        : -0.536
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.041
Data Delay   : 1.609

Slack        : -0.536
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.041
Data Delay   : 1.609

Slack        : -0.536
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.041
Data Delay   : 1.609

Slack        : -0.503
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.535

Slack        : -0.502
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.005
Data Delay   : 1.529

Slack        : -0.502
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.005
Data Delay   : 1.529

Slack        : -0.502
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.005
Data Delay   : 1.529

Slack        : -0.502
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.005
Data Delay   : 1.529

Slack        : -0.502
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.005
Data Delay   : 1.529

Slack        : -0.502
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.005
Data Delay   : 1.529

Slack        : -0.502
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.005
Data Delay   : 1.529

Slack        : -0.484
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.521

Slack        : -0.473
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.505

Slack        : -0.471
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.508

Slack        : -0.465
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.497

Slack        : -0.465
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.497

Slack        : -0.465
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.497

Slack        : -0.465
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.497

Slack        : -0.457
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.489

Slack        : -0.439
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.003
Data Delay   : 1.474

Slack        : -0.433
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.465

Slack        : -0.427
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.459

Slack        : -0.411
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.448

Slack        : -0.403
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.435

Slack        : -0.398
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.430

Slack        : -0.393
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.422

Slack        : -0.393
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.422

Slack        : -0.393
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.422

Slack        : -0.393
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.422

Slack        : -0.393
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.422

Slack        : -0.393
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.422

Slack        : -0.393
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : -0.003
Data Delay   : 1.422

Slack        : -0.393
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.003
Data Delay   : 1.428

Slack        : -0.383
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.420

Slack        : -0.369
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.003
Data Delay   : 1.404

Slack        : -0.368
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.400

Slack        : -0.365
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.003
Data Delay   : 1.400

Slack        : -0.365
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.003
Data Delay   : 1.400

Slack        : -0.365
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.003
Data Delay   : 1.400

Slack        : -0.365
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.003
Data Delay   : 1.400

Slack        : -0.354
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.002
Data Delay   : 1.388

Slack        : -0.347
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.379

Slack        : -0.323
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.005
Data Delay   : 1.360

Slack        : -0.305
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.003
Data Delay   : 1.340

Slack        : -0.305
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.003
Data Delay   : 1.340

Slack        : -0.305
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.003
Data Delay   : 1.340

Slack        : -0.304
From Node    : vga_time_generator:drv3|CounterX[0]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.336

Slack        : -0.301
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.333

Slack        : -0.293
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.325

Slack        : -0.293
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.325
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'mCLK_50Div[3]'                                              ;
+--------------------------------------------------------------------------------+
Slack        : -0.974
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.017
Data Delay   : 1.989

Slack        : -0.951
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.017
Data Delay   : 1.966

Slack        : -0.942
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.017
Data Delay   : 1.957

Slack        : -0.940
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.017
Data Delay   : 1.955

Slack        : -0.917
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.017
Data Delay   : 1.932

Slack        : -0.908
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.017
Data Delay   : 1.923

Slack        : -0.900
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.017
Data Delay   : 1.915

Slack        : -0.890
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.033
Data Delay   : 1.889

Slack        : -0.866
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.017
Data Delay   : 1.881

Slack        : -0.856
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.033
Data Delay   : 1.855

Slack        : -0.776
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.024
Data Delay   : 1.784

Slack        : -0.775
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 1.823

Slack        : -0.754
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.024
Data Delay   : 1.762

Slack        : -0.752
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 1.800

Slack        : -0.743
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 1.791

Slack        : -0.735
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.767

Slack        : -0.735
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.767

Slack        : -0.731
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.007
Data Delay   : 1.770

Slack        : -0.727
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.033
Data Delay   : 1.726

Slack        : -0.720
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.033
Data Delay   : 1.719

Slack        : -0.708
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.007
Data Delay   : 1.747

Slack        : -0.705
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.023
Data Delay   : 1.714

Slack        : -0.702
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.016
Data Delay   : 1.718

Slack        : -0.701
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 1.749

Slack        : -0.699
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.007
Data Delay   : 1.738

Slack        : -0.696
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.033
Data Delay   : 1.695

Slack        : -0.691
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.723

Slack        : -0.683
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.023
Data Delay   : 1.692

Slack        : -0.673
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 1.721

Slack        : -0.673
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.016
Data Delay   : 1.689

Slack        : -0.660
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 1.725

Slack        : -0.658
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.009
Data Delay   : 1.681

Slack        : -0.657
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.007
Data Delay   : 1.696

Slack        : -0.656
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.688

Slack        : -0.652
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.684

Slack        : -0.651
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.683

Slack        : -0.650
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 1.698

Slack        : -0.648
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.680

Slack        : -0.645
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.677

Slack        : -0.641
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 1.689

Slack        : -0.627
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.659

Slack        : -0.627
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.017
Data Delay   : 1.676

Slack        : -0.619
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.016
Data Delay   : 1.635

Slack        : -0.618
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.016
Data Delay   : 1.634

Slack        : -0.612
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.016
Data Delay   : 1.628

Slack        : -0.610
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.642

Slack        : -0.599
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 1.647

Slack        : -0.598
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.017
Data Delay   : 1.647

Slack        : -0.596
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.024
Data Delay   : 1.604

Slack        : -0.591
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.033
Data Delay   : 1.590

Slack        : -0.590
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.009
Data Delay   : 1.631

Slack        : -0.590
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.016
Data Delay   : 1.606

Slack        : -0.583
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 1.639

Slack        : -0.583
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.016
Data Delay   : 1.599

Slack        : -0.581
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 1.646

Slack        : -0.576
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 1.641

Slack        : -0.575
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.009
Data Delay   : 1.598

Slack        : -0.575
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.009
Data Delay   : 1.598

Slack        : -0.573
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 1.638

Slack        : -0.568
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.009
Data Delay   : 1.591

Slack        : -0.552
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 1.617

Slack        : -0.550
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.023
Data Delay   : 1.559

Slack        : -0.549
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.033
Data Delay   : 1.614

Slack        : -0.548
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.017
Data Delay   : 1.597

Slack        : -0.544
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.576

Slack        : -0.543
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.017
Data Delay   : 1.592

Slack        : -0.543
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.017
Data Delay   : 1.592

Slack        : -0.541
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.573

Slack        : -0.540
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.017
Data Delay   : 1.589

Slack        : -0.537
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.569

Slack        : -0.535
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.016
Data Delay   : 1.551

Slack        : -0.534
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.566

Slack        : -0.533
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.007
Data Delay   : 1.572

Slack        : -0.529
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.010
Data Delay   : 1.551

Slack        : -0.528
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.016
Data Delay   : 1.544

Slack        : -0.527
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.559

Slack        : -0.527
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.559

Slack        : -0.522
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.554

Slack        : -0.521
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 1.559

Slack        : -0.521
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.009
Data Delay   : 1.562

Slack        : -0.521
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.009
Data Delay   : 1.562

Slack        : -0.519
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.010
Data Delay   : 1.561

Slack        : -0.519
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.551

Slack        : -0.519
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.017
Data Delay   : 1.568

Slack        : -0.514
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.017
Data Delay   : 1.563

Slack        : -0.511
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.017
Data Delay   : 1.560

Slack        : -0.510
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.007
Data Delay   : 1.549

Slack        : -0.509
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 1.557

Slack        : -0.504
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 1.560

Slack        : -0.501
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.007
Data Delay   : 1.540

Slack        : -0.500
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 1.556

Slack        : -0.499
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 1.555

Slack        : -0.498
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 1.546

Slack        : -0.498
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 1.536

Slack        : -0.498
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.024
Data Delay   : 1.506

Slack        : -0.496
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 1.552

Slack        : -0.492
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.009
Data Delay   : 1.515

Slack        : -0.489
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 0.006
Data Delay   : 1.527

Slack        : -0.488
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.007
Data Delay   : 1.513

Slack        : -0.488
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : -0.007
Data Delay   : 1.513
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_ADCLRCK'                                                ;
+--------------------------------------------------------------------------------+
Slack        : -0.581
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|oLData[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.026
Data Delay   : 1.087

Slack        : -0.225
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|oLData[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.026
Data Delay   : 0.731

Slack        : -0.214
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|oLData[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.026
Data Delay   : 0.720

Slack        : -0.202
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|oLData[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.041
Data Delay   : 0.693

Slack        : -0.183
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|oLData[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.036
Data Delay   : 0.679

Slack        : -0.121
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|oLData[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.036
Data Delay   : 0.617

Slack        : -0.116
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|oLData[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.036
Data Delay   : 0.612

Slack        : -0.108
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|oLData[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.026
Data Delay   : 0.614

Slack        : -0.106
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|oLData[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.036
Data Delay   : 0.602

Slack        : -0.103
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|oLData[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.036
Data Delay   : 0.599

Slack        : -0.100
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|oLData[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.026
Data Delay   : 0.606

Slack        : -0.096
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|oLData[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.026
Data Delay   : 0.602

Slack        : -0.095
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|oLData[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.026
Data Delay   : 0.601

Slack        : -0.080
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|oRData[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.026
Data Delay   : 1.086

Slack        : -0.006
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|oLData[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.041
Data Delay   : 0.497

Slack        : -0.001
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|oLData[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.041
Data Delay   : 0.492

Slack        : 0.002
From Node    : adcRead:drv2|dataBuff[15]
To Node      : adcRead:drv2|oLData[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.500
Clock Skew   : -0.041
Data Delay   : 0.489

Slack        : 0.274
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|oRData[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.026
Data Delay   : 0.732

Slack        : 0.283
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|oRData[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.026
Data Delay   : 0.723

Slack        : 0.300
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|oRData[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 0.691

Slack        : 0.311
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|oRData[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.036
Data Delay   : 0.685

Slack        : 0.381
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|oRData[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.036
Data Delay   : 0.615

Slack        : 0.384
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|oRData[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.036
Data Delay   : 0.612

Slack        : 0.395
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|oRData[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.036
Data Delay   : 0.601

Slack        : 0.396
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|oRData[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.036
Data Delay   : 0.600

Slack        : 0.397
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|oRData[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.026
Data Delay   : 0.609

Slack        : 0.404
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|oRData[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.026
Data Delay   : 0.602

Slack        : 0.404
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|oRData[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.026
Data Delay   : 0.602

Slack        : 0.405
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|oRData[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.026
Data Delay   : 0.601

Slack        : 0.494
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|oRData[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 0.497

Slack        : 0.499
From Node    : adcRead:drv2|dataBuff[15]
To Node      : adcRead:drv2|oRData[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 0.492

Slack        : 0.500
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|oRData[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 0.491
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_BCLK'                                                   ;
+--------------------------------------------------------------------------------+
Slack        : -0.340
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 1.290

Slack        : -0.340
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 1.290

Slack        : -0.340
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 1.290

Slack        : -0.340
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 1.290

Slack        : -0.340
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 1.290

Slack        : -0.099
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.131

Slack        : -0.056
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.088

Slack        : -0.035
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.067

Slack        : 0.012
From Node    : dacWrite:drv1|dataIndex[3]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.020

Slack        : 0.015
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 1.017

Slack        : 0.058
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.974

Slack        : 0.079
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.953

Slack        : 0.168
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.864

Slack        : 0.203
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.829

Slack        : 0.211
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.821

Slack        : 0.221
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.811

Slack        : 0.225
From Node    : dacWrite:drv1|dataIndex[3]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.807

Slack        : 0.319
From Node    : dacWrite:drv1|dataIndex[4]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.713

Slack        : 0.337
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.695

Slack        : 0.349
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.683

Slack        : 0.546
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.486

Slack        : 0.547
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.485

Slack        : 0.548
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.484

Slack        : 0.549
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.483

Slack        : 0.549
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.483

Slack        : 0.551
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.481

Slack        : 0.635
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.397

Slack        : 0.635
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.397

Slack        : 0.635
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.397

Slack        : 0.636
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.396

Slack        : 0.636
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.396

Slack        : 0.637
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.395

Slack        : 0.637
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.395

Slack        : 0.640
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.640
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.648
From Node    : iAUD_ADCDAT
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : AUD_BCLK
Relationship : 0.500
Clock Skew   : 1.839
Data Delay   : 1.723

Slack        : 1.148
From Node    : iAUD_ADCDAT
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 1.839
Data Delay   : 1.723
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_time_generator:drv3|CounterX[3]'                         ;
+--------------------------------------------------------------------------------+
Slack        : -4.926
From Node    : visual_franticStripes:vsp41|stL0[40][9]
To Node      : visual_franticStripes:vsp41|stL1[40][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 5.148
Data Delay   : 0.222

Slack        : -4.873
From Node    : visual_franticStripes:vsp41|stL0[6][0]
To Node      : visual_franticStripes:vsp41|stL1[6][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 5.049
Data Delay   : 0.176

Slack        : -4.768
From Node    : visual_franticStripes:vsp41|stL0[24][0]
To Node      : visual_franticStripes:vsp41|stL1[24][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.988
Data Delay   : 0.220

Slack        : -4.761
From Node    : visual_franticStripes:vsp41|stL0[6][6]
To Node      : visual_franticStripes:vsp41|stL1[6][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 5.046
Data Delay   : 0.285

Slack        : -4.760
From Node    : visual_franticStripes:vsp41|stL0[40][5]
To Node      : visual_franticStripes:vsp41|stL1[40][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.986
Data Delay   : 0.226

Slack        : -4.757
From Node    : visual_franticStripes:vsp41|stL0[60][0]
To Node      : visual_franticStripes:vsp41|stL1[60][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 5.048
Data Delay   : 0.291

Slack        : -4.757
From Node    : visual_franticStripes:vsp41|stL0[38][6]
To Node      : visual_franticStripes:vsp41|stL1[38][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 5.182
Data Delay   : 0.425

Slack        : -4.734
From Node    : visual_franticStripes:vsp41|stL0[44][0]
To Node      : visual_franticStripes:vsp41|stL1[44][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 5.035
Data Delay   : 0.301

Slack        : -4.730
From Node    : visual_franticStripes:vsp41|stL0[22][6]
To Node      : visual_franticStripes:vsp41|stL1[22][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.905
Data Delay   : 0.175

Slack        : -4.727
From Node    : visual_franticStripes:vsp41|stL0[56][0]
To Node      : visual_franticStripes:vsp41|stL1[56][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 5.031
Data Delay   : 0.304

Slack        : -4.663
From Node    : visual_franticStripes:vsp41|stL0[22][0]
To Node      : visual_franticStripes:vsp41|stL1[22][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.968
Data Delay   : 0.305

Slack        : -4.650
From Node    : visual_franticStripes:vsp41|stL0[38][0]
To Node      : visual_franticStripes:vsp41|stL1[38][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 5.248
Data Delay   : 0.598

Slack        : -4.645
From Node    : visual_franticStripes:vsp41|stL0[56][7]
To Node      : visual_franticStripes:vsp41|stL1[56][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.821
Data Delay   : 0.176

Slack        : -4.644
From Node    : visual_franticStripes:vsp41|stL0[54][6]
To Node      : visual_franticStripes:vsp41|stL1[54][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.946
Data Delay   : 0.302

Slack        : -4.639
From Node    : visual_franticStripes:vsp41|stL0[54][1]
To Node      : visual_franticStripes:vsp41|stL1[54][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.812
Data Delay   : 0.173

Slack        : -4.627
From Node    : visual_franticStripes:vsp41|stL0[60][8]
To Node      : visual_franticStripes:vsp41|stL1[60][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.808
Data Delay   : 0.181

Slack        : -4.620
From Node    : visual_franticStripes:vsp41|stL0[56][9]
To Node      : visual_franticStripes:vsp41|stL1[56][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.847
Data Delay   : 0.227

Slack        : -4.584
From Node    : visual_franticStripes:vsp41|stL0[54][8]
To Node      : visual_franticStripes:vsp41|stL1[54][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.755
Data Delay   : 0.171

Slack        : -4.582
From Node    : visual_franticStripes:vsp41|stL0[14][6]
To Node      : visual_franticStripes:vsp41|stL1[14][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.758
Data Delay   : 0.176

Slack        : -4.580
From Node    : visual_franticStripes:vsp41|stL0[4][3]
To Node      : visual_franticStripes:vsp41|stL1[4][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.806
Data Delay   : 0.226

Slack        : -4.577
From Node    : visual_franticStripes:vsp41|stL0[40][0]
To Node      : visual_franticStripes:vsp41|stL1[40][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.868
Data Delay   : 0.291

Slack        : -4.569
From Node    : visual_franticStripes:vsp41|stL0[12][0]
To Node      : visual_franticStripes:vsp41|stL1[12][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.867
Data Delay   : 0.298

Slack        : -4.567
From Node    : visual_franticStripes:vsp41|stL0[8][1]
To Node      : visual_franticStripes:vsp41|stL1[8][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.739
Data Delay   : 0.172

Slack        : -4.565
From Node    : visual_franticStripes:vsp41|stL0[24][1]
To Node      : visual_franticStripes:vsp41|stL1[24][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.736
Data Delay   : 0.171

Slack        : -4.560
From Node    : visual_franticStripes:vsp41|stL0[28][3]
To Node      : visual_franticStripes:vsp41|stL1[28][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.858
Data Delay   : 0.298

Slack        : -4.548
From Node    : visual_franticStripes:vsp41|stL0[22][7]
To Node      : visual_franticStripes:vsp41|stL1[22][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.856
Data Delay   : 0.308

Slack        : -4.547
From Node    : visual_franticStripes:vsp41|stL0[8][6]
To Node      : visual_franticStripes:vsp41|stL1[8][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.730
Data Delay   : 0.183

Slack        : -4.533
From Node    : visual_franticStripes:vsp41|stL0[20][4]
To Node      : visual_franticStripes:vsp41|stL1[20][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.826
Data Delay   : 0.293

Slack        : -4.528
From Node    : visual_franticStripes:vsp41|stL0[6][7]
To Node      : visual_franticStripes:vsp41|stL1[6][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.710
Data Delay   : 0.182

Slack        : -4.515
From Node    : visual_franticStripes:vsp41|stL0[24][7]
To Node      : visual_franticStripes:vsp41|stL1[24][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.736
Data Delay   : 0.221

Slack        : -4.514
From Node    : visual_franticStripes:vsp41|stL0[28][0]
To Node      : visual_franticStripes:vsp41|stL1[28][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.808
Data Delay   : 0.294

Slack        : -4.510
From Node    : visual_franticStripes:vsp41|stL0[6][8]
To Node      : visual_franticStripes:vsp41|stL1[6][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.690
Data Delay   : 0.180

Slack        : -4.502
From Node    : visual_franticStripes:vsp41|stL0[62][2]
To Node      : visual_franticStripes:vsp41|stL1[62][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.736
Data Delay   : 0.234

Slack        : -4.500
From Node    : visual_franticStripes:vsp41|stL0[52][2]
To Node      : visual_franticStripes:vsp41|stL1[52][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.812
Data Delay   : 0.312

Slack        : -4.494
From Node    : visual_franticStripes:vsp41|stL0[30][7]
To Node      : visual_franticStripes:vsp41|stL1[30][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.797
Data Delay   : 0.303

Slack        : -4.493
From Node    : visual_franticStripes:vsp41|stL0[22][1]
To Node      : visual_franticStripes:vsp41|stL1[22][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.801
Data Delay   : 0.308

Slack        : -4.489
From Node    : visual_franticStripes:vsp41|stL0[54][0]
To Node      : visual_franticStripes:vsp41|stL1[54][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.784
Data Delay   : 0.295

Slack        : -4.489
From Node    : visual_franticStripes:vsp41|stL0[20][2]
To Node      : visual_franticStripes:vsp41|stL1[20][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.718
Data Delay   : 0.229

Slack        : -4.487
From Node    : visual_franticStripes:vsp41|stL0[20][5]
To Node      : visual_franticStripes:vsp41|stL1[20][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.711
Data Delay   : 0.224

Slack        : -4.485
From Node    : visual_franticStripes:vsp41|stL0[62][7]
To Node      : visual_franticStripes:vsp41|stL1[62][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.704
Data Delay   : 0.219

Slack        : -4.484
From Node    : visual_franticStripes:vsp41|stL0[54][9]
To Node      : visual_franticStripes:vsp41|stL1[54][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.785
Data Delay   : 0.301

Slack        : -4.470
From Node    : visual_franticStripes:vsp41|stL0[40][7]
To Node      : visual_franticStripes:vsp41|stL1[40][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.775
Data Delay   : 0.305

Slack        : -4.467
From Node    : visual_franticStripes:vsp41|stL0[22][9]
To Node      : visual_franticStripes:vsp41|stL1[22][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.640
Data Delay   : 0.173

Slack        : -4.466
From Node    : visual_franticStripes:vsp41|stL0[40][8]
To Node      : visual_franticStripes:vsp41|stL1[40][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.690
Data Delay   : 0.224

Slack        : -4.461
From Node    : visual_franticStripes:vsp41|stL0[8][7]
To Node      : visual_franticStripes:vsp41|stL1[8][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.636
Data Delay   : 0.175

Slack        : -4.451
From Node    : visual_franticStripes:vsp41|stL0[6][4]
To Node      : visual_franticStripes:vsp41|stL1[6][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.754
Data Delay   : 0.303

Slack        : -4.449
From Node    : visual_franticStripes:vsp41|stL0[12][8]
To Node      : visual_franticStripes:vsp41|stL1[12][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.622
Data Delay   : 0.173

Slack        : -4.448
From Node    : visual_franticStripes:vsp41|stL0[36][3]
To Node      : visual_franticStripes:vsp41|stL1[36][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.752
Data Delay   : 0.304

Slack        : -4.441
From Node    : visual_franticStripes:vsp41|stL0[44][8]
To Node      : visual_franticStripes:vsp41|stL1[44][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.617
Data Delay   : 0.176

Slack        : -4.440
From Node    : visual_franticStripes:vsp41|stL0[22][8]
To Node      : visual_franticStripes:vsp41|stL1[22][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.739
Data Delay   : 0.299

Slack        : -4.439
From Node    : visual_franticStripes:vsp41|stL0[56][3]
To Node      : visual_franticStripes:vsp41|stL1[56][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.662
Data Delay   : 0.223

Slack        : -4.436
From Node    : visual_franticStripes:vsp41|stL0[56][5]
To Node      : visual_franticStripes:vsp41|stL1[56][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.657
Data Delay   : 0.221

Slack        : -4.427
From Node    : visual_franticStripes:vsp41|stL0[20][3]
To Node      : visual_franticStripes:vsp41|stL1[20][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.724
Data Delay   : 0.297

Slack        : -4.424
From Node    : visual_franticStripes:vsp41|stL0[38][7]
To Node      : visual_franticStripes:vsp41|stL1[38][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.715
Data Delay   : 0.291

Slack        : -4.420
From Node    : visual_franticStripes:vsp41|stL0[4][5]
To Node      : visual_franticStripes:vsp41|stL1[4][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.648
Data Delay   : 0.228

Slack        : -4.417
From Node    : visual_franticStripes:vsp41|stL0[30][1]
To Node      : visual_franticStripes:vsp41|stL1[30][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.718
Data Delay   : 0.301

Slack        : -4.416
From Node    : visual_franticStripes:vsp41|stL0[54][7]
To Node      : visual_franticStripes:vsp41|stL1[54][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.709
Data Delay   : 0.293

Slack        : -4.414
From Node    : visual_franticStripes:vsp41|stL0[34][2]
To Node      : visual_franticStripes:vsp41|stL1[34][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.715
Data Delay   : 0.301

Slack        : -4.413
From Node    : visual_franticStripes:vsp41|stL0[62][6]
To Node      : visual_franticStripes:vsp41|stL1[62][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.595
Data Delay   : 0.182

Slack        : -4.413
From Node    : visual_franticStripes:vsp41|stL0[38][8]
To Node      : visual_franticStripes:vsp41|stL1[38][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.586
Data Delay   : 0.173

Slack        : -4.412
From Node    : visual_franticStripes:vsp41|stL0[50][0]
To Node      : visual_franticStripes:vsp41|stL1[50][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.640
Data Delay   : 0.228

Slack        : -4.412
From Node    : visual_franticStripes:vsp41|stL0[50][2]
To Node      : visual_franticStripes:vsp41|stL1[50][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.713
Data Delay   : 0.301

Slack        : -4.408
From Node    : visual_franticStripes:vsp41|stL0[25][1]
To Node      : visual_franticStripes:vsp41|stL1[25][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : -0.500
Clock Skew   : 5.079
Data Delay   : 0.171

Slack        : -4.399
From Node    : visual_franticStripes:vsp41|stL0[40][6]
To Node      : visual_franticStripes:vsp41|stL1[40][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.656
Data Delay   : 0.257

Slack        : -4.396
From Node    : visual_franticStripes:vsp41|stL0[56][6]
To Node      : visual_franticStripes:vsp41|stL1[56][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.688
Data Delay   : 0.292

Slack        : -4.394
From Node    : visual_franticStripes:vsp41|stL0[18][9]
To Node      : visual_franticStripes:vsp41|stL1[18][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.576
Data Delay   : 0.182

Slack        : -4.387
From Node    : visual_franticStripes:vsp41|stL0[30][6]
To Node      : visual_franticStripes:vsp41|stL1[30][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.701
Data Delay   : 0.314

Slack        : -4.385
From Node    : visual_franticStripes:vsp41|stL0[16][0]
To Node      : visual_franticStripes:vsp41|stL1[16][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.607
Data Delay   : 0.222

Slack        : -4.383
From Node    : visual_franticStripes:vsp41|stL0[4][0]
To Node      : visual_franticStripes:vsp41|stL1[4][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.680
Data Delay   : 0.297

Slack        : -4.383
From Node    : visual_franticStripes:vsp41|stL0[36][4]
To Node      : visual_franticStripes:vsp41|stL1[36][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.612
Data Delay   : 0.229

Slack        : -4.383
From Node    : visual_franticStripes:vsp41|stL0[30][8]
To Node      : visual_franticStripes:vsp41|stL1[30][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.609
Data Delay   : 0.226

Slack        : -4.382
From Node    : visual_franticStripes:vsp41|stL0[6][9]
To Node      : visual_franticStripes:vsp41|stL1[6][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.673
Data Delay   : 0.291

Slack        : -4.380
From Node    : visual_franticStripes:vsp41|stL0[44][6]
To Node      : visual_franticStripes:vsp41|stL1[44][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.554
Data Delay   : 0.174

Slack        : -4.377
From Node    : visual_franticStripes:vsp41|stL0[46][6]
To Node      : visual_franticStripes:vsp41|stL1[46][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.690
Data Delay   : 0.313

Slack        : -4.374
From Node    : visual_franticStripes:vsp41|stL0[6][3]
To Node      : visual_franticStripes:vsp41|stL1[6][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.665
Data Delay   : 0.291

Slack        : -4.366
From Node    : visual_franticStripes:vsp41|stL0[12][6]
To Node      : visual_franticStripes:vsp41|stL1[12][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.547
Data Delay   : 0.181

Slack        : -4.365
From Node    : visual_franticStripes:vsp41|stL0[46][7]
To Node      : visual_franticStripes:vsp41|stL1[46][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.658
Data Delay   : 0.293

Slack        : -4.364
From Node    : visual_franticStripes:vsp41|stL0[56][1]
To Node      : visual_franticStripes:vsp41|stL1[56][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.652
Data Delay   : 0.288

Slack        : -4.364
From Node    : visual_franticStripes:vsp41|stL0[12][3]
To Node      : visual_franticStripes:vsp41|stL1[12][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.849
Data Delay   : 0.485

Slack        : -4.359
From Node    : visual_franticStripes:vsp41|stL0[12][5]
To Node      : visual_franticStripes:vsp41|stL1[12][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.652
Data Delay   : 0.293

Slack        : -4.353
From Node    : visual_franticStripes:vsp41|stL0[56][4]
To Node      : visual_franticStripes:vsp41|stL1[56][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.652
Data Delay   : 0.299

Slack        : -4.351
From Node    : visual_franticStripes:vsp41|stL0[24][9]
To Node      : visual_franticStripes:vsp41|stL1[24][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.644
Data Delay   : 0.293

Slack        : -4.349
From Node    : visual_franticStripes:vsp41|stL0[18][0]
To Node      : visual_franticStripes:vsp41|stL1[18][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.651
Data Delay   : 0.302

Slack        : -4.346
From Node    : visual_franticStripes:vsp41|stL0[34][8]
To Node      : visual_franticStripes:vsp41|stL1[34][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.528
Data Delay   : 0.182

Slack        : -4.344
From Node    : visual_franticStripes:vsp41|stL0[14][7]
To Node      : visual_franticStripes:vsp41|stL1[14][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.642
Data Delay   : 0.298

Slack        : -4.341
From Node    : visual_franticStripes:vsp41|stL0[18][4]
To Node      : visual_franticStripes:vsp41|stL1[18][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.569
Data Delay   : 0.228

Slack        : -4.338
From Node    : visual_franticStripes:vsp41|stL0[52][3]
To Node      : visual_franticStripes:vsp41|stL1[52][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.636
Data Delay   : 0.298

Slack        : -4.337
From Node    : visual_franticStripes:vsp41|stL0[8][0]
To Node      : visual_franticStripes:vsp41|stL1[8][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.624
Data Delay   : 0.287

Slack        : -4.334
From Node    : visual_franticStripes:vsp41|stL0[14][1]
To Node      : visual_franticStripes:vsp41|stL1[14][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.632
Data Delay   : 0.298

Slack        : -4.330
From Node    : visual_franticStripes:vsp41|stL0[18][7]
To Node      : visual_franticStripes:vsp41|stL1[18][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.508
Data Delay   : 0.178

Slack        : -4.326
From Node    : visual_franticStripes:vsp41|stL0[62][4]
To Node      : visual_franticStripes:vsp41|stL1[62][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.621
Data Delay   : 0.295

Slack        : -4.324
From Node    : visual_franticStripes:vsp41|stL0[30][9]
To Node      : visual_franticStripes:vsp41|stL1[30][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.622
Data Delay   : 0.298

Slack        : -4.323
From Node    : visual_franticStripes:vsp41|stL0[62][1]
To Node      : visual_franticStripes:vsp41|stL1[62][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.616
Data Delay   : 0.293

Slack        : -4.321
From Node    : visual_franticStripes:vsp41|stL0[24][5]
To Node      : visual_franticStripes:vsp41|stL1[24][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.629
Data Delay   : 0.308

Slack        : -4.316
From Node    : visual_franticStripes:vsp41|stL0[46][1]
To Node      : visual_franticStripes:vsp41|stL1[46][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.483
Data Delay   : 0.167

Slack        : -4.314
From Node    : visual_franticStripes:vsp41|stL0[18][6]
To Node      : visual_franticStripes:vsp41|stL1[18][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.493
Data Delay   : 0.179

Slack        : -4.313
From Node    : visual_franticStripes:vsp41|stL0[62][0]
To Node      : visual_franticStripes:vsp41|stL1[62][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.616
Data Delay   : 0.303

Slack        : -4.311
From Node    : visual_franticStripes:vsp41|stL0[58][1]
To Node      : visual_franticStripes:vsp41|stL1[58][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.489
Data Delay   : 0.178

Slack        : -4.306
From Node    : visual_franticStripes:vsp41|stL0[34][9]
To Node      : visual_franticStripes:vsp41|stL1[34][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.482
Data Delay   : 0.176

Slack        : -4.304
From Node    : visual_franticStripes:vsp41|stL0[52][8]
To Node      : visual_franticStripes:vsp41|stL1[52][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[3]
Relationship : 0.000
Clock Skew   : 4.531
Data Delay   : 0.227
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_time_generator:drv3|CounterX[2]'                         ;
+--------------------------------------------------------------------------------+
Slack        : -4.263
From Node    : visual_franticStripes:vsp41|stL0[40][9]
To Node      : visual_franticStripes:vsp41|stL1[40][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.485
Data Delay   : 0.222

Slack        : -4.210
From Node    : visual_franticStripes:vsp41|stL0[6][0]
To Node      : visual_franticStripes:vsp41|stL1[6][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.386
Data Delay   : 0.176

Slack        : -4.105
From Node    : visual_franticStripes:vsp41|stL0[24][0]
To Node      : visual_franticStripes:vsp41|stL1[24][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.325
Data Delay   : 0.220

Slack        : -4.098
From Node    : visual_franticStripes:vsp41|stL0[6][6]
To Node      : visual_franticStripes:vsp41|stL1[6][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.383
Data Delay   : 0.285

Slack        : -4.097
From Node    : visual_franticStripes:vsp41|stL0[40][5]
To Node      : visual_franticStripes:vsp41|stL1[40][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.323
Data Delay   : 0.226

Slack        : -4.094
From Node    : visual_franticStripes:vsp41|stL0[60][0]
To Node      : visual_franticStripes:vsp41|stL1[60][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.385
Data Delay   : 0.291

Slack        : -4.094
From Node    : visual_franticStripes:vsp41|stL0[38][6]
To Node      : visual_franticStripes:vsp41|stL1[38][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.519
Data Delay   : 0.425

Slack        : -4.071
From Node    : visual_franticStripes:vsp41|stL0[44][0]
To Node      : visual_franticStripes:vsp41|stL1[44][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.372
Data Delay   : 0.301

Slack        : -4.067
From Node    : visual_franticStripes:vsp41|stL0[22][6]
To Node      : visual_franticStripes:vsp41|stL1[22][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.242
Data Delay   : 0.175

Slack        : -4.064
From Node    : visual_franticStripes:vsp41|stL0[56][0]
To Node      : visual_franticStripes:vsp41|stL1[56][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.368
Data Delay   : 0.304

Slack        : -4.000
From Node    : visual_franticStripes:vsp41|stL0[22][0]
To Node      : visual_franticStripes:vsp41|stL1[22][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.305
Data Delay   : 0.305

Slack        : -3.987
From Node    : visual_franticStripes:vsp41|stL0[38][0]
To Node      : visual_franticStripes:vsp41|stL1[38][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.585
Data Delay   : 0.598

Slack        : -3.982
From Node    : visual_franticStripes:vsp41|stL0[56][7]
To Node      : visual_franticStripes:vsp41|stL1[56][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.158
Data Delay   : 0.176

Slack        : -3.981
From Node    : visual_franticStripes:vsp41|stL0[54][6]
To Node      : visual_franticStripes:vsp41|stL1[54][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.283
Data Delay   : 0.302

Slack        : -3.976
From Node    : visual_franticStripes:vsp41|stL0[54][1]
To Node      : visual_franticStripes:vsp41|stL1[54][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.149
Data Delay   : 0.173

Slack        : -3.964
From Node    : visual_franticStripes:vsp41|stL0[60][8]
To Node      : visual_franticStripes:vsp41|stL1[60][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.145
Data Delay   : 0.181

Slack        : -3.957
From Node    : visual_franticStripes:vsp41|stL0[56][9]
To Node      : visual_franticStripes:vsp41|stL1[56][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.184
Data Delay   : 0.227

Slack        : -3.921
From Node    : visual_franticStripes:vsp41|stL0[54][8]
To Node      : visual_franticStripes:vsp41|stL1[54][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.092
Data Delay   : 0.171

Slack        : -3.919
From Node    : visual_franticStripes:vsp41|stL0[14][6]
To Node      : visual_franticStripes:vsp41|stL1[14][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.095
Data Delay   : 0.176

Slack        : -3.917
From Node    : visual_franticStripes:vsp41|stL0[4][3]
To Node      : visual_franticStripes:vsp41|stL1[4][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.143
Data Delay   : 0.226

Slack        : -3.914
From Node    : visual_franticStripes:vsp41|stL0[40][0]
To Node      : visual_franticStripes:vsp41|stL1[40][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.205
Data Delay   : 0.291

Slack        : -3.906
From Node    : visual_franticStripes:vsp41|stL0[12][0]
To Node      : visual_franticStripes:vsp41|stL1[12][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.204
Data Delay   : 0.298

Slack        : -3.904
From Node    : visual_franticStripes:vsp41|stL0[8][1]
To Node      : visual_franticStripes:vsp41|stL1[8][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.076
Data Delay   : 0.172

Slack        : -3.902
From Node    : visual_franticStripes:vsp41|stL0[24][1]
To Node      : visual_franticStripes:vsp41|stL1[24][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.073
Data Delay   : 0.171

Slack        : -3.897
From Node    : visual_franticStripes:vsp41|stL0[28][3]
To Node      : visual_franticStripes:vsp41|stL1[28][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.195
Data Delay   : 0.298

Slack        : -3.885
From Node    : visual_franticStripes:vsp41|stL0[22][7]
To Node      : visual_franticStripes:vsp41|stL1[22][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.193
Data Delay   : 0.308

Slack        : -3.884
From Node    : visual_franticStripes:vsp41|stL0[8][6]
To Node      : visual_franticStripes:vsp41|stL1[8][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.067
Data Delay   : 0.183

Slack        : -3.870
From Node    : visual_franticStripes:vsp41|stL0[20][4]
To Node      : visual_franticStripes:vsp41|stL1[20][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.163
Data Delay   : 0.293

Slack        : -3.865
From Node    : visual_franticStripes:vsp41|stL0[6][7]
To Node      : visual_franticStripes:vsp41|stL1[6][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.047
Data Delay   : 0.182

Slack        : -3.852
From Node    : visual_franticStripes:vsp41|stL0[24][7]
To Node      : visual_franticStripes:vsp41|stL1[24][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.073
Data Delay   : 0.221

Slack        : -3.851
From Node    : visual_franticStripes:vsp41|stL0[28][0]
To Node      : visual_franticStripes:vsp41|stL1[28][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.145
Data Delay   : 0.294

Slack        : -3.847
From Node    : visual_franticStripes:vsp41|stL0[6][8]
To Node      : visual_franticStripes:vsp41|stL1[6][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.027
Data Delay   : 0.180

Slack        : -3.839
From Node    : visual_franticStripes:vsp41|stL0[62][2]
To Node      : visual_franticStripes:vsp41|stL1[62][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.073
Data Delay   : 0.234

Slack        : -3.837
From Node    : visual_franticStripes:vsp41|stL0[52][2]
To Node      : visual_franticStripes:vsp41|stL1[52][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.149
Data Delay   : 0.312

Slack        : -3.831
From Node    : visual_franticStripes:vsp41|stL0[30][7]
To Node      : visual_franticStripes:vsp41|stL1[30][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.134
Data Delay   : 0.303

Slack        : -3.830
From Node    : visual_franticStripes:vsp41|stL0[22][1]
To Node      : visual_franticStripes:vsp41|stL1[22][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.138
Data Delay   : 0.308

Slack        : -3.826
From Node    : visual_franticStripes:vsp41|stL0[54][0]
To Node      : visual_franticStripes:vsp41|stL1[54][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.121
Data Delay   : 0.295

Slack        : -3.826
From Node    : visual_franticStripes:vsp41|stL0[20][2]
To Node      : visual_franticStripes:vsp41|stL1[20][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.055
Data Delay   : 0.229

Slack        : -3.824
From Node    : visual_franticStripes:vsp41|stL0[20][5]
To Node      : visual_franticStripes:vsp41|stL1[20][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.048
Data Delay   : 0.224

Slack        : -3.822
From Node    : visual_franticStripes:vsp41|stL0[62][7]
To Node      : visual_franticStripes:vsp41|stL1[62][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.041
Data Delay   : 0.219

Slack        : -3.821
From Node    : visual_franticStripes:vsp41|stL0[54][9]
To Node      : visual_franticStripes:vsp41|stL1[54][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.122
Data Delay   : 0.301

Slack        : -3.807
From Node    : visual_franticStripes:vsp41|stL0[40][7]
To Node      : visual_franticStripes:vsp41|stL1[40][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.112
Data Delay   : 0.305

Slack        : -3.804
From Node    : visual_franticStripes:vsp41|stL0[22][9]
To Node      : visual_franticStripes:vsp41|stL1[22][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.977
Data Delay   : 0.173

Slack        : -3.803
From Node    : visual_franticStripes:vsp41|stL0[40][8]
To Node      : visual_franticStripes:vsp41|stL1[40][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.027
Data Delay   : 0.224

Slack        : -3.798
From Node    : visual_franticStripes:vsp41|stL0[8][7]
To Node      : visual_franticStripes:vsp41|stL1[8][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.973
Data Delay   : 0.175

Slack        : -3.788
From Node    : visual_franticStripes:vsp41|stL0[6][4]
To Node      : visual_franticStripes:vsp41|stL1[6][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.091
Data Delay   : 0.303

Slack        : -3.786
From Node    : visual_franticStripes:vsp41|stL0[12][8]
To Node      : visual_franticStripes:vsp41|stL1[12][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.959
Data Delay   : 0.173

Slack        : -3.785
From Node    : visual_franticStripes:vsp41|stL0[36][3]
To Node      : visual_franticStripes:vsp41|stL1[36][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.089
Data Delay   : 0.304

Slack        : -3.778
From Node    : visual_franticStripes:vsp41|stL0[44][8]
To Node      : visual_franticStripes:vsp41|stL1[44][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.954
Data Delay   : 0.176

Slack        : -3.777
From Node    : visual_franticStripes:vsp41|stL0[22][8]
To Node      : visual_franticStripes:vsp41|stL1[22][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.076
Data Delay   : 0.299

Slack        : -3.776
From Node    : visual_franticStripes:vsp41|stL0[56][3]
To Node      : visual_franticStripes:vsp41|stL1[56][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.999
Data Delay   : 0.223

Slack        : -3.773
From Node    : visual_franticStripes:vsp41|stL0[56][5]
To Node      : visual_franticStripes:vsp41|stL1[56][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.994
Data Delay   : 0.221

Slack        : -3.764
From Node    : visual_franticStripes:vsp41|stL0[20][3]
To Node      : visual_franticStripes:vsp41|stL1[20][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.061
Data Delay   : 0.297

Slack        : -3.761
From Node    : visual_franticStripes:vsp41|stL0[38][7]
To Node      : visual_franticStripes:vsp41|stL1[38][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.052
Data Delay   : 0.291

Slack        : -3.757
From Node    : visual_franticStripes:vsp41|stL0[4][5]
To Node      : visual_franticStripes:vsp41|stL1[4][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.985
Data Delay   : 0.228

Slack        : -3.754
From Node    : visual_franticStripes:vsp41|stL0[30][1]
To Node      : visual_franticStripes:vsp41|stL1[30][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.055
Data Delay   : 0.301

Slack        : -3.753
From Node    : visual_franticStripes:vsp41|stL0[54][7]
To Node      : visual_franticStripes:vsp41|stL1[54][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.046
Data Delay   : 0.293

Slack        : -3.751
From Node    : visual_franticStripes:vsp41|stL0[34][2]
To Node      : visual_franticStripes:vsp41|stL1[34][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.052
Data Delay   : 0.301

Slack        : -3.750
From Node    : visual_franticStripes:vsp41|stL0[62][6]
To Node      : visual_franticStripes:vsp41|stL1[62][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.932
Data Delay   : 0.182

Slack        : -3.750
From Node    : visual_franticStripes:vsp41|stL0[38][8]
To Node      : visual_franticStripes:vsp41|stL1[38][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.923
Data Delay   : 0.173

Slack        : -3.749
From Node    : visual_franticStripes:vsp41|stL0[50][0]
To Node      : visual_franticStripes:vsp41|stL1[50][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.977
Data Delay   : 0.228

Slack        : -3.749
From Node    : visual_franticStripes:vsp41|stL0[50][2]
To Node      : visual_franticStripes:vsp41|stL1[50][2]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.050
Data Delay   : 0.301

Slack        : -3.745
From Node    : visual_franticStripes:vsp41|stL0[25][1]
To Node      : visual_franticStripes:vsp41|stL1[25][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 4.416
Data Delay   : 0.171

Slack        : -3.736
From Node    : visual_franticStripes:vsp41|stL0[40][6]
To Node      : visual_franticStripes:vsp41|stL1[40][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.993
Data Delay   : 0.257

Slack        : -3.733
From Node    : visual_franticStripes:vsp41|stL0[56][6]
To Node      : visual_franticStripes:vsp41|stL1[56][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.025
Data Delay   : 0.292

Slack        : -3.731
From Node    : visual_franticStripes:vsp41|stL0[18][9]
To Node      : visual_franticStripes:vsp41|stL1[18][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.913
Data Delay   : 0.182

Slack        : -3.724
From Node    : visual_franticStripes:vsp41|stL0[30][6]
To Node      : visual_franticStripes:vsp41|stL1[30][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.038
Data Delay   : 0.314

Slack        : -3.722
From Node    : visual_franticStripes:vsp41|stL0[16][0]
To Node      : visual_franticStripes:vsp41|stL1[16][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.944
Data Delay   : 0.222

Slack        : -3.720
From Node    : visual_franticStripes:vsp41|stL0[4][0]
To Node      : visual_franticStripes:vsp41|stL1[4][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.017
Data Delay   : 0.297

Slack        : -3.720
From Node    : visual_franticStripes:vsp41|stL0[36][4]
To Node      : visual_franticStripes:vsp41|stL1[36][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.949
Data Delay   : 0.229

Slack        : -3.720
From Node    : visual_franticStripes:vsp41|stL0[30][8]
To Node      : visual_franticStripes:vsp41|stL1[30][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.946
Data Delay   : 0.226

Slack        : -3.719
From Node    : visual_franticStripes:vsp41|stL0[6][9]
To Node      : visual_franticStripes:vsp41|stL1[6][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.010
Data Delay   : 0.291

Slack        : -3.717
From Node    : visual_franticStripes:vsp41|stL0[44][6]
To Node      : visual_franticStripes:vsp41|stL1[44][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.891
Data Delay   : 0.174

Slack        : -3.714
From Node    : visual_franticStripes:vsp41|stL0[46][6]
To Node      : visual_franticStripes:vsp41|stL1[46][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.027
Data Delay   : 0.313

Slack        : -3.711
From Node    : visual_franticStripes:vsp41|stL0[6][3]
To Node      : visual_franticStripes:vsp41|stL1[6][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.002
Data Delay   : 0.291

Slack        : -3.703
From Node    : visual_franticStripes:vsp41|stL0[12][6]
To Node      : visual_franticStripes:vsp41|stL1[12][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.884
Data Delay   : 0.181

Slack        : -3.702
From Node    : visual_franticStripes:vsp41|stL0[46][7]
To Node      : visual_franticStripes:vsp41|stL1[46][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.995
Data Delay   : 0.293

Slack        : -3.701
From Node    : visual_franticStripes:vsp41|stL0[56][1]
To Node      : visual_franticStripes:vsp41|stL1[56][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.989
Data Delay   : 0.288

Slack        : -3.701
From Node    : visual_franticStripes:vsp41|stL0[12][3]
To Node      : visual_franticStripes:vsp41|stL1[12][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 4.186
Data Delay   : 0.485

Slack        : -3.696
From Node    : visual_franticStripes:vsp41|stL0[12][5]
To Node      : visual_franticStripes:vsp41|stL1[12][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.989
Data Delay   : 0.293

Slack        : -3.690
From Node    : visual_franticStripes:vsp41|stL0[56][4]
To Node      : visual_franticStripes:vsp41|stL1[56][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.989
Data Delay   : 0.299

Slack        : -3.688
From Node    : visual_franticStripes:vsp41|stL0[24][9]
To Node      : visual_franticStripes:vsp41|stL1[24][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.981
Data Delay   : 0.293

Slack        : -3.686
From Node    : visual_franticStripes:vsp41|stL0[18][0]
To Node      : visual_franticStripes:vsp41|stL1[18][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.988
Data Delay   : 0.302

Slack        : -3.683
From Node    : visual_franticStripes:vsp41|stL0[34][8]
To Node      : visual_franticStripes:vsp41|stL1[34][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.865
Data Delay   : 0.182

Slack        : -3.681
From Node    : visual_franticStripes:vsp41|stL0[14][7]
To Node      : visual_franticStripes:vsp41|stL1[14][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.979
Data Delay   : 0.298

Slack        : -3.678
From Node    : visual_franticStripes:vsp41|stL0[18][4]
To Node      : visual_franticStripes:vsp41|stL1[18][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.906
Data Delay   : 0.228

Slack        : -3.675
From Node    : visual_franticStripes:vsp41|stL0[52][3]
To Node      : visual_franticStripes:vsp41|stL1[52][3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.973
Data Delay   : 0.298

Slack        : -3.674
From Node    : visual_franticStripes:vsp41|stL0[8][0]
To Node      : visual_franticStripes:vsp41|stL1[8][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.961
Data Delay   : 0.287

Slack        : -3.671
From Node    : visual_franticStripes:vsp41|stL0[14][1]
To Node      : visual_franticStripes:vsp41|stL1[14][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.969
Data Delay   : 0.298

Slack        : -3.667
From Node    : visual_franticStripes:vsp41|stL0[18][7]
To Node      : visual_franticStripes:vsp41|stL1[18][7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.845
Data Delay   : 0.178

Slack        : -3.663
From Node    : visual_franticStripes:vsp41|stL0[62][4]
To Node      : visual_franticStripes:vsp41|stL1[62][4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.958
Data Delay   : 0.295

Slack        : -3.661
From Node    : visual_franticStripes:vsp41|stL0[30][9]
To Node      : visual_franticStripes:vsp41|stL1[30][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.959
Data Delay   : 0.298

Slack        : -3.660
From Node    : visual_franticStripes:vsp41|stL0[62][1]
To Node      : visual_franticStripes:vsp41|stL1[62][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.953
Data Delay   : 0.293

Slack        : -3.658
From Node    : visual_franticStripes:vsp41|stL0[24][5]
To Node      : visual_franticStripes:vsp41|stL1[24][5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.966
Data Delay   : 0.308

Slack        : -3.653
From Node    : visual_franticStripes:vsp41|stL0[46][1]
To Node      : visual_franticStripes:vsp41|stL1[46][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.820
Data Delay   : 0.167

Slack        : -3.651
From Node    : visual_franticStripes:vsp41|stL0[18][6]
To Node      : visual_franticStripes:vsp41|stL1[18][6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.830
Data Delay   : 0.179

Slack        : -3.650
From Node    : visual_franticStripes:vsp41|stL0[62][0]
To Node      : visual_franticStripes:vsp41|stL1[62][0]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.953
Data Delay   : 0.303

Slack        : -3.648
From Node    : visual_franticStripes:vsp41|stL0[58][1]
To Node      : visual_franticStripes:vsp41|stL1[58][1]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.826
Data Delay   : 0.178

Slack        : -3.643
From Node    : visual_franticStripes:vsp41|stL0[34][9]
To Node      : visual_franticStripes:vsp41|stL1[34][9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.819
Data Delay   : 0.176

Slack        : -3.641
From Node    : visual_franticStripes:vsp41|stL0[52][8]
To Node      : visual_franticStripes:vsp41|stL1[52][8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 3.868
Data Delay   : 0.227
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_time_generator:drv3|VGA_HS_o'                            ;
+--------------------------------------------------------------------------------+
Slack        : -3.319
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 3.817
Data Delay   : 0.791

Slack        : -2.819
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : -0.500
Clock Skew   : 3.817
Data Delay   : 0.791

Slack        : -1.720
From Node    : dsp_waveHolder:op16|oOut[9]
To Node      : visual_wave_vertical:vsp10|mL[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.964
Data Delay   : 0.396

Slack        : -1.713
From Node    : dsp_waveHolder:op16|oOut[10]
To Node      : visual_wave_vertical:vsp10|mL[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.960
Data Delay   : 0.399

Slack        : -1.712
From Node    : dsp_waveHolder:op17|oOut[9]
To Node      : visual_wave_vertical:vsp10|mR[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.964
Data Delay   : 0.404

Slack        : -1.711
From Node    : dsp_waveHolder:op17|oOut[10]
To Node      : visual_wave_vertical:vsp10|mR[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.960
Data Delay   : 0.401

Slack        : -1.530
From Node    : dsp_waveHolder:op16|oOut[8]
To Node      : visual_wave_vertical:vsp10|mL[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.955
Data Delay   : 0.577

Slack        : -1.528
From Node    : dsp_waveHolder:op17|oOut[8]
To Node      : visual_wave_vertical:vsp10|mR[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.955
Data Delay   : 0.579

Slack        : -1.476
From Node    : dsp_waveHolder:op17|oOut[12]
To Node      : visual_wave_vertical:vsp10|mR[4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.924
Data Delay   : 0.600

Slack        : -1.396
From Node    : dsp_waveHolder:op16|oOut[11]
To Node      : visual_wave_vertical:vsp10|mL[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.948
Data Delay   : 0.704

Slack        : -1.395
From Node    : dsp_waveHolder:op17|oOut[13]
To Node      : visual_wave_vertical:vsp10|mR[5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.924
Data Delay   : 0.681

Slack        : -1.329
From Node    : dsp_waveHolder:op17|oOut[11]
To Node      : visual_wave_vertical:vsp10|mR[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.981
Data Delay   : 0.804

Slack        : -1.319
From Node    : dsp_waveHolder:op17|oOut[14]
To Node      : visual_wave_vertical:vsp10|mR[6]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.959
Data Delay   : 0.792

Slack        : -1.226
From Node    : dsp_waveHolder:op16|oOut[13]
To Node      : visual_wave_vertical:vsp10|mL[5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 2.003
Data Delay   : 0.929

Slack        : -1.189
From Node    : dsp_waveHolder:op16|oOut[12]
To Node      : visual_wave_vertical:vsp10|mL[4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.948
Data Delay   : 0.911

Slack        : -0.997
From Node    : dsp_waveHolder:op16|oOut[15]
To Node      : visual_wave_vertical:vsp10|mL[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 2.003
Data Delay   : 1.158

Slack        : -0.958
From Node    : dsp_waveHolder:op17|oOut[15]
To Node      : visual_wave_vertical:vsp10|mR[9]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.972
Data Delay   : 1.166

Slack        : -0.942
From Node    : dsp_waveHolder:op16|oOut[14]
To Node      : visual_wave_vertical:vsp10|mL[6]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.909
Data Delay   : 1.119

Slack        : -0.891
From Node    : dsp_waveHolder:op17|oOut[14]
To Node      : visual_wave_vertical:vsp10|mR[9]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.972
Data Delay   : 1.233

Slack        : -0.862
From Node    : dsp_waveHolder:op17|oOut[15]
To Node      : visual_wave_vertical:vsp10|mR[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.972
Data Delay   : 1.262

Slack        : -0.846
From Node    : dsp_waveHolder:op16|oOut[14]
To Node      : visual_wave_vertical:vsp10|mL[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.981
Data Delay   : 1.287

Slack        : -0.802
From Node    : dsp_waveHolder:op17|oOut[14]
To Node      : visual_wave_vertical:vsp10|mR[7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.972
Data Delay   : 1.322

Slack        : -0.338
From Node    : dsp_waveHolder:op16|oOut[15]
To Node      : visual_wave_vertical:vsp10|mL[8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.903
Data Delay   : 1.717

Slack        : -0.168
From Node    : dsp_waveHolder:op16|oOut[14]
To Node      : visual_wave_vertical:vsp10|mL[8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 1.881
Data Delay   : 1.865

Slack        : 0.241
From Node    : visual_wave_vertical:vsp10|mL[5]
To Node      : visual_wave_vertical:vsp10|xL[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.243
From Node    : visual_wave_vertical:vsp10|mL[8]
To Node      : visual_wave_vertical:vsp10|xL[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.395

Slack        : 0.251
From Node    : visual_wave_vertical:vsp10|mR[7]
To Node      : visual_wave_vertical:vsp10|xR[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.403

Slack        : 0.329
From Node    : visual_wave_vertical:vsp10|mL[6]
To Node      : visual_wave_vertical:vsp10|xL[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.481

Slack        : 0.340
From Node    : visual_wave_vertical:vsp10|mR[9]
To Node      : visual_wave_vertical:vsp10|xR[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.492

Slack        : 0.422
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.574

Slack        : 0.422
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.574

Slack        : 0.422
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.574

Slack        : 0.422
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.574

Slack        : 0.558
From Node    : visual_wave_vertical:vsp10|mL[3]
To Node      : visual_wave_vertical:vsp10|xL[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.015
Data Delay   : 0.695

Slack        : 0.609
From Node    : vga_time_generator:drv3|CounterY[6]
To Node      : vga_time_generator:drv3|CounterY[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.761

Slack        : 0.616
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.768

Slack        : 0.620
From Node    : visual_wave_vertical:vsp10|mR[0]
To Node      : visual_wave_vertical:vsp10|xR[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.036
Data Delay   : 0.736

Slack        : 0.628
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 0.785

Slack        : 0.628
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 0.785

Slack        : 0.628
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 0.785

Slack        : 0.628
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 0.785

Slack        : 0.628
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 0.785

Slack        : 0.628
From Node    : vga_time_generator:drv3|VGA_BLANK_VS_o
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 0.785

Slack        : 0.635
From Node    : visual_wave_vertical:vsp10|mR[2]
To Node      : visual_wave_vertical:vsp10|xR[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.035
Data Delay   : 0.752

Slack        : 0.637
From Node    : visual_wave_vertical:vsp10|mL[1]
To Node      : visual_wave_vertical:vsp10|xL[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.048
Data Delay   : 0.741

Slack        : 0.641
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.793

Slack        : 0.645
From Node    : visual_wave_vertical:vsp10|mL[0]
To Node      : visual_wave_vertical:vsp10|xL[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.048
Data Delay   : 0.749

Slack        : 0.656
From Node    : visual_wave_vertical:vsp10|mR[6]
To Node      : visual_wave_vertical:vsp10|xR[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 0.821

Slack        : 0.663
From Node    : visual_wave_vertical:vsp10|mR[5]
To Node      : visual_wave_vertical:vsp10|xR[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.048
Data Delay   : 0.863

Slack        : 0.665
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.817

Slack        : 0.665
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.817

Slack        : 0.665
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.817

Slack        : 0.665
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.817

Slack        : 0.665
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.817

Slack        : 0.692
From Node    : vga_time_generator:drv3|CounterY[3]
To Node      : vga_time_generator:drv3|CounterY[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.844

Slack        : 0.697
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.849

Slack        : 0.698
From Node    : vga_time_generator:drv3|CounterY[8]
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.850

Slack        : 0.700
From Node    : vga_time_generator:drv3|v_counter[11]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.852

Slack        : 0.702
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.854

Slack        : 0.703
From Node    : vga_time_generator:drv3|CounterY[7]
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.855

Slack        : 0.706
From Node    : vga_time_generator:drv3|CounterY[5]
To Node      : vga_time_generator:drv3|CounterY[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.858

Slack        : 0.714
From Node    : vga_time_generator:drv3|CounterY[4]
To Node      : vga_time_generator:drv3|CounterY[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.866

Slack        : 0.729
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.881

Slack        : 0.729
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.881

Slack        : 0.729
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.881

Slack        : 0.729
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.881

Slack        : 0.729
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.881

Slack        : 0.738
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 0.892

Slack        : 0.738
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 0.892

Slack        : 0.738
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 0.892

Slack        : 0.748
From Node    : vga_time_generator:drv3|CounterY[3]
To Node      : vga_time_generator:drv3|CounterY[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.900

Slack        : 0.754
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.906

Slack        : 0.763
From Node    : vga_time_generator:drv3|CounterY[5]
To Node      : vga_time_generator:drv3|CounterY[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.915

Slack        : 0.775
From Node    : visual_wave_vertical:vsp10|mR[4]
To Node      : visual_wave_vertical:vsp10|xR[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.048
Data Delay   : 0.975

Slack        : 0.777
From Node    : vga_time_generator:drv3|v_counter[5]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.929

Slack        : 0.780
From Node    : vga_time_generator:drv3|v_counter[4]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.802
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[9]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 0.956

Slack        : 0.802
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[10]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 0.956

Slack        : 0.802
From Node    : vga_time_generator:drv3|v_counter[8]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 0.956

Slack        : 0.803
From Node    : vga_time_generator:drv3|v_counter[4]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.955

Slack        : 0.810
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|VGA_VS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.962

Slack        : 0.818
From Node    : vga_time_generator:drv3|CounterY[3]
To Node      : vga_time_generator:drv3|CounterY[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.970

Slack        : 0.828
From Node    : vga_time_generator:drv3|CounterY[6]
To Node      : vga_time_generator:drv3|CounterY[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.980

Slack        : 0.830
From Node    : vga_time_generator:drv3|v_counter[10]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.839
From Node    : visual_wave_vertical:vsp10|mR[1]
To Node      : visual_wave_vertical:vsp10|xR[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.036
Data Delay   : 0.955

Slack        : 0.842
From Node    : visual_wave_vertical:vsp10|mL[2]
To Node      : visual_wave_vertical:vsp10|xL[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.047
Data Delay   : 0.947

Slack        : 0.848
From Node    : vga_time_generator:drv3|CounterY[7]
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.000

Slack        : 0.852
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[0]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 1.018

Slack        : 0.852
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[1]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 1.018

Slack        : 0.852
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[3]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 1.018

Slack        : 0.852
From Node    : vga_time_generator:drv3|v_counter[7]
To Node      : vga_time_generator:drv3|v_counter[6]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 1.018

Slack        : 0.865
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[11]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.017

Slack        : 0.866
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 1.016

Slack        : 0.866
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[4]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 1.016

Slack        : 0.866
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 1.016

Slack        : 0.866
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[7]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 1.016

Slack        : 0.866
From Node    : vga_time_generator:drv3|v_counter[9]
To Node      : vga_time_generator:drv3|v_counter[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : -0.002
Data Delay   : 1.016

Slack        : 0.866
From Node    : vga_time_generator:drv3|CounterY[3]
To Node      : vga_time_generator:drv3|CounterY[5]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.018

Slack        : 0.868
From Node    : vga_time_generator:drv3|CounterY[6]
To Node      : vga_time_generator:drv3|CounterY[8]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.020

Slack        : 0.872
From Node    : vga_time_generator:drv3|v_counter[2]
To Node      : vga_time_generator:drv3|v_counter[2]
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : vga_time_generator:drv3|VGA_HS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.024
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'mVGA_CLK'                                                    ;
+--------------------------------------------------------------------------------+
Slack        : -1.822
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[2]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 0.766

Slack        : -1.820
From Node    : vga_time_generator:drv3|VGA_HS_o
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.254
Data Delay   : 0.727

Slack        : -1.568
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.020

Slack        : -1.545
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.043

Slack        : -1.534
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.054

Slack        : -1.501
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[3]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.087

Slack        : -1.498
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.090

Slack        : -1.450
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.138

Slack        : -1.440
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.148

Slack        : -1.404
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.184

Slack        : -1.381
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.207

Slack        : -1.370
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.218

Slack        : -1.336
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.252

Slack        : -1.334
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.254

Slack        : -1.322
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[2]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 0.766

Slack        : -1.320
From Node    : vga_time_generator:drv3|VGA_HS_o
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : vga_time_generator:drv3|VGA_HS_o
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.254
Data Delay   : 0.727

Slack        : -1.286
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.302

Slack        : -1.172
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 2.295
Data Delay   : 1.416

Slack        : -1.068
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.020

Slack        : -1.045
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.043

Slack        : -1.034
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.054

Slack        : -1.001
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[3]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.087

Slack        : -0.998
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.090

Slack        : -0.950
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.138

Slack        : -0.940
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[3]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.148

Slack        : -0.904
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.184

Slack        : -0.881
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.207

Slack        : -0.870
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.218

Slack        : -0.836
From Node    : vga_time_generator:drv3|CounterX[2]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : vga_time_generator:drv3|CounterX[2]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.252

Slack        : -0.834
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.254

Slack        : -0.786
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.302

Slack        : -0.672
From Node    : vga_time_generator:drv3|CounterX[3]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : vga_time_generator:drv3|CounterX[3]
Latch Clock  : mVGA_CLK
Relationship : -0.500
Clock Skew   : 2.295
Data Delay   : 1.416

Slack        : 0.473
From Node    : vga_time_generator:drv3|VGA_BLANK_HS_o
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.625

Slack        : 0.569
From Node    : vga_time_generator:drv3|CounterX[9]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.721

Slack        : 0.610
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.762

Slack        : 0.610
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.762

Slack        : 0.610
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.762

Slack        : 0.610
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.762

Slack        : 0.610
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.762

Slack        : 0.610
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.762

Slack        : 0.610
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.762

Slack        : 0.612
From Node    : vga_time_generator:drv3|CounterX[7]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.764

Slack        : 0.613
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.765

Slack        : 0.619
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 0.773

Slack        : 0.623
From Node    : vga_time_generator:drv3|CounterX[8]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.775

Slack        : 0.640
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.792

Slack        : 0.657
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.809

Slack        : 0.657
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.809

Slack        : 0.657
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.809

Slack        : 0.657
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.809

Slack        : 0.657
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.809

Slack        : 0.657
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.809

Slack        : 0.657
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.809

Slack        : 0.682
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 0.837

Slack        : 0.682
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 0.837

Slack        : 0.682
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 0.837

Slack        : 0.682
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 0.837

Slack        : 0.686
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.838

Slack        : 0.691
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.843

Slack        : 0.692
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.844

Slack        : 0.695
From Node    : vga_time_generator:drv3|h_counter[11]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.847

Slack        : 0.695
From Node    : vga_time_generator:drv3|CounterX[1]
To Node      : vga_time_generator:drv3|CounterX[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.847

Slack        : 0.706
From Node    : vga_time_generator:drv3|CounterX[0]
To Node      : vga_time_generator:drv3|CounterX[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.858

Slack        : 0.729
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 0.884

Slack        : 0.729
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 0.884

Slack        : 0.729
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 0.884

Slack        : 0.729
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 0.884

Slack        : 0.752
From Node    : vga_time_generator:drv3|CounterX[1]
To Node      : vga_time_generator:drv3|CounterX[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.904

Slack        : 0.780
From Node    : vga_time_generator:drv3|CounterX[6]
To Node      : vga_time_generator:drv3|CounterX[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.781
From Node    : vga_time_generator:drv3|CounterX[5]
To Node      : vga_time_generator:drv3|CounterX[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.933

Slack        : 0.784
From Node    : vga_time_generator:drv3|CounterX[4]
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.936

Slack        : 0.788
From Node    : vga_time_generator:drv3|h_counter[9]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 0.945

Slack        : 0.788
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 0.942

Slack        : 0.801
From Node    : vga_time_generator:drv3|CounterX[0]
To Node      : vga_time_generator:drv3|CounterX[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.953

Slack        : 0.806
From Node    : vga_time_generator:drv3|CounterX[7]
To Node      : vga_time_generator:drv3|CounterX[8]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.958

Slack        : 0.829
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 0.984

Slack        : 0.829
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 0.983

Slack        : 0.830
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.831
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 0.985

Slack        : 0.833
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[5]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.985

Slack        : 0.835
From Node    : vga_time_generator:drv3|h_counter[8]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 0.992

Slack        : 0.836
From Node    : vga_time_generator:drv3|CounterX[6]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.988

Slack        : 0.842
From Node    : vga_time_generator:drv3|CounterX[8]
To Node      : vga_time_generator:drv3|CounterX[9]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.994

Slack        : 0.847
From Node    : vga_time_generator:drv3|CounterX[0]
To Node      : vga_time_generator:drv3|CounterX[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.999

Slack        : 0.859
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|h_counter[10]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.011

Slack        : 0.861
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[1]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.013

Slack        : 0.864
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 1.019

Slack        : 0.869
From Node    : vga_time_generator:drv3|h_counter[4]
To Node      : vga_time_generator:drv3|h_counter[6]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.021

Slack        : 0.870
From Node    : vga_time_generator:drv3|h_counter[5]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.024

Slack        : 0.875
From Node    : vga_time_generator:drv3|CounterX[5]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.027

Slack        : 0.880
From Node    : vga_time_generator:drv3|h_counter[2]
To Node      : vga_time_generator:drv3|h_counter[2]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.032

Slack        : 0.880
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|h_counter[3]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.032

Slack        : 0.880
From Node    : vga_time_generator:drv3|h_counter[7]
To Node      : vga_time_generator:drv3|h_counter[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.032

Slack        : 0.883
From Node    : vga_time_generator:drv3|h_counter[0]
To Node      : vga_time_generator:drv3|h_counter[0]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.035

Slack        : 0.888
From Node    : vga_time_generator:drv3|h_counter[1]
To Node      : vga_time_generator:drv3|h_counter[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 1.043

Slack        : 0.898
From Node    : vga_time_generator:drv3|h_counter[10]
To Node      : vga_time_generator:drv3|h_counter[11]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 1.053

Slack        : 0.903
From Node    : vga_time_generator:drv3|CounterX[1]
To Node      : vga_time_generator:drv3|CounterX[4]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.055

Slack        : 0.910
From Node    : vga_time_generator:drv3|h_counter[3]
To Node      : vga_time_generator:drv3|VGA_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.005
Data Delay   : 1.067

Slack        : 0.911
From Node    : vga_time_generator:drv3|h_counter[6]
To Node      : vga_time_generator:drv3|VGA_BLANK_HS_o
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.002
Data Delay   : 1.065

Slack        : 0.912
From Node    : vga_time_generator:drv3|CounterX[4]
To Node      : vga_time_generator:drv3|CounterX[7]
Launch Clock : mVGA_CLK
Latch Clock  : mVGA_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.064
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_50'                                                     ;
+--------------------------------------------------------------------------------+
Slack        : -1.468
From Node    : wm8731Config:comp1|mI2C_CTRL_CLK
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 1.734
Data Delay   : 0.559

Slack        : -1.463
From Node    : mVGA_CLK
To Node      : mVGA_CLK
Launch Clock : mVGA_CLK
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 1.785
Data Delay   : 0.615

Slack        : -1.362
From Node    : mCLK_50Div[9]
To Node      : mCLK_50Div[9]
Launch Clock : mCLK_50Div[9]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 1.795
Data Delay   : 0.726

Slack        : -1.147
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 1.795
Data Delay   : 0.941

Slack        : -1.112
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 1.795
Data Delay   : 0.976

Slack        : -1.109
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 1.760
Data Delay   : 0.944

Slack        : -1.093
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 1.795
Data Delay   : 0.995

Slack        : -0.989
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 1.795
Data Delay   : 1.099

Slack        : -0.968
From Node    : wm8731Config:comp1|mI2C_CTRL_CLK
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 1.734
Data Delay   : 0.559

Slack        : -0.963
From Node    : mVGA_CLK
To Node      : mVGA_CLK
Launch Clock : mVGA_CLK
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 1.785
Data Delay   : 0.615

Slack        : -0.894
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 1.795
Data Delay   : 1.194

Slack        : -0.862
From Node    : mCLK_50Div[9]
To Node      : mCLK_50Div[9]
Launch Clock : mCLK_50Div[9]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 1.795
Data Delay   : 0.726

Slack        : -0.858
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 1.795
Data Delay   : 1.230

Slack        : -0.647
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 1.795
Data Delay   : 0.941

Slack        : -0.612
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 1.795
Data Delay   : 0.976

Slack        : -0.609
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 1.760
Data Delay   : 0.944

Slack        : -0.593
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 1.795
Data Delay   : 0.995

Slack        : -0.489
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 1.795
Data Delay   : 1.099

Slack        : -0.394
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 1.795
Data Delay   : 1.194

Slack        : -0.358
From Node    : mCLK_50Div[3]
To Node      : mCLK_50Div[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : iCLK_50
Relationship : -0.500
Clock Skew   : 1.795
Data Delay   : 1.230

Slack        : 0.410
From Node    : VGAClkDiv[1]
To Node      : VGAClkDiv[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.562

Slack        : 0.411
From Node    : VGAClkDiv[1]
To Node      : VGAClkDiv[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.563

Slack        : 0.418
From Node    : VGAClkDiv[1]
To Node      : mVGA_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.570

Slack        : 0.422
From Node    : mCLK_50Div[0]
To Node      : mCLK_50Div[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.574

Slack        : 0.524
From Node    : mCLK_50Div[6]
To Node      : mCLK_50Div[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.676

Slack        : 0.525
From Node    : mCLK_50Div[5]
To Node      : mCLK_50Div[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.677

Slack        : 0.533
From Node    : VGAClkDiv[0]
To Node      : VGAClkDiv[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.685

Slack        : 0.534
From Node    : VGAClkDiv[0]
To Node      : VGAClkDiv[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.686

Slack        : 0.535
From Node    : VGAClkDiv[0]
To Node      : mVGA_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.687

Slack        : 0.541
From Node    : mCLK_50Div[1]
To Node      : mCLK_50Div[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.693

Slack        : 0.607
From Node    : mCLK_50Div[7]
To Node      : mCLK_50Div[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.759

Slack        : 0.608
From Node    : mCLK_50Div[0]
To Node      : mCLK_50Div[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.760

Slack        : 0.611
From Node    : mCLK_50Div[4]
To Node      : mCLK_50Div[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.763

Slack        : 0.613
From Node    : mCLK_50Div[8]
To Node      : mCLK_50Div[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.765

Slack        : 0.628
From Node    : mCLK_50Div[2]
To Node      : mCLK_50Div[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.780

Slack        : 0.650
From Node    : resetManager:rstMan|cnt[31]
To Node      : resetManager:rstMan|cnt[31]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.802

Slack        : 0.654
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.806

Slack        : 0.660
From Node    : mCLK_50Div[4]
To Node      : mCLK_50Div[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.812

Slack        : 0.663
From Node    : mCLK_50Div[5]
To Node      : mCLK_50Div[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.815

Slack        : 0.695
From Node    : mCLK_50Div[4]
To Node      : mCLK_50Div[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.847

Slack        : 0.748
From Node    : mCLK_50Div[2]
To Node      : mCLK_50Div[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.900

Slack        : 0.750
From Node    : mCLK_50Div[6]
To Node      : mCLK_50Div[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.902

Slack        : 0.752
From Node    : mCLK_50Div[8]
To Node      : mCLK_50Div[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.904

Slack        : 0.769
From Node    : mCLK_50Div[1]
To Node      : mCLK_50Div[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.921

Slack        : 0.770
From Node    : resetManager:rstMan|cnt[16]
To Node      : resetManager:rstMan|cnt[16]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.922

Slack        : 0.770
From Node    : resetManager:rstMan|cnt[23]
To Node      : resetManager:rstMan|cnt[23]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.922

Slack        : 0.771
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.923

Slack        : 0.771
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[4]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.923

Slack        : 0.772
From Node    : resetManager:rstMan|cnt[18]
To Node      : resetManager:rstMan|cnt[18]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.924

Slack        : 0.775
From Node    : resetManager:rstMan|cnt[21]
To Node      : resetManager:rstMan|cnt[21]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.927

Slack        : 0.776
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[10]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.928

Slack        : 0.778
From Node    : resetManager:rstMan|cnt[3]
To Node      : resetManager:rstMan|cnt[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.930

Slack        : 0.779
From Node    : resetManager:rstMan|cnt[24]
To Node      : resetManager:rstMan|cnt[24]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.931

Slack        : 0.779
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[5]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.931

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.780
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.932

Slack        : 0.783
From Node    : mCLK_50Div[2]
To Node      : mCLK_50Div[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.935

Slack        : 0.784
From Node    : mCLK_50Div[1]
To Node      : mCLK_50Div[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.936

Slack        : 0.786
From Node    : mCLK_50Div[5]
To Node      : mCLK_50Div[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.938

Slack        : 0.788
From Node    : resetManager:rstMan|cnt[20]
To Node      : resetManager:rstMan|cnt[20]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.940

Slack        : 0.801
From Node    : mCLK_50Div[7]
To Node      : mCLK_50Div[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.953

Slack        : 0.802
From Node    : mCLK_50Div[2]
To Node      : mCLK_50Div[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.954

Slack        : 0.811
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.811
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.811
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.811
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.811
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.811
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.811
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.811
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.811
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.811
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.811
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[2]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.818
From Node    : mCLK_50Div[4]
To Node      : mCLK_50Div[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.970

Slack        : 0.819
From Node    : mCLK_50Div[1]
To Node      : mCLK_50Div[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.971

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.830
From Node    : wm8731Config:comp1|mI2C_CLK_DIV[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.982

Slack        : 0.831
From Node    : mCLK_50Div[0]
To Node      : mCLK_50Div[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.983

Slack        : 0.837
From Node    : mCLK_50Div[7]
To Node      : mCLK_50Div[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.989

Slack        : 0.838
From Node    : mCLK_50Div[1]
To Node      : mCLK_50Div[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.990
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'iAUD_ADCDAT'                                                 ;
+--------------------------------------------------------------------------------+
Slack        : -0.844
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|moCLK_prev
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 1.439

Slack        : -0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : -0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : -0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : -0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : -0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : -0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : -0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : -0.344
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|moCLK_prev
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 1.439

Slack        : -0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 2.035

Slack        : -0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 2.035

Slack        : -0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 2.035

Slack        : -0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 2.035

Slack        : -0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 2.035

Slack        : -0.245
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 2.038

Slack        : -0.245
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 2.038

Slack        : -0.245
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 2.038

Slack        : -0.245
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.990
Data Delay   : 2.038

Slack        : -0.218
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 2.077
Data Delay   : 2.152

Slack        : -0.218
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 2.077
Data Delay   : 2.152

Slack        : -0.205
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 2.077
Data Delay   : 2.165

Slack        : -0.205
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 2.077
Data Delay   : 2.165

Slack        : -0.205
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 2.077
Data Delay   : 2.165

Slack        : -0.205
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 2.077
Data Delay   : 2.165

Slack        : -0.094
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.970
Data Delay   : 2.169

Slack        : -0.094
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.970
Data Delay   : 2.169

Slack        : -0.094
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.970
Data Delay   : 2.169

Slack        : -0.094
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.970
Data Delay   : 2.169

Slack        : -0.025
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 2.035
Data Delay   : 2.303

Slack        : -0.025
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 2.035
Data Delay   : 2.303

Slack        : -0.025
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 2.035
Data Delay   : 2.303

Slack        : 0.002
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.172

Slack        : 0.002
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.172

Slack        : 0.002
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.172

Slack        : 0.002
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.172

Slack        : 0.002
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.172

Slack        : 0.002
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.172

Slack        : 0.002
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.172

Slack        : 0.002
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.172

Slack        : 0.008
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.970
Data Delay   : 2.271

Slack        : 0.017
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 2.170

Slack        : 0.017
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 2.170

Slack        : 0.017
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 2.170

Slack        : 0.017
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 2.170

Slack        : 0.017
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 2.170

Slack        : 0.017
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 2.170

Slack        : 0.017
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|mMax[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 2.170

Slack        : 0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : 0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : 0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : 0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : 0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : 0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : 0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 1.838

Slack        : 0.128
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.900
Data Delay   : 2.321

Slack        : 0.239
From Node    : dsp_peakHolder:op14|mMax[2]
To Node      : dsp_peakHolder:op14|oOut[2]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.390

Slack        : 0.240
From Node    : dsp_peakHolder:op15|mMax[9]
To Node      : dsp_peakHolder:op15|oOut[9]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.241
From Node    : dsp_peakHolder:op14|mMax[1]
To Node      : dsp_peakHolder:op14|oOut[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.392

Slack        : 0.241
From Node    : dsp_peakHolder:op14|mMax[5]
To Node      : dsp_peakHolder:op14|oOut[5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : dsp_peakHolder:op14|mMax[8]
To Node      : dsp_peakHolder:op14|oOut[8]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : dsp_peakHolder:op14|mMax[9]
To Node      : dsp_peakHolder:op14|oOut[9]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : dsp_peakHolder:op14|mMax[10]
To Node      : dsp_peakHolder:op14|oOut[10]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : dsp_waveHolder:op16|mMax[12]
To Node      : dsp_waveHolder:op16|oOut[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.392

Slack        : 0.241
From Node    : dsp_waveHolder:op17|mMax[13]
To Node      : dsp_waveHolder:op17|oOut[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : dsp_waveHolder:op17|mMax[14]
To Node      : dsp_waveHolder:op17|oOut[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.242
From Node    : dsp_peakHolder:op15|mMax[4]
To Node      : dsp_peakHolder:op15|oOut[4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : dsp_peakHolder:op15|mMax[6]
To Node      : dsp_peakHolder:op15|oOut[6]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : dsp_waveHolder:op17|mMax[12]
To Node      : dsp_waveHolder:op17|oOut[12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.243
From Node    : dsp_waveHolder:op17|mMax[1]
To Node      : dsp_waveHolder:op17|oOut[1]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.395

Slack        : 0.244
From Node    : dsp_peakHolder:op14|mMax[11]
To Node      : dsp_peakHolder:op14|oOut[11]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.396

Slack        : 0.245
From Node    : dsp_peakHolder:op14|mMax[0]
To Node      : dsp_peakHolder:op14|oOut[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.396

Slack        : 0.247
From Node    : dsp_waveHolder:op16|mMax[3]
To Node      : dsp_waveHolder:op16|oOut[3]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.399

Slack        : 0.248
From Node    : dsp_peakHolder:op14|mMax[14]
To Node      : dsp_peakHolder:op14|oOut[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.399

Slack        : 0.248
From Node    : dsp_waveHolder:op16|mMax[13]
To Node      : dsp_waveHolder:op16|oOut[13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.400

Slack        : 0.248
From Node    : dsp_waveHolder:op16|mMax[14]
To Node      : dsp_waveHolder:op16|oOut[14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.399

Slack        : 0.248
From Node    : dsp_waveHolder:op16|mMax[4]
To Node      : dsp_waveHolder:op16|oOut[4]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.399

Slack        : 0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.418

Slack        : 0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.418

Slack        : 0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.418

Slack        : 0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.418

Slack        : 0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.418

Slack        : 0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.418

Slack        : 0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.418

Slack        : 0.248
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.877
Data Delay   : 2.418

Slack        : 0.249
From Node    : dsp_waveHolder:op17|mMax[5]
To Node      : dsp_waveHolder:op17|oOut[5]
Launch Clock : iAUD_ADCDAT
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.400

Slack        : 0.252
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 2.035

Slack        : 0.252
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 2.035

Slack        : 0.252
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 2.035

Slack        : 0.252
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 2.035

Slack        : 0.252
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|mMax[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 2.035

Slack        : 0.255
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 2.038

Slack        : 0.255
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 2.038

Slack        : 0.255
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 2.038

Slack        : 0.255
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op15|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : -0.500
Clock Skew   : 1.990
Data Delay   : 2.038

Slack        : 0.260
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 2.412

Slack        : 0.260
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 2.412

Slack        : 0.260
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 2.412

Slack        : 0.260
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 2.412

Slack        : 0.260
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 2.412

Slack        : 0.260
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : dsp_peakHolder:op14|oOut[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : iAUD_ADCDAT
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 2.412
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'mCLK_50Div[3]'                                               ;
+--------------------------------------------------------------------------------+
Slack        : -0.690
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.617
Data Delay   : 1.220

Slack        : -0.690
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.617
Data Delay   : 1.220

Slack        : -0.690
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.617
Data Delay   : 1.220

Slack        : -0.690
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.617
Data Delay   : 1.220

Slack        : -0.690
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.617
Data Delay   : 1.220

Slack        : -0.547
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.593
Data Delay   : 1.339

Slack        : -0.547
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.593
Data Delay   : 1.339

Slack        : -0.540
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.584
Data Delay   : 1.337

Slack        : -0.540
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.584
Data Delay   : 1.337

Slack        : -0.540
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.584
Data Delay   : 1.337

Slack        : -0.540
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.584
Data Delay   : 1.337

Slack        : -0.540
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.584
Data Delay   : 1.337

Slack        : -0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.600
Data Delay   : 1.447

Slack        : -0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.600
Data Delay   : 1.447

Slack        : -0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.600
Data Delay   : 1.447

Slack        : -0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.600
Data Delay   : 1.447

Slack        : -0.190
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.617
Data Delay   : 1.220

Slack        : -0.190
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.617
Data Delay   : 1.220

Slack        : -0.190
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.617
Data Delay   : 1.220

Slack        : -0.190
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.617
Data Delay   : 1.220

Slack        : -0.190
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.617
Data Delay   : 1.220

Slack        : -0.047
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.593
Data Delay   : 1.339

Slack        : -0.047
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.593
Data Delay   : 1.339

Slack        : -0.040
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.584
Data Delay   : 1.337

Slack        : -0.040
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.584
Data Delay   : 1.337

Slack        : -0.040
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.584
Data Delay   : 1.337

Slack        : -0.040
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.584
Data Delay   : 1.337

Slack        : -0.040
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.584
Data Delay   : 1.337

Slack        : 0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.600
Data Delay   : 1.447

Slack        : 0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.600
Data Delay   : 1.447

Slack        : 0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.600
Data Delay   : 1.447

Slack        : 0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.600
Data Delay   : 1.447

Slack        : 0.241
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.243
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.395

Slack        : 0.245
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.397

Slack        : 0.247
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.399

Slack        : 0.248
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.400

Slack        : 0.250
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.402

Slack        : 0.326
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.478

Slack        : 0.326
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.478

Slack        : 0.329
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.481

Slack        : 0.329
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.481

Slack        : 0.331
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.483

Slack        : 0.424
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.576

Slack        : 0.511
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.663

Slack        : 0.514
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.666

Slack        : 0.531
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.683

Slack        : 0.534
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.686

Slack        : 0.534
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.686

Slack        : 0.618
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.770

Slack        : 0.631
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 0.773

Slack        : 0.631
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|oOut[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 0.773

Slack        : 0.881
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.033

Slack        : 0.901
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 1.054

Slack        : 0.943
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.095

Slack        : 0.943
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.095

Slack        : 0.971
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.123

Slack        : 0.973
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.006
Data Delay   : 1.131

Slack        : 0.973
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.006
Data Delay   : 1.131

Slack        : 0.983
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 1.125

Slack        : 0.992
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.144

Slack        : 0.995
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 1.148

Slack        : 0.996
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.006
Data Delay   : 1.142

Slack        : 0.996
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.006
Data Delay   : 1.142

Slack        : 1.006
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.158

Slack        : 1.012
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.164

Slack        : 1.023
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.175

Slack        : 1.024
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 1.175

Slack        : 1.026
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.178

Slack        : 1.026
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.178

Slack        : 1.030
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.182

Slack        : 1.042
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.007
Data Delay   : 1.187

Slack        : 1.042
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.006
Data Delay   : 1.200

Slack        : 1.042
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.007
Data Delay   : 1.187

Slack        : 1.044
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.016
Data Delay   : 1.212

Slack        : 1.060
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.006
Data Delay   : 1.218

Slack        : 1.069
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.010
Data Delay   : 1.211

Slack        : 1.071
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 1.232

Slack        : 1.072
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 1.233

Slack        : 1.072
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 1.223

Slack        : 1.072
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 1.223

Slack        : 1.091
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.016
Data Delay   : 1.259

Slack        : 1.093
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.245

Slack        : 1.094
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.017
Data Delay   : 1.263

Slack        : 1.096
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.006
Data Delay   : 1.254

Slack        : 1.096
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.006
Data Delay   : 1.254

Slack        : 1.097
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.017
Data Delay   : 1.266

Slack        : 1.102
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.017
Data Delay   : 1.271

Slack        : 1.124
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.023
Data Delay   : 1.299

Slack        : 1.127
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.023
Data Delay   : 1.302

Slack        : 1.128
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.016
Data Delay   : 1.296

Slack        : 1.132
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.023
Data Delay   : 1.307

Slack        : 1.142
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.007
Data Delay   : 1.301

Slack        : 1.142
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.007
Data Delay   : 1.301

Slack        : 1.142
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.010
Data Delay   : 1.304

Slack        : 1.144
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.010
Data Delay   : 1.306

Slack        : 1.146
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.298

Slack        : 1.149
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.301

Slack        : 1.165
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 0.006
Data Delay   : 1.323

Slack        : 1.166
From Node    : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : mCLK_50Div[3]
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : -0.016
Data Delay   : 1.302
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_time_generator:drv3|VGA_VS_o'                            ;
+--------------------------------------------------------------------------------+
Slack        : -0.381
From Node    : dsp_peakHolder:op15|oOut[13]
To Node      : visual_tablecloth_color:vsp51|xR[0][13]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.622
Data Delay   : 0.393

Slack        : -0.372
From Node    : dsp_peakHolder:op15|oOut[12]
To Node      : visual_tablecloth_color:vsp51|xR[0][12]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.622
Data Delay   : 0.402

Slack        : -0.371
From Node    : dsp_peakHolder:op15|oOut[14]
To Node      : visual_tablecloth_color:vsp51|xR[0][14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.622
Data Delay   : 0.403

Slack        : 0.010
From Node    : dsp_peakHolder:op14|oOut[6]
To Node      : visual_tablecloth_color:vsp51|xL[0][6]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.826
Data Delay   : 0.988

Slack        : 0.066
From Node    : dsp_peakHolder:op14|oOut[0]
To Node      : visual_tablecloth_color:vsp51|xL[0][0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.828
Data Delay   : 1.046

Slack        : 0.119
From Node    : dsp_peakHolder:op15|oOut[7]
To Node      : visual_tablecloth_color:vsp51|xR[0][7]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.729
Data Delay   : 1.000

Slack        : 0.155
From Node    : dsp_peakHolder:op14|oOut[14]
To Node      : visual_tablecloth_color:vsp51|xL[0][14]
Launch Clock : iAUD_ADCDAT
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.816
Data Delay   : 1.123

Slack        : 0.237
From Node    : visual_peak_log:vsp28|xL[27][0]
To Node      : visual_peak_log:vsp28|xL[28][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.389

Slack        : 0.237
From Node    : visual_peak_progression:vsp24|xR[35][5]
To Node      : visual_peak_progression:vsp24|xR[36][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.389

Slack        : 0.238
From Node    : visual_peak_log:vsp28|xL[17][3]
To Node      : visual_peak_log:vsp28|xL[18][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.390

Slack        : 0.238
From Node    : visual_peak_progression:vsp24|xR[14][2]
To Node      : visual_peak_progression:vsp24|xR[15][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.390

Slack        : 0.238
From Node    : visual_tablecloth_color:vsp51|xL[19][1]
To Node      : visual_tablecloth_color:vsp51|xL[20][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.390

Slack        : 0.238
From Node    : visual_franticStripes:vsp41|sL[29][1]
To Node      : visual_franticStripes:vsp41|sL[28][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.390

Slack        : 0.239
From Node    : visual_peak_log:vsp28|xL[58][0]
To Node      : visual_peak_log:vsp28|xL[59][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.391

Slack        : 0.239
From Node    : visual_peak_log:vsp28|xL[28][4]
To Node      : visual_peak_log:vsp28|xL[29][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.391

Slack        : 0.239
From Node    : visual_peak_log:vsp28|xL[45][4]
To Node      : visual_peak_log:vsp28|xL[46][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.391

Slack        : 0.239
From Node    : visual_peak_log:vsp28|xL[46][4]
To Node      : visual_peak_log:vsp28|xL[47][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.391

Slack        : 0.239
From Node    : visual_tablecloth_color:vsp51|xL[1][10]
To Node      : visual_tablecloth_color:vsp51|xL[2][10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.391

Slack        : 0.239
From Node    : visual_tablecloth_color:vsp51|xL[13][12]
To Node      : visual_tablecloth_color:vsp51|xL[14][12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.391

Slack        : 0.239
From Node    : visual_peak_progression:vsp24|xR[13][5]
To Node      : visual_peak_progression:vsp24|xR[14][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.391

Slack        : 0.239
From Node    : visual_peak_log:vsp28|xR[41][3]
To Node      : visual_peak_log:vsp28|xR[42][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.391

Slack        : 0.239
From Node    : visual_peak_log:vsp28|xR[62][3]
To Node      : visual_peak_log:vsp28|xR[63][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.391

Slack        : 0.240
From Node    : visual_peak_log:vsp28|xL[16][0]
To Node      : visual_peak_log:vsp28|xL[17][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_log:vsp28|xL[44][2]
To Node      : visual_peak_log:vsp28|xL[45][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_log:vsp28|xL[20][3]
To Node      : visual_peak_log:vsp28|xL[21][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_log:vsp28|xL[15][4]
To Node      : visual_peak_log:vsp28|xL[16][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_log:vsp28|xL[53][4]
To Node      : visual_peak_log:vsp28|xL[54][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xL[3][12]
To Node      : visual_tablecloth_color:vsp51|xL[4][12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xL[16][12]
To Node      : visual_tablecloth_color:vsp51|xL[17][12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xL[17][12]
To Node      : visual_tablecloth_color:vsp51|xL[18][12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xL[23][12]
To Node      : visual_tablecloth_color:vsp51|xL[24][12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_progression:vsp24|xL[42][4]
To Node      : visual_peak_progression:vsp24|xL[43][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xR[0][2]
To Node      : visual_tablecloth_color:vsp51|xR[1][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xR[28][2]
To Node      : visual_tablecloth_color:vsp51|xR[29][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xR[17][4]
To Node      : visual_tablecloth_color:vsp51|xR[18][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xR[12][6]
To Node      : visual_tablecloth_color:vsp51|xR[13][6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xR[16][6]
To Node      : visual_tablecloth_color:vsp51|xR[17][6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xR[24][7]
To Node      : visual_tablecloth_color:vsp51|xR[25][7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xR[6][9]
To Node      : visual_peak_progression:vsp24|xR[7][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_progression:vsp24|xR[13][2]
To Node      : visual_peak_progression:vsp24|xR[14][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_progression:vsp24|xR[11][5]
To Node      : visual_peak_progression:vsp24|xR[12][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_progression:vsp24|xR[15][5]
To Node      : visual_peak_progression:vsp24|xR[16][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_tablecloth_color:vsp51|xL[8][3]
To Node      : visual_tablecloth_color:vsp51|xL[9][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_log:vsp28|xR[26][3]
To Node      : visual_peak_log:vsp28|xR[27][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_log:vsp28|xR[4][1]
To Node      : visual_peak_log:vsp28|xR[5][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_log:vsp28|xR[34][4]
To Node      : visual_peak_log:vsp28|xR[35][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_progression:vsp24|xR[51][1]
To Node      : visual_peak_progression:vsp24|xR[52][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_progression:vsp24|xR[58][3]
To Node      : visual_peak_progression:vsp24|xR[59][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_progression:vsp24|xR[35][4]
To Node      : visual_peak_progression:vsp24|xR[36][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_progression:vsp24|xR[33][5]
To Node      : visual_peak_progression:vsp24|xR[34][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_peak_progression:vsp24|xR[48][5]
To Node      : visual_peak_progression:vsp24|xR[49][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : visual_franticStripes:vsp41|sL[2][2]
To Node      : visual_franticStripes:vsp41|sL[1][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xL[46][0]
To Node      : visual_peak_log:vsp28|xL[47][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xL[12][1]
To Node      : visual_peak_log:vsp28|xL[13][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xL[24][1]
To Node      : visual_peak_log:vsp28|xL[25][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xL[56][1]
To Node      : visual_peak_log:vsp28|xL[57][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xL[39][2]
To Node      : visual_peak_log:vsp28|xL[40][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xL[32][4]
To Node      : visual_peak_log:vsp28|xL[33][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xL[61][4]
To Node      : visual_peak_log:vsp28|xL[62][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_progression:vsp24|xL[49][1]
To Node      : visual_peak_progression:vsp24|xL[50][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_tablecloth_color:vsp51|xL[0][10]
To Node      : visual_tablecloth_color:vsp51|xL[1][10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_tablecloth_color:vsp51|xL[15][10]
To Node      : visual_tablecloth_color:vsp51|xL[16][10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_progression:vsp24|xL[52][6]
To Node      : visual_peak_progression:vsp24|xL[53][6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_tablecloth_color:vsp51|xR[18][1]
To Node      : visual_tablecloth_color:vsp51|xR[19][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_tablecloth_color:vsp51|xR[20][6]
To Node      : visual_tablecloth_color:vsp51|xR[21][6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_tablecloth_color:vsp51|xR[25][7]
To Node      : visual_tablecloth_color:vsp51|xR[26][7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_progression:vsp24|xR[15][2]
To Node      : visual_peak_progression:vsp24|xR[16][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_progression:vsp24|xR[14][5]
To Node      : visual_peak_progression:vsp24|xR[15][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_tablecloth_color:vsp51|xL[10][4]
To Node      : visual_tablecloth_color:vsp51|xL[11][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xR[10][3]
To Node      : visual_peak_log:vsp28|xR[11][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xR[21][3]
To Node      : visual_peak_log:vsp28|xR[22][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xR[59][3]
To Node      : visual_peak_log:vsp28|xR[60][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xR[5][2]
To Node      : visual_peak_log:vsp28|xR[6][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xR[46][2]
To Node      : visual_peak_log:vsp28|xR[47][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xR[18][0]
To Node      : visual_peak_log:vsp28|xR[19][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xR[37][1]
To Node      : visual_peak_log:vsp28|xR[38][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xR[39][1]
To Node      : visual_peak_log:vsp28|xR[40][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_log:vsp28|xR[58][1]
To Node      : visual_peak_log:vsp28|xR[59][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_progression:vsp24|xR[33][1]
To Node      : visual_peak_progression:vsp24|xR[34][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_progression:vsp24|xR[38][3]
To Node      : visual_peak_progression:vsp24|xR[39][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_peak_progression:vsp24|xR[36][5]
To Node      : visual_peak_progression:vsp24|xR[37][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_franticStripes:vsp41|sL[20][0]
To Node      : visual_franticStripes:vsp41|sL[19][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : visual_franticStripes:vsp41|sL[21][1]
To Node      : visual_franticStripes:vsp41|sL[20][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.242
From Node    : visual_peak_log:vsp28|xL[32][0]
To Node      : visual_peak_log:vsp28|xL[33][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_peak_log:vsp28|xL[49][0]
To Node      : visual_peak_log:vsp28|xL[50][0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_peak_log:vsp28|xL[22][1]
To Node      : visual_peak_log:vsp28|xL[23][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_peak_log:vsp28|xL[29][1]
To Node      : visual_peak_log:vsp28|xL[30][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_peak_log:vsp28|xL[22][2]
To Node      : visual_peak_log:vsp28|xL[23][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_peak_log:vsp28|xL[56][2]
To Node      : visual_peak_log:vsp28|xL[57][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_peak_log:vsp28|xL[43][3]
To Node      : visual_peak_log:vsp28|xL[44][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_tablecloth_color:vsp51|xL[8][8]
To Node      : visual_tablecloth_color:vsp51|xL[9][8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_tablecloth_color:vsp51|xL[2][10]
To Node      : visual_tablecloth_color:vsp51|xL[3][10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_tablecloth_color:vsp51|xR[29][1]
To Node      : visual_tablecloth_color:vsp51|xR[30][1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_tablecloth_color:vsp51|xR[18][3]
To Node      : visual_tablecloth_color:vsp51|xR[19][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_tablecloth_color:vsp51|xR[20][3]
To Node      : visual_tablecloth_color:vsp51|xR[21][3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_tablecloth_color:vsp51|xR[0][4]
To Node      : visual_tablecloth_color:vsp51|xR[1][4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_tablecloth_color:vsp51|xR[6][5]
To Node      : visual_tablecloth_color:vsp51|xR[7][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_tablecloth_color:vsp51|xR[27][5]
To Node      : visual_tablecloth_color:vsp51|xR[28][5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_tablecloth_color:vsp51|xR[27][7]
To Node      : visual_tablecloth_color:vsp51|xR[28][7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.242
From Node    : visual_peak_progression:vsp24|xR[10][2]
To Node      : visual_peak_progression:vsp24|xR[11][2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|VGA_VS_o
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_BCLK'                                                    ;
+--------------------------------------------------------------------------------+
Slack        : -0.268
From Node    : iAUD_ADCDAT
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 1.839
Data Delay   : 1.723

Slack        : 0.232
From Node    : iAUD_ADCDAT
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iAUD_ADCDAT
Latch Clock  : AUD_BCLK
Relationship : -0.500
Clock Skew   : 1.839
Data Delay   : 1.723

Slack        : 0.240
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.240
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.392

Slack        : 0.243
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.395

Slack        : 0.243
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.395

Slack        : 0.244
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.396

Slack        : 0.244
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.396

Slack        : 0.245
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.397

Slack        : 0.245
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.397

Slack        : 0.245
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.397

Slack        : 0.329
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.481

Slack        : 0.331
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.483

Slack        : 0.331
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.483

Slack        : 0.332
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.484

Slack        : 0.333
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.485

Slack        : 0.334
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.486

Slack        : 0.531
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.683

Slack        : 0.543
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.695

Slack        : 0.561
From Node    : dacWrite:drv1|dataIndex[4]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.713

Slack        : 0.655
From Node    : dacWrite:drv1|dataIndex[3]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.807

Slack        : 0.659
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.811

Slack        : 0.669
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.821

Slack        : 0.677
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.829

Slack        : 0.712
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.864

Slack        : 0.801
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.953

Slack        : 0.822
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.974

Slack        : 0.865
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.017

Slack        : 0.868
From Node    : dacWrite:drv1|dataIndex[3]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.020

Slack        : 0.915
From Node    : dacWrite:drv1|dataIndex[2]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.067

Slack        : 0.936
From Node    : dacWrite:drv1|dataIndex[1]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.088

Slack        : 0.979
From Node    : dacWrite:drv1|dataIndex[0]
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.131

Slack        : 1.220
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : -0.082
Data Delay   : 1.290

Slack        : 1.220
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : -0.082
Data Delay   : 1.290

Slack        : 1.220
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : -0.082
Data Delay   : 1.290

Slack        : 1.220
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : -0.082
Data Delay   : 1.290

Slack        : 1.220
From Node    : dacWrite:drv1|sync
To Node      : dacWrite:drv1|dataIndex[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : -0.082
Data Delay   : 1.290
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'mCLK_50Div[9]'                                               ;
+--------------------------------------------------------------------------------+
Slack        : -0.142
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.514
Data Delay   : 1.665

Slack        : -0.139
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.514
Data Delay   : 1.668

Slack        : -0.132
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.500
Data Delay   : 1.661

Slack        : -0.127
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 1.678

Slack        : -0.127
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 1.678

Slack        : -0.127
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 1.678

Slack        : -0.119
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.499
Data Delay   : 1.673

Slack        : -0.119
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.499
Data Delay   : 1.673

Slack        : -0.119
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.499
Data Delay   : 1.673

Slack        : -0.119
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.499
Data Delay   : 1.673

Slack        : -0.119
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.499
Data Delay   : 1.673

Slack        : -0.036
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.509
Data Delay   : 1.766

Slack        : 0.012
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.509
Data Delay   : 1.814

Slack        : 0.015
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.509
Data Delay   : 1.817

Slack        : 0.020
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.509
Data Delay   : 1.822

Slack        : 0.242
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[1]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.253
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[15]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.405

Slack        : 0.255
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[2]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.407

Slack        : 0.333
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[3]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.485

Slack        : 0.337
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.489

Slack        : 0.337
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.489

Slack        : 0.338
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[12]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 0.481

Slack        : 0.358
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.514
Data Delay   : 1.665

Slack        : 0.361
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.514
Data Delay   : 1.668

Slack        : 0.368
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.500
Data Delay   : 1.661

Slack        : 0.373
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.512
Data Delay   : 1.678

Slack        : 0.373
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.512
Data Delay   : 1.678

Slack        : 0.373
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.512
Data Delay   : 1.678

Slack        : 0.381
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.499
Data Delay   : 1.673

Slack        : 0.381
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.499
Data Delay   : 1.673

Slack        : 0.381
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.499
Data Delay   : 1.673

Slack        : 0.381
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.499
Data Delay   : 1.673

Slack        : 0.381
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.499
Data Delay   : 1.673

Slack        : 0.403
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.555

Slack        : 0.410
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[10]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.562

Slack        : 0.419
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.571

Slack        : 0.422
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.574

Slack        : 0.459
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[11]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 0.602

Slack        : 0.464
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.509
Data Delay   : 1.766

Slack        : 0.512
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.509
Data Delay   : 1.814

Slack        : 0.515
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.509
Data Delay   : 1.817

Slack        : 0.520
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.509
Data Delay   : 1.822

Slack        : 0.532
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[9]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.684

Slack        : 0.545
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.506
Data Delay   : 2.344

Slack        : 0.549
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.701

Slack        : 0.579
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.509
Data Delay   : 2.381

Slack        : 0.587
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.508
Data Delay   : 2.388

Slack        : 0.594
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.499
Data Delay   : 2.386

Slack        : 0.595
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.499
Data Delay   : 2.387

Slack        : 0.597
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.499
Data Delay   : 2.389

Slack        : 0.636
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[7]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.788

Slack        : 0.643
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[4]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.003
Data Delay   : 0.792

Slack        : 0.660
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.509
Data Delay   : 2.462

Slack        : 0.668
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[5]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 0.823

Slack        : 0.715
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.867

Slack        : 0.716
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.868

Slack        : 0.718
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.870

Slack        : 0.733
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.508
Data Delay   : 2.534

Slack        : 0.773
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.925

Slack        : 0.798
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.514
Data Delay   : 2.605

Slack        : 0.815
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.514
Data Delay   : 2.622

Slack        : 0.825
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[6]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.977

Slack        : 0.879
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.031

Slack        : 0.880
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.032

Slack        : 0.882
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[8]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.014
Data Delay   : 1.020

Slack        : 0.882
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.034

Slack        : 0.892
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 1.035

Slack        : 0.893
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 1.036

Slack        : 0.895
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 1.038

Slack        : 0.903
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.514
Data Delay   : 2.710

Slack        : 0.928
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.080

Slack        : 0.929
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.081

Slack        : 0.931
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.083

Slack        : 0.936
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.015
Data Delay   : 1.103

Slack        : 0.957
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 1.118

Slack        : 1.024
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.015
Data Delay   : 1.191

Slack        : 1.034
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 2.839

Slack        : 1.039
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 2.844

Slack        : 1.044
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 2.849

Slack        : 1.045
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.506
Data Delay   : 2.344

Slack        : 1.045
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 1.206

Slack        : 1.070
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 1.225

Slack        : 1.079
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.509
Data Delay   : 2.381

Slack        : 1.087
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.508
Data Delay   : 2.388

Slack        : 1.089
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 1.232

Slack        : 1.094
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.499
Data Delay   : 2.386

Slack        : 1.095
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.499
Data Delay   : 2.387

Slack        : 1.097
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.499
Data Delay   : 2.389

Slack        : 1.100
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.015
Data Delay   : 1.267

Slack        : 1.109
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 2.914

Slack        : 1.113
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.006
Data Delay   : 1.271

Slack        : 1.121
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 1.282

Slack        : 1.122
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 1.265

Slack        : 1.123
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.007
Data Delay   : 1.282

Slack        : 1.134
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 1.286

Slack        : 1.136
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : -0.006
Data Delay   : 1.282

Slack        : 1.138
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.010
Data Delay   : 1.300

Slack        : 1.140
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.010
Data Delay   : 1.302

Slack        : 1.142
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.015
Data Delay   : 1.309

Slack        : 1.149
From Node    : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : mCLK_50Div[9]
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 0.015
Data Delay   : 1.316
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'wm8731Config:comp1|mI2C_CTRL_CLK'                            ;
+--------------------------------------------------------------------------------+
Slack        : 0.239
From Node    : wm8731Config:comp1|mI2C_DATA[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.391

Slack        : 0.239
From Node    : wm8731Config:comp1|mI2C_DATA[9]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[9]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.391

Slack        : 0.241
From Node    : wm8731Config:comp1|mI2C_DATA[6]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[6]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.241
From Node    : wm8731Config:comp1|mI2C_DATA[2]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.393

Slack        : 0.242
From Node    : wm8731Config:comp1|mI2C_DATA[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[12]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.394

Slack        : 0.243
From Node    : wm8731Config:comp1|mI2C_DATA[3]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.395

Slack        : 0.244
From Node    : wm8731Config:comp1|mI2C_DATA[4]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.396

Slack        : 0.324
From Node    : wm8731Config:comp1|mI2C_DATA[11]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[11]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.476

Slack        : 0.324
From Node    : wm8731Config:comp1|mI2C_DATA[1]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.476

Slack        : 0.331
From Node    : wm8731Config:comp1|mI2C_DATA[10]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD[10]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.483

Slack        : 0.407
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.559

Slack        : 0.413
From Node    : wm8731Config:comp1|I2C_Controller:u0|SCLK
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.565

Slack        : 0.415
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.567

Slack        : 0.421
From Node    : wm8731Config:comp1|mSetup_ST.0001
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.573

Slack        : 0.431
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.583

Slack        : 0.442
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.594

Slack        : 0.490
From Node    : wm8731Config:comp1|LUT_INDEX[5]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.642

Slack        : 0.502
From Node    : wm8731Config:comp1|I2C_Controller:u0|SDO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.654

Slack        : 0.503
From Node    : wm8731Config:comp1|mSetup_ST.0001
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.655

Slack        : 0.506
From Node    : wm8731Config:comp1|mSetup_ST.0010
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.658

Slack        : 0.515
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.667

Slack        : 0.523
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.675

Slack        : 0.528
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.680

Slack        : 0.528
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.680

Slack        : 0.530
From Node    : wm8731Config:comp1|mSetup_ST.0000
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.682

Slack        : 0.533
From Node    : wm8731Config:comp1|I2C_Controller:u0|ACK2
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.685

Slack        : 0.535
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.687

Slack        : 0.536
From Node    : wm8731Config:comp1|I2C_Controller:u0|END
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.688

Slack        : 0.537
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.688

Slack        : 0.537
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.688

Slack        : 0.537
From Node    : wm8731Config:comp1|I2C_Controller:u0|ACK1
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.689

Slack        : 0.538
From Node    : wm8731Config:comp1|mSetup_ST.0001
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.690

Slack        : 0.540
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.691

Slack        : 0.540
From Node    : wm8731Config:comp1|LUT_INDEX[4]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.692

Slack        : 0.541
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.693

Slack        : 0.541
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.692

Slack        : 0.548
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.001
Data Delay   : 0.699

Slack        : 0.548
From Node    : wm8731Config:comp1|mSetup_ST.0010
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.700

Slack        : 0.552
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.704

Slack        : 0.569
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 0.722

Slack        : 0.611
From Node    : wm8731Config:comp1|LUT_INDEX[3]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.763

Slack        : 0.613
From Node    : wm8731Config:comp1|I2C_Controller:u0|ACK3
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.765

Slack        : 0.623
From Node    : wm8731Config:comp1|mSetup_ST.0001
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.775

Slack        : 0.625
From Node    : wm8731Config:comp1|mSetup_ST.0010
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.003
Data Delay   : 0.780

Slack        : 0.631
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.010
Data Delay   : 0.793

Slack        : 0.640
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 0.793

Slack        : 0.645
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 0.809

Slack        : 0.645
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 0.809

Slack        : 0.645
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 0.809

Slack        : 0.645
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 0.809

Slack        : 0.645
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 0.809

Slack        : 0.645
From Node    : wm8731Config:comp1|mI2C_GO
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.012
Data Delay   : 0.809

Slack        : 0.651
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.803

Slack        : 0.670
From Node    : wm8731Config:comp1|LUT_INDEX[3]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.822

Slack        : 0.672
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.824

Slack        : 0.675
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.827

Slack        : 0.677
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.829

Slack        : 0.678
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.830

Slack        : 0.680
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.832

Slack        : 0.680
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.010
Data Delay   : 0.842

Slack        : 0.689
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.841

Slack        : 0.697
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.849

Slack        : 0.697
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.849

Slack        : 0.697
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.849

Slack        : 0.697
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.849

Slack        : 0.697
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.849

Slack        : 0.699
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.851

Slack        : 0.705
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.857

Slack        : 0.707
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.859

Slack        : 0.726
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 0.887

Slack        : 0.727
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.010
Data Delay   : 0.889

Slack        : 0.731
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 0.892

Slack        : 0.732
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 0.893

Slack        : 0.733
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 0.893

Slack        : 0.736
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 0.896

Slack        : 0.737
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[9]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 0.897

Slack        : 0.739
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 0.899

Slack        : 0.743
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.895

Slack        : 0.750
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.001
Data Delay   : 0.903

Slack        : 0.753
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.905

Slack        : 0.757
From Node    : wm8731Config:comp1|LUT_INDEX[4]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.909

Slack        : 0.757
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|mI2C_DATA[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 0.917

Slack        : 0.776
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.010
Data Delay   : 0.938

Slack        : 0.782
From Node    : wm8731Config:comp1|LUT_INDEX[3]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.934

Slack        : 0.783
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.935

Slack        : 0.788
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.940

Slack        : 0.790
From Node    : wm8731Config:comp1|I2C_Controller:u0|END
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.012
Data Delay   : 0.930

Slack        : 0.794
From Node    : wm8731Config:comp1|I2C_Controller:u0|END
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.012
Data Delay   : 0.934

Slack        : 0.795
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.947

Slack        : 0.796
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[12]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 0.957

Slack        : 0.800
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[11]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 0.961

Slack        : 0.803
From Node    : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.955

Slack        : 0.806
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[2]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 0.966

Slack        : 0.810
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[0]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.009
Data Delay   : 0.971

Slack        : 0.811
From Node    : wm8731Config:comp1|LUT_INDEX[2]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.963

Slack        : 0.816
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 0.976

Slack        : 0.817
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 0.977

Slack        : 0.817
From Node    : wm8731Config:comp1|LUT_INDEX[0]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : -0.009
Data Delay   : 0.960

Slack        : 0.820
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|mI2C_DATA[10]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.008
Data Delay   : 0.980

Slack        : 0.821
From Node    : wm8731Config:comp1|LUT_INDEX[1]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : wm8731Config:comp1|mI2C_CTRL_CLK
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 0.000
Data Delay   : 0.973
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_ADCLRCK'                                                 ;
+--------------------------------------------------------------------------------+
Slack        : 0.380
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|oRData[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.041
Data Delay   : 0.491

Slack        : 0.381
From Node    : adcRead:drv2|dataBuff[15]
To Node      : adcRead:drv2|oRData[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.041
Data Delay   : 0.492

Slack        : 0.386
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|oRData[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.041
Data Delay   : 0.497

Slack        : 0.475
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|oRData[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.026
Data Delay   : 0.601

Slack        : 0.476
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|oRData[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.026
Data Delay   : 0.602

Slack        : 0.476
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|oRData[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.026
Data Delay   : 0.602

Slack        : 0.483
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|oRData[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.026
Data Delay   : 0.609

Slack        : 0.484
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|oRData[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.036
Data Delay   : 0.600

Slack        : 0.485
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|oRData[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.036
Data Delay   : 0.601

Slack        : 0.496
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|oRData[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.036
Data Delay   : 0.612

Slack        : 0.499
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|oRData[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.036
Data Delay   : 0.615

Slack        : 0.569
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|oRData[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.036
Data Delay   : 0.685

Slack        : 0.580
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|oRData[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.041
Data Delay   : 0.691

Slack        : 0.597
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|oRData[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.026
Data Delay   : 0.723

Slack        : 0.606
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|oRData[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.026
Data Delay   : 0.732

Slack        : 0.878
From Node    : adcRead:drv2|dataBuff[15]
To Node      : adcRead:drv2|oLData[15]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.041
Data Delay   : 0.489

Slack        : 0.881
From Node    : adcRead:drv2|dataBuff[9]
To Node      : adcRead:drv2|oLData[9]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.041
Data Delay   : 0.492

Slack        : 0.886
From Node    : adcRead:drv2|dataBuff[6]
To Node      : adcRead:drv2|oLData[6]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.041
Data Delay   : 0.497

Slack        : 0.960
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|oRData[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : 0.000
Clock Skew   : -0.026
Data Delay   : 1.086

Slack        : 0.975
From Node    : adcRead:drv2|dataBuff[7]
To Node      : adcRead:drv2|oLData[7]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.026
Data Delay   : 0.601

Slack        : 0.976
From Node    : adcRead:drv2|dataBuff[1]
To Node      : adcRead:drv2|oLData[1]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.026
Data Delay   : 0.602

Slack        : 0.980
From Node    : adcRead:drv2|dataBuff[5]
To Node      : adcRead:drv2|oLData[5]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.026
Data Delay   : 0.606

Slack        : 0.983
From Node    : adcRead:drv2|dataBuff[0]
To Node      : adcRead:drv2|oLData[0]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.036
Data Delay   : 0.599

Slack        : 0.986
From Node    : adcRead:drv2|dataBuff[14]
To Node      : adcRead:drv2|oLData[14]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.036
Data Delay   : 0.602

Slack        : 0.988
From Node    : adcRead:drv2|dataBuff[8]
To Node      : adcRead:drv2|oLData[8]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.026
Data Delay   : 0.614

Slack        : 0.996
From Node    : adcRead:drv2|dataBuff[13]
To Node      : adcRead:drv2|oLData[13]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.036
Data Delay   : 0.612

Slack        : 1.001
From Node    : adcRead:drv2|dataBuff[11]
To Node      : adcRead:drv2|oLData[11]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.036
Data Delay   : 0.617

Slack        : 1.063
From Node    : adcRead:drv2|dataBuff[10]
To Node      : adcRead:drv2|oLData[10]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.036
Data Delay   : 0.679

Slack        : 1.082
From Node    : adcRead:drv2|dataBuff[12]
To Node      : adcRead:drv2|oLData[12]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.041
Data Delay   : 0.693

Slack        : 1.094
From Node    : adcRead:drv2|dataBuff[2]
To Node      : adcRead:drv2|oLData[2]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.026
Data Delay   : 0.720

Slack        : 1.105
From Node    : adcRead:drv2|dataBuff[3]
To Node      : adcRead:drv2|oLData[3]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.026
Data Delay   : 0.731

Slack        : 1.461
From Node    : adcRead:drv2|dataBuff[4]
To Node      : adcRead:drv2|oLData[4]
Launch Clock : AUD_BCLK
Latch Clock  : AUD_ADCLRCK
Relationship : -0.500
Clock Skew   : -0.026
Data Delay   : 1.087
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Recovery: 'iCLK_50'                                                 ;
+--------------------------------------------------------------------------------+
Slack        : -3.950
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 5.006

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.837
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.885

Slack        : -3.832
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.879

Slack        : -3.832
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.879

Slack        : -3.832
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.879

Slack        : -3.832
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.879

Slack        : -3.465
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 4.521

Slack        : -3.402
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 4.458

Slack        : -3.365
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 4.421

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.352
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.400

Slack        : -3.347
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.394

Slack        : -3.347
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.394

Slack        : -3.347
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.394

Slack        : -3.347
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.394

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.289
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.337

Slack        : -3.284
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.331

Slack        : -3.284
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.331

Slack        : -3.284
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.331

Slack        : -3.284
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.331

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.252
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.300

Slack        : -3.247
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.294

Slack        : -3.247
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.294

Slack        : -3.247
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.294

Slack        : -3.247
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.294

Slack        : -3.235
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 4.291

Slack        : -3.217
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 4.273

Slack        : -3.194
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 4.240

Slack        : -3.184
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 4.230

Slack        : -3.177
From Node    : resetManager:rstMan|cnt[0]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 4.223

Slack        : -3.146
From Node    : resetManager:rstMan|cnt[23]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.024
Data Delay   : 4.202

Slack        : -3.145
From Node    : resetManager:rstMan|cnt[4]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 4.191

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.122
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.170

Slack        : -3.117
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.164

Slack        : -3.117
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.164

Slack        : -3.117
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.164

Slack        : -3.117
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.015
Data Delay   : 4.164

Slack        : -3.115
From Node    : resetManager:rstMan|cnt[11]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.014
Data Delay   : 4.161

Slack        : -3.104
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.152

Slack        : -3.104
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.152

Slack        : -3.104
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.152

Slack        : -3.104
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.152

Slack        : -3.104
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.152

Slack        : -3.104
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.152

Slack        : -3.104
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.152

Slack        : -3.104
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 1.000
Clock Skew   : 0.016
Data Delay   : 4.152
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Recovery: 'AUD_BCLK'                                                ;
+--------------------------------------------------------------------------------+
Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -3.479
From Node    : resetManager:rstMan|cnt[12]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.631

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.994
From Node    : resetManager:rstMan|cnt[14]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.146

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.931
From Node    : resetManager:rstMan|cnt[13]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.083

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.894
From Node    : resetManager:rstMan|cnt[15]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 4.046

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.764
From Node    : resetManager:rstMan|cnt[20]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.916

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.746
From Node    : resetManager:rstMan|cnt[19]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.120
Data Delay   : 3.898

Slack        : -2.723
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.110
Data Delay   : 3.865

Slack        : -2.723
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.110
Data Delay   : 3.865

Slack        : -2.723
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.110
Data Delay   : 3.865

Slack        : -2.723
From Node    : resetManager:rstMan|cnt[9]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 1.000
Clock Skew   : 0.110
Data Delay   : 3.865
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Recovery: 'wm8731Config:comp1|mI2C_CTRL_CLK'                        ;
+--------------------------------------------------------------------------------+
Slack        : -2.542
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 5.115

Slack        : -2.542
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 5.115

Slack        : -2.542
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 5.115

Slack        : -2.542
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 5.115

Slack        : -2.440
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 5.035

Slack        : -2.440
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 5.035

Slack        : -2.440
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 5.035

Slack        : -2.430
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 5.015

Slack        : -2.430
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 5.015

Slack        : -2.430
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 5.015

Slack        : -2.430
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 5.015

Slack        : -2.430
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 5.015

Slack        : -2.430
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 5.006

Slack        : -2.430
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 5.015

Slack        : -2.430
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 5.015

Slack        : -2.356
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.554
Data Delay   : 4.942

Slack        : -2.356
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.554
Data Delay   : 4.942

Slack        : -2.312
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.879

Slack        : -2.312
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.879

Slack        : -2.312
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.879

Slack        : -2.312
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.879

Slack        : -2.312
From Node    : resetManager:rstMan|cnt[12]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.879

Slack        : -2.057
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.630

Slack        : -2.057
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.630

Slack        : -2.057
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.630

Slack        : -2.057
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.630

Slack        : -1.994
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.567

Slack        : -1.994
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.567

Slack        : -1.994
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.567

Slack        : -1.994
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.567

Slack        : -1.957
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.530

Slack        : -1.957
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.530

Slack        : -1.957
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.530

Slack        : -1.957
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.530

Slack        : -1.955
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 4.550

Slack        : -1.955
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 4.550

Slack        : -1.955
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 4.550

Slack        : -1.945
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.530

Slack        : -1.945
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.530

Slack        : -1.945
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.530

Slack        : -1.945
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.530

Slack        : -1.945
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.530

Slack        : -1.945
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.521

Slack        : -1.945
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.530

Slack        : -1.945
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.530

Slack        : -1.892
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 4.487

Slack        : -1.892
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 4.487

Slack        : -1.892
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 4.487

Slack        : -1.882
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.467

Slack        : -1.882
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.467

Slack        : -1.882
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.467

Slack        : -1.882
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.467

Slack        : -1.882
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.467

Slack        : -1.882
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.458

Slack        : -1.882
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.467

Slack        : -1.882
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.467

Slack        : -1.871
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.554
Data Delay   : 4.457

Slack        : -1.871
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.554
Data Delay   : 4.457

Slack        : -1.855
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 4.450

Slack        : -1.855
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 4.450

Slack        : -1.855
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.563
Data Delay   : 4.450

Slack        : -1.845
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.430

Slack        : -1.845
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.430

Slack        : -1.845
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.430

Slack        : -1.845
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.430

Slack        : -1.845
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.430

Slack        : -1.845
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.544
Data Delay   : 4.421

Slack        : -1.845
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.430

Slack        : -1.845
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.553
Data Delay   : 4.430

Slack        : -1.827
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.400

Slack        : -1.827
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.400

Slack        : -1.827
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.400

Slack        : -1.827
From Node    : resetManager:rstMan|cnt[20]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.400

Slack        : -1.827
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.394

Slack        : -1.827
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.394

Slack        : -1.827
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.394

Slack        : -1.827
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.394

Slack        : -1.827
From Node    : resetManager:rstMan|cnt[14]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.394

Slack        : -1.809
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.382

Slack        : -1.809
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.382

Slack        : -1.809
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.382

Slack        : -1.809
From Node    : resetManager:rstMan|cnt[19]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.541
Data Delay   : 4.382

Slack        : -1.808
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.554
Data Delay   : 4.394

Slack        : -1.808
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.554
Data Delay   : 4.394

Slack        : -1.786
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.349

Slack        : -1.786
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.349

Slack        : -1.786
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.349

Slack        : -1.786
From Node    : resetManager:rstMan|cnt[9]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.349

Slack        : -1.776
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.339

Slack        : -1.776
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.339

Slack        : -1.776
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.339

Slack        : -1.776
From Node    : resetManager:rstMan|cnt[8]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.339

Slack        : -1.771
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.554
Data Delay   : 4.357

Slack        : -1.771
From Node    : resetManager:rstMan|cnt[15]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.554
Data Delay   : 4.357

Slack        : -1.769
From Node    : resetManager:rstMan|cnt[0]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.332

Slack        : -1.769
From Node    : resetManager:rstMan|cnt[0]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.332

Slack        : -1.769
From Node    : resetManager:rstMan|cnt[0]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.332

Slack        : -1.769
From Node    : resetManager:rstMan|cnt[0]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.531
Data Delay   : 4.332

Slack        : -1.764
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.331

Slack        : -1.764
From Node    : resetManager:rstMan|cnt[13]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 1.000
Clock Skew   : 1.535
Data Delay   : 4.331
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Recovery: 'mCLK_50Div[9]'                                           ;
+--------------------------------------------------------------------------------+
Slack        : -0.776
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.509
Data Delay   : 2.958

Slack        : -0.776
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.509
Data Delay   : 2.958

Slack        : -0.775
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : -0.775
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : -0.775
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : -0.775
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : -0.775
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : -0.774
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.506
Data Delay   : 2.953

Slack        : -0.774
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : -0.774
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : -0.774
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : -0.763
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.508
Data Delay   : 2.944

Slack        : -0.763
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.508
Data Delay   : 2.944

Slack        : -0.763
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.499
Data Delay   : 2.935

Slack        : -0.763
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.499
Data Delay   : 2.935

Slack        : -0.763
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.500
Clock Skew   : 1.499
Data Delay   : 2.935

Slack        : -0.276
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.509
Data Delay   : 2.958

Slack        : -0.276
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.509
Data Delay   : 2.958

Slack        : -0.275
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : -0.275
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : -0.275
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : -0.275
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : -0.275
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : -0.274
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.506
Data Delay   : 2.953

Slack        : -0.274
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : -0.274
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : -0.274
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : -0.263
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.508
Data Delay   : 2.944

Slack        : -0.263
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.508
Data Delay   : 2.944

Slack        : -0.263
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.499
Data Delay   : 2.935

Slack        : -0.263
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.499
Data Delay   : 2.935

Slack        : -0.263
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 1.000
Clock Skew   : 1.499
Data Delay   : 2.935
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Recovery: 'mCLK_50Div[3]'                                           ;
+--------------------------------------------------------------------------------+
Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.593
Data Delay   : 2.937

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.594
Data Delay   : 2.938

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.593
Data Delay   : 2.937

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.594
Data Delay   : 2.938

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : -0.671
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.500
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.593
Data Delay   : 2.937

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.594
Data Delay   : 2.938

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.593
Data Delay   : 2.937

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.594
Data Delay   : 2.938

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : -0.171
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 1.000
Clock Skew   : 1.617
Data Delay   : 2.961
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Recovery: 'vga_time_generator:drv3|CounterX[2]'                     ;
+--------------------------------------------------------------------------------+
Slack        : 0.434
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.715
Data Delay   : 2.954

Slack        : 0.434
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.714
Data Delay   : 2.953

Slack        : 0.434
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.715
Data Delay   : 2.954

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.435
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.500
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : 0.934
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.715
Data Delay   : 2.954

Slack        : 0.934
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.714
Data Delay   : 2.953

Slack        : 0.934
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.715
Data Delay   : 2.954

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.935
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 1.000
Clock Skew   : 2.722
Data Delay   : 2.960
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Removal: 'vga_time_generator:drv3|CounterX[2]'                      ;
+--------------------------------------------------------------------------------+
Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : -0.055
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : -0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.715
Data Delay   : 2.954

Slack        : -0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.714
Data Delay   : 2.953

Slack        : -0.054
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : 0.000
Clock Skew   : 2.715
Data Delay   : 2.954

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.718
Data Delay   : 2.956

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.721
Data Delay   : 2.959

Slack        : 0.445
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.722
Data Delay   : 2.960

Slack        : 0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.715
Data Delay   : 2.954

Slack        : 0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.714
Data Delay   : 2.953

Slack        : 0.446
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_blocks:vsp40|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : vga_time_generator:drv3|CounterX[2]
Relationship : -0.500
Clock Skew   : 2.715
Data Delay   : 2.954
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Removal: 'mCLK_50Div[3]'                                            ;
+--------------------------------------------------------------------------------+
Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.593
Data Delay   : 2.937

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.594
Data Delay   : 2.938

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.593
Data Delay   : 2.937

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.594
Data Delay   : 2.938

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : 1.051
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : 0.000
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[4]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[5]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[6]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.593
Data Delay   : 2.937

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[7]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.594
Data Delay   : 2.938

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[8]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[9]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.593
Data Delay   : 2.937

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[10]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.594
Data Delay   : 2.938

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.584
Data Delay   : 2.928

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.600
Data Delay   : 2.944

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.617
Data Delay   : 2.961

Slack        : 1.551
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_freePainting:vsp30|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[3]
Relationship : -0.500
Clock Skew   : 1.617
Data Delay   : 2.961
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Removal: 'mCLK_50Div[9]'                                            ;
+--------------------------------------------------------------------------------+
Slack        : 1.143
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.508
Data Delay   : 2.944

Slack        : 1.143
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.508
Data Delay   : 2.944

Slack        : 1.143
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.499
Data Delay   : 2.935

Slack        : 1.143
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.499
Data Delay   : 2.935

Slack        : 1.143
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.499
Data Delay   : 2.935

Slack        : 1.154
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.506
Data Delay   : 2.953

Slack        : 1.154
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : 1.154
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : 1.154
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : 1.155
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : 1.155
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : 1.155
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : 1.155
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : 1.155
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : 1.156
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.509
Data Delay   : 2.958

Slack        : 1.156
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : 0.000
Clock Skew   : 1.509
Data Delay   : 2.958

Slack        : 1.643
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.508
Data Delay   : 2.944

Slack        : 1.643
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.508
Data Delay   : 2.944

Slack        : 1.643
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.499
Data Delay   : 2.935

Slack        : 1.643
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.499
Data Delay   : 2.935

Slack        : 1.643
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.499
Data Delay   : 2.935

Slack        : 1.654
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.506
Data Delay   : 2.953

Slack        : 1.654
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : 1.654
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : 1.654
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.514
Data Delay   : 2.961

Slack        : 1.655
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : 1.655
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : 1.655
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : 1.655
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : 1.655
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.512
Data Delay   : 2.960

Slack        : 1.656
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.509
Data Delay   : 2.958

Slack        : 1.656
From Node    : vga_time_generator:drv3|VGA_VS_o
To Node      : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated
Launch Clock : vga_time_generator:drv3|VGA_VS_o
Latch Clock  : mCLK_50Div[9]
Relationship : -0.500
Clock Skew   : 1.509
Data Delay   : 2.958
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Removal: 'wm8731Config:comp1|mI2C_CTRL_CLK'                         ;
+--------------------------------------------------------------------------------+
Slack        : 1.709
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.394

Slack        : 1.709
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.394

Slack        : 1.709
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.394

Slack        : 1.709
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.394

Slack        : 1.709
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.394

Slack        : 1.753
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.457

Slack        : 1.753
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.457

Slack        : 1.761
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.446

Slack        : 1.761
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.446

Slack        : 1.761
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.446

Slack        : 1.761
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.446

Slack        : 1.761
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.446

Slack        : 1.805
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.509

Slack        : 1.805
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.509

Slack        : 1.827
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.530

Slack        : 1.827
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.530

Slack        : 1.827
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.530

Slack        : 1.827
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.530

Slack        : 1.827
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.530

Slack        : 1.827
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.542
Data Delay   : 3.521

Slack        : 1.827
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.530

Slack        : 1.827
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.530

Slack        : 1.833
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.518

Slack        : 1.833
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.518

Slack        : 1.833
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.518

Slack        : 1.833
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.518

Slack        : 1.833
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.518

Slack        : 1.834
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.519

Slack        : 1.834
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.519

Slack        : 1.834
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.519

Slack        : 1.834
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.519

Slack        : 1.834
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.519

Slack        : 1.837
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.550

Slack        : 1.837
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.550

Slack        : 1.837
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.550

Slack        : 1.877
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.581

Slack        : 1.877
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.581

Slack        : 1.878
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.582

Slack        : 1.878
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.582

Slack        : 1.879
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.582

Slack        : 1.879
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.582

Slack        : 1.879
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.582

Slack        : 1.879
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.582

Slack        : 1.879
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.582

Slack        : 1.879
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.542
Data Delay   : 3.573

Slack        : 1.879
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.582

Slack        : 1.879
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.582

Slack        : 1.888
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.573

Slack        : 1.888
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.573

Slack        : 1.888
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.573

Slack        : 1.888
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.573

Slack        : 1.888
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.573

Slack        : 1.889
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.602

Slack        : 1.889
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.602

Slack        : 1.889
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.602

Slack        : 1.932
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.636

Slack        : 1.932
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.636

Slack        : 1.934
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.619

Slack        : 1.934
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.619

Slack        : 1.934
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.619

Slack        : 1.934
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.619

Slack        : 1.934
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.619

Slack        : 1.939
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mSetup_ST.0000
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.539
Data Delay   : 3.630

Slack        : 1.939
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mSetup_ST.0001
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.539
Data Delay   : 3.630

Slack        : 1.939
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mSetup_ST.0010
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.539
Data Delay   : 3.630

Slack        : 1.939
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_GO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.539
Data Delay   : 3.630

Slack        : 1.951
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.654

Slack        : 1.951
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.654

Slack        : 1.951
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.654

Slack        : 1.951
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.654

Slack        : 1.951
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.654

Slack        : 1.951
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.542
Data Delay   : 3.645

Slack        : 1.951
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.654

Slack        : 1.951
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.654

Slack        : 1.952
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.655

Slack        : 1.952
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.655

Slack        : 1.952
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.655

Slack        : 1.952
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.655

Slack        : 1.952
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|END
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.655

Slack        : 1.952
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|LUT_INDEX[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.542
Data Delay   : 3.646

Slack        : 1.952
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.655

Slack        : 1.952
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.551
Data Delay   : 3.655

Slack        : 1.957
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.642

Slack        : 1.957
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.642

Slack        : 1.957
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.642

Slack        : 1.957
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.642

Slack        : 1.957
From Node    : resetManager:rstMan|cnt[17]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.642

Slack        : 1.961
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.674

Slack        : 1.961
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.674

Slack        : 1.961
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.674

Slack        : 1.962
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK1
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.675

Slack        : 1.962
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK3
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.675

Slack        : 1.962
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|I2C_Controller:u0|ACK2
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.561
Data Delay   : 3.675

Slack        : 1.970
From Node    : resetManager:rstMan|cnt[18]
To Node      : wm8731Config:comp1|LUT_INDEX[1]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.655

Slack        : 1.970
From Node    : resetManager:rstMan|cnt[18]
To Node      : wm8731Config:comp1|LUT_INDEX[2]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.655

Slack        : 1.970
From Node    : resetManager:rstMan|cnt[18]
To Node      : wm8731Config:comp1|LUT_INDEX[3]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.655

Slack        : 1.970
From Node    : resetManager:rstMan|cnt[18]
To Node      : wm8731Config:comp1|LUT_INDEX[5]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.655

Slack        : 1.970
From Node    : resetManager:rstMan|cnt[18]
To Node      : wm8731Config:comp1|LUT_INDEX[4]
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.533
Data Delay   : 3.655

Slack        : 1.978
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SDO
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.682

Slack        : 1.978
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|I2C_Controller:u0|SCLK
Launch Clock : iCLK_50
Latch Clock  : wm8731Config:comp1|mI2C_CTRL_CLK
Relationship : 0.000
Clock Skew   : 1.552
Data Delay   : 3.682
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Removal: 'AUD_BCLK'                                                 ;
+--------------------------------------------------------------------------------+
Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.876
From Node    : resetManager:rstMan|cnt[28]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.146

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 2.928
From Node    : resetManager:rstMan|cnt[31]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.198

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.000
From Node    : resetManager:rstMan|cnt[29]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.270

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.001
From Node    : resetManager:rstMan|cnt[16]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.271

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.055
From Node    : resetManager:rstMan|cnt[22]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.325

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[4]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[5]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[6]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[7]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[8]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[9]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[10]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[11]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[12]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[13]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[14]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.101
From Node    : resetManager:rstMan|cnt[30]
To Node      : adcRead:drv2|dataBuff[15]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.371

Slack        : 3.124
From Node    : resetManager:rstMan|cnt[17]
To Node      : adcRead:drv2|dataBuff[0]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.394

Slack        : 3.124
From Node    : resetManager:rstMan|cnt[17]
To Node      : adcRead:drv2|dataBuff[1]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.394

Slack        : 3.124
From Node    : resetManager:rstMan|cnt[17]
To Node      : adcRead:drv2|dataBuff[2]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.394

Slack        : 3.124
From Node    : resetManager:rstMan|cnt[17]
To Node      : adcRead:drv2|dataBuff[3]
Launch Clock : iCLK_50
Latch Clock  : AUD_BCLK
Relationship : 0.000
Clock Skew   : 0.118
Data Delay   : 3.394
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Removal: 'iCLK_50'                                                  ;
+--------------------------------------------------------------------------------+
Slack        : 3.229
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.394

Slack        : 3.229
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.394

Slack        : 3.229
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.394

Slack        : 3.229
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.394

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.234
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.400

Slack        : 3.281
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.446

Slack        : 3.281
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.446

Slack        : 3.281
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.446

Slack        : 3.281
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.446

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.286
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.452

Slack        : 3.347
From Node    : resetManager:rstMan|cnt[28]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.022
Data Delay   : 3.521

Slack        : 3.353
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.518

Slack        : 3.353
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.518

Slack        : 3.353
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.518

Slack        : 3.353
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.518

Slack        : 3.354
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.519

Slack        : 3.354
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.519

Slack        : 3.354
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.519

Slack        : 3.354
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.519

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.358
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.524

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.359
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.525

Slack        : 3.399
From Node    : resetManager:rstMan|cnt[31]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.022
Data Delay   : 3.573

Slack        : 3.408
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.573

Slack        : 3.408
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.573

Slack        : 3.408
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.573

Slack        : 3.408
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.573

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.413
From Node    : resetManager:rstMan|cnt[22]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.579

Slack        : 3.454
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[3]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.619

Slack        : 3.454
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[4]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.619

Slack        : 3.454
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[5]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.619

Slack        : 3.454
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CTRL_CLK
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.013
Data Delay   : 3.619

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[0]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[1]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[2]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[6]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[7]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[8]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[10]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[11]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[12]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[13]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[14]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.459
From Node    : resetManager:rstMan|cnt[30]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[15]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 3.625

Slack        : 3.471
From Node    : resetManager:rstMan|cnt[29]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.022
Data Delay   : 3.645

Slack        : 3.472
From Node    : resetManager:rstMan|cnt[16]
To Node      : wm8731Config:comp1|mI2C_CLK_DIV[9]
Launch Clock : iCLK_50
Latch Clock  : iCLK_50
Relationship : 0.000
Clock Skew   : 0.022
Data Delay   : 3.646
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_ADCLRCK'                                  ;
+--------------------------------------------------------------------------------+
Slack          : -1.777
Actual Width   : 1.000
Required Width : 2.777
Type           : Port Rate
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : AUD_ADCLRCK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Fall
Target         : adcRead:drv2|oLData[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : adcRead:drv2|oRData[9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : AUD_ADCLRCK|combout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : AUD_ADCLRCK|combout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oLData[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_ADCLRCK
Clock Edge     : Rise
Target         : drv2|oRData[0]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_BCLK'                                     ;
+--------------------------------------------------------------------------------+
Slack          : -1.777
Actual Width   : 1.000
Required Width : 2.777
Type           : Port Rate
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : AUD_BCLK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : adcRead:drv2|dataBuff[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|dataIndex[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|sync

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Fall
Target         : dacWrite:drv1|sync

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : AUD_BCLK|combout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : AUD_BCLK|combout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|dataIndex[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|sync|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv1|sync|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : AUD_BCLK
Clock Edge     : Rise
Target         : drv2|dataBuff[9]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_time_generator:drv3|CounterX[3]'          ;
+--------------------------------------------------------------------------------+
Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][0]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][0]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][1]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][1]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][2]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][2]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][3]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][3]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][4]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][4]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][5]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][5]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][6]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][6]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][7]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][7]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][8]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][8]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][9]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[34][9]

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][0]|dataa

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][0]|dataa

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][0]~104|combout

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][0]~104|combout

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][1]|datac

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][1]|datac

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][2]|dataa

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][2]|dataa

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][3]|datac

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][3]|datac

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][4]|datac

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][4]|datac

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][5]|datab

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][5]|datab

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][6]|dataa

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][6]|dataa

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][7]|dataa

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][7]|dataa

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][8]|dataa

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][8]|dataa

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][9]|datab

Slack          : -1.653
Actual Width   : -1.653
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[34][9]|datab

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][0]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][0]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][1]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][1]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][2]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][2]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][3]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][3]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][4]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][4]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][5]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][5]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][6]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][6]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][7]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][7]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][8]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][8]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][9]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[2][9]

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][0]|dataa

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][0]|dataa

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][0]~121|combout

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][0]~121|combout

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][1]|datad

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][1]|datad

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][2]|datac

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][2]|datac

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][3]|datab

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][3]|datab

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][4]|datad

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][4]|datad

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][5]|datac

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][5]|datac

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][6]|datac

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][6]|datac

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][7]|datac

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][7]|datac

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][8]|datab

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][8]|datab

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][9]|datab

Slack          : -1.496
Actual Width   : -1.496
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Fall
Target         : vsp30|xL[2][9]|datab

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][0]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][0]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][1]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][1]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][2]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][2]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][3]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][3]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][4]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][4]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][5]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][5]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][6]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][6]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][7]

Slack          : -1.439
Actual Width   : -1.439
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[3]
Clock Edge     : Rise
Target         : visual_freePainting:vsp30|xL[50][7]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                      ;
+--------------------------------------------------------------------------------+
Slack          : -1.380
Actual Width   : 1.000
Required Width : 2.380
Type           : Port Rate
Clock          : iCLK_50
Clock Edge     : Rise
Target         : iCLK_50

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : VGAClkDiv[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : VGAClkDiv[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : VGAClkDiv[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : VGAClkDiv[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mCLK_50Div[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mVGA_CLK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : mVGA_CLK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[16]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[16]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[17]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[17]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[18]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[18]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[19]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[19]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[20]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[20]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[21]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[21]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[22]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[22]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[23]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[23]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[24]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[24]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[25]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[25]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[26]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[26]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[27]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[27]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[28]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[28]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[29]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[29]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[30]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[30]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[31]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[31]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : resetManager:rstMan|cnt[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iCLK_50
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_CLK_DIV[13]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iAUD_ADCDAT'                                  ;
+--------------------------------------------------------------------------------+
Slack          : -1.222
Actual Width   : 1.000
Required Width : 2.222
Type           : Port Rate
Clock          : iAUD_ADCDAT
Clock Edge     : Rise
Target         : iAUD_ADCDAT

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|mMax[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op14|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|mMax[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|moCLK_prev

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|moCLK_prev

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : iAUD_ADCDAT
Clock Edge     : Fall
Target         : dsp_peakHolder:op15|oOut[12]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_time_generator:drv3|VGA_VS_o'             ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[0][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[10][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[11][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[12][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[13][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[14][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[15][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[16][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[17][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[18][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[19][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[1][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[20][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[21][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[22][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[23][2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[24][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[24][0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[24][1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_VS_o
Clock Edge     : Fall
Target         : visual_franticStripes:vsp41|sL[24][1]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_time_generator:drv3|VGA_HS_o'             ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterY[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_BLANK_VS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_BLANK_VS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_VS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_VS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Rise
Target         : vga_time_generator:drv3|v_counter[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mL[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|mR[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|VGA_HS_o
Clock Edge     : Fall
Target         : visual_wave_vertical:vsp10|xL[7]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'wm8731Config:comp1|mI2C_CTRL_CLK'             ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK1

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK1

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK2

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK2

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK3

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|ACK3

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|END

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|END

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SCLK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SCLK

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SDO

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SDO

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|I2C_Controller:u0|SD_COUNTER[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|LUT_INDEX[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_DATA[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_GO

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mI2C_GO

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0000

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0000

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0001

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0001

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0010

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : wm8731Config:comp1|mSetup_ST.0010

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|LUT_INDEX[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|mI2C_CTRL_CLK|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|mI2C_CTRL_CLK|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|mI2C_CTRL_CLK~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : wm8731Config:comp1|mI2C_CTRL_CLK
Clock Edge     : Rise
Target         : comp1|mI2C_CTRL_CLK~clkctrl|inclk[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mCLK_50Div[3]'                                ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Fall
Target         : visual_freePainting:vsp30|rand_LNRand:op0|r[9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : mCLK_50Div[3]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[3]
Clock Edge     : Rise
Target         : vsp30|op0|oOut[8]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mCLK_50Div[9]'                                ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[10]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[4]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[5]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[6]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[7]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[8]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : visual_franticStripes:vsp41|rand_LNRand:op0|r[9]~_emulated

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : mCLK_50Div[9]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[12]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[13]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[14]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[15]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|oOut[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|r[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mCLK_50Div[9]
Clock Edge     : Rise
Target         : vsp41|op0|r[0]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_time_generator:drv3|CounterX[2]'          ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|oOut[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[10]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[12]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[13]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[14]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[15]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[4]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[5]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[6]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[7]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[8]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Fall
Target         : visual_blocks:vsp40|rand_LNRand:op0|r[9]~_emulated

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : drv3|CounterX[2]~clkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][1]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][1]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][2]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][2]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][3]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][3]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][4]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][4]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][5]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][5]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][6]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][6]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][7]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][7]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][8]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][8]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[0][9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][1]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][1]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][2]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][2]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][3]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][3]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][4]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][4]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][5]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][5]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][6]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][6]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][7]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][7]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][8]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][8]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[10][9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[11][0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : vga_time_generator:drv3|CounterX[2]
Clock Edge     : Rise
Target         : visual_blocks:vsp40|t[11][0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mVGA_CLK'                                     ;
+--------------------------------------------------------------------------------+
Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|CounterX[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_BLANK_HS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_BLANK_HS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_HS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|VGA_HS_o

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[0]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[10]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[11]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[1]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[2]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[3]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[4]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[5]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[6]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[7]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[8]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[9]

Slack          : -0.500
Actual Width   : 0.500
Required Width : 1.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : vga_time_generator:drv3|h_counter[9]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|CounterX[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|VGA_BLANK_HS_o|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|VGA_BLANK_HS_o|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|VGA_HS_o|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|VGA_HS_o|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[0]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[10]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[11]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[1]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[2]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[3]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[4]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[5]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[6]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[7]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[8]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : drv3|h_counter[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : mVGA_CLK|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : mVGA_CLK|regout

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : mVGA_CLK~clkctrl|inclk[0]

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : mVGA_CLK
Clock Edge     : Rise
Target         : mVGA_CLK~clkctrl|inclk[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : iAUD_ADCDAT
Clock Port      : AUD_BCLK
Rise            : -0.148
Fall            : -0.148
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : AUD_DACLRCK
Clock Port      : AUD_BCLK
Rise            : 0.861
Fall            : 0.861
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : iKEY[*]
Clock Port      : iCLK_50
Rise            : 1.064
Fall            : 1.064
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  iKEY[3]
Clock Port      : iCLK_50
Rise            : 1.064
Fall            : 1.064
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : -1.576
Fall            : -1.576
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : iAUD_ADCDAT
Clock Port      : AUD_BCLK
Rise            : 0.268
Fall            : 0.268
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : AUD_DACLRCK
Clock Port      : AUD_BCLK
Rise            : 0.222
Fall            : 0.222
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : iKEY[*]
Clock Port      : iCLK_50
Rise            : -0.258
Fall            : -0.258
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  iKEY[3]
Clock Port      : iCLK_50
Rise            : -0.258
Fall            : -0.258
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 1.823
Fall            : 1.823
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 7.421
Fall            : 7.421
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.012
Fall            : 3.012
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 7.421
Fall            : 7.421
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 7.301
Fall            : 7.301
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 7.823
Fall            : 7.823
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.451
Fall            : 3.451
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 7.823
Fall            : 7.823
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 9.501
Fall            : 9.501
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 7.780
Fall            : 7.780
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 9.162
Fall            : 9.162
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 9.149
Fall            : 9.149
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 9.460
Fall            : 9.460
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 9.501
Fall            : 9.501
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 9.481
Fall            : 9.481
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 8.457
Fall            : 8.457
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 8.580
Fall            : 8.580
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 8.583
Fall            : 8.583
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 8.547
Fall            : 8.547
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 8.067
Fall            : 8.067
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 7.938
Fall            : 7.938
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 8.618
Fall            : 8.618
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 8.682
Fall            : 8.682
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 8.962
Fall            : 8.962
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[17]
Clock Port      : AUD_ADCLRCK
Rise            : 6.196
Fall            : 6.196
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 7.429
Fall            : 7.429
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.012
Fall            : 3.012
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 7.429
Fall            : 7.429
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 7.309
Fall            : 7.309
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 7.831
Fall            : 7.831
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.451
Fall            : 3.451
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 7.831
Fall            : 7.831
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 9.366
Fall            : 9.366
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 7.707
Fall            : 7.707
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 9.027
Fall            : 9.027
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 9.014
Fall            : 9.014
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 9.325
Fall            : 9.325
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 9.366
Fall            : 9.366
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 9.346
Fall            : 9.346
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 8.449
Fall            : 8.449
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 8.487
Fall            : 8.487
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 8.502
Fall            : 8.502
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 8.412
Fall            : 8.412
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 7.932
Fall            : 7.932
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 7.930
Fall            : 7.930
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 8.610
Fall            : 8.610
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 8.674
Fall            : 8.674
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 8.954
Fall            : 8.954
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 2.923
Fall            : 2.923
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 2.923
Fall            : 2.923
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 3.515
Fall            : 3.515
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 3.515
Fall            : 3.515
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 6.856
Fall            : 6.856
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 2.923
Fall            : 2.923
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[7]
Clock Port      : AUD_BCLK
Rise            : 6.856
Fall            : 6.856
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_BCLK
Rise            : 6.736
Fall            : 6.736
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 7.258
Fall            : 7.258
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 3.515
Fall            : 3.515
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[4]
Clock Port      : AUD_BCLK
Rise            : 7.258
Fall            : 7.258
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 3.502
Fall            : 3.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 3.502
Fall            : 3.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 4.277
Fall            : 4.277
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 3.482
Fall            : 3.482
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 3.482
Fall            : 3.482
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 7.540
Fall            : 7.540
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 3.502
Fall            : 3.502
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[7]
Clock Port      : iAUD_ADCDAT
Rise            : 7.540
Fall            : 7.540
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 7.420
Fall            : 7.420
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 7.942
Fall            : 7.942
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 3.482
Fall            : 3.482
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[4]
Clock Port      : iAUD_ADCDAT
Rise            : 7.942
Fall            : 7.942
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDR[*]
Clock Port      : iAUD_ADCDAT
Rise            : 9.035
Fall            : 9.035
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[0]
Clock Port      : iAUD_ADCDAT
Rise            : 7.314
Fall            : 7.314
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[1]
Clock Port      : iAUD_ADCDAT
Rise            : 8.696
Fall            : 8.696
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[2]
Clock Port      : iAUD_ADCDAT
Rise            : 8.683
Fall            : 8.683
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[3]
Clock Port      : iAUD_ADCDAT
Rise            : 8.994
Fall            : 8.994
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[4]
Clock Port      : iAUD_ADCDAT
Rise            : 9.035
Fall            : 9.035
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[5]
Clock Port      : iAUD_ADCDAT
Rise            : 9.015
Fall            : 9.015
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[6]
Clock Port      : iAUD_ADCDAT
Rise            : 7.991
Fall            : 7.991
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[7]
Clock Port      : iAUD_ADCDAT
Rise            : 8.114
Fall            : 8.114
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[8]
Clock Port      : iAUD_ADCDAT
Rise            : 8.117
Fall            : 8.117
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[9]
Clock Port      : iAUD_ADCDAT
Rise            : 8.081
Fall            : 8.081
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[10]
Clock Port      : iAUD_ADCDAT
Rise            : 7.601
Fall            : 7.601
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[11]
Clock Port      : iAUD_ADCDAT
Rise            : 7.472
Fall            : 7.472
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[12]
Clock Port      : iAUD_ADCDAT
Rise            : 8.152
Fall            : 8.152
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[13]
Clock Port      : iAUD_ADCDAT
Rise            : 8.216
Fall            : 8.216
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[14]
Clock Port      : iAUD_ADCDAT
Rise            : 8.496
Fall            : 8.496
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_B[*]
Clock Port      : iAUD_ADCDAT
Rise            : 61.072
Fall            : 61.072
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[0]
Clock Port      : iAUD_ADCDAT
Rise            : 58.883
Fall            : 58.883
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[1]
Clock Port      : iAUD_ADCDAT
Rise            : 58.669
Fall            : 58.669
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[2]
Clock Port      : iAUD_ADCDAT
Rise            : 60.240
Fall            : 60.240
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[3]
Clock Port      : iAUD_ADCDAT
Rise            : 60.718
Fall            : 60.718
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[4]
Clock Port      : iAUD_ADCDAT
Rise            : 60.911
Fall            : 60.911
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[5]
Clock Port      : iAUD_ADCDAT
Rise            : 60.700
Fall            : 60.700
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[6]
Clock Port      : iAUD_ADCDAT
Rise            : 60.649
Fall            : 60.649
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[7]
Clock Port      : iAUD_ADCDAT
Rise            : 60.810
Fall            : 60.810
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[8]
Clock Port      : iAUD_ADCDAT
Rise            : 61.072
Fall            : 61.072
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[9]
Clock Port      : iAUD_ADCDAT
Rise            : 59.132
Fall            : 59.132
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_G[*]
Clock Port      : iAUD_ADCDAT
Rise            : 59.591
Fall            : 59.591
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[0]
Clock Port      : iAUD_ADCDAT
Rise            : 58.889
Fall            : 58.889
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[1]
Clock Port      : iAUD_ADCDAT
Rise            : 59.072
Fall            : 59.072
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[2]
Clock Port      : iAUD_ADCDAT
Rise            : 59.591
Fall            : 59.591
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[3]
Clock Port      : iAUD_ADCDAT
Rise            : 59.513
Fall            : 59.513
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[4]
Clock Port      : iAUD_ADCDAT
Rise            : 59.528
Fall            : 59.528
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[5]
Clock Port      : iAUD_ADCDAT
Rise            : 59.416
Fall            : 59.416
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[6]
Clock Port      : iAUD_ADCDAT
Rise            : 59.219
Fall            : 59.219
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[7]
Clock Port      : iAUD_ADCDAT
Rise            : 59.296
Fall            : 59.296
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[8]
Clock Port      : iAUD_ADCDAT
Rise            : 59.213
Fall            : 59.213
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[9]
Clock Port      : iAUD_ADCDAT
Rise            : 58.547
Fall            : 58.547
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_R[*]
Clock Port      : iAUD_ADCDAT
Rise            : 59.951
Fall            : 59.951
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[0]
Clock Port      : iAUD_ADCDAT
Rise            : 59.045
Fall            : 59.045
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[1]
Clock Port      : iAUD_ADCDAT
Rise            : 59.157
Fall            : 59.157
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[2]
Clock Port      : iAUD_ADCDAT
Rise            : 59.411
Fall            : 59.411
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[3]
Clock Port      : iAUD_ADCDAT
Rise            : 58.920
Fall            : 58.920
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[4]
Clock Port      : iAUD_ADCDAT
Rise            : 59.415
Fall            : 59.415
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[5]
Clock Port      : iAUD_ADCDAT
Rise            : 59.628
Fall            : 59.628
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[6]
Clock Port      : iAUD_ADCDAT
Rise            : 59.951
Fall            : 59.951
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[7]
Clock Port      : iAUD_ADCDAT
Rise            : 59.424
Fall            : 59.424
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[8]
Clock Port      : iAUD_ADCDAT
Rise            : 59.394
Fall            : 59.394
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[9]
Clock Port      : iAUD_ADCDAT
Rise            : 59.242
Fall            : 59.242
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_XCK
Clock Port      : iCLK_50
Rise            : 4.001
Fall            : 4.001
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oLEDG[*]
Clock Port      : iCLK_50
Rise            : 6.600
Fall            : 6.600
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  oLEDG[8]
Clock Port      : iCLK_50
Rise            : 6.600
Fall            : 6.600
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oVGA_B[*]
Clock Port      : mVGA_CLK
Rise            : 51.403
Fall            : 51.403
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[0]
Clock Port      : mVGA_CLK
Rise            : 49.866
Fall            : 49.866
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[1]
Clock Port      : mVGA_CLK
Rise            : 50.418
Fall            : 50.418
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[2]
Clock Port      : mVGA_CLK
Rise            : 50.571
Fall            : 50.571
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[3]
Clock Port      : mVGA_CLK
Rise            : 51.049
Fall            : 51.049
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[4]
Clock Port      : mVGA_CLK
Rise            : 51.242
Fall            : 51.242
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[5]
Clock Port      : mVGA_CLK
Rise            : 51.031
Fall            : 51.031
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[6]
Clock Port      : mVGA_CLK
Rise            : 50.980
Fall            : 50.980
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[7]
Clock Port      : mVGA_CLK
Rise            : 51.141
Fall            : 51.141
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[8]
Clock Port      : mVGA_CLK
Rise            : 51.403
Fall            : 51.403
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[9]
Clock Port      : mVGA_CLK
Rise            : 50.907
Fall            : 50.907
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_BLANK_N
Clock Port      : mVGA_CLK
Rise            : 5.771
Fall            : 5.771
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 2.158
Fall            : 
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_G[*]
Clock Port      : mVGA_CLK
Rise            : 47.428
Fall            : 47.428
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[0]
Clock Port      : mVGA_CLK
Rise            : 47.248
Fall            : 47.248
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[1]
Clock Port      : mVGA_CLK
Rise            : 47.120
Fall            : 47.120
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[2]
Clock Port      : mVGA_CLK
Rise            : 47.428
Fall            : 47.428
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[3]
Clock Port      : mVGA_CLK
Rise            : 47.350
Fall            : 47.350
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[4]
Clock Port      : mVGA_CLK
Rise            : 47.365
Fall            : 47.365
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[5]
Clock Port      : mVGA_CLK
Rise            : 47.253
Fall            : 47.253
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[6]
Clock Port      : mVGA_CLK
Rise            : 47.056
Fall            : 47.056
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[7]
Clock Port      : mVGA_CLK
Rise            : 47.133
Fall            : 47.133
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[8]
Clock Port      : mVGA_CLK
Rise            : 47.050
Fall            : 47.050
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[9]
Clock Port      : mVGA_CLK
Rise            : 46.694
Fall            : 46.694
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_R[*]
Clock Port      : mVGA_CLK
Rise            : 47.401
Fall            : 47.401
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[0]
Clock Port      : mVGA_CLK
Rise            : 46.754
Fall            : 46.754
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[1]
Clock Port      : mVGA_CLK
Rise            : 46.641
Fall            : 46.641
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[2]
Clock Port      : mVGA_CLK
Rise            : 46.861
Fall            : 46.861
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[3]
Clock Port      : mVGA_CLK
Rise            : 46.370
Fall            : 46.370
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[4]
Clock Port      : mVGA_CLK
Rise            : 46.865
Fall            : 46.865
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[5]
Clock Port      : mVGA_CLK
Rise            : 47.078
Fall            : 47.078
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[6]
Clock Port      : mVGA_CLK
Rise            : 47.401
Fall            : 47.401
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[7]
Clock Port      : mVGA_CLK
Rise            : 46.874
Fall            : 46.874
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[8]
Clock Port      : mVGA_CLK
Rise            : 46.844
Fall            : 46.844
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[9]
Clock Port      : mVGA_CLK
Rise            : 46.569
Fall            : 46.569
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 
Fall            : 2.158
Clock Edge      : Fall
Clock Reference : mVGA_CLK

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 47.286
Fall            : 47.286
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 45.749
Fall            : 45.749
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.301
Fall            : 46.301
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.454
Fall            : 46.454
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.932
Fall            : 46.932
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 47.125
Fall            : 47.125
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.914
Fall            : 46.914
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.863
Fall            : 46.863
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 47.024
Fall            : 47.024
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 47.286
Fall            : 47.286
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.790
Fall            : 46.790
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.311
Fall            : 43.311
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.131
Fall            : 43.131
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.003
Fall            : 43.003
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.311
Fall            : 43.311
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.233
Fall            : 43.233
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.248
Fall            : 43.248
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.136
Fall            : 43.136
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.939
Fall            : 42.939
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.016
Fall            : 43.016
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.933
Fall            : 42.933
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.577
Fall            : 42.577
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.284
Fall            : 43.284
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.637
Fall            : 42.637
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.524
Fall            : 42.524
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.744
Fall            : 42.744
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.253
Fall            : 42.253
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.748
Fall            : 42.748
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.961
Fall            : 42.961
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.284
Fall            : 43.284
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.757
Fall            : 42.757
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.727
Fall            : 42.727
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.452
Fall            : 42.452
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 47.286
Fall            : 47.286
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 45.749
Fall            : 45.749
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.301
Fall            : 46.301
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.454
Fall            : 46.454
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.932
Fall            : 46.932
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 47.125
Fall            : 47.125
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.914
Fall            : 46.914
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.863
Fall            : 46.863
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 47.024
Fall            : 47.024
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 47.286
Fall            : 47.286
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 46.790
Fall            : 46.790
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.311
Fall            : 43.311
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.131
Fall            : 43.131
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.003
Fall            : 43.003
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.311
Fall            : 43.311
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.233
Fall            : 43.233
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.248
Fall            : 43.248
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.136
Fall            : 43.136
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.939
Fall            : 42.939
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.016
Fall            : 43.016
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.933
Fall            : 42.933
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.577
Fall            : 42.577
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.284
Fall            : 43.284
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.637
Fall            : 42.637
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.524
Fall            : 42.524
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.744
Fall            : 42.744
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.253
Fall            : 42.253
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.748
Fall            : 42.748
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.961
Fall            : 42.961
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 43.284
Fall            : 43.284
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.757
Fall            : 42.757
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.727
Fall            : 42.727
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 42.452
Fall            : 42.452
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.771
Fall            : 47.771
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 46.234
Fall            : 46.234
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 46.786
Fall            : 46.786
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 46.939
Fall            : 46.939
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.417
Fall            : 47.417
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.610
Fall            : 47.610
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.399
Fall            : 47.399
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.348
Fall            : 47.348
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.509
Fall            : 47.509
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.771
Fall            : 47.771
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.275
Fall            : 47.275
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.796
Fall            : 43.796
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.616
Fall            : 43.616
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.488
Fall            : 43.488
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.796
Fall            : 43.796
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.718
Fall            : 43.718
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.733
Fall            : 43.733
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.621
Fall            : 43.621
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.424
Fall            : 43.424
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.501
Fall            : 43.501
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.418
Fall            : 43.418
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.062
Fall            : 43.062
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.769
Fall            : 43.769
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.122
Fall            : 43.122
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.009
Fall            : 43.009
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.229
Fall            : 43.229
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 42.738
Fall            : 42.738
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.233
Fall            : 43.233
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.446
Fall            : 43.446
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.769
Fall            : 43.769
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.242
Fall            : 43.242
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.212
Fall            : 43.212
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 42.937
Fall            : 42.937
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.771
Fall            : 47.771
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 46.234
Fall            : 46.234
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 46.786
Fall            : 46.786
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 46.939
Fall            : 46.939
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.417
Fall            : 47.417
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.610
Fall            : 47.610
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.399
Fall            : 47.399
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.348
Fall            : 47.348
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.509
Fall            : 47.509
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.771
Fall            : 47.771
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 47.275
Fall            : 47.275
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.796
Fall            : 43.796
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.616
Fall            : 43.616
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.488
Fall            : 43.488
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.796
Fall            : 43.796
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.718
Fall            : 43.718
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.733
Fall            : 43.733
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.621
Fall            : 43.621
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.424
Fall            : 43.424
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.501
Fall            : 43.501
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.418
Fall            : 43.418
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.062
Fall            : 43.062
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.769
Fall            : 43.769
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.122
Fall            : 43.122
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.009
Fall            : 43.009
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.229
Fall            : 43.229
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 42.738
Fall            : 42.738
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.233
Fall            : 43.233
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.446
Fall            : 43.446
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.769
Fall            : 43.769
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.242
Fall            : 43.242
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 43.212
Fall            : 43.212
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 42.937
Fall            : 42.937
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 61.451
Fall            : 61.451
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.262
Fall            : 59.262
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.048
Fall            : 59.048
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 60.619
Fall            : 60.619
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 61.097
Fall            : 61.097
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 61.290
Fall            : 61.290
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 61.079
Fall            : 61.079
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 61.028
Fall            : 61.028
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 61.189
Fall            : 61.189
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 61.451
Fall            : 61.451
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.511
Fall            : 59.511
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_BLANK_N
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.278
Fall            : 8.278
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.970
Fall            : 59.970
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.268
Fall            : 59.268
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.451
Fall            : 59.451
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.970
Fall            : 59.970
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.892
Fall            : 59.892
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.907
Fall            : 59.907
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.795
Fall            : 59.795
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.598
Fall            : 59.598
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.675
Fall            : 59.675
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.592
Fall            : 59.592
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 58.926
Fall            : 58.926
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 3.747
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 60.330
Fall            : 60.330
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.424
Fall            : 59.424
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.536
Fall            : 59.536
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.790
Fall            : 59.790
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.299
Fall            : 59.299
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.794
Fall            : 59.794
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 60.007
Fall            : 60.007
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 60.330
Fall            : 60.330
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.803
Fall            : 59.803
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.773
Fall            : 59.773
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 59.621
Fall            : 59.621
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 12.902
Fall            : 12.902
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 12.902
Fall            : 12.902
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 12.551
Fall            : 12.551
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 12.189
Fall            : 12.189
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 12.093
Fall            : 12.093
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 12.109
Fall            : 12.109
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 12.075
Fall            : 12.075
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 11.750
Fall            : 11.750
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 11.966
Fall            : 11.966
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 11.848
Fall            : 11.848
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 11.931
Fall            : 11.931
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 
Fall            : 3.747
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 12.359
Fall            : 12.359
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 11.402
Fall            : 11.402
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 11.094
Fall            : 11.094
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 10.835
Fall            : 10.835
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 10.658
Fall            : 10.658
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 11.136
Fall            : 11.136
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 11.291
Fall            : 11.291
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 12.359
Fall            : 12.359
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 11.124
Fall            : 11.124
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 11.902
Fall            : 11.902
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 11.028
Fall            : 11.028
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 2.585
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 40.147
Fall            : 40.147
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 38.610
Fall            : 38.610
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 39.162
Fall            : 39.162
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 39.315
Fall            : 39.315
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 39.793
Fall            : 39.793
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 39.986
Fall            : 39.986
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 39.775
Fall            : 39.775
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 39.724
Fall            : 39.724
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 39.885
Fall            : 39.885
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 40.147
Fall            : 40.147
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 39.651
Fall            : 39.651
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 36.172
Fall            : 36.172
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.992
Fall            : 35.992
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.864
Fall            : 35.864
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 36.172
Fall            : 36.172
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 36.094
Fall            : 36.094
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 36.109
Fall            : 36.109
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.997
Fall            : 35.997
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.800
Fall            : 35.800
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.877
Fall            : 35.877
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.794
Fall            : 35.794
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.438
Fall            : 35.438
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 36.145
Fall            : 36.145
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.498
Fall            : 35.498
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.385
Fall            : 35.385
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.605
Fall            : 35.605
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.114
Fall            : 35.114
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.609
Fall            : 35.609
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.822
Fall            : 35.822
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 36.145
Fall            : 36.145
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.618
Fall            : 35.618
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.588
Fall            : 35.588
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 35.313
Fall            : 35.313
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 
Fall            : 2.585
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 5.683
Fall            : 5.683
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 6.506
Fall            : 6.506
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 2.627
Fall            : 
Clock Edge      : Fall
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 3.012
Fall            : 3.012
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.012
Fall            : 3.012
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 6.300
Fall            : 6.300
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 6.180
Fall            : 6.180
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 3.451
Fall            : 3.451
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.451
Fall            : 3.451
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 6.702
Fall            : 6.702
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 5.359
Fall            : 5.359
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 6.196
Fall            : 6.196
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 6.827
Fall            : 6.827
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 6.538
Fall            : 6.538
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 7.040
Fall            : 7.040
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 7.205
Fall            : 7.205
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 7.157
Fall            : 7.157
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 6.367
Fall            : 6.367
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 6.242
Fall            : 6.242
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 6.405
Fall            : 6.405
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 6.296
Fall            : 6.296
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 6.131
Fall            : 6.131
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 5.747
Fall            : 5.747
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 6.522
Fall            : 6.522
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 6.557
Fall            : 6.557
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 6.759
Fall            : 6.759
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[17]
Clock Port      : AUD_ADCLRCK
Rise            : 5.359
Fall            : 5.359
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 3.012
Fall            : 3.012
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.012
Fall            : 3.012
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 6.438
Fall            : 6.438
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 6.318
Fall            : 6.318
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 3.451
Fall            : 3.451
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.451
Fall            : 3.451
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 6.840
Fall            : 6.840
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 5.677
Fall            : 5.677
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 6.151
Fall            : 6.151
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 6.863
Fall            : 6.863
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 6.883
Fall            : 6.883
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 6.991
Fall            : 6.991
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 7.214
Fall            : 7.214
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 7.326
Fall            : 7.326
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 6.456
Fall            : 6.456
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 6.478
Fall            : 6.478
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 6.578
Fall            : 6.578
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 6.366
Fall            : 6.366
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 5.935
Fall            : 5.935
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 5.677
Fall            : 5.677
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 6.481
Fall            : 6.481
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 6.576
Fall            : 6.576
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 6.541
Fall            : 6.541
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 2.923
Fall            : 2.923
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 2.923
Fall            : 2.923
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 3.515
Fall            : 3.515
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 3.515
Fall            : 3.515
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 2.923
Fall            : 2.923
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 2.923
Fall            : 2.923
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[7]
Clock Port      : AUD_BCLK
Rise            : 4.763
Fall            : 4.763
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_BCLK
Rise            : 4.757
Fall            : 4.757
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 3.515
Fall            : 3.515
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 3.515
Fall            : 3.515
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[4]
Clock Port      : AUD_BCLK
Rise            : 5.165
Fall            : 5.165
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 3.502
Fall            : 3.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 3.502
Fall            : 3.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 4.277
Fall            : 4.277
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 3.482
Fall            : 3.482
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 3.482
Fall            : 3.482
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 3.502
Fall            : 3.502
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 3.502
Fall            : 3.502
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[7]
Clock Port      : iAUD_ADCDAT
Rise            : 6.247
Fall            : 6.247
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 4.277
Fall            : 4.277
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 3.482
Fall            : 3.482
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 3.482
Fall            : 3.482
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[4]
Clock Port      : iAUD_ADCDAT
Rise            : 6.649
Fall            : 6.649
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDR[*]
Clock Port      : iAUD_ADCDAT
Rise            : 5.553
Fall            : 5.553
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[0]
Clock Port      : iAUD_ADCDAT
Rise            : 6.232
Fall            : 6.232
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[1]
Clock Port      : iAUD_ADCDAT
Rise            : 6.561
Fall            : 6.561
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[2]
Clock Port      : iAUD_ADCDAT
Rise            : 6.851
Fall            : 6.851
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[3]
Clock Port      : iAUD_ADCDAT
Rise            : 7.137
Fall            : 7.137
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[4]
Clock Port      : iAUD_ADCDAT
Rise            : 7.093
Fall            : 7.093
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[5]
Clock Port      : iAUD_ADCDAT
Rise            : 7.124
Fall            : 7.124
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[6]
Clock Port      : iAUD_ADCDAT
Rise            : 6.196
Fall            : 6.196
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[7]
Clock Port      : iAUD_ADCDAT
Rise            : 6.084
Fall            : 6.084
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[8]
Clock Port      : iAUD_ADCDAT
Rise            : 6.433
Fall            : 6.433
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[9]
Clock Port      : iAUD_ADCDAT
Rise            : 6.111
Fall            : 6.111
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[10]
Clock Port      : iAUD_ADCDAT
Rise            : 5.744
Fall            : 5.744
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[11]
Clock Port      : iAUD_ADCDAT
Rise            : 5.553
Fall            : 5.553
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[12]
Clock Port      : iAUD_ADCDAT
Rise            : 6.316
Fall            : 6.316
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[13]
Clock Port      : iAUD_ADCDAT
Rise            : 6.352
Fall            : 6.352
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[14]
Clock Port      : iAUD_ADCDAT
Rise            : 6.448
Fall            : 6.448
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_B[*]
Clock Port      : iAUD_ADCDAT
Rise            : 6.525
Fall            : 6.525
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[0]
Clock Port      : iAUD_ADCDAT
Rise            : 6.525
Fall            : 6.525
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[1]
Clock Port      : iAUD_ADCDAT
Rise            : 6.553
Fall            : 6.553
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[2]
Clock Port      : iAUD_ADCDAT
Rise            : 7.103
Fall            : 7.103
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[3]
Clock Port      : iAUD_ADCDAT
Rise            : 7.316
Fall            : 7.316
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[4]
Clock Port      : iAUD_ADCDAT
Rise            : 7.519
Fall            : 7.519
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[5]
Clock Port      : iAUD_ADCDAT
Rise            : 7.355
Fall            : 7.355
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[6]
Clock Port      : iAUD_ADCDAT
Rise            : 7.614
Fall            : 7.614
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[7]
Clock Port      : iAUD_ADCDAT
Rise            : 8.573
Fall            : 8.573
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[8]
Clock Port      : iAUD_ADCDAT
Rise            : 7.782
Fall            : 7.782
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[9]
Clock Port      : iAUD_ADCDAT
Rise            : 7.306
Fall            : 7.306
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_G[*]
Clock Port      : iAUD_ADCDAT
Rise            : 9.120
Fall            : 9.120
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[0]
Clock Port      : iAUD_ADCDAT
Rise            : 10.184
Fall            : 10.184
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[1]
Clock Port      : iAUD_ADCDAT
Rise            : 9.888
Fall            : 9.888
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[2]
Clock Port      : iAUD_ADCDAT
Rise            : 9.740
Fall            : 9.740
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[3]
Clock Port      : iAUD_ADCDAT
Rise            : 9.618
Fall            : 9.618
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[4]
Clock Port      : iAUD_ADCDAT
Rise            : 9.570
Fall            : 9.570
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[5]
Clock Port      : iAUD_ADCDAT
Rise            : 9.818
Fall            : 9.818
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[6]
Clock Port      : iAUD_ADCDAT
Rise            : 9.251
Fall            : 9.251
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[7]
Clock Port      : iAUD_ADCDAT
Rise            : 9.743
Fall            : 9.743
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[8]
Clock Port      : iAUD_ADCDAT
Rise            : 9.478
Fall            : 9.478
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[9]
Clock Port      : iAUD_ADCDAT
Rise            : 9.120
Fall            : 9.120
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_R[*]
Clock Port      : iAUD_ADCDAT
Rise            : 10.337
Fall            : 10.337
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[0]
Clock Port      : iAUD_ADCDAT
Rise            : 10.555
Fall            : 10.555
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[1]
Clock Port      : iAUD_ADCDAT
Rise            : 10.666
Fall            : 10.666
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[2]
Clock Port      : iAUD_ADCDAT
Rise            : 10.826
Fall            : 10.826
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[3]
Clock Port      : iAUD_ADCDAT
Rise            : 10.337
Fall            : 10.337
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[4]
Clock Port      : iAUD_ADCDAT
Rise            : 10.820
Fall            : 10.820
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[5]
Clock Port      : iAUD_ADCDAT
Rise            : 11.127
Fall            : 11.127
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[6]
Clock Port      : iAUD_ADCDAT
Rise            : 11.443
Fall            : 11.443
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[7]
Clock Port      : iAUD_ADCDAT
Rise            : 10.840
Fall            : 10.840
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[8]
Clock Port      : iAUD_ADCDAT
Rise            : 10.767
Fall            : 10.767
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[9]
Clock Port      : iAUD_ADCDAT
Rise            : 10.666
Fall            : 10.666
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_XCK
Clock Port      : iCLK_50
Rise            : 4.001
Fall            : 4.001
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oLEDG[*]
Clock Port      : iCLK_50
Rise            : 5.117
Fall            : 5.117
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  oLEDG[8]
Clock Port      : iCLK_50
Rise            : 5.117
Fall            : 5.117
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oVGA_B[*]
Clock Port      : mVGA_CLK
Rise            : 6.896
Fall            : 6.896
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[0]
Clock Port      : mVGA_CLK
Rise            : 7.537
Fall            : 7.537
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[1]
Clock Port      : mVGA_CLK
Rise            : 7.641
Fall            : 7.641
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[2]
Clock Port      : mVGA_CLK
Rise            : 7.512
Fall            : 7.512
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[3]
Clock Port      : mVGA_CLK
Rise            : 7.437
Fall            : 7.437
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[4]
Clock Port      : mVGA_CLK
Rise            : 7.789
Fall            : 7.789
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[5]
Clock Port      : mVGA_CLK
Rise            : 6.896
Fall            : 6.896
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[6]
Clock Port      : mVGA_CLK
Rise            : 7.186
Fall            : 7.186
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[7]
Clock Port      : mVGA_CLK
Rise            : 8.953
Fall            : 8.953
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[8]
Clock Port      : mVGA_CLK
Rise            : 7.930
Fall            : 7.930
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[9]
Clock Port      : mVGA_CLK
Rise            : 7.983
Fall            : 7.983
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_BLANK_N
Clock Port      : mVGA_CLK
Rise            : 5.771
Fall            : 5.771
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 2.158
Fall            : 
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_G[*]
Clock Port      : mVGA_CLK
Rise            : 7.480
Fall            : 7.480
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[0]
Clock Port      : mVGA_CLK
Rise            : 8.616
Fall            : 8.616
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[1]
Clock Port      : mVGA_CLK
Rise            : 8.492
Fall            : 8.492
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[2]
Clock Port      : mVGA_CLK
Rise            : 7.702
Fall            : 7.702
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[3]
Clock Port      : mVGA_CLK
Rise            : 7.805
Fall            : 7.805
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[4]
Clock Port      : mVGA_CLK
Rise            : 7.817
Fall            : 7.817
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[5]
Clock Port      : mVGA_CLK
Rise            : 7.855
Fall            : 7.855
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[6]
Clock Port      : mVGA_CLK
Rise            : 7.637
Fall            : 7.637
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[7]
Clock Port      : mVGA_CLK
Rise            : 7.715
Fall            : 7.715
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[8]
Clock Port      : mVGA_CLK
Rise            : 7.480
Fall            : 7.480
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[9]
Clock Port      : mVGA_CLK
Rise            : 8.010
Fall            : 8.010
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_R[*]
Clock Port      : mVGA_CLK
Rise            : 7.627
Fall            : 7.627
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[0]
Clock Port      : mVGA_CLK
Rise            : 8.636
Fall            : 8.636
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[1]
Clock Port      : mVGA_CLK
Rise            : 8.515
Fall            : 8.515
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[2]
Clock Port      : mVGA_CLK
Rise            : 7.911
Fall            : 7.911
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[3]
Clock Port      : mVGA_CLK
Rise            : 7.627
Fall            : 7.627
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[4]
Clock Port      : mVGA_CLK
Rise            : 8.048
Fall            : 8.048
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[5]
Clock Port      : mVGA_CLK
Rise            : 8.230
Fall            : 8.230
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[6]
Clock Port      : mVGA_CLK
Rise            : 8.577
Fall            : 8.577
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[7]
Clock Port      : mVGA_CLK
Rise            : 7.635
Fall            : 7.635
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[8]
Clock Port      : mVGA_CLK
Rise            : 7.818
Fall            : 7.818
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[9]
Clock Port      : mVGA_CLK
Rise            : 8.506
Fall            : 8.506
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 
Fall            : 2.158
Clock Edge      : Fall
Clock Reference : mVGA_CLK

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.360
Fall            : 5.263
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.314
Fall            : 5.263
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.368
Fall            : 5.367
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.360
Fall            : 5.360
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.776
Fall            : 5.776
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.782
Fall            : 5.782
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.009
Fall            : 6.009
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.915
Fall            : 5.915
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 7.093
Fall            : 7.093
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.080
Fall            : 6.080
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.709
Fall            : 6.674
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.295
Fall            : 5.295
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.431
Fall            : 6.431
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.307
Fall            : 6.307
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.525
Fall            : 5.525
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.620
Fall            : 5.620
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.632
Fall            : 5.632
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.670
Fall            : 5.670
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.424
Fall            : 5.424
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.560
Fall            : 5.560
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.295
Fall            : 5.295
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.107
Fall            : 6.107
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.348
Fall            : 5.348
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 7.097
Fall            : 7.097
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.986
Fall            : 6.986
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.410
Fall            : 5.410
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.348
Fall            : 5.348
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.650
Fall            : 5.650
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.832
Fall            : 5.832
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.179
Fall            : 6.179
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.675
Fall            : 5.675
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.755
Fall            : 5.755
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.710
Fall            : 6.710
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.263
Fall            : 5.360
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.263
Fall            : 6.314
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.367
Fall            : 6.368
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.360
Fall            : 5.360
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.776
Fall            : 5.776
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.782
Fall            : 5.782
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.009
Fall            : 6.009
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.915
Fall            : 5.915
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 7.093
Fall            : 7.093
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.080
Fall            : 6.080
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.674
Fall            : 5.709
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.295
Fall            : 5.295
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.431
Fall            : 6.431
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.307
Fall            : 6.307
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.525
Fall            : 5.525
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.620
Fall            : 5.620
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.632
Fall            : 5.632
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.670
Fall            : 5.670
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.424
Fall            : 5.424
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.560
Fall            : 5.560
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.295
Fall            : 5.295
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.107
Fall            : 6.107
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.348
Fall            : 5.348
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 7.097
Fall            : 7.097
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.986
Fall            : 6.986
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.410
Fall            : 5.410
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.348
Fall            : 5.348
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.650
Fall            : 5.650
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.832
Fall            : 5.832
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.179
Fall            : 6.179
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.675
Fall            : 5.675
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.755
Fall            : 5.755
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.710
Fall            : 6.710
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.352
Fall            : 4.352
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.045
Fall            : 5.045
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.655
Fall            : 5.304
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.088
Fall            : 5.088
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.509
Fall            : 4.509
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.720
Fall            : 5.720
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.352
Fall            : 4.352
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.299
Fall            : 5.299
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.478
Fall            : 5.478
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.825
Fall            : 5.825
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.646
Fall            : 6.485
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.312
Fall            : 5.312
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.440
Fall            : 6.440
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.229
Fall            : 6.229
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.899
Fall            : 5.899
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.593
Fall            : 5.593
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.576
Fall            : 5.576
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.580
Fall            : 5.580
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.312
Fall            : 5.312
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.626
Fall            : 5.626
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.401
Fall            : 5.401
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.150
Fall            : 6.150
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.145
Fall            : 5.145
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.964
Fall            : 6.964
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.853
Fall            : 6.853
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.422
Fall            : 6.422
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.145
Fall            : 5.145
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.550
Fall            : 5.550
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.732
Fall            : 5.732
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.079
Fall            : 6.079
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.563
Fall            : 5.563
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.643
Fall            : 5.643
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.577
Fall            : 6.577
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.352
Fall            : 4.352
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.045
Fall            : 5.045
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.304
Fall            : 5.655
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.088
Fall            : 5.088
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.509
Fall            : 4.509
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.720
Fall            : 5.720
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.352
Fall            : 4.352
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.299
Fall            : 5.299
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.478
Fall            : 5.478
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.825
Fall            : 5.825
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.485
Fall            : 5.646
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.312
Fall            : 5.312
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.440
Fall            : 6.440
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.229
Fall            : 6.229
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.899
Fall            : 5.899
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.593
Fall            : 5.593
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.576
Fall            : 5.576
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.580
Fall            : 5.580
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.312
Fall            : 5.312
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.626
Fall            : 5.626
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.401
Fall            : 5.401
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.150
Fall            : 6.150
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.145
Fall            : 5.145
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.964
Fall            : 6.964
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.853
Fall            : 6.853
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.422
Fall            : 6.422
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.145
Fall            : 5.145
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.550
Fall            : 5.550
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.732
Fall            : 5.732
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.079
Fall            : 6.079
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.563
Fall            : 5.563
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.643
Fall            : 5.643
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.577
Fall            : 6.577
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.182
Fall            : 8.182
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.182
Fall            : 8.182
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.215
Fall            : 8.215
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.485
Fall            : 8.485
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.798
Fall            : 8.798
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.804
Fall            : 8.804
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.965
Fall            : 8.965
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.937
Fall            : 8.937
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 10.097
Fall            : 10.097
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.974
Fall            : 8.974
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.664
Fall            : 8.664
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_BLANK_N
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.278
Fall            : 8.278
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.869
Fall            : 8.869
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.060
Fall            : 9.060
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.876
Fall            : 8.876
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.454
Fall            : 9.454
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.212
Fall            : 9.212
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.266
Fall            : 9.266
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.383
Fall            : 9.383
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.869
Fall            : 8.869
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.173
Fall            : 9.173
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.085
Fall            : 9.085
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.897
Fall            : 8.897
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 3.747
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.644
Fall            : 8.644
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.306
Fall            : 9.306
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.192
Fall            : 9.192
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.132
Fall            : 9.132
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.644
Fall            : 8.644
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.255
Fall            : 9.255
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.350
Fall            : 9.350
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 10.249
Fall            : 10.249
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.085
Fall            : 9.085
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.418
Fall            : 9.418
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.632
Fall            : 9.632
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.425
Fall            : 7.425
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.672
Fall            : 8.672
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.548
Fall            : 8.548
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.763
Fall            : 7.763
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.861
Fall            : 7.861
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.831
Fall            : 7.831
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.812
Fall            : 7.812
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.525
Fall            : 7.525
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.683
Fall            : 7.683
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.425
Fall            : 7.425
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.245
Fall            : 8.245
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 
Fall            : 3.747
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.572
Fall            : 7.572
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.976
Fall            : 8.976
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.971
Fall            : 8.971
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.087
Fall            : 8.087
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.866
Fall            : 7.866
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.572
Fall            : 7.572
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.857
Fall            : 7.857
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.043
Fall            : 8.043
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.686
Fall            : 7.686
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.769
Fall            : 7.769
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.772
Fall            : 8.772
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 2.585
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.802
Fall            : 7.802
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.017
Fall            : 8.017
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.802
Fall            : 7.802
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 9.368
Fall            : 9.368
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 9.846
Fall            : 9.846
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 10.039
Fall            : 10.039
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 9.828
Fall            : 9.828
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 9.777
Fall            : 9.777
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 9.938
Fall            : 9.938
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 10.200
Fall            : 10.200
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.277
Fall            : 8.277
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.595
Fall            : 7.595
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.023
Fall            : 8.023
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.869
Fall            : 7.869
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.208
Fall            : 8.208
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.041
Fall            : 8.041
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.029
Fall            : 8.029
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.170
Fall            : 8.170
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.016
Fall            : 8.016
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.998
Fall            : 7.998
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.002
Fall            : 8.002
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.595
Fall            : 7.595
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.616
Fall            : 7.616
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.092
Fall            : 8.092
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.851
Fall            : 7.851
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.105
Fall            : 8.105
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.616
Fall            : 7.616
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.099
Fall            : 8.099
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.406
Fall            : 8.406
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.722
Fall            : 8.722
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.119
Fall            : 8.119
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.046
Fall            : 8.046
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.898
Fall            : 7.898
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 
Fall            : 2.585
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 5.683
Fall            : 5.683
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 5.826
Fall            : 2.627
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 2.627
Fall            : 
Clock Edge      : Fall
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Propagation Delay                                                              ;
+--------------------------------------------------------------------------------+
Input Port  : AUD_DACLRCK
Output Port : ioB[5]
RR          : 3.092
RF          : 
FR          : 
FF          : 3.092

Input Port  : AUD_DACLRCK
Output Port : ioB[7]
RR          : 6.563
RF          : 6.563
FR          : 6.563
FF          : 6.563

Input Port  : AUD_DACLRCK
Output Port : oAUD_DACDAT
RR          : 6.443
RF          : 6.443
FR          : 6.443
FF          : 6.443

Input Port  : AUD_DACLRCK
Output Port : oLEDG[2]
RR          : 3.527
RF          : 
FR          : 
FF          : 3.527

Input Port  : AUD_DACLRCK
Output Port : oLEDG[4]
RR          : 6.965
RF          : 6.965
FR          : 6.965
FF          : 6.965

Input Port  : iSW[0]
Output Port : oAUD_DACDAT
RR          : 4.790
RF          : 4.790
FR          : 4.790
FF          : 4.790

Input Port  : iSW[0]
Output Port : oLEDR[0]
RR          : 6.403
RF          : 6.403
FR          : 6.403
FF          : 6.403

Input Port  : iSW[0]
Output Port : oLEDR[1]
RR          : 7.785
RF          : 7.785
FR          : 7.785
FF          : 7.785

Input Port  : iSW[0]
Output Port : oLEDR[2]
RR          : 7.772
RF          : 7.772
FR          : 7.772
FF          : 7.772

Input Port  : iSW[0]
Output Port : oLEDR[3]
RR          : 8.083
RF          : 8.083
FR          : 8.083
FF          : 8.083

Input Port  : iSW[0]
Output Port : oLEDR[4]
RR          : 8.124
RF          : 8.124
FR          : 8.124
FF          : 8.124

Input Port  : iSW[0]
Output Port : oLEDR[5]
RR          : 8.104
RF          : 8.104
FR          : 8.104
FF          : 8.104

Input Port  : iSW[0]
Output Port : oLEDR[6]
RR          : 7.080
RF          : 7.080
FR          : 7.080
FF          : 7.080

Input Port  : iSW[0]
Output Port : oLEDR[7]
RR          : 7.203
RF          : 7.203
FR          : 7.203
FF          : 7.203

Input Port  : iSW[0]
Output Port : oLEDR[8]
RR          : 7.206
RF          : 7.206
FR          : 7.206
FF          : 7.206

Input Port  : iSW[0]
Output Port : oLEDR[9]
RR          : 7.170
RF          : 7.170
FR          : 7.170
FF          : 7.170

Input Port  : iSW[0]
Output Port : oLEDR[10]
RR          : 6.690
RF          : 6.690
FR          : 6.690
FF          : 6.690

Input Port  : iSW[0]
Output Port : oLEDR[11]
RR          : 6.561
RF          : 6.561
FR          : 6.561
FF          : 6.561

Input Port  : iSW[0]
Output Port : oLEDR[12]
RR          : 7.241
RF          : 7.241
FR          : 7.241
FF          : 7.241

Input Port  : iSW[0]
Output Port : oLEDR[13]
RR          : 7.305
RF          : 7.305
FR          : 7.305
FF          : 7.305

Input Port  : iSW[0]
Output Port : oLEDR[14]
RR          : 7.585
RF          : 7.585
FR          : 7.585
FF          : 7.585

Input Port  : iSW[0]
Output Port : oVGA_B[0]
RR          : 7.420
RF          : 7.420
FR          : 7.420
FF          : 7.420

Input Port  : iSW[0]
Output Port : oVGA_B[1]
RR          : 7.949
RF          : 7.949
FR          : 7.949
FF          : 7.949

Input Port  : iSW[0]
Output Port : oVGA_B[2]
RR          : 7.342
RF          : 7.342
FR          : 7.342
FF          : 7.342

Input Port  : iSW[0]
Output Port : oVGA_B[3]
RR          : 7.820
RF          : 7.820
FR          : 7.820
FF          : 7.820

Input Port  : iSW[0]
Output Port : oVGA_B[4]
RR          : 8.013
RF          : 8.013
FR          : 8.013
FF          : 8.013

Input Port  : iSW[0]
Output Port : oVGA_B[5]
RR          : 7.802
RF          : 7.802
FR          : 7.802
FF          : 7.802

Input Port  : iSW[0]
Output Port : oVGA_B[6]
RR          : 7.751
RF          : 7.751
FR          : 7.751
FF          : 7.751

Input Port  : iSW[0]
Output Port : oVGA_B[7]
RR          : 7.912
RF          : 7.912
FR          : 7.912
FF          : 7.912

Input Port  : iSW[0]
Output Port : oVGA_B[8]
RR          : 8.174
RF          : 8.174
FR          : 8.174
FF          : 8.174

Input Port  : iSW[0]
Output Port : oVGA_B[9]
RR          : 8.469
RF          : 8.469
FR          : 8.469
FF          : 8.469

Input Port  : iSW[0]
Output Port : oVGA_G[0]
RR          : 7.303
RF          : 7.303
FR          : 7.303
FF          : 7.303

Input Port  : iSW[0]
Output Port : oVGA_G[1]
RR          : 7.230
RF          : 7.230
FR          : 7.230
FF          : 7.230

Input Port  : iSW[0]
Output Port : oVGA_G[2]
RR          : 7.637
RF          : 7.637
FR          : 7.637
FF          : 7.637

Input Port  : iSW[0]
Output Port : oVGA_G[3]
RR          : 7.475
RF          : 7.475
FR          : 7.475
FF          : 7.475

Input Port  : iSW[0]
Output Port : oVGA_G[4]
RR          : 7.583
RF          : 7.583
FR          : 7.583
FF          : 7.583

Input Port  : iSW[0]
Output Port : oVGA_G[5]
RR          : 7.497
RF          : 7.497
FR          : 7.497
FF          : 7.497

Input Port  : iSW[0]
Output Port : oVGA_G[6]
RR          : 6.983
RF          : 6.983
FR          : 6.983
FF          : 6.983

Input Port  : iSW[0]
Output Port : oVGA_G[7]
RR          : 7.438
RF          : 7.438
FR          : 7.438
FF          : 7.438

Input Port  : iSW[0]
Output Port : oVGA_G[8]
RR          : 7.220
RF          : 7.220
FR          : 7.220
FF          : 7.220

Input Port  : iSW[0]
Output Port : oVGA_G[9]
RR          : 6.614
RF          : 6.614
FR          : 6.614
FF          : 6.614

Input Port  : iSW[0]
Output Port : oVGA_R[0]
RR          : 7.776
RF          : 7.776
FR          : 7.776
FF          : 7.776

Input Port  : iSW[0]
Output Port : oVGA_R[1]
RR          : 7.595
RF          : 7.595
FR          : 7.595
FF          : 7.595

Input Port  : iSW[0]
Output Port : oVGA_R[2]
RR          : 7.087
RF          : 7.087
FR          : 7.087
FF          : 7.087

Input Port  : iSW[0]
Output Port : oVGA_R[3]
RR          : 6.700
RF          : 6.700
FR          : 6.700
FF          : 6.700

Input Port  : iSW[0]
Output Port : oVGA_R[4]
RR          : 7.217
RF          : 7.217
FR          : 7.217
FF          : 7.217

Input Port  : iSW[0]
Output Port : oVGA_R[5]
RR          : 7.420
RF          : 7.420
FR          : 7.420
FF          : 7.420

Input Port  : iSW[0]
Output Port : oVGA_R[6]
RR          : 8.449
RF          : 8.449
FR          : 8.449
FF          : 8.449

Input Port  : iSW[0]
Output Port : oVGA_R[7]
RR          : 7.033
RF          : 7.033
FR          : 7.033
FF          : 7.033

Input Port  : iSW[0]
Output Port : oVGA_R[8]
RR          : 7.659
RF          : 7.659
FR          : 7.659
FF          : 7.659

Input Port  : iSW[0]
Output Port : oVGA_R[9]
RR          : 7.036
RF          : 7.036
FR          : 7.036
FF          : 7.036

Input Port  : iSW[1]
Output Port : oLEDR[0]
RR          : 6.955
RF          : 6.955
FR          : 6.955
FF          : 6.955

Input Port  : iSW[1]
Output Port : oLEDR[1]
RR          : 7.878
RF          : 7.878
FR          : 7.878
FF          : 7.878

Input Port  : iSW[1]
Output Port : oLEDR[2]
RR          : 7.711
RF          : 7.711
FR          : 7.711
FF          : 7.711

Input Port  : iSW[1]
Output Port : oLEDR[3]
RR          : 8.081
RF          : 8.081
FR          : 8.081
FF          : 8.081

Input Port  : iSW[1]
Output Port : oLEDR[4]
RR          : 8.471
RF          : 8.471
FR          : 8.471
FF          : 8.471

Input Port  : iSW[1]
Output Port : oLEDR[5]
RR          : 8.382
RF          : 8.382
FR          : 8.382
FF          : 8.382

Input Port  : iSW[1]
Output Port : oLEDR[6]
RR          : 7.185
RF          : 7.185
FR          : 7.185
FF          : 7.185

Input Port  : iSW[1]
Output Port : oLEDR[7]
RR          : 7.553
RF          : 7.553
FR          : 7.553
FF          : 7.553

Input Port  : iSW[1]
Output Port : oLEDR[8]
RR          : 7.574
RF          : 7.574
FR          : 7.574
FF          : 7.574

Input Port  : iSW[1]
Output Port : oLEDR[9]
RR          : 7.158
RF          : 7.158
FR          : 7.158
FF          : 7.158

Input Port  : iSW[1]
Output Port : oLEDR[10]
RR          : 7.145
RF          : 7.145
FR          : 7.145
FF          : 7.145

Input Port  : iSW[1]
Output Port : oLEDR[11]
RR          : 7.064
RF          : 7.064
FR          : 7.064
FF          : 7.064

Input Port  : iSW[1]
Output Port : oLEDR[12]
RR          : 7.254
RF          : 7.254
FR          : 7.254
FF          : 7.254

Input Port  : iSW[1]
Output Port : oLEDR[13]
RR          : 7.573
RF          : 7.573
FR          : 7.573
FF          : 7.573

Input Port  : iSW[1]
Output Port : oLEDR[14]
RR          : 7.664
RF          : 7.664
FR          : 7.664
FF          : 7.664

Input Port  : iSW[1]
Output Port : oVGA_B[0]
RR          : 8.821
RF          : 8.821
FR          : 8.821
FF          : 8.821

Input Port  : iSW[1]
Output Port : oVGA_B[1]
RR          : 9.356
RF          : 9.356
FR          : 9.356
FF          : 9.356

Input Port  : iSW[1]
Output Port : oVGA_B[2]
RR          : 7.621
RF          : 7.621
FR          : 7.621
FF          : 7.621

Input Port  : iSW[1]
Output Port : oVGA_B[3]
RR          : 7.938
RF          : 7.938
FR          : 7.938
FF          : 7.938

Input Port  : iSW[1]
Output Port : oVGA_B[4]
RR          : 8.320
RF          : 8.320
FR          : 8.320
FF          : 8.320

Input Port  : iSW[1]
Output Port : oVGA_B[5]
RR          : 8.284
RF          : 8.284
FR          : 8.284
FF          : 8.284

Input Port  : iSW[1]
Output Port : oVGA_B[6]
RR          : 8.182
RF          : 8.182
FR          : 8.182
FF          : 8.182

Input Port  : iSW[1]
Output Port : oVGA_B[7]
RR          : 8.953
RF          : 8.953
FR          : 8.953
FF          : 8.953

Input Port  : iSW[1]
Output Port : oVGA_B[8]
RR          : 8.466
RF          : 8.466
FR          : 8.466
FF          : 8.466

Input Port  : iSW[1]
Output Port : oVGA_B[9]
RR          : 9.870
RF          : 9.870
FR          : 9.870
FF          : 9.870

Input Port  : iSW[1]
Output Port : oVGA_G[0]
RR          : 8.114
RF          : 8.114
FR          : 8.114
FF          : 8.114

Input Port  : iSW[1]
Output Port : oVGA_G[1]
RR          : 7.884
RF          : 7.884
FR          : 7.884
FF          : 7.884

Input Port  : iSW[1]
Output Port : oVGA_G[2]
RR          : 7.502
RF          : 7.502
FR          : 7.502
FF          : 7.502

Input Port  : iSW[1]
Output Port : oVGA_G[3]
RR          : 7.340
RF          : 7.340
FR          : 7.340
FF          : 7.340

Input Port  : iSW[1]
Output Port : oVGA_G[4]
RR          : 7.448
RF          : 7.448
FR          : 7.448
FF          : 7.448

Input Port  : iSW[1]
Output Port : oVGA_G[5]
RR          : 7.362
RF          : 7.362
FR          : 7.362
FF          : 7.362

Input Port  : iSW[1]
Output Port : oVGA_G[6]
RR          : 6.848
RF          : 6.848
FR          : 6.848
FF          : 6.848

Input Port  : iSW[1]
Output Port : oVGA_G[7]
RR          : 7.303
RF          : 7.303
FR          : 7.303
FF          : 7.303

Input Port  : iSW[1]
Output Port : oVGA_G[8]
RR          : 7.085
RF          : 7.085
FR          : 7.085
FF          : 7.085

Input Port  : iSW[1]
Output Port : oVGA_G[9]
RR          : 7.142
RF          : 7.142
FR          : 7.142
FF          : 7.142

Input Port  : iSW[1]
Output Port : oVGA_R[0]
RR          : 8.015
RF          : 8.015
FR          : 8.015
FF          : 8.015

Input Port  : iSW[1]
Output Port : oVGA_R[1]
RR          : 7.834
RF          : 7.834
FR          : 7.834
FF          : 7.834

Input Port  : iSW[1]
Output Port : oVGA_R[2]
RR          : 6.950
RF          : 6.950
FR          : 6.950
FF          : 6.950

Input Port  : iSW[1]
Output Port : oVGA_R[3]
RR          : 6.563
RF          : 6.563
FR          : 6.563
FF          : 6.563

Input Port  : iSW[1]
Output Port : oVGA_R[4]
RR          : 7.061
RF          : 7.061
FR          : 7.061
FF          : 7.061

Input Port  : iSW[1]
Output Port : oVGA_R[5]
RR          : 7.283
RF          : 7.283
FR          : 7.283
FF          : 7.283

Input Port  : iSW[1]
Output Port : oVGA_R[6]
RR          : 8.293
RF          : 8.293
FR          : 8.293
FF          : 8.293

Input Port  : iSW[1]
Output Port : oVGA_R[7]
RR          : 6.964
RF          : 6.964
FR          : 6.964
FF          : 6.964

Input Port  : iSW[1]
Output Port : oVGA_R[8]
RR          : 7.522
RF          : 7.522
FR          : 7.522
FF          : 7.522

Input Port  : iSW[1]
Output Port : oVGA_R[9]
RR          : 7.275
RF          : 7.275
FR          : 7.275
FF          : 7.275

Input Port  : iSW[2]
Output Port : oVGA_B[0]
RR          : 8.815
RF          : 8.815
FR          : 8.815
FF          : 8.815

Input Port  : iSW[2]
Output Port : oVGA_B[1]
RR          : 9.350
RF          : 9.350
FR          : 9.350
FF          : 9.350

Input Port  : iSW[2]
Output Port : oVGA_B[2]
RR          : 7.616
RF          : 7.616
FR          : 7.616
FF          : 7.616

Input Port  : iSW[2]
Output Port : oVGA_B[3]
RR          : 7.932
RF          : 7.932
FR          : 7.932
FF          : 7.932

Input Port  : iSW[2]
Output Port : oVGA_B[4]
RR          : 8.314
RF          : 8.314
FR          : 8.314
FF          : 8.314

Input Port  : iSW[2]
Output Port : oVGA_B[5]
RR          : 8.278
RF          : 8.278
FR          : 8.278
FF          : 8.278

Input Port  : iSW[2]
Output Port : oVGA_B[6]
RR          : 8.176
RF          : 8.176
FR          : 8.176
FF          : 8.176

Input Port  : iSW[2]
Output Port : oVGA_B[7]
RR          : 8.948
RF          : 8.948
FR          : 8.948
FF          : 8.948

Input Port  : iSW[2]
Output Port : oVGA_B[8]
RR          : 8.460
RF          : 8.460
FR          : 8.460
FF          : 8.460

Input Port  : iSW[2]
Output Port : oVGA_B[9]
RR          : 9.864
RF          : 9.864
FR          : 9.864
FF          : 9.864

Input Port  : iSW[2]
Output Port : oVGA_G[0]
RR          : 7.972
RF          : 7.972
FR          : 7.972
FF          : 7.972

Input Port  : iSW[2]
Output Port : oVGA_G[1]
RR          : 7.742
RF          : 7.742
FR          : 7.742
FF          : 7.742

Input Port  : iSW[2]
Output Port : oVGA_G[2]
RR          : 7.502
RF          : 7.502
FR          : 7.502
FF          : 7.502

Input Port  : iSW[2]
Output Port : oVGA_G[3]
RR          : 7.340
RF          : 7.340
FR          : 7.340
FF          : 7.340

Input Port  : iSW[2]
Output Port : oVGA_G[4]
RR          : 7.448
RF          : 7.448
FR          : 7.448
FF          : 7.448

Input Port  : iSW[2]
Output Port : oVGA_G[5]
RR          : 7.362
RF          : 7.362
FR          : 7.362
FF          : 7.362

Input Port  : iSW[2]
Output Port : oVGA_G[6]
RR          : 6.848
RF          : 6.848
FR          : 6.848
FF          : 6.848

Input Port  : iSW[2]
Output Port : oVGA_G[7]
RR          : 7.303
RF          : 7.303
FR          : 7.303
FF          : 7.303

Input Port  : iSW[2]
Output Port : oVGA_G[8]
RR          : 7.085
RF          : 7.085
FR          : 7.085
FF          : 7.085

Input Port  : iSW[2]
Output Port : oVGA_G[9]
RR          : 7.000
RF          : 7.000
FR          : 7.000
FF          : 7.000

Input Port  : iSW[2]
Output Port : oVGA_R[0]
RR          : 7.770
RF          : 7.770
FR          : 7.770
FF          : 7.770

Input Port  : iSW[2]
Output Port : oVGA_R[1]
RR          : 7.589
RF          : 7.589
FR          : 7.589
FF          : 7.589

Input Port  : iSW[2]
Output Port : oVGA_R[2]
RR          : 6.950
RF          : 6.950
FR          : 6.950
FF          : 6.950

Input Port  : iSW[2]
Output Port : oVGA_R[3]
RR          : 6.563
RF          : 6.563
FR          : 6.563
FF          : 6.563

Input Port  : iSW[2]
Output Port : oVGA_R[4]
RR          : 7.056
RF          : 7.056
FR          : 7.056
FF          : 7.056

Input Port  : iSW[2]
Output Port : oVGA_R[5]
RR          : 7.283
RF          : 7.283
FR          : 7.283
FF          : 7.283

Input Port  : iSW[2]
Output Port : oVGA_R[6]
RR          : 8.288
RF          : 8.288
FR          : 8.288
FF          : 8.288

Input Port  : iSW[2]
Output Port : oVGA_R[7]
RR          : 6.982
RF          : 6.982
FR          : 6.982
FF          : 6.982

Input Port  : iSW[2]
Output Port : oVGA_R[8]
RR          : 7.522
RF          : 7.522
FR          : 7.522
FF          : 7.522

Input Port  : iSW[2]
Output Port : oVGA_R[9]
RR          : 7.087
RF          : 7.087
FR          : 7.087
FF          : 7.087

Input Port  : iSW[3]
Output Port : oVGA_B[0]
RR          : 8.518
RF          : 8.518
FR          : 8.518
FF          : 8.518

Input Port  : iSW[3]
Output Port : oVGA_B[1]
RR          : 9.053
RF          : 9.053
FR          : 9.053
FF          : 9.053

Input Port  : iSW[3]
Output Port : oVGA_B[2]
RR          : 7.115
RF          : 7.115
FR          : 7.115
FF          : 7.115

Input Port  : iSW[3]
Output Port : oVGA_B[3]
RR          : 7.635
RF          : 7.635
FR          : 7.635
FF          : 7.635

Input Port  : iSW[3]
Output Port : oVGA_B[4]
RR          : 8.017
RF          : 8.017
FR          : 8.017
FF          : 8.017

Input Port  : iSW[3]
Output Port : oVGA_B[5]
RR          : 7.981
RF          : 7.981
FR          : 7.981
FF          : 7.981

Input Port  : iSW[3]
Output Port : oVGA_B[6]
RR          : 7.879
RF          : 7.879
FR          : 7.879
FF          : 7.879

Input Port  : iSW[3]
Output Port : oVGA_B[7]
RR          : 7.916
RF          : 7.916
FR          : 7.916
FF          : 7.916

Input Port  : iSW[3]
Output Port : oVGA_B[8]
RR          : 8.163
RF          : 8.163
FR          : 8.163
FF          : 8.163

Input Port  : iSW[3]
Output Port : oVGA_B[9]
RR          : 9.567
RF          : 9.567
FR          : 9.567
FF          : 9.567

Input Port  : iSW[3]
Output Port : oVGA_G[0]
RR          : 7.234
RF          : 7.234
FR          : 7.234
FF          : 7.234

Input Port  : iSW[3]
Output Port : oVGA_G[1]
RR          : 7.161
RF          : 7.161
FR          : 7.161
FF          : 7.161

Input Port  : iSW[3]
Output Port : oVGA_G[2]
RR          : 6.415
RF          : 6.415
FR          : 6.415
FF          : 6.415

Input Port  : iSW[3]
Output Port : oVGA_G[3]
RR          : 6.249
RF          : 6.249
FR          : 6.249
FF          : 6.249

Input Port  : iSW[3]
Output Port : oVGA_G[4]
RR          : 6.237
RF          : 6.237
FR          : 6.237
FF          : 6.237

Input Port  : iSW[3]
Output Port : oVGA_G[5]
RR          : 6.297
RF          : 6.297
FR          : 6.297
FF          : 6.297

Input Port  : iSW[3]
Output Port : oVGA_G[6]
RR          : 6.119
RF          : 6.119
FR          : 6.119
FF          : 6.119

Input Port  : iSW[3]
Output Port : oVGA_G[7]
RR          : 6.126
RF          : 6.126
FR          : 6.126
FF          : 6.126

Input Port  : iSW[3]
Output Port : oVGA_G[8]
RR          : 6.034
RF          : 6.034
FR          : 6.034
FF          : 6.034

Input Port  : iSW[3]
Output Port : oVGA_G[9]
RR          : 6.545
RF          : 6.545
FR          : 6.545
FF          : 6.545

Input Port  : iSW[3]
Output Port : oVGA_R[0]
RR          : 7.707
RF          : 7.707
FR          : 7.707
FF          : 7.707

Input Port  : iSW[3]
Output Port : oVGA_R[1]
RR          : 7.526
RF          : 7.526
FR          : 7.526
FF          : 7.526

Input Port  : iSW[3]
Output Port : oVGA_R[2]
RR          : 6.233
RF          : 6.233
FR          : 6.233
FF          : 6.233

Input Port  : iSW[3]
Output Port : oVGA_R[3]
RR          : 5.830
RF          : 5.830
FR          : 5.830
FF          : 5.830

Input Port  : iSW[3]
Output Port : oVGA_R[4]
RR          : 6.317
RF          : 6.317
FR          : 6.317
FF          : 6.317

Input Port  : iSW[3]
Output Port : oVGA_R[5]
RR          : 6.570
RF          : 6.570
FR          : 6.570
FF          : 6.570

Input Port  : iSW[3]
Output Port : oVGA_R[6]
RR          : 6.849
RF          : 6.849
FR          : 6.849
FF          : 6.849

Input Port  : iSW[3]
Output Port : oVGA_R[7]
RR          : 6.416
RF          : 6.416
FR          : 6.416
FF          : 6.416

Input Port  : iSW[3]
Output Port : oVGA_R[8]
RR          : 6.246
RF          : 6.246
FR          : 6.246
FF          : 6.246

Input Port  : iSW[3]
Output Port : oVGA_R[9]
RR          : 6.967
RF          : 6.967
FR          : 6.967
FF          : 6.967

Input Port  : iSW[4]
Output Port : oVGA_B[0]
RR          : 8.725
RF          : 8.725
FR          : 8.725
FF          : 8.725

Input Port  : iSW[4]
Output Port : oVGA_B[1]
RR          : 9.260
RF          : 9.260
FR          : 9.260
FF          : 9.260

Input Port  : iSW[4]
Output Port : oVGA_B[2]
RR          : 7.649
RF          : 7.649
FR          : 7.649
FF          : 7.649

Input Port  : iSW[4]
Output Port : oVGA_B[3]
RR          : 7.842
RF          : 7.842
FR          : 7.842
FF          : 7.842

Input Port  : iSW[4]
Output Port : oVGA_B[4]
RR          : 8.224
RF          : 8.224
FR          : 8.224
FF          : 8.224

Input Port  : iSW[4]
Output Port : oVGA_B[5]
RR          : 8.188
RF          : 8.188
FR          : 8.188
FF          : 8.188

Input Port  : iSW[4]
Output Port : oVGA_B[6]
RR          : 8.086
RF          : 8.086
FR          : 8.086
FF          : 8.086

Input Port  : iSW[4]
Output Port : oVGA_B[7]
RR          : 8.981
RF          : 8.981
FR          : 8.981
FF          : 8.981

Input Port  : iSW[4]
Output Port : oVGA_B[8]
RR          : 8.370
RF          : 8.370
FR          : 8.370
FF          : 8.370

Input Port  : iSW[4]
Output Port : oVGA_B[9]
RR          : 9.774
RF          : 9.774
FR          : 9.774
FF          : 9.774

Input Port  : iSW[4]
Output Port : oVGA_G[0]
RR          : 7.214
RF          : 7.214
FR          : 7.214
FF          : 7.214

Input Port  : iSW[4]
Output Port : oVGA_G[1]
RR          : 7.141
RF          : 7.141
FR          : 7.141
FF          : 7.141

Input Port  : iSW[4]
Output Port : oVGA_G[2]
RR          : 6.674
RF          : 6.674
FR          : 6.674
FF          : 6.674

Input Port  : iSW[4]
Output Port : oVGA_G[3]
RR          : 6.513
RF          : 6.513
FR          : 6.513
FF          : 6.513

Input Port  : iSW[4]
Output Port : oVGA_G[4]
RR          : 6.499
RF          : 6.499
FR          : 6.499
FF          : 6.499

Input Port  : iSW[4]
Output Port : oVGA_G[5]
RR          : 6.717
RF          : 6.717
FR          : 6.717
FF          : 6.717

Input Port  : iSW[4]
Output Port : oVGA_G[6]
RR          : 6.377
RF          : 6.377
FR          : 6.377
FF          : 6.377

Input Port  : iSW[4]
Output Port : oVGA_G[7]
RR          : 6.548
RF          : 6.548
FR          : 6.548
FF          : 6.548

Input Port  : iSW[4]
Output Port : oVGA_G[8]
RR          : 6.457
RF          : 6.457
FR          : 6.457
FF          : 6.457

Input Port  : iSW[4]
Output Port : oVGA_G[9]
RR          : 6.525
RF          : 6.525
FR          : 6.525
FF          : 6.525

Input Port  : iSW[4]
Output Port : oVGA_R[0]
RR          : 7.687
RF          : 7.687
FR          : 7.687
FF          : 7.687

Input Port  : iSW[4]
Output Port : oVGA_R[1]
RR          : 7.506
RF          : 7.506
FR          : 7.506
FF          : 7.506

Input Port  : iSW[4]
Output Port : oVGA_R[2]
RR          : 6.690
RF          : 6.690
FR          : 6.690
FF          : 6.690

Input Port  : iSW[4]
Output Port : oVGA_R[3]
RR          : 6.296
RF          : 6.296
FR          : 6.296
FF          : 6.296

Input Port  : iSW[4]
Output Port : oVGA_R[4]
RR          : 6.793
RF          : 6.793
FR          : 6.793
FF          : 6.793

Input Port  : iSW[4]
Output Port : oVGA_R[5]
RR          : 7.061
RF          : 7.061
FR          : 7.061
FF          : 7.061

Input Port  : iSW[4]
Output Port : oVGA_R[6]
RR          : 7.308
RF          : 7.308
FR          : 7.308
FF          : 7.308

Input Port  : iSW[4]
Output Port : oVGA_R[7]
RR          : 6.867
RF          : 6.867
FR          : 6.867
FF          : 6.867

Input Port  : iSW[4]
Output Port : oVGA_R[8]
RR          : 6.703
RF          : 6.703
FR          : 6.703
FF          : 6.703

Input Port  : iSW[4]
Output Port : oVGA_R[9]
RR          : 6.947
RF          : 6.947
FR          : 6.947
FF          : 6.947

Input Port  : iSW[16]
Output Port : ioB[7]
RR          : 7.132
RF          : 7.132
FR          : 7.132
FF          : 7.132

Input Port  : iSW[16]
Output Port : oAUD_DACDAT
RR          : 7.012
RF          : 7.012
FR          : 7.012
FF          : 7.012

Input Port  : iSW[16]
Output Port : oLEDG[4]
RR          : 7.534
RF          : 7.534
FR          : 7.534
FF          : 7.534

Input Port  : iSW[16]
Output Port : oLEDR[0]
RR          : 6.547
RF          : 6.547
FR          : 6.547
FF          : 6.547

Input Port  : iSW[16]
Output Port : oLEDR[1]
RR          : 7.929
RF          : 7.929
FR          : 7.929
FF          : 7.929

Input Port  : iSW[16]
Output Port : oLEDR[2]
RR          : 7.916
RF          : 7.916
FR          : 7.916
FF          : 7.916

Input Port  : iSW[16]
Output Port : oLEDR[3]
RR          : 8.227
RF          : 8.227
FR          : 8.227
FF          : 8.227

Input Port  : iSW[16]
Output Port : oLEDR[4]
RR          : 8.268
RF          : 8.268
FR          : 8.268
FF          : 8.268

Input Port  : iSW[16]
Output Port : oLEDR[5]
RR          : 8.248
RF          : 8.248
FR          : 8.248
FF          : 8.248

Input Port  : iSW[16]
Output Port : oLEDR[6]
RR          : 7.224
RF          : 7.224
FR          : 7.224
FF          : 7.224

Input Port  : iSW[16]
Output Port : oLEDR[7]
RR          : 7.347
RF          : 7.347
FR          : 7.347
FF          : 7.347

Input Port  : iSW[16]
Output Port : oLEDR[8]
RR          : 7.350
RF          : 7.350
FR          : 7.350
FF          : 7.350

Input Port  : iSW[16]
Output Port : oLEDR[9]
RR          : 7.314
RF          : 7.314
FR          : 7.314
FF          : 7.314

Input Port  : iSW[16]
Output Port : oLEDR[10]
RR          : 6.834
RF          : 6.834
FR          : 6.834
FF          : 6.834

Input Port  : iSW[16]
Output Port : oLEDR[11]
RR          : 6.705
RF          : 6.705
FR          : 6.705
FF          : 6.705

Input Port  : iSW[16]
Output Port : oLEDR[12]
RR          : 7.385
RF          : 7.385
FR          : 7.385
FF          : 7.385

Input Port  : iSW[16]
Output Port : oLEDR[13]
RR          : 7.449
RF          : 7.449
FR          : 7.449
FF          : 7.449

Input Port  : iSW[16]
Output Port : oLEDR[14]
RR          : 7.729
RF          : 7.729
FR          : 7.729
FF          : 7.729
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                      ;
+--------------------------------------------------------------------------------+
Input Port  : AUD_DACLRCK
Output Port : ioB[5]
RR          : 3.092
RF          : 
FR          : 
FF          : 3.092

Input Port  : AUD_DACLRCK
Output Port : ioB[7]
RR          : 5.651
RF          : 5.651
FR          : 5.651
FF          : 5.651

Input Port  : AUD_DACLRCK
Output Port : oAUD_DACDAT
RR          : 5.531
RF          : 5.531
FR          : 5.531
FF          : 5.531

Input Port  : AUD_DACLRCK
Output Port : oLEDG[2]
RR          : 3.527
RF          : 
FR          : 
FF          : 3.527

Input Port  : AUD_DACLRCK
Output Port : oLEDG[4]
RR          : 6.053
RF          : 6.053
FR          : 6.053
FF          : 6.053

Input Port  : iSW[0]
Output Port : oAUD_DACDAT
RR          : 4.790
RF          : 4.790
FR          : 4.790
FF          : 4.790

Input Port  : iSW[0]
Output Port : oLEDR[0]
RR          : 6.001
RF          : 6.001
FR          : 6.001
FF          : 6.001

Input Port  : iSW[0]
Output Port : oLEDR[1]
RR          : 7.083
RF          : 7.083
FR          : 7.083
FF          : 7.083

Input Port  : iSW[0]
Output Port : oLEDR[2]
RR          : 7.067
RF          : 7.067
FR          : 7.067
FF          : 7.067

Input Port  : iSW[0]
Output Port : oLEDR[3]
RR          : 7.376
RF          : 7.376
FR          : 7.376
FF          : 7.376

Input Port  : iSW[0]
Output Port : oLEDR[4]
RR          : 7.564
RF          : 7.564
FR          : 7.564
FF          : 7.564

Input Port  : iSW[0]
Output Port : oLEDR[5]
RR          : 7.546
RF          : 7.546
FR          : 7.546
FF          : 7.546

Input Port  : iSW[0]
Output Port : oLEDR[6]
RR          : 6.651
RF          : 6.651
FR          : 6.651
FF          : 6.651

Input Port  : iSW[0]
Output Port : oLEDR[7]
RR          : 6.504
RF          : 6.504
FR          : 6.504
FF          : 6.504

Input Port  : iSW[0]
Output Port : oLEDR[8]
RR          : 6.781
RF          : 6.781
FR          : 6.781
FF          : 6.781

Input Port  : iSW[0]
Output Port : oLEDR[9]
RR          : 6.476
RF          : 6.476
FR          : 6.476
FF          : 6.476

Input Port  : iSW[0]
Output Port : oLEDR[10]
RR          : 6.048
RF          : 6.048
FR          : 6.048
FF          : 6.048

Input Port  : iSW[0]
Output Port : oLEDR[11]
RR          : 6.058
RF          : 6.058
FR          : 6.058
FF          : 6.058

Input Port  : iSW[0]
Output Port : oLEDR[12]
RR          : 6.657
RF          : 6.657
FR          : 6.657
FF          : 6.657

Input Port  : iSW[0]
Output Port : oLEDR[13]
RR          : 6.733
RF          : 6.733
FR          : 6.733
FF          : 6.733

Input Port  : iSW[0]
Output Port : oLEDR[14]
RR          : 6.859
RF          : 6.859
FR          : 6.859
FF          : 6.859

Input Port  : iSW[0]
Output Port : oVGA_B[0]
RR          : 5.910
RF          : 5.910
FR          : 5.910
FF          : 5.910

Input Port  : iSW[0]
Output Port : oVGA_B[1]
RR          : 5.760
RF          : 5.760
FR          : 5.760
FF          : 5.760

Input Port  : iSW[0]
Output Port : oVGA_B[2]
RR          : 5.691
RF          : 5.691
FR          : 5.691
FF          : 5.691

Input Port  : iSW[0]
Output Port : oVGA_B[3]
RR          : 6.209
RF          : 6.209
FR          : 6.209
FF          : 6.209

Input Port  : iSW[0]
Output Port : oVGA_B[4]
RR          : 6.698
RF          : 6.698
FR          : 6.698
FF          : 6.698

Input Port  : iSW[0]
Output Port : oVGA_B[5]
RR          : 6.591
RF          : 6.591
FR          : 6.591
FF          : 6.591

Input Port  : iSW[0]
Output Port : oVGA_B[6]
RR          : 6.677
RF          : 6.677
FR          : 6.677
FF          : 6.677

Input Port  : iSW[0]
Output Port : oVGA_B[7]
RR          : 6.144
RF          : 6.144
FR          : 6.144
FF          : 6.144

Input Port  : iSW[0]
Output Port : oVGA_B[8]
RR          : 6.964
RF          : 6.964
FR          : 6.964
FF          : 6.964

Input Port  : iSW[0]
Output Port : oVGA_B[9]
RR          : 6.095
RF          : 6.095
FR          : 6.095
FF          : 6.095

Input Port  : iSW[0]
Output Port : oVGA_G[0]
RR          : 6.718
RF          : 6.718
FR          : 6.718
FF          : 6.718

Input Port  : iSW[0]
Output Port : oVGA_G[1]
RR          : 6.457
RF          : 6.457
FR          : 6.457
FF          : 6.457

Input Port  : iSW[0]
Output Port : oVGA_G[2]
RR          : 6.025
RF          : 6.025
FR          : 6.025
FF          : 6.025

Input Port  : iSW[0]
Output Port : oVGA_G[3]
RR          : 5.858
RF          : 5.858
FR          : 5.858
FF          : 5.858

Input Port  : iSW[0]
Output Port : oVGA_G[4]
RR          : 5.846
RF          : 5.846
FR          : 5.846
FF          : 5.846

Input Port  : iSW[0]
Output Port : oVGA_G[5]
RR          : 5.987
RF          : 5.987
FR          : 5.987
FF          : 5.987

Input Port  : iSW[0]
Output Port : oVGA_G[6]
RR          : 5.833
RF          : 5.833
FR          : 5.833
FF          : 5.833

Input Port  : iSW[0]
Output Port : oVGA_G[7]
RR          : 5.815
RF          : 5.815
FR          : 5.815
FF          : 5.815

Input Port  : iSW[0]
Output Port : oVGA_G[8]
RR          : 5.819
RF          : 5.819
FR          : 5.819
FF          : 5.819

Input Port  : iSW[0]
Output Port : oVGA_G[9]
RR          : 6.256
RF          : 6.256
FR          : 6.256
FF          : 6.256

Input Port  : iSW[0]
Output Port : oVGA_R[0]
RR          : 6.975
RF          : 6.975
FR          : 6.975
FF          : 6.975

Input Port  : iSW[0]
Output Port : oVGA_R[1]
RR          : 6.864
RF          : 6.864
FR          : 6.864
FF          : 6.864

Input Port  : iSW[0]
Output Port : oVGA_R[2]
RR          : 6.051
RF          : 6.051
FR          : 6.051
FF          : 6.051

Input Port  : iSW[0]
Output Port : oVGA_R[3]
RR          : 5.562
RF          : 5.562
FR          : 5.562
FF          : 5.562

Input Port  : iSW[0]
Output Port : oVGA_R[4]
RR          : 6.045
RF          : 6.045
FR          : 6.045
FF          : 6.045

Input Port  : iSW[0]
Output Port : oVGA_R[5]
RR          : 6.352
RF          : 6.352
FR          : 6.352
FF          : 6.352

Input Port  : iSW[0]
Output Port : oVGA_R[6]
RR          : 6.668
RF          : 6.668
FR          : 6.668
FF          : 6.668

Input Port  : iSW[0]
Output Port : oVGA_R[7]
RR          : 6.065
RF          : 6.065
FR          : 6.065
FF          : 6.065

Input Port  : iSW[0]
Output Port : oVGA_R[8]
RR          : 5.992
RF          : 5.992
FR          : 5.992
FF          : 5.992

Input Port  : iSW[0]
Output Port : oVGA_R[9]
RR          : 6.819
RF          : 6.819
FR          : 6.819
FF          : 6.819

Input Port  : iSW[1]
Output Port : oLEDR[0]
RR          : 5.976
RF          : 5.976
FR          : 5.976
FF          : 5.976

Input Port  : iSW[1]
Output Port : oLEDR[1]
RR          : 6.535
RF          : 6.535
FR          : 6.535
FF          : 6.535

Input Port  : iSW[1]
Output Port : oLEDR[2]
RR          : 6.437
RF          : 6.437
FR          : 6.437
FF          : 6.437

Input Port  : iSW[1]
Output Port : oLEDR[3]
RR          : 6.743
RF          : 6.743
FR          : 6.743
FF          : 6.743

Input Port  : iSW[1]
Output Port : oLEDR[4]
RR          : 6.829
RF          : 6.829
FR          : 6.829
FF          : 6.829

Input Port  : iSW[1]
Output Port : oLEDR[5]
RR          : 6.901
RF          : 6.901
FR          : 6.901
FF          : 6.901

Input Port  : iSW[1]
Output Port : oLEDR[6]
RR          : 5.948
RF          : 5.948
FR          : 5.948
FF          : 5.948

Input Port  : iSW[1]
Output Port : oLEDR[7]
RR          : 5.762
RF          : 5.762
FR          : 5.762
FF          : 5.762

Input Port  : iSW[1]
Output Port : oLEDR[8]
RR          : 6.381
RF          : 6.381
FR          : 6.381
FF          : 6.381

Input Port  : iSW[1]
Output Port : oLEDR[9]
RR          : 6.174
RF          : 6.174
FR          : 6.174
FF          : 6.174

Input Port  : iSW[1]
Output Port : oLEDR[10]
RR          : 5.915
RF          : 5.915
FR          : 5.915
FF          : 5.915

Input Port  : iSW[1]
Output Port : oLEDR[11]
RR          : 5.327
RF          : 5.327
FR          : 5.327
FF          : 5.327

Input Port  : iSW[1]
Output Port : oLEDR[12]
RR          : 6.152
RF          : 6.152
FR          : 6.152
FF          : 6.152

Input Port  : iSW[1]
Output Port : oLEDR[13]
RR          : 6.234
RF          : 6.234
FR          : 6.234
FF          : 6.234

Input Port  : iSW[1]
Output Port : oLEDR[14]
RR          : 6.426
RF          : 6.426
FR          : 6.426
FF          : 6.426

Input Port  : iSW[1]
Output Port : oVGA_B[0]
RR          : 5.845
RF          : 5.845
FR          : 5.845
FF          : 5.845

Input Port  : iSW[1]
Output Port : oVGA_B[1]
RR          : 5.820
RF          : 5.820
FR          : 5.820
FF          : 5.820

Input Port  : iSW[1]
Output Port : oVGA_B[2]
RR          : 6.036
RF          : 6.036
FR          : 6.036
FF          : 6.036

Input Port  : iSW[1]
Output Port : oVGA_B[3]
RR          : 6.135
RF          : 6.135
FR          : 6.135
FF          : 6.135

Input Port  : iSW[1]
Output Port : oVGA_B[4]
RR          : 6.160
RF          : 6.160
FR          : 6.160
FF          : 6.160

Input Port  : iSW[1]
Output Port : oVGA_B[5]
RR          : 6.062
RF          : 6.062
FR          : 6.062
FF          : 6.062

Input Port  : iSW[1]
Output Port : oVGA_B[6]
RR          : 6.279
RF          : 6.279
FR          : 6.279
FF          : 6.279

Input Port  : iSW[1]
Output Port : oVGA_B[7]
RR          : 7.209
RF          : 7.209
FR          : 7.209
FF          : 7.209

Input Port  : iSW[1]
Output Port : oVGA_B[8]
RR          : 6.390
RF          : 6.390
FR          : 6.390
FF          : 6.390

Input Port  : iSW[1]
Output Port : oVGA_B[9]
RR          : 6.178
RF          : 6.178
FR          : 6.178
FF          : 6.178

Input Port  : iSW[1]
Output Port : oVGA_G[0]
RR          : 6.442
RF          : 6.442
FR          : 6.442
FF          : 6.442

Input Port  : iSW[1]
Output Port : oVGA_G[1]
RR          : 6.318
RF          : 6.318
FR          : 6.318
FF          : 6.318

Input Port  : iSW[1]
Output Port : oVGA_G[2]
RR          : 5.725
RF          : 6.444
FR          : 6.444
FF          : 5.725

Input Port  : iSW[1]
Output Port : oVGA_G[3]
RR          : 5.647
RF          : 6.299
FR          : 6.299
FF          : 5.647

Input Port  : iSW[1]
Output Port : oVGA_G[4]
RR          : 5.662
RF          : 6.311
FR          : 6.311
FF          : 5.662

Input Port  : iSW[1]
Output Port : oVGA_G[5]
RR          : 5.550
RF          : 6.349
FR          : 6.349
FF          : 5.550

Input Port  : iSW[1]
Output Port : oVGA_G[6]
RR          : 5.340
RF          : 6.149
FR          : 6.149
FF          : 5.340

Input Port  : iSW[1]
Output Port : oVGA_G[7]
RR          : 5.430
RF          : 6.239
FR          : 6.239
FF          : 5.430

Input Port  : iSW[1]
Output Port : oVGA_G[8]
RR          : 5.326
RF          : 5.974
FR          : 5.974
FF          : 5.326

Input Port  : iSW[1]
Output Port : oVGA_G[9]
RR          : 6.078
RF          : 6.118
FR          : 6.118
FF          : 6.078

Input Port  : iSW[1]
Output Port : oVGA_R[0]
RR          : 6.576
RF          : 6.576
FR          : 6.576
FF          : 6.576

Input Port  : iSW[1]
Output Port : oVGA_R[1]
RR          : 6.455
RF          : 6.455
FR          : 6.455
FF          : 6.455

Input Port  : iSW[1]
Output Port : oVGA_R[2]
RR          : 5.941
RF          : 6.451
FR          : 6.451
FF          : 5.941

Input Port  : iSW[1]
Output Port : oVGA_R[3]
RR          : 5.358
RF          : 5.987
FR          : 5.987
FF          : 5.358

Input Port  : iSW[1]
Output Port : oVGA_R[4]
RR          : 5.841
RF          : 6.469
FR          : 6.469
FF          : 5.841

Input Port  : iSW[1]
Output Port : oVGA_R[5]
RR          : 6.158
RF          : 6.670
FR          : 6.670
FF          : 6.158

Input Port  : iSW[1]
Output Port : oVGA_R[6]
RR          : 6.481
RF          : 6.990
FR          : 6.990
FF          : 6.481

Input Port  : iSW[1]
Output Port : oVGA_R[7]
RR          : 5.861
RF          : 6.489
FR          : 6.489
FF          : 5.861

Input Port  : iSW[1]
Output Port : oVGA_R[8]
RR          : 5.924
RF          : 6.432
FR          : 6.432
FF          : 5.924

Input Port  : iSW[1]
Output Port : oVGA_R[9]
RR          : 6.528
RF          : 6.528
FR          : 6.528
FF          : 6.528

Input Port  : iSW[2]
Output Port : oVGA_B[0]
RR          : 5.845
RF          : 5.845
FR          : 5.845
FF          : 5.845

Input Port  : iSW[2]
Output Port : oVGA_B[1]
RR          : 5.820
RF          : 5.820
FR          : 5.820
FF          : 5.820

Input Port  : iSW[2]
Output Port : oVGA_B[2]
RR          : 6.037
RF          : 6.037
FR          : 6.037
FF          : 6.037

Input Port  : iSW[2]
Output Port : oVGA_B[3]
RR          : 6.130
RF          : 6.130
FR          : 6.130
FF          : 6.130

Input Port  : iSW[2]
Output Port : oVGA_B[4]
RR          : 6.155
RF          : 6.155
FR          : 6.155
FF          : 6.155

Input Port  : iSW[2]
Output Port : oVGA_B[5]
RR          : 6.057
RF          : 6.057
FR          : 6.057
FF          : 6.057

Input Port  : iSW[2]
Output Port : oVGA_B[6]
RR          : 6.274
RF          : 6.274
FR          : 6.274
FF          : 6.274

Input Port  : iSW[2]
Output Port : oVGA_B[7]
RR          : 7.204
RF          : 7.204
FR          : 7.204
FF          : 7.204

Input Port  : iSW[2]
Output Port : oVGA_B[8]
RR          : 6.385
RF          : 6.385
FR          : 6.385
FF          : 6.385

Input Port  : iSW[2]
Output Port : oVGA_B[9]
RR          : 6.178
RF          : 6.178
FR          : 6.178
FF          : 6.178

Input Port  : iSW[2]
Output Port : oVGA_G[0]
RR          : 6.300
RF          : 6.300
FR          : 6.300
FF          : 6.300

Input Port  : iSW[2]
Output Port : oVGA_G[1]
RR          : 6.176
RF          : 6.176
FR          : 6.176
FF          : 6.176

Input Port  : iSW[2]
Output Port : oVGA_G[2]
RR          : 5.386
RF          : 6.439
FR          : 6.439
FF          : 5.386

Input Port  : iSW[2]
Output Port : oVGA_G[3]
RR          : 5.308
RF          : 6.294
FR          : 6.294
FF          : 5.308

Input Port  : iSW[2]
Output Port : oVGA_G[4]
RR          : 5.323
RF          : 6.306
FR          : 6.306
FF          : 5.323

Input Port  : iSW[2]
Output Port : oVGA_G[5]
RR          : 5.211
RF          : 6.344
FR          : 6.344
FF          : 5.211

Input Port  : iSW[2]
Output Port : oVGA_G[6]
RR          : 5.001
RF          : 6.144
FR          : 6.144
FF          : 5.001

Input Port  : iSW[2]
Output Port : oVGA_G[7]
RR          : 5.091
RF          : 6.234
FR          : 6.234
FF          : 5.091

Input Port  : iSW[2]
Output Port : oVGA_G[8]
RR          : 4.987
RF          : 5.969
FR          : 5.969
FF          : 4.987

Input Port  : iSW[2]
Output Port : oVGA_G[9]
RR          : 5.976
RF          : 5.976
FR          : 5.976
FF          : 5.976

Input Port  : iSW[2]
Output Port : oVGA_R[0]
RR          : 6.472
RF          : 6.472
FR          : 6.472
FF          : 6.472

Input Port  : iSW[2]
Output Port : oVGA_R[1]
RR          : 6.351
RF          : 6.351
FR          : 6.351
FF          : 6.351

Input Port  : iSW[2]
Output Port : oVGA_R[2]
RR          : 5.619
RF          : 6.446
FR          : 6.446
FF          : 5.619

Input Port  : iSW[2]
Output Port : oVGA_R[3]
RR          : 5.036
RF          : 5.982
FR          : 5.982
FF          : 5.036

Input Port  : iSW[2]
Output Port : oVGA_R[4]
RR          : 5.519
RF          : 6.464
FR          : 6.464
FF          : 5.519

Input Port  : iSW[2]
Output Port : oVGA_R[5]
RR          : 5.836
RF          : 6.665
FR          : 6.665
FF          : 5.836

Input Port  : iSW[2]
Output Port : oVGA_R[6]
RR          : 6.159
RF          : 6.985
FR          : 6.985
FF          : 6.159

Input Port  : iSW[2]
Output Port : oVGA_R[7]
RR          : 5.539
RF          : 6.484
FR          : 6.484
FF          : 5.539

Input Port  : iSW[2]
Output Port : oVGA_R[8]
RR          : 5.602
RF          : 6.427
FR          : 6.427
FF          : 5.602

Input Port  : iSW[2]
Output Port : oVGA_R[9]
RR          : 6.386
RF          : 6.386
FR          : 6.386
FF          : 6.386

Input Port  : iSW[3]
Output Port : oVGA_B[0]
RR          : 5.536
RF          : 5.492
FR          : 5.492
FF          : 5.536

Input Port  : iSW[3]
Output Port : oVGA_B[1]
RR          : 5.511
RF          : 5.511
FR          : 5.511
FF          : 5.511

Input Port  : iSW[3]
Output Port : oVGA_B[2]
RR          : 5.738
RF          : 5.738
FR          : 5.738
FF          : 5.738

Input Port  : iSW[3]
Output Port : oVGA_B[3]
RR          : 5.831
RF          : 5.831
FR          : 5.831
FF          : 5.831

Input Port  : iSW[3]
Output Port : oVGA_B[4]
RR          : 5.856
RF          : 5.856
FR          : 5.856
FF          : 5.856

Input Port  : iSW[3]
Output Port : oVGA_B[5]
RR          : 5.758
RF          : 5.758
FR          : 5.758
FF          : 5.758

Input Port  : iSW[3]
Output Port : oVGA_B[6]
RR          : 5.975
RF          : 5.975
FR          : 5.975
FF          : 5.975

Input Port  : iSW[3]
Output Port : oVGA_B[7]
RR          : 6.905
RF          : 6.905
FR          : 6.905
FF          : 6.905

Input Port  : iSW[3]
Output Port : oVGA_B[8]
RR          : 6.086
RF          : 6.086
FR          : 6.086
FF          : 6.086

Input Port  : iSW[3]
Output Port : oVGA_B[9]
RR          : 5.869
RF          : 5.869
FR          : 5.869
FF          : 5.869

Input Port  : iSW[3]
Output Port : oVGA_G[0]
RR          : 6.615
RF          : 6.302
FR          : 6.302
FF          : 6.615

Input Port  : iSW[3]
Output Port : oVGA_G[1]
RR          : 6.351
RF          : 6.205
FR          : 6.205
FF          : 6.351

Input Port  : iSW[3]
Output Port : oVGA_G[2]
RR          : 5.381
RF          : 5.381
FR          : 5.381
FF          : 5.381

Input Port  : iSW[3]
Output Port : oVGA_G[3]
RR          : 5.236
RF          : 5.236
FR          : 5.236
FF          : 5.236

Input Port  : iSW[3]
Output Port : oVGA_G[4]
RR          : 5.248
RF          : 5.248
FR          : 5.248
FF          : 5.248

Input Port  : iSW[3]
Output Port : oVGA_G[5]
RR          : 5.286
RF          : 5.286
FR          : 5.286
FF          : 5.286

Input Port  : iSW[3]
Output Port : oVGA_G[6]
RR          : 5.086
RF          : 5.086
FR          : 5.086
FF          : 5.086

Input Port  : iSW[3]
Output Port : oVGA_G[7]
RR          : 5.176
RF          : 5.176
FR          : 5.176
FF          : 5.176

Input Port  : iSW[3]
Output Port : oVGA_G[8]
RR          : 4.911
RF          : 4.911
FR          : 4.911
FF          : 4.911

Input Port  : iSW[3]
Output Port : oVGA_G[9]
RR          : 5.961
RF          : 5.775
FR          : 5.775
FF          : 5.961

Input Port  : iSW[3]
Output Port : oVGA_R[0]
RR          : 6.515
RF          : 6.278
FR          : 6.278
FF          : 6.515

Input Port  : iSW[3]
Output Port : oVGA_R[1]
RR          : 6.485
RF          : 6.297
FR          : 6.297
FF          : 6.485

Input Port  : iSW[3]
Output Port : oVGA_R[2]
RR          : 5.988
RF          : 5.988
FR          : 5.988
FF          : 5.988

Input Port  : iSW[3]
Output Port : oVGA_R[3]
RR          : 5.524
RF          : 5.524
FR          : 5.524
FF          : 5.524

Input Port  : iSW[3]
Output Port : oVGA_R[4]
RR          : 6.006
RF          : 6.006
FR          : 6.006
FF          : 6.006

Input Port  : iSW[3]
Output Port : oVGA_R[5]
RR          : 6.207
RF          : 6.207
FR          : 6.207
FF          : 6.207

Input Port  : iSW[3]
Output Port : oVGA_R[6]
RR          : 6.527
RF          : 6.527
FR          : 6.527
FF          : 6.527

Input Port  : iSW[3]
Output Port : oVGA_R[7]
RR          : 6.026
RF          : 6.026
FR          : 6.026
FF          : 6.026

Input Port  : iSW[3]
Output Port : oVGA_R[8]
RR          : 5.969
RF          : 5.969
FR          : 5.969
FF          : 5.969

Input Port  : iSW[3]
Output Port : oVGA_R[9]
RR          : 6.656
RF          : 6.453
FR          : 6.453
FF          : 6.656

Input Port  : iSW[4]
Output Port : oVGA_B[0]
RR          : 5.758
RF          : 5.758
FR          : 5.758
FF          : 5.758

Input Port  : iSW[4]
Output Port : oVGA_B[1]
RR          : 5.733
RF          : 5.733
FR          : 5.733
FF          : 5.733

Input Port  : iSW[4]
Output Port : oVGA_B[2]
RR          : 5.960
RF          : 5.960
FR          : 5.960
FF          : 5.960

Input Port  : iSW[4]
Output Port : oVGA_B[3]
RR          : 6.044
RF          : 6.044
FR          : 6.044
FF          : 6.044

Input Port  : iSW[4]
Output Port : oVGA_B[4]
RR          : 6.069
RF          : 6.069
FR          : 6.069
FF          : 6.069

Input Port  : iSW[4]
Output Port : oVGA_B[5]
RR          : 5.971
RF          : 5.971
FR          : 5.971
FF          : 5.971

Input Port  : iSW[4]
Output Port : oVGA_B[6]
RR          : 6.188
RF          : 6.188
FR          : 6.188
FF          : 6.188

Input Port  : iSW[4]
Output Port : oVGA_B[7]
RR          : 7.118
RF          : 7.118
FR          : 7.118
FF          : 7.118

Input Port  : iSW[4]
Output Port : oVGA_B[8]
RR          : 6.299
RF          : 6.299
FR          : 6.299
FF          : 6.299

Input Port  : iSW[4]
Output Port : oVGA_B[9]
RR          : 6.091
RF          : 6.091
FR          : 6.091
FF          : 6.091

Input Port  : iSW[4]
Output Port : oVGA_G[0]
RR          : 6.509
RF          : 6.629
FR          : 6.629
FF          : 6.509

Input Port  : iSW[4]
Output Port : oVGA_G[1]
RR          : 6.368
RF          : 6.368
FR          : 6.368
FF          : 6.368

Input Port  : iSW[4]
Output Port : oVGA_G[2]
RR          : 5.532
RF          : 6.472
FR          : 6.472
FF          : 5.532

Input Port  : iSW[4]
Output Port : oVGA_G[3]
RR          : 5.454
RF          : 6.327
FR          : 6.327
FF          : 5.454

Input Port  : iSW[4]
Output Port : oVGA_G[4]
RR          : 5.469
RF          : 6.339
FR          : 6.339
FF          : 5.469

Input Port  : iSW[4]
Output Port : oVGA_G[5]
RR          : 5.357
RF          : 6.377
FR          : 6.377
FF          : 5.357

Input Port  : iSW[4]
Output Port : oVGA_G[6]
RR          : 5.147
RF          : 6.177
FR          : 6.177
FF          : 5.147

Input Port  : iSW[4]
Output Port : oVGA_G[7]
RR          : 5.237
RF          : 6.267
FR          : 6.267
FF          : 5.237

Input Port  : iSW[4]
Output Port : oVGA_G[8]
RR          : 5.133
RF          : 6.002
FR          : 6.002
FF          : 5.133

Input Port  : iSW[4]
Output Port : oVGA_G[9]
RR          : 5.982
RF          : 6.167
FR          : 6.167
FF          : 5.982

Input Port  : iSW[4]
Output Port : oVGA_R[0]
RR          : 6.485
RF          : 6.737
FR          : 6.737
FF          : 6.485

Input Port  : iSW[4]
Output Port : oVGA_R[1]
RR          : 6.504
RF          : 6.707
FR          : 6.707
FF          : 6.504

Input Port  : iSW[4]
Output Port : oVGA_R[2]
RR          : 5.809
RF          : 6.453
FR          : 6.453
FF          : 5.809

Input Port  : iSW[4]
Output Port : oVGA_R[3]
RR          : 5.226
RF          : 6.015
FR          : 6.015
FF          : 5.226

Input Port  : iSW[4]
Output Port : oVGA_R[4]
RR          : 5.709
RF          : 6.497
FR          : 6.497
FF          : 5.709

Input Port  : iSW[4]
Output Port : oVGA_R[5]
RR          : 6.026
RF          : 6.698
FR          : 6.698
FF          : 6.026

Input Port  : iSW[4]
Output Port : oVGA_R[6]
RR          : 6.349
RF          : 7.018
FR          : 7.018
FF          : 6.349

Input Port  : iSW[4]
Output Port : oVGA_R[7]
RR          : 5.729
RF          : 6.517
FR          : 6.517
FF          : 5.729

Input Port  : iSW[4]
Output Port : oVGA_R[8]
RR          : 5.792
RF          : 6.460
FR          : 6.460
FF          : 5.792

Input Port  : iSW[4]
Output Port : oVGA_R[9]
RR          : 6.662
RF          : 6.675
FR          : 6.675
FF          : 6.662

Input Port  : iSW[16]
Output Port : ioB[7]
RR          : 5.778
RF          : 5.778
FR          : 5.778
FF          : 5.778

Input Port  : iSW[16]
Output Port : oAUD_DACDAT
RR          : 5.658
RF          : 5.658
FR          : 5.658
FF          : 5.658

Input Port  : iSW[16]
Output Port : oLEDG[4]
RR          : 6.180
RF          : 6.180
FR          : 6.180
FF          : 6.180

Input Port  : iSW[16]
Output Port : oLEDR[0]
RR          : 5.790
RF          : 5.790
FR          : 5.790
FF          : 5.790

Input Port  : iSW[16]
Output Port : oLEDR[1]
RR          : 6.218
RF          : 6.218
FR          : 6.218
FF          : 6.218

Input Port  : iSW[16]
Output Port : oLEDR[2]
RR          : 6.449
RF          : 6.449
FR          : 6.449
FF          : 6.449

Input Port  : iSW[16]
Output Port : oLEDR[3]
RR          : 6.675
RF          : 6.675
FR          : 6.675
FF          : 6.675

Input Port  : iSW[16]
Output Port : oLEDR[4]
RR          : 7.009
RF          : 7.009
FR          : 7.009
FF          : 7.009

Input Port  : iSW[16]
Output Port : oLEDR[5]
RR          : 6.403
RF          : 6.403
FR          : 6.403
FF          : 6.403

Input Port  : iSW[16]
Output Port : oLEDR[6]
RR          : 6.088
RF          : 6.088
FR          : 6.088
FF          : 6.088

Input Port  : iSW[16]
Output Port : oLEDR[7]
RR          : 5.692
RF          : 5.692
FR          : 5.692
FF          : 5.692

Input Port  : iSW[16]
Output Port : oLEDR[8]
RR          : 6.055
RF          : 6.055
FR          : 6.055
FF          : 6.055

Input Port  : iSW[16]
Output Port : oLEDR[9]
RR          : 5.630
RF          : 5.630
FR          : 5.630
FF          : 5.630

Input Port  : iSW[16]
Output Port : oLEDR[10]
RR          : 5.312
RF          : 5.312
FR          : 5.312
FF          : 5.312

Input Port  : iSW[16]
Output Port : oLEDR[11]
RR          : 5.037
RF          : 5.037
FR          : 5.037
FF          : 5.037

Input Port  : iSW[16]
Output Port : oLEDR[12]
RR          : 6.209
RF          : 6.209
FR          : 6.209
FF          : 6.209

Input Port  : iSW[16]
Output Port : oLEDR[13]
RR          : 6.362
RF          : 6.362
FR          : 6.362
FF          : 6.362

Input Port  : iSW[16]
Output Port : oLEDR[14]
RR          : 5.962
RF          : 5.962
FR          : 5.962
FF          : 5.962
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+--------------------------------------------------------------------------------+
Clock               : Worst-case Slack
Setup               : -21.705
Hold                : -9.800
Recovery            : -9.191
Removal             : -0.055
Minimum Pulse Width : -4.138

Clock               :  AUD_ADCLRCK
Setup               : -1.699
Hold                : 0.380
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -1.777

Clock               :  AUD_BCLK
Setup               : -1.847
Hold                : -0.412
Recovery            : -7.947
Removal             : 2.876
Minimum Pulse Width : -1.777

Clock               :  iAUD_ADCDAT
Setup               : -6.360
Hold                : -1.266
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -1.222

Clock               :  iCLK_50
Setup               : -5.476
Hold                : -2.136
Recovery            : -9.191
Removal             : 3.229
Minimum Pulse Width : -1.380

Clock               :  mCLK_50Div[3]
Setup               : -3.386
Hold                : -0.753
Recovery            : -1.943
Removal             : 1.051
Minimum Pulse Width : -0.500

Clock               :  mCLK_50Div[9]
Setup               : -7.332
Hold                : -0.142
Recovery            : -2.114
Removal             : 1.143
Minimum Pulse Width : -0.500

Clock               :  mVGA_CLK
Setup               : -3.725
Hold                : -2.890
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -0.500

Clock               :  vga_time_generator:drv3|CounterX[2]
Setup               : -19.607
Hold                : -8.429
Recovery            : 0.323
Removal             : -0.055
Minimum Pulse Width : -0.500

Clock               :  vga_time_generator:drv3|CounterX[3]
Setup               : -21.705
Hold                : -9.800
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -4.138

Clock               :  vga_time_generator:drv3|VGA_HS_o
Setup               : -3.710
Hold                : -5.837
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -0.500

Clock               :  vga_time_generator:drv3|VGA_VS_o
Setup               : -13.077
Hold                : -0.592
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -0.500

Clock               :  wm8731Config:comp1|mI2C_CTRL_CLK
Setup               : -7.510
Hold                : 0.239
Recovery            : -6.519
Removal             : 1.709
Minimum Pulse Width : -0.500

Clock               : Design-wide TNS
Setup               : -34108.126
Hold                : -12542.354
Recovery            : -481.071
Removal             : -0.877
Minimum Pulse Width : -12989.66

Clock               :  AUD_ADCLRCK
Setup               : -18.958
Hold                : 0.000
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -33.777

Clock               :  AUD_BCLK
Setup               : -9.235
Hold                : -0.412
Recovery            : -127.152
Removal             : 0.000
Minimum Pulse Width : -23.777

Clock               :  iAUD_ADCDAT
Setup               : -534.797
Hold                : -7.886
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -127.222

Clock               :  iCLK_50
Setup               : -219.877
Hold                : -12.863
Recovery            : -151.863
Removal             : 0.000
Minimum Pulse Width : -63.380

Clock               :  mCLK_50Div[3]
Setup               : -45.786
Hold                : -9.028
Recovery            : -31.088
Removal             : 0.000
Minimum Pulse Width : -32.000

Clock               :  mCLK_50Div[9]
Setup               : -131.021
Hold                : -1.425
Recovery            : -33.733
Removal             : 0.000
Minimum Pulse Width : -31.000

Clock               :  mVGA_CLK
Setup               : -58.595
Hold                : -20.487
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -24.000

Clock               :  vga_time_generator:drv3|CounterX[2]
Setup               : -11244.765
Hold                : -4375.790
Recovery            : 0.000
Removal             : -0.877
Minimum Pulse Width : -26.000

Clock               :  vga_time_generator:drv3|CounterX[3]
Setup               : -21113.183
Hold                : -8072.914
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -10342.504

Clock               :  vga_time_generator:drv3|VGA_HS_o
Setup               : -74.037
Hold                : -45.413
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -60.000

Clock               :  vga_time_generator:drv3|VGA_VS_o
Setup               : -456.970
Hold                : -1.745
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -2184.000

Clock               :  wm8731Config:comp1|mI2C_CTRL_CLK
Setup               : -200.902
Hold                : 0.000
Recovery            : -137.235
Removal             : 0.000
Minimum Pulse Width : -42.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : iAUD_ADCDAT
Clock Port      : AUD_BCLK
Rise            : -0.148
Fall            : -0.148
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : AUD_DACLRCK
Clock Port      : AUD_BCLK
Rise            : 2.020
Fall            : 2.020
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : iKEY[*]
Clock Port      : iCLK_50
Rise            : 2.724
Fall            : 2.724
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  iKEY[3]
Clock Port      : iCLK_50
Rise            : 2.724
Fall            : 2.724
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : -1.576
Fall            : -1.576
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : iAUD_ADCDAT
Clock Port      : AUD_BCLK
Rise            : 0.412
Fall            : 0.412
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : AUD_DACLRCK
Clock Port      : AUD_BCLK
Rise            : 0.305
Fall            : 0.305
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : iKEY[*]
Clock Port      : iCLK_50
Rise            : -0.258
Fall            : -0.258
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  iKEY[3]
Clock Port      : iCLK_50
Rise            : -0.258
Fall            : -0.258
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 2.759
Fall            : 2.759
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 15.293
Fall            : 15.293
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 5.721
Fall            : 5.721
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 15.293
Fall            : 15.293
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 15.083
Fall            : 15.083
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 15.970
Fall            : 15.970
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 6.464
Fall            : 6.464
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 15.970
Fall            : 15.970
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 19.521
Fall            : 19.521
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 15.575
Fall            : 15.575
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 18.493
Fall            : 18.493
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 18.655
Fall            : 18.655
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 19.482
Fall            : 19.482
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 19.521
Fall            : 19.521
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 19.396
Fall            : 19.396
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 17.007
Fall            : 17.007
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 17.241
Fall            : 17.241
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 17.214
Fall            : 17.214
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 17.551
Fall            : 17.551
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 16.254
Fall            : 16.254
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 16.021
Fall            : 16.021
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 17.512
Fall            : 17.512
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 17.731
Fall            : 17.731
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 18.091
Fall            : 18.091
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[17]
Clock Port      : AUD_ADCLRCK
Rise            : 11.976
Fall            : 11.976
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 15.231
Fall            : 15.231
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 5.721
Fall            : 5.721
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 15.231
Fall            : 15.231
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 15.021
Fall            : 15.021
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 15.908
Fall            : 15.908
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 6.464
Fall            : 6.464
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 15.908
Fall            : 15.908
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 19.190
Fall            : 19.190
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 15.329
Fall            : 15.329
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 18.162
Fall            : 18.162
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 18.324
Fall            : 18.324
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 19.151
Fall            : 19.151
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 19.190
Fall            : 19.190
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 19.065
Fall            : 19.065
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 16.959
Fall            : 16.959
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 16.999
Fall            : 16.999
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 16.987
Fall            : 16.987
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 17.220
Fall            : 17.220
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 15.923
Fall            : 15.923
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 15.960
Fall            : 15.960
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 17.464
Fall            : 17.464
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 17.683
Fall            : 17.683
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 18.043
Fall            : 18.043
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 5.462
Fall            : 5.462
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 5.462
Fall            : 5.462
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 6.581
Fall            : 6.581
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 6.581
Fall            : 6.581
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 13.871
Fall            : 13.871
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 5.462
Fall            : 5.462
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[7]
Clock Port      : AUD_BCLK
Rise            : 13.871
Fall            : 13.871
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_BCLK
Rise            : 13.661
Fall            : 13.661
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 14.548
Fall            : 14.548
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 6.581
Fall            : 6.581
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[4]
Clock Port      : AUD_BCLK
Rise            : 14.548
Fall            : 14.548
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 6.530
Fall            : 6.530
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 6.530
Fall            : 6.530
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 8.296
Fall            : 8.296
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 6.502
Fall            : 6.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 6.502
Fall            : 6.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 15.329
Fall            : 15.329
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 6.530
Fall            : 6.530
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[7]
Clock Port      : iAUD_ADCDAT
Rise            : 15.329
Fall            : 15.329
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 15.119
Fall            : 15.119
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 16.006
Fall            : 16.006
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 6.502
Fall            : 6.502
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[4]
Clock Port      : iAUD_ADCDAT
Rise            : 16.006
Fall            : 16.006
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDR[*]
Clock Port      : iAUD_ADCDAT
Rise            : 18.362
Fall            : 18.362
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[0]
Clock Port      : iAUD_ADCDAT
Rise            : 14.416
Fall            : 14.416
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[1]
Clock Port      : iAUD_ADCDAT
Rise            : 17.334
Fall            : 17.334
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[2]
Clock Port      : iAUD_ADCDAT
Rise            : 17.496
Fall            : 17.496
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[3]
Clock Port      : iAUD_ADCDAT
Rise            : 18.323
Fall            : 18.323
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[4]
Clock Port      : iAUD_ADCDAT
Rise            : 18.362
Fall            : 18.362
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[5]
Clock Port      : iAUD_ADCDAT
Rise            : 18.237
Fall            : 18.237
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[6]
Clock Port      : iAUD_ADCDAT
Rise            : 15.848
Fall            : 15.848
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[7]
Clock Port      : iAUD_ADCDAT
Rise            : 16.082
Fall            : 16.082
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[8]
Clock Port      : iAUD_ADCDAT
Rise            : 16.055
Fall            : 16.055
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[9]
Clock Port      : iAUD_ADCDAT
Rise            : 16.392
Fall            : 16.392
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[10]
Clock Port      : iAUD_ADCDAT
Rise            : 15.095
Fall            : 15.095
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[11]
Clock Port      : iAUD_ADCDAT
Rise            : 14.862
Fall            : 14.862
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[12]
Clock Port      : iAUD_ADCDAT
Rise            : 16.353
Fall            : 16.353
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[13]
Clock Port      : iAUD_ADCDAT
Rise            : 16.572
Fall            : 16.572
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[14]
Clock Port      : iAUD_ADCDAT
Rise            : 16.932
Fall            : 16.932
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_B[*]
Clock Port      : iAUD_ADCDAT
Rise            : 137.099
Fall            : 137.099
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[0]
Clock Port      : iAUD_ADCDAT
Rise            : 132.607
Fall            : 132.607
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[1]
Clock Port      : iAUD_ADCDAT
Rise            : 132.074
Fall            : 132.074
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[2]
Clock Port      : iAUD_ADCDAT
Rise            : 135.477
Fall            : 135.477
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[3]
Clock Port      : iAUD_ADCDAT
Rise            : 136.598
Fall            : 136.598
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[4]
Clock Port      : iAUD_ADCDAT
Rise            : 136.953
Fall            : 136.953
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[5]
Clock Port      : iAUD_ADCDAT
Rise            : 136.383
Fall            : 136.383
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[6]
Clock Port      : iAUD_ADCDAT
Rise            : 136.324
Fall            : 136.324
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[7]
Clock Port      : iAUD_ADCDAT
Rise            : 136.764
Fall            : 136.764
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[8]
Clock Port      : iAUD_ADCDAT
Rise            : 137.099
Fall            : 137.099
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[9]
Clock Port      : iAUD_ADCDAT
Rise            : 133.009
Fall            : 133.009
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_G[*]
Clock Port      : iAUD_ADCDAT
Rise            : 134.053
Fall            : 134.053
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[0]
Clock Port      : iAUD_ADCDAT
Rise            : 132.480
Fall            : 132.480
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[1]
Clock Port      : iAUD_ADCDAT
Rise            : 132.932
Fall            : 132.932
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[2]
Clock Port      : iAUD_ADCDAT
Rise            : 134.053
Fall            : 134.053
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[3]
Clock Port      : iAUD_ADCDAT
Rise            : 133.955
Fall            : 133.955
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[4]
Clock Port      : iAUD_ADCDAT
Rise            : 133.939
Fall            : 133.939
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[5]
Clock Port      : iAUD_ADCDAT
Rise            : 133.664
Fall            : 133.664
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[6]
Clock Port      : iAUD_ADCDAT
Rise            : 133.342
Fall            : 133.342
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[7]
Clock Port      : iAUD_ADCDAT
Rise            : 133.437
Fall            : 133.437
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[8]
Clock Port      : iAUD_ADCDAT
Rise            : 133.308
Fall            : 133.308
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[9]
Clock Port      : iAUD_ADCDAT
Rise            : 131.755
Fall            : 131.755
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_R[*]
Clock Port      : iAUD_ADCDAT
Rise            : 134.757
Fall            : 134.757
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[0]
Clock Port      : iAUD_ADCDAT
Rise            : 132.846
Fall            : 132.846
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[1]
Clock Port      : iAUD_ADCDAT
Rise            : 132.872
Fall            : 132.872
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[2]
Clock Port      : iAUD_ADCDAT
Rise            : 133.615
Fall            : 133.615
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[3]
Clock Port      : iAUD_ADCDAT
Rise            : 132.523
Fall            : 132.523
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[4]
Clock Port      : iAUD_ADCDAT
Rise            : 133.650
Fall            : 133.650
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[5]
Clock Port      : iAUD_ADCDAT
Rise            : 134.177
Fall            : 134.177
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[6]
Clock Port      : iAUD_ADCDAT
Rise            : 134.757
Fall            : 134.757
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[7]
Clock Port      : iAUD_ADCDAT
Rise            : 133.671
Fall            : 133.671
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[8]
Clock Port      : iAUD_ADCDAT
Rise            : 133.727
Fall            : 133.727
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[9]
Clock Port      : iAUD_ADCDAT
Rise            : 133.366
Fall            : 133.366
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_XCK
Clock Port      : iCLK_50
Rise            : 7.040
Fall            : 7.040
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oLEDG[*]
Clock Port      : iCLK_50
Rise            : 12.842
Fall            : 12.842
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  oLEDG[8]
Clock Port      : iCLK_50
Rise            : 12.842
Fall            : 12.842
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oVGA_B[*]
Clock Port      : mVGA_CLK
Rise            : 116.885
Fall            : 116.885
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[0]
Clock Port      : mVGA_CLK
Rise            : 114.104
Fall            : 114.104
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[1]
Clock Port      : mVGA_CLK
Rise            : 115.217
Fall            : 115.217
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[2]
Clock Port      : mVGA_CLK
Rise            : 115.263
Fall            : 115.263
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[3]
Clock Port      : mVGA_CLK
Rise            : 116.384
Fall            : 116.384
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[4]
Clock Port      : mVGA_CLK
Rise            : 116.739
Fall            : 116.739
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[5]
Clock Port      : mVGA_CLK
Rise            : 116.169
Fall            : 116.169
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[6]
Clock Port      : mVGA_CLK
Rise            : 116.110
Fall            : 116.110
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[7]
Clock Port      : mVGA_CLK
Rise            : 116.550
Fall            : 116.550
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[8]
Clock Port      : mVGA_CLK
Rise            : 116.885
Fall            : 116.885
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[9]
Clock Port      : mVGA_CLK
Rise            : 116.235
Fall            : 116.235
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_BLANK_N
Clock Port      : mVGA_CLK
Rise            : 10.731
Fall            : 10.731
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 4.066
Fall            : 
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_G[*]
Clock Port      : mVGA_CLK
Rise            : 106.807
Fall            : 106.807
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[0]
Clock Port      : mVGA_CLK
Rise            : 106.367
Fall            : 106.367
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[1]
Clock Port      : mVGA_CLK
Rise            : 106.202
Fall            : 106.202
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[2]
Clock Port      : mVGA_CLK
Rise            : 106.807
Fall            : 106.807
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[3]
Clock Port      : mVGA_CLK
Rise            : 106.709
Fall            : 106.709
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[4]
Clock Port      : mVGA_CLK
Rise            : 106.693
Fall            : 106.693
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[5]
Clock Port      : mVGA_CLK
Rise            : 106.418
Fall            : 106.418
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[6]
Clock Port      : mVGA_CLK
Rise            : 106.096
Fall            : 106.096
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[7]
Clock Port      : mVGA_CLK
Rise            : 106.191
Fall            : 106.191
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[8]
Clock Port      : mVGA_CLK
Rise            : 106.062
Fall            : 106.062
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[9]
Clock Port      : mVGA_CLK
Rise            : 105.248
Fall            : 105.248
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_R[*]
Clock Port      : mVGA_CLK
Rise            : 106.553
Fall            : 106.553
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[0]
Clock Port      : mVGA_CLK
Rise            : 105.235
Fall            : 105.235
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[1]
Clock Port      : mVGA_CLK
Rise            : 104.747
Fall            : 104.747
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[2]
Clock Port      : mVGA_CLK
Rise            : 105.411
Fall            : 105.411
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[3]
Clock Port      : mVGA_CLK
Rise            : 104.319
Fall            : 104.319
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[4]
Clock Port      : mVGA_CLK
Rise            : 105.446
Fall            : 105.446
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[5]
Clock Port      : mVGA_CLK
Rise            : 105.973
Fall            : 105.973
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[6]
Clock Port      : mVGA_CLK
Rise            : 106.553
Fall            : 106.553
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[7]
Clock Port      : mVGA_CLK
Rise            : 105.467
Fall            : 105.467
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[8]
Clock Port      : mVGA_CLK
Rise            : 105.523
Fall            : 105.523
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[9]
Clock Port      : mVGA_CLK
Rise            : 104.893
Fall            : 104.893
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 
Fall            : 4.066
Clock Edge      : Fall
Clock Reference : mVGA_CLK

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.208
Fall            : 109.208
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 106.427
Fall            : 106.427
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 107.540
Fall            : 107.540
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 107.586
Fall            : 107.586
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.707
Fall            : 108.707
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.062
Fall            : 109.062
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.492
Fall            : 108.492
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.433
Fall            : 108.433
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.873
Fall            : 108.873
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.208
Fall            : 109.208
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.558
Fall            : 108.558
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.130
Fall            : 99.130
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.690
Fall            : 98.690
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.525
Fall            : 98.525
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.130
Fall            : 99.130
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.032
Fall            : 99.032
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.016
Fall            : 99.016
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.741
Fall            : 98.741
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.419
Fall            : 98.419
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.514
Fall            : 98.514
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.385
Fall            : 98.385
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.571
Fall            : 97.571
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.876
Fall            : 98.876
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.558
Fall            : 97.558
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.070
Fall            : 97.070
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.734
Fall            : 97.734
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 96.642
Fall            : 96.642
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.769
Fall            : 97.769
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.296
Fall            : 98.296
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.876
Fall            : 98.876
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.790
Fall            : 97.790
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.846
Fall            : 97.846
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.216
Fall            : 97.216
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.208
Fall            : 109.208
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 106.427
Fall            : 106.427
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 107.540
Fall            : 107.540
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 107.586
Fall            : 107.586
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.707
Fall            : 108.707
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.062
Fall            : 109.062
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.492
Fall            : 108.492
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.433
Fall            : 108.433
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.873
Fall            : 108.873
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 109.208
Fall            : 109.208
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 108.558
Fall            : 108.558
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.130
Fall            : 99.130
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.690
Fall            : 98.690
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.525
Fall            : 98.525
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.130
Fall            : 99.130
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.032
Fall            : 99.032
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 99.016
Fall            : 99.016
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.741
Fall            : 98.741
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.419
Fall            : 98.419
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.514
Fall            : 98.514
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.385
Fall            : 98.385
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.571
Fall            : 97.571
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.876
Fall            : 98.876
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.558
Fall            : 97.558
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.070
Fall            : 97.070
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.734
Fall            : 97.734
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 96.642
Fall            : 96.642
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.769
Fall            : 97.769
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.296
Fall            : 98.296
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 98.876
Fall            : 98.876
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.790
Fall            : 97.790
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.846
Fall            : 97.846
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 97.216
Fall            : 97.216
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.998
Fall            : 109.998
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 107.217
Fall            : 107.217
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 108.330
Fall            : 108.330
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 108.376
Fall            : 108.376
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.497
Fall            : 109.497
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.852
Fall            : 109.852
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.282
Fall            : 109.282
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.223
Fall            : 109.223
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.663
Fall            : 109.663
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.998
Fall            : 109.998
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.348
Fall            : 109.348
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.920
Fall            : 99.920
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.480
Fall            : 99.480
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.315
Fall            : 99.315
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.920
Fall            : 99.920
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.822
Fall            : 99.822
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.806
Fall            : 99.806
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.531
Fall            : 99.531
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.209
Fall            : 99.209
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.304
Fall            : 99.304
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.175
Fall            : 99.175
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.361
Fall            : 98.361
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.666
Fall            : 99.666
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.348
Fall            : 98.348
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 97.860
Fall            : 97.860
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.524
Fall            : 98.524
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 97.432
Fall            : 97.432
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.559
Fall            : 98.559
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.086
Fall            : 99.086
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.666
Fall            : 99.666
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.580
Fall            : 98.580
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.636
Fall            : 98.636
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.006
Fall            : 98.006
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.998
Fall            : 109.998
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 107.217
Fall            : 107.217
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 108.330
Fall            : 108.330
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 108.376
Fall            : 108.376
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.497
Fall            : 109.497
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.852
Fall            : 109.852
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.282
Fall            : 109.282
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.223
Fall            : 109.223
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.663
Fall            : 109.663
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.998
Fall            : 109.998
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 109.348
Fall            : 109.348
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.920
Fall            : 99.920
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.480
Fall            : 99.480
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.315
Fall            : 99.315
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.920
Fall            : 99.920
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.822
Fall            : 99.822
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.806
Fall            : 99.806
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.531
Fall            : 99.531
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.209
Fall            : 99.209
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.304
Fall            : 99.304
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.175
Fall            : 99.175
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.361
Fall            : 98.361
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.666
Fall            : 99.666
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.348
Fall            : 98.348
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 97.860
Fall            : 97.860
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.524
Fall            : 98.524
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 97.432
Fall            : 97.432
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.559
Fall            : 98.559
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.086
Fall            : 99.086
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 99.666
Fall            : 99.666
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.580
Fall            : 98.580
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.636
Fall            : 98.636
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 98.006
Fall            : 98.006
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.977
Fall            : 136.977
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.485
Fall            : 132.485
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 131.952
Fall            : 131.952
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 135.355
Fall            : 135.355
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.476
Fall            : 136.476
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.831
Fall            : 136.831
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.261
Fall            : 136.261
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.202
Fall            : 136.202
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.642
Fall            : 136.642
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 136.977
Fall            : 136.977
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.887
Fall            : 132.887
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_BLANK_N
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 15.717
Fall            : 15.717
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.931
Fall            : 133.931
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.358
Fall            : 132.358
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.810
Fall            : 132.810
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.931
Fall            : 133.931
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.833
Fall            : 133.833
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.817
Fall            : 133.817
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.542
Fall            : 133.542
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.220
Fall            : 133.220
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.315
Fall            : 133.315
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.186
Fall            : 133.186
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 131.633
Fall            : 131.633
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.282
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 134.635
Fall            : 134.635
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.724
Fall            : 132.724
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.750
Fall            : 132.750
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.493
Fall            : 133.493
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 132.401
Fall            : 132.401
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.528
Fall            : 133.528
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 134.055
Fall            : 134.055
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 134.635
Fall            : 134.635
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.549
Fall            : 133.549
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.605
Fall            : 133.605
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 133.244
Fall            : 133.244
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 26.738
Fall            : 26.738
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 26.738
Fall            : 26.738
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 25.952
Fall            : 25.952
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 25.209
Fall            : 25.209
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.970
Fall            : 24.970
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.882
Fall            : 24.882
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.886
Fall            : 24.886
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.260
Fall            : 24.260
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.691
Fall            : 24.691
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.443
Fall            : 24.443
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.604
Fall            : 24.604
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 
Fall            : 7.282
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 25.086
Fall            : 25.086
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 23.363
Fall            : 23.363
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 22.465
Fall            : 22.465
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 21.845
Fall            : 21.845
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 21.415
Fall            : 21.415
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 22.516
Fall            : 22.516
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 22.892
Fall            : 22.892
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 25.086
Fall            : 25.086
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 22.495
Fall            : 22.495
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 24.193
Fall            : 24.193
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 22.612
Fall            : 22.612
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 5.031
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 91.299
Fall            : 91.299
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 88.518
Fall            : 88.518
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 89.631
Fall            : 89.631
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 89.677
Fall            : 89.677
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 90.798
Fall            : 90.798
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 91.153
Fall            : 91.153
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 90.583
Fall            : 90.583
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 90.524
Fall            : 90.524
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 90.964
Fall            : 90.964
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 91.299
Fall            : 91.299
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 90.649
Fall            : 90.649
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 81.221
Fall            : 81.221
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.781
Fall            : 80.781
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.616
Fall            : 80.616
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 81.221
Fall            : 81.221
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 81.123
Fall            : 81.123
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 81.107
Fall            : 81.107
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.832
Fall            : 80.832
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.510
Fall            : 80.510
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.605
Fall            : 80.605
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.476
Fall            : 80.476
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.662
Fall            : 79.662
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.967
Fall            : 80.967
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.649
Fall            : 79.649
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.161
Fall            : 79.161
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.825
Fall            : 79.825
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 78.733
Fall            : 78.733
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.860
Fall            : 79.860
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.387
Fall            : 80.387
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 80.967
Fall            : 80.967
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.881
Fall            : 79.881
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.937
Fall            : 79.937
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 79.307
Fall            : 79.307
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 
Fall            : 5.031
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 10.341
Fall            : 10.341
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 12.218
Fall            : 12.218
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 5.175
Fall            : 
Clock Edge      : Fall
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 3.012
Fall            : 3.012
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.012
Fall            : 3.012
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 6.300
Fall            : 6.300
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 6.180
Fall            : 6.180
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 3.451
Fall            : 3.451
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.451
Fall            : 3.451
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 6.702
Fall            : 6.702
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 5.359
Fall            : 5.359
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 6.196
Fall            : 6.196
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 6.827
Fall            : 6.827
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 6.538
Fall            : 6.538
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 7.040
Fall            : 7.040
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 7.205
Fall            : 7.205
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 7.157
Fall            : 7.157
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 6.367
Fall            : 6.367
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 6.242
Fall            : 6.242
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 6.405
Fall            : 6.405
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 6.296
Fall            : 6.296
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 6.131
Fall            : 6.131
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 5.747
Fall            : 5.747
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 6.522
Fall            : 6.522
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 6.557
Fall            : 6.557
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 6.759
Fall            : 6.759
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[17]
Clock Port      : AUD_ADCLRCK
Rise            : 5.359
Fall            : 5.359
Clock Edge      : Rise
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_ADCLRCK
Rise            : 3.012
Fall            : 3.012
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.012
Fall            : 3.012
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  ioB[7]
Clock Port      : AUD_ADCLRCK
Rise            : 6.438
Fall            : 6.438
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_ADCLRCK
Rise            : 6.318
Fall            : 6.318
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDG[*]
Clock Port      : AUD_ADCLRCK
Rise            : 3.451
Fall            : 3.451
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[1]
Clock Port      : AUD_ADCLRCK
Rise            : 3.451
Fall            : 3.451
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDG[4]
Clock Port      : AUD_ADCLRCK
Rise            : 6.840
Fall            : 6.840
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : oLEDR[*]
Clock Port      : AUD_ADCLRCK
Rise            : 5.677
Fall            : 5.677
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[0]
Clock Port      : AUD_ADCLRCK
Rise            : 6.151
Fall            : 6.151
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[1]
Clock Port      : AUD_ADCLRCK
Rise            : 6.863
Fall            : 6.863
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[2]
Clock Port      : AUD_ADCLRCK
Rise            : 6.883
Fall            : 6.883
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[3]
Clock Port      : AUD_ADCLRCK
Rise            : 6.991
Fall            : 6.991
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[4]
Clock Port      : AUD_ADCLRCK
Rise            : 7.214
Fall            : 7.214
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[5]
Clock Port      : AUD_ADCLRCK
Rise            : 7.326
Fall            : 7.326
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[6]
Clock Port      : AUD_ADCLRCK
Rise            : 6.456
Fall            : 6.456
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[7]
Clock Port      : AUD_ADCLRCK
Rise            : 6.478
Fall            : 6.478
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[8]
Clock Port      : AUD_ADCLRCK
Rise            : 6.578
Fall            : 6.578
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[9]
Clock Port      : AUD_ADCLRCK
Rise            : 6.366
Fall            : 6.366
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[10]
Clock Port      : AUD_ADCLRCK
Rise            : 5.935
Fall            : 5.935
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[11]
Clock Port      : AUD_ADCLRCK
Rise            : 5.677
Fall            : 5.677
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[12]
Clock Port      : AUD_ADCLRCK
Rise            : 6.481
Fall            : 6.481
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[13]
Clock Port      : AUD_ADCLRCK
Rise            : 6.576
Fall            : 6.576
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       :  oLEDR[14]
Clock Port      : AUD_ADCLRCK
Rise            : 6.541
Fall            : 6.541
Clock Edge      : Fall
Clock Reference : AUD_ADCLRCK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 2.923
Fall            : 2.923
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 2.923
Fall            : 2.923
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 3.515
Fall            : 3.515
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 3.515
Fall            : 3.515
Clock Edge      : Rise
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : AUD_BCLK
Rise            : 2.923
Fall            : 2.923
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[3]
Clock Port      : AUD_BCLK
Rise            : 2.923
Fall            : 2.923
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  ioB[7]
Clock Port      : AUD_BCLK
Rise            : 4.763
Fall            : 4.763
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oAUD_DACDAT
Clock Port      : AUD_BCLK
Rise            : 4.757
Fall            : 4.757
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : oLEDG[*]
Clock Port      : AUD_BCLK
Rise            : 3.515
Fall            : 3.515
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[0]
Clock Port      : AUD_BCLK
Rise            : 3.515
Fall            : 3.515
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       :  oLEDG[4]
Clock Port      : AUD_BCLK
Rise            : 5.165
Fall            : 5.165
Clock Edge      : Fall
Clock Reference : AUD_BCLK

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 3.502
Fall            : 3.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 3.502
Fall            : 3.502
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 4.277
Fall            : 4.277
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 3.482
Fall            : 3.482
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 3.482
Fall            : 3.482
Clock Edge      : Rise
Clock Reference : iAUD_ADCDAT

Data Port       : ioB[*]
Clock Port      : iAUD_ADCDAT
Rise            : 3.502
Fall            : 3.502
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[0]
Clock Port      : iAUD_ADCDAT
Rise            : 3.502
Fall            : 3.502
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  ioB[7]
Clock Port      : iAUD_ADCDAT
Rise            : 6.247
Fall            : 6.247
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_DACDAT
Clock Port      : iAUD_ADCDAT
Rise            : 4.277
Fall            : 4.277
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDG[*]
Clock Port      : iAUD_ADCDAT
Rise            : 3.482
Fall            : 3.482
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[3]
Clock Port      : iAUD_ADCDAT
Rise            : 3.482
Fall            : 3.482
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDG[4]
Clock Port      : iAUD_ADCDAT
Rise            : 6.649
Fall            : 6.649
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oLEDR[*]
Clock Port      : iAUD_ADCDAT
Rise            : 5.553
Fall            : 5.553
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[0]
Clock Port      : iAUD_ADCDAT
Rise            : 6.232
Fall            : 6.232
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[1]
Clock Port      : iAUD_ADCDAT
Rise            : 6.561
Fall            : 6.561
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[2]
Clock Port      : iAUD_ADCDAT
Rise            : 6.851
Fall            : 6.851
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[3]
Clock Port      : iAUD_ADCDAT
Rise            : 7.137
Fall            : 7.137
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[4]
Clock Port      : iAUD_ADCDAT
Rise            : 7.093
Fall            : 7.093
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[5]
Clock Port      : iAUD_ADCDAT
Rise            : 7.124
Fall            : 7.124
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[6]
Clock Port      : iAUD_ADCDAT
Rise            : 6.196
Fall            : 6.196
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[7]
Clock Port      : iAUD_ADCDAT
Rise            : 6.084
Fall            : 6.084
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[8]
Clock Port      : iAUD_ADCDAT
Rise            : 6.433
Fall            : 6.433
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[9]
Clock Port      : iAUD_ADCDAT
Rise            : 6.111
Fall            : 6.111
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[10]
Clock Port      : iAUD_ADCDAT
Rise            : 5.744
Fall            : 5.744
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[11]
Clock Port      : iAUD_ADCDAT
Rise            : 5.553
Fall            : 5.553
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[12]
Clock Port      : iAUD_ADCDAT
Rise            : 6.316
Fall            : 6.316
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[13]
Clock Port      : iAUD_ADCDAT
Rise            : 6.352
Fall            : 6.352
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oLEDR[14]
Clock Port      : iAUD_ADCDAT
Rise            : 6.448
Fall            : 6.448
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_B[*]
Clock Port      : iAUD_ADCDAT
Rise            : 6.525
Fall            : 6.525
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[0]
Clock Port      : iAUD_ADCDAT
Rise            : 6.525
Fall            : 6.525
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[1]
Clock Port      : iAUD_ADCDAT
Rise            : 6.553
Fall            : 6.553
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[2]
Clock Port      : iAUD_ADCDAT
Rise            : 7.103
Fall            : 7.103
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[3]
Clock Port      : iAUD_ADCDAT
Rise            : 7.316
Fall            : 7.316
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[4]
Clock Port      : iAUD_ADCDAT
Rise            : 7.519
Fall            : 7.519
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[5]
Clock Port      : iAUD_ADCDAT
Rise            : 7.355
Fall            : 7.355
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[6]
Clock Port      : iAUD_ADCDAT
Rise            : 7.614
Fall            : 7.614
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[7]
Clock Port      : iAUD_ADCDAT
Rise            : 8.573
Fall            : 8.573
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[8]
Clock Port      : iAUD_ADCDAT
Rise            : 7.782
Fall            : 7.782
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_B[9]
Clock Port      : iAUD_ADCDAT
Rise            : 7.306
Fall            : 7.306
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_G[*]
Clock Port      : iAUD_ADCDAT
Rise            : 9.120
Fall            : 9.120
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[0]
Clock Port      : iAUD_ADCDAT
Rise            : 10.184
Fall            : 10.184
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[1]
Clock Port      : iAUD_ADCDAT
Rise            : 9.888
Fall            : 9.888
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[2]
Clock Port      : iAUD_ADCDAT
Rise            : 9.740
Fall            : 9.740
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[3]
Clock Port      : iAUD_ADCDAT
Rise            : 9.618
Fall            : 9.618
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[4]
Clock Port      : iAUD_ADCDAT
Rise            : 9.570
Fall            : 9.570
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[5]
Clock Port      : iAUD_ADCDAT
Rise            : 9.818
Fall            : 9.818
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[6]
Clock Port      : iAUD_ADCDAT
Rise            : 9.251
Fall            : 9.251
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[7]
Clock Port      : iAUD_ADCDAT
Rise            : 9.743
Fall            : 9.743
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[8]
Clock Port      : iAUD_ADCDAT
Rise            : 9.478
Fall            : 9.478
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_G[9]
Clock Port      : iAUD_ADCDAT
Rise            : 9.120
Fall            : 9.120
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oVGA_R[*]
Clock Port      : iAUD_ADCDAT
Rise            : 10.337
Fall            : 10.337
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[0]
Clock Port      : iAUD_ADCDAT
Rise            : 10.555
Fall            : 10.555
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[1]
Clock Port      : iAUD_ADCDAT
Rise            : 10.666
Fall            : 10.666
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[2]
Clock Port      : iAUD_ADCDAT
Rise            : 10.826
Fall            : 10.826
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[3]
Clock Port      : iAUD_ADCDAT
Rise            : 10.337
Fall            : 10.337
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[4]
Clock Port      : iAUD_ADCDAT
Rise            : 10.820
Fall            : 10.820
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[5]
Clock Port      : iAUD_ADCDAT
Rise            : 11.127
Fall            : 11.127
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[6]
Clock Port      : iAUD_ADCDAT
Rise            : 11.443
Fall            : 11.443
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[7]
Clock Port      : iAUD_ADCDAT
Rise            : 10.840
Fall            : 10.840
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[8]
Clock Port      : iAUD_ADCDAT
Rise            : 10.767
Fall            : 10.767
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       :  oVGA_R[9]
Clock Port      : iAUD_ADCDAT
Rise            : 10.666
Fall            : 10.666
Clock Edge      : Fall
Clock Reference : iAUD_ADCDAT

Data Port       : oAUD_XCK
Clock Port      : iCLK_50
Rise            : 4.001
Fall            : 4.001
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oLEDG[*]
Clock Port      : iCLK_50
Rise            : 5.117
Fall            : 5.117
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       :  oLEDG[8]
Clock Port      : iCLK_50
Rise            : 5.117
Fall            : 5.117
Clock Edge      : Rise
Clock Reference : iCLK_50

Data Port       : oVGA_B[*]
Clock Port      : mVGA_CLK
Rise            : 6.896
Fall            : 6.896
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[0]
Clock Port      : mVGA_CLK
Rise            : 7.537
Fall            : 7.537
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[1]
Clock Port      : mVGA_CLK
Rise            : 7.641
Fall            : 7.641
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[2]
Clock Port      : mVGA_CLK
Rise            : 7.512
Fall            : 7.512
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[3]
Clock Port      : mVGA_CLK
Rise            : 7.437
Fall            : 7.437
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[4]
Clock Port      : mVGA_CLK
Rise            : 7.789
Fall            : 7.789
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[5]
Clock Port      : mVGA_CLK
Rise            : 6.896
Fall            : 6.896
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[6]
Clock Port      : mVGA_CLK
Rise            : 7.186
Fall            : 7.186
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[7]
Clock Port      : mVGA_CLK
Rise            : 8.953
Fall            : 8.953
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[8]
Clock Port      : mVGA_CLK
Rise            : 7.930
Fall            : 7.930
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_B[9]
Clock Port      : mVGA_CLK
Rise            : 7.983
Fall            : 7.983
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_BLANK_N
Clock Port      : mVGA_CLK
Rise            : 5.771
Fall            : 5.771
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 2.158
Fall            : 
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_G[*]
Clock Port      : mVGA_CLK
Rise            : 7.480
Fall            : 7.480
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[0]
Clock Port      : mVGA_CLK
Rise            : 8.616
Fall            : 8.616
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[1]
Clock Port      : mVGA_CLK
Rise            : 8.492
Fall            : 8.492
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[2]
Clock Port      : mVGA_CLK
Rise            : 7.702
Fall            : 7.702
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[3]
Clock Port      : mVGA_CLK
Rise            : 7.805
Fall            : 7.805
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[4]
Clock Port      : mVGA_CLK
Rise            : 7.817
Fall            : 7.817
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[5]
Clock Port      : mVGA_CLK
Rise            : 7.855
Fall            : 7.855
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[6]
Clock Port      : mVGA_CLK
Rise            : 7.637
Fall            : 7.637
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[7]
Clock Port      : mVGA_CLK
Rise            : 7.715
Fall            : 7.715
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[8]
Clock Port      : mVGA_CLK
Rise            : 7.480
Fall            : 7.480
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_G[9]
Clock Port      : mVGA_CLK
Rise            : 8.010
Fall            : 8.010
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_R[*]
Clock Port      : mVGA_CLK
Rise            : 7.627
Fall            : 7.627
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[0]
Clock Port      : mVGA_CLK
Rise            : 8.636
Fall            : 8.636
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[1]
Clock Port      : mVGA_CLK
Rise            : 8.515
Fall            : 8.515
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[2]
Clock Port      : mVGA_CLK
Rise            : 7.911
Fall            : 7.911
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[3]
Clock Port      : mVGA_CLK
Rise            : 7.627
Fall            : 7.627
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[4]
Clock Port      : mVGA_CLK
Rise            : 8.048
Fall            : 8.048
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[5]
Clock Port      : mVGA_CLK
Rise            : 8.230
Fall            : 8.230
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[6]
Clock Port      : mVGA_CLK
Rise            : 8.577
Fall            : 8.577
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[7]
Clock Port      : mVGA_CLK
Rise            : 7.635
Fall            : 7.635
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[8]
Clock Port      : mVGA_CLK
Rise            : 7.818
Fall            : 7.818
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       :  oVGA_R[9]
Clock Port      : mVGA_CLK
Rise            : 8.506
Fall            : 8.506
Clock Edge      : Rise
Clock Reference : mVGA_CLK

Data Port       : oVGA_CLOCK
Clock Port      : mVGA_CLK
Rise            : 
Fall            : 2.158
Clock Edge      : Fall
Clock Reference : mVGA_CLK

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.360
Fall            : 5.263
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.314
Fall            : 5.263
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.368
Fall            : 5.367
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.360
Fall            : 5.360
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.776
Fall            : 5.776
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.782
Fall            : 5.782
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.009
Fall            : 6.009
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.915
Fall            : 5.915
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 7.093
Fall            : 7.093
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.080
Fall            : 6.080
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.709
Fall            : 6.674
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.295
Fall            : 5.295
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.431
Fall            : 6.431
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.307
Fall            : 6.307
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.525
Fall            : 5.525
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.620
Fall            : 5.620
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.632
Fall            : 5.632
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.670
Fall            : 5.670
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.424
Fall            : 5.424
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.560
Fall            : 5.560
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.295
Fall            : 5.295
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.107
Fall            : 6.107
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.348
Fall            : 5.348
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 7.097
Fall            : 7.097
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.986
Fall            : 6.986
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.410
Fall            : 5.410
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.348
Fall            : 5.348
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.650
Fall            : 5.650
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.832
Fall            : 5.832
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.179
Fall            : 6.179
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.675
Fall            : 5.675
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.755
Fall            : 5.755
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.710
Fall            : 6.710
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.263
Fall            : 5.360
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.263
Fall            : 6.314
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.367
Fall            : 6.368
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.360
Fall            : 5.360
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.776
Fall            : 5.776
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.782
Fall            : 5.782
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.009
Fall            : 6.009
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.915
Fall            : 5.915
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 7.093
Fall            : 7.093
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.080
Fall            : 6.080
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.674
Fall            : 5.709
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.295
Fall            : 5.295
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.431
Fall            : 6.431
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.307
Fall            : 6.307
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.525
Fall            : 5.525
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.620
Fall            : 5.620
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.632
Fall            : 5.632
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.670
Fall            : 5.670
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.424
Fall            : 5.424
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.560
Fall            : 5.560
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.295
Fall            : 5.295
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.107
Fall            : 6.107
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.348
Fall            : 5.348
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 7.097
Fall            : 7.097
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.986
Fall            : 6.986
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.410
Fall            : 5.410
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.348
Fall            : 5.348
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.650
Fall            : 5.650
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.832
Fall            : 5.832
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.179
Fall            : 6.179
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.675
Fall            : 5.675
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 5.755
Fall            : 5.755
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[2]
Rise            : 6.710
Fall            : 6.710
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[2]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.352
Fall            : 4.352
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.045
Fall            : 5.045
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.655
Fall            : 5.304
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.088
Fall            : 5.088
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.509
Fall            : 4.509
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.720
Fall            : 5.720
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.352
Fall            : 4.352
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.299
Fall            : 5.299
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.478
Fall            : 5.478
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.825
Fall            : 5.825
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.646
Fall            : 6.485
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.312
Fall            : 5.312
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.440
Fall            : 6.440
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.229
Fall            : 6.229
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.899
Fall            : 5.899
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.593
Fall            : 5.593
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.576
Fall            : 5.576
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.580
Fall            : 5.580
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.312
Fall            : 5.312
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.626
Fall            : 5.626
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.401
Fall            : 5.401
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.150
Fall            : 6.150
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.145
Fall            : 5.145
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.964
Fall            : 6.964
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.853
Fall            : 6.853
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.422
Fall            : 6.422
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.145
Fall            : 5.145
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.550
Fall            : 5.550
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.732
Fall            : 5.732
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.079
Fall            : 6.079
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.563
Fall            : 5.563
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.643
Fall            : 5.643
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.577
Fall            : 6.577
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.352
Fall            : 4.352
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.045
Fall            : 5.045
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.304
Fall            : 5.655
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.088
Fall            : 5.088
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.509
Fall            : 4.509
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.720
Fall            : 5.720
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 4.352
Fall            : 4.352
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.299
Fall            : 5.299
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.478
Fall            : 5.478
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.825
Fall            : 5.825
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.485
Fall            : 5.646
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.312
Fall            : 5.312
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.440
Fall            : 6.440
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.229
Fall            : 6.229
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.899
Fall            : 5.899
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.593
Fall            : 5.593
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.576
Fall            : 5.576
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.580
Fall            : 5.580
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.312
Fall            : 5.312
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.626
Fall            : 5.626
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.401
Fall            : 5.401
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.150
Fall            : 6.150
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.145
Fall            : 5.145
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.964
Fall            : 6.964
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.853
Fall            : 6.853
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.422
Fall            : 6.422
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.145
Fall            : 5.145
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.550
Fall            : 5.550
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.732
Fall            : 5.732
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.079
Fall            : 6.079
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.563
Fall            : 5.563
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 5.643
Fall            : 5.643
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|CounterX[3]
Rise            : 6.577
Fall            : 6.577
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|CounterX[3]

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.182
Fall            : 8.182
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.182
Fall            : 8.182
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.215
Fall            : 8.215
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.485
Fall            : 8.485
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.798
Fall            : 8.798
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.804
Fall            : 8.804
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.965
Fall            : 8.965
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.937
Fall            : 8.937
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 10.097
Fall            : 10.097
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.974
Fall            : 8.974
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.664
Fall            : 8.664
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_BLANK_N
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.278
Fall            : 8.278
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.869
Fall            : 8.869
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.060
Fall            : 9.060
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.876
Fall            : 8.876
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.454
Fall            : 9.454
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.212
Fall            : 9.212
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.266
Fall            : 9.266
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.383
Fall            : 9.383
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.869
Fall            : 8.869
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.173
Fall            : 9.173
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.085
Fall            : 9.085
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.897
Fall            : 8.897
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 3.747
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.644
Fall            : 8.644
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.306
Fall            : 9.306
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.192
Fall            : 9.192
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.132
Fall            : 9.132
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.644
Fall            : 8.644
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.255
Fall            : 9.255
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.350
Fall            : 9.350
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 10.249
Fall            : 10.249
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.085
Fall            : 9.085
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.418
Fall            : 9.418
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 9.632
Fall            : 9.632
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.425
Fall            : 7.425
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.672
Fall            : 8.672
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.548
Fall            : 8.548
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.763
Fall            : 7.763
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.861
Fall            : 7.861
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.831
Fall            : 7.831
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.812
Fall            : 7.812
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.525
Fall            : 7.525
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.683
Fall            : 7.683
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.425
Fall            : 7.425
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.245
Fall            : 8.245
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_HS
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 
Fall            : 3.747
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.572
Fall            : 7.572
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.976
Fall            : 8.976
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.971
Fall            : 8.971
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.087
Fall            : 8.087
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.866
Fall            : 7.866
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.572
Fall            : 7.572
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.857
Fall            : 7.857
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.043
Fall            : 8.043
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.686
Fall            : 7.686
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 7.769
Fall            : 7.769
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_HS_o
Rise            : 8.772
Fall            : 8.772
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_HS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 2.585
Fall            : 
Clock Edge      : Rise
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_B[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.802
Fall            : 7.802
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.017
Fall            : 8.017
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.802
Fall            : 7.802
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 9.368
Fall            : 9.368
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 9.846
Fall            : 9.846
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 10.039
Fall            : 10.039
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 9.828
Fall            : 9.828
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 9.777
Fall            : 9.777
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 9.938
Fall            : 9.938
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 10.200
Fall            : 10.200
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_B[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.277
Fall            : 8.277
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_G[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.595
Fall            : 7.595
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.023
Fall            : 8.023
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.869
Fall            : 7.869
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.208
Fall            : 8.208
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.041
Fall            : 8.041
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.029
Fall            : 8.029
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.170
Fall            : 8.170
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.016
Fall            : 8.016
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.998
Fall            : 7.998
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.002
Fall            : 8.002
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_G[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.595
Fall            : 7.595
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_R[*]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.616
Fall            : 7.616
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[0]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.092
Fall            : 8.092
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[1]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.851
Fall            : 7.851
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[2]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.105
Fall            : 8.105
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[3]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.616
Fall            : 7.616
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[4]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.099
Fall            : 8.099
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[5]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.406
Fall            : 8.406
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[6]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.722
Fall            : 8.722
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[7]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.119
Fall            : 8.119
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[8]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 8.046
Fall            : 8.046
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       :  oVGA_R[9]
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 7.898
Fall            : 7.898
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : oVGA_VS
Clock Port      : vga_time_generator:drv3|VGA_VS_o
Rise            : 
Fall            : 2.585
Clock Edge      : Fall
Clock Reference : vga_time_generator:drv3|VGA_VS_o

Data Port       : I2C_SDAT
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 5.683
Fall            : 5.683
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 5.826
Fall            : 2.627
Clock Edge      : Rise
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK

Data Port       : oI2C_SCLK
Clock Port      : wm8731Config:comp1|mI2C_CTRL_CLK
Rise            : 2.627
Fall            : 
Clock Edge      : Fall
Clock Reference : wm8731Config:comp1|mI2C_CTRL_CLK
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Progagation Delay                                                              ;
+--------------------------------------------------------------------------------+
Input Port  : AUD_DACLRCK
Output Port : ioB[5]
RR          : 5.896
RF          : 
FR          : 
FF          : 5.896

Input Port  : AUD_DACLRCK
Output Port : ioB[7]
RR          : 13.594
RF          : 13.594
FR          : 13.594
FF          : 13.594

Input Port  : AUD_DACLRCK
Output Port : oAUD_DACDAT
RR          : 13.384
RF          : 13.384
FR          : 13.384
FF          : 13.384

Input Port  : AUD_DACLRCK
Output Port : oLEDG[2]
RR          : 6.617
RF          : 
FR          : 
FF          : 6.617

Input Port  : AUD_DACLRCK
Output Port : oLEDG[4]
RR          : 14.271
RF          : 14.271
FR          : 14.271
FF          : 14.271

Input Port  : iSW[0]
Output Port : oAUD_DACDAT
RR          : 9.144
RF          : 9.144
FR          : 9.144
FF          : 9.144

Input Port  : iSW[0]
Output Port : oLEDR[0]
RR          : 12.436
RF          : 12.436
FR          : 12.436
FF          : 12.436

Input Port  : iSW[0]
Output Port : oLEDR[1]
RR          : 15.354
RF          : 15.354
FR          : 15.354
FF          : 15.354

Input Port  : iSW[0]
Output Port : oLEDR[2]
RR          : 15.516
RF          : 15.516
FR          : 15.516
FF          : 15.516

Input Port  : iSW[0]
Output Port : oLEDR[3]
RR          : 16.343
RF          : 16.343
FR          : 16.343
FF          : 16.343

Input Port  : iSW[0]
Output Port : oLEDR[4]
RR          : 16.382
RF          : 16.382
FR          : 16.382
FF          : 16.382

Input Port  : iSW[0]
Output Port : oLEDR[5]
RR          : 16.257
RF          : 16.257
FR          : 16.257
FF          : 16.257

Input Port  : iSW[0]
Output Port : oLEDR[6]
RR          : 13.868
RF          : 13.868
FR          : 13.868
FF          : 13.868

Input Port  : iSW[0]
Output Port : oLEDR[7]
RR          : 14.102
RF          : 14.102
FR          : 14.102
FF          : 14.102

Input Port  : iSW[0]
Output Port : oLEDR[8]
RR          : 14.075
RF          : 14.075
FR          : 14.075
FF          : 14.075

Input Port  : iSW[0]
Output Port : oLEDR[9]
RR          : 14.412
RF          : 14.412
FR          : 14.412
FF          : 14.412

Input Port  : iSW[0]
Output Port : oLEDR[10]
RR          : 13.115
RF          : 13.115
FR          : 13.115
FF          : 13.115

Input Port  : iSW[0]
Output Port : oLEDR[11]
RR          : 12.882
RF          : 12.882
FR          : 12.882
FF          : 12.882

Input Port  : iSW[0]
Output Port : oLEDR[12]
RR          : 14.373
RF          : 14.373
FR          : 14.373
FF          : 14.373

Input Port  : iSW[0]
Output Port : oLEDR[13]
RR          : 14.592
RF          : 14.592
FR          : 14.592
FF          : 14.592

Input Port  : iSW[0]
Output Port : oLEDR[14]
RR          : 14.952
RF          : 14.952
FR          : 14.952
FF          : 14.952

Input Port  : iSW[0]
Output Port : oVGA_B[0]
RR          : 15.243
RF          : 15.243
FR          : 15.243
FF          : 15.243

Input Port  : iSW[0]
Output Port : oVGA_B[1]
RR          : 16.273
RF          : 16.273
FR          : 16.273
FF          : 16.273

Input Port  : iSW[0]
Output Port : oVGA_B[2]
RR          : 14.641
RF          : 14.641
FR          : 14.641
FF          : 14.641

Input Port  : iSW[0]
Output Port : oVGA_B[3]
RR          : 15.762
RF          : 15.762
FR          : 15.762
FF          : 15.762

Input Port  : iSW[0]
Output Port : oVGA_B[4]
RR          : 16.117
RF          : 16.117
FR          : 16.117
FF          : 16.117

Input Port  : iSW[0]
Output Port : oVGA_B[5]
RR          : 15.547
RF          : 15.547
FR          : 15.547
FF          : 15.547

Input Port  : iSW[0]
Output Port : oVGA_B[6]
RR          : 15.488
RF          : 15.488
FR          : 15.488
FF          : 15.488

Input Port  : iSW[0]
Output Port : oVGA_B[7]
RR          : 15.928
RF          : 15.928
FR          : 15.928
FF          : 15.928

Input Port  : iSW[0]
Output Port : oVGA_B[8]
RR          : 16.263
RF          : 16.263
FR          : 16.263
FF          : 16.263

Input Port  : iSW[0]
Output Port : oVGA_B[9]
RR          : 17.355
RF          : 17.355
FR          : 17.355
FF          : 17.355

Input Port  : iSW[0]
Output Port : oVGA_G[0]
RR          : 14.595
RF          : 14.595
FR          : 14.595
FF          : 14.595

Input Port  : iSW[0]
Output Port : oVGA_G[1]
RR          : 14.474
RF          : 14.474
FR          : 14.474
FF          : 14.474

Input Port  : iSW[0]
Output Port : oVGA_G[2]
RR          : 15.426
RF          : 15.426
FR          : 15.426
FF          : 15.426

Input Port  : iSW[0]
Output Port : oVGA_G[3]
RR          : 15.095
RF          : 15.095
FR          : 15.095
FF          : 15.095

Input Port  : iSW[0]
Output Port : oVGA_G[4]
RR          : 15.232
RF          : 15.232
FR          : 15.232
FF          : 15.232

Input Port  : iSW[0]
Output Port : oVGA_G[5]
RR          : 15.042
RF          : 15.042
FR          : 15.042
FF          : 15.042

Input Port  : iSW[0]
Output Port : oVGA_G[6]
RR          : 14.035
RF          : 14.035
FR          : 14.035
FF          : 14.035

Input Port  : iSW[0]
Output Port : oVGA_G[7]
RR          : 14.990
RF          : 14.990
FR          : 14.990
FF          : 14.990

Input Port  : iSW[0]
Output Port : oVGA_G[8]
RR          : 14.534
RF          : 14.534
FR          : 14.534
FF          : 14.534

Input Port  : iSW[0]
Output Port : oVGA_G[9]
RR          : 13.115
RF          : 13.115
FR          : 13.115
FF          : 13.115

Input Port  : iSW[0]
Output Port : oVGA_R[0]
RR          : 15.673
RF          : 15.673
FR          : 15.673
FF          : 15.673

Input Port  : iSW[0]
Output Port : oVGA_R[1]
RR          : 15.079
RF          : 15.079
FR          : 15.079
FF          : 15.079

Input Port  : iSW[0]
Output Port : oVGA_R[2]
RR          : 14.126
RF          : 14.126
FR          : 14.126
FF          : 14.126

Input Port  : iSW[0]
Output Port : oVGA_R[3]
RR          : 13.236
RF          : 13.236
FR          : 13.236
FF          : 13.236

Input Port  : iSW[0]
Output Port : oVGA_R[4]
RR          : 14.446
RF          : 14.446
FR          : 14.446
FF          : 14.446

Input Port  : iSW[0]
Output Port : oVGA_R[5]
RR          : 14.938
RF          : 14.938
FR          : 14.938
FF          : 14.938

Input Port  : iSW[0]
Output Port : oVGA_R[6]
RR          : 17.030
RF          : 17.030
FR          : 17.030
FF          : 17.030

Input Port  : iSW[0]
Output Port : oVGA_R[7]
RR          : 14.070
RF          : 14.070
FR          : 14.070
FF          : 14.070

Input Port  : iSW[0]
Output Port : oVGA_R[8]
RR          : 15.379
RF          : 15.379
FR          : 15.379
FF          : 15.379

Input Port  : iSW[0]
Output Port : oVGA_R[9]
RR          : 14.131
RF          : 14.131
FR          : 14.131
FF          : 14.131

Input Port  : iSW[1]
Output Port : oLEDR[0]
RR          : 13.667
RF          : 13.667
FR          : 13.667
FF          : 13.667

Input Port  : iSW[1]
Output Port : oLEDR[1]
RR          : 15.606
RF          : 15.606
FR          : 15.606
FF          : 15.606

Input Port  : iSW[1]
Output Port : oLEDR[2]
RR          : 15.444
RF          : 15.444
FR          : 15.444
FF          : 15.444

Input Port  : iSW[1]
Output Port : oLEDR[3]
RR          : 16.384
RF          : 16.384
FR          : 16.384
FF          : 16.384

Input Port  : iSW[1]
Output Port : oLEDR[4]
RR          : 17.264
RF          : 17.264
FR          : 17.264
FF          : 17.264

Input Port  : iSW[1]
Output Port : oLEDR[5]
RR          : 16.997
RF          : 16.997
FR          : 16.997
FF          : 16.997

Input Port  : iSW[1]
Output Port : oLEDR[6]
RR          : 14.180
RF          : 14.180
FR          : 14.180
FF          : 14.180

Input Port  : iSW[1]
Output Port : oLEDR[7]
RR          : 14.916
RF          : 14.916
FR          : 14.916
FF          : 14.916

Input Port  : iSW[1]
Output Port : oLEDR[8]
RR          : 14.938
RF          : 14.938
FR          : 14.938
FF          : 14.938

Input Port  : iSW[1]
Output Port : oLEDR[9]
RR          : 14.465
RF          : 14.465
FR          : 14.465
FF          : 14.465

Input Port  : iSW[1]
Output Port : oLEDR[10]
RR          : 14.214
RF          : 14.214
FR          : 14.214
FF          : 14.214

Input Port  : iSW[1]
Output Port : oLEDR[11]
RR          : 14.056
RF          : 14.056
FR          : 14.056
FF          : 14.056

Input Port  : iSW[1]
Output Port : oLEDR[12]
RR          : 14.452
RF          : 14.452
FR          : 14.452
FF          : 14.452

Input Port  : iSW[1]
Output Port : oLEDR[13]
RR          : 15.307
RF          : 15.307
FR          : 15.307
FF          : 15.307

Input Port  : iSW[1]
Output Port : oLEDR[14]
RR          : 15.249
RF          : 15.249
FR          : 15.249
FF          : 15.249

Input Port  : iSW[1]
Output Port : oVGA_B[0]
RR          : 18.071
RF          : 18.071
FR          : 18.071
FF          : 18.071

Input Port  : iSW[1]
Output Port : oVGA_B[1]
RR          : 19.102
RF          : 19.102
FR          : 19.102
FF          : 19.102

Input Port  : iSW[1]
Output Port : oVGA_B[2]
RR          : 15.256
RF          : 15.256
FR          : 15.256
FF          : 15.256

Input Port  : iSW[1]
Output Port : oVGA_B[3]
RR          : 16.054
RF          : 16.054
FR          : 16.054
FF          : 16.054

Input Port  : iSW[1]
Output Port : oVGA_B[4]
RR          : 16.839
RF          : 16.839
FR          : 16.839
FF          : 16.839

Input Port  : iSW[1]
Output Port : oVGA_B[5]
RR          : 16.635
RF          : 16.635
FR          : 16.635
FF          : 16.635

Input Port  : iSW[1]
Output Port : oVGA_B[6]
RR          : 16.511
RF          : 16.511
FR          : 16.511
FF          : 16.511

Input Port  : iSW[1]
Output Port : oVGA_B[7]
RR          : 18.159
RF          : 18.159
FR          : 18.159
FF          : 18.159

Input Port  : iSW[1]
Output Port : oVGA_B[8]
RR          : 16.969
RF          : 16.969
FR          : 16.969
FF          : 16.969

Input Port  : iSW[1]
Output Port : oVGA_B[9]
RR          : 20.183
RF          : 20.183
FR          : 20.183
FF          : 20.183

Input Port  : iSW[1]
Output Port : oVGA_G[0]
RR          : 16.621
RF          : 16.621
FR          : 16.621
FF          : 16.621

Input Port  : iSW[1]
Output Port : oVGA_G[1]
RR          : 16.100
RF          : 16.100
FR          : 16.100
FF          : 16.100

Input Port  : iSW[1]
Output Port : oVGA_G[2]
RR          : 15.233
RF          : 15.233
FR          : 15.233
FF          : 15.233

Input Port  : iSW[1]
Output Port : oVGA_G[3]
RR          : 14.902
RF          : 14.902
FR          : 14.902
FF          : 14.902

Input Port  : iSW[1]
Output Port : oVGA_G[4]
RR          : 15.039
RF          : 15.039
FR          : 15.039
FF          : 15.039

Input Port  : iSW[1]
Output Port : oVGA_G[5]
RR          : 14.849
RF          : 14.849
FR          : 14.849
FF          : 14.849

Input Port  : iSW[1]
Output Port : oVGA_G[6]
RR          : 13.842
RF          : 13.842
FR          : 13.842
FF          : 13.842

Input Port  : iSW[1]
Output Port : oVGA_G[7]
RR          : 14.797
RF          : 14.797
FR          : 14.797
FF          : 14.797

Input Port  : iSW[1]
Output Port : oVGA_G[8]
RR          : 14.341
RF          : 14.341
FR          : 14.341
FF          : 14.341

Input Port  : iSW[1]
Output Port : oVGA_G[9]
RR          : 14.483
RF          : 14.483
FR          : 14.483
FF          : 14.483

Input Port  : iSW[1]
Output Port : oVGA_R[0]
RR          : 16.368
RF          : 16.368
FR          : 16.368
FF          : 16.368

Input Port  : iSW[1]
Output Port : oVGA_R[1]
RR          : 15.774
RF          : 15.774
FR          : 15.774
FF          : 15.774

Input Port  : iSW[1]
Output Port : oVGA_R[2]
RR          : 13.925
RF          : 13.925
FR          : 13.925
FF          : 13.925

Input Port  : iSW[1]
Output Port : oVGA_R[3]
RR          : 13.035
RF          : 13.035
FR          : 13.035
FF          : 13.035

Input Port  : iSW[1]
Output Port : oVGA_R[4]
RR          : 14.179
RF          : 14.179
FR          : 14.179
FF          : 14.179

Input Port  : iSW[1]
Output Port : oVGA_R[5]
RR          : 14.737
RF          : 14.737
FR          : 14.737
FF          : 14.737

Input Port  : iSW[1]
Output Port : oVGA_R[6]
RR          : 16.763
RF          : 16.763
FR          : 16.763
FF          : 16.763

Input Port  : iSW[1]
Output Port : oVGA_R[7]
RR          : 13.995
RF          : 13.995
FR          : 13.995
FF          : 13.995

Input Port  : iSW[1]
Output Port : oVGA_R[8]
RR          : 15.178
RF          : 15.178
FR          : 15.178
FF          : 15.178

Input Port  : iSW[1]
Output Port : oVGA_R[9]
RR          : 14.826
RF          : 14.826
FR          : 14.826
FF          : 14.826

Input Port  : iSW[2]
Output Port : oVGA_B[0]
RR          : 18.005
RF          : 18.005
FR          : 18.005
FF          : 18.005

Input Port  : iSW[2]
Output Port : oVGA_B[1]
RR          : 19.036
RF          : 19.036
FR          : 19.036
FF          : 19.036

Input Port  : iSW[2]
Output Port : oVGA_B[2]
RR          : 15.143
RF          : 15.143
FR          : 15.143
FF          : 15.143

Input Port  : iSW[2]
Output Port : oVGA_B[3]
RR          : 15.988
RF          : 15.988
FR          : 15.988
FF          : 15.988

Input Port  : iSW[2]
Output Port : oVGA_B[4]
RR          : 16.773
RF          : 16.773
FR          : 16.773
FF          : 16.773

Input Port  : iSW[2]
Output Port : oVGA_B[5]
RR          : 16.569
RF          : 16.569
FR          : 16.569
FF          : 16.569

Input Port  : iSW[2]
Output Port : oVGA_B[6]
RR          : 16.445
RF          : 16.445
FR          : 16.445
FF          : 16.445

Input Port  : iSW[2]
Output Port : oVGA_B[7]
RR          : 18.046
RF          : 18.046
FR          : 18.046
FF          : 18.046

Input Port  : iSW[2]
Output Port : oVGA_B[8]
RR          : 16.903
RF          : 16.903
FR          : 16.903
FF          : 16.903

Input Port  : iSW[2]
Output Port : oVGA_B[9]
RR          : 20.117
RF          : 20.117
FR          : 20.117
FF          : 20.117

Input Port  : iSW[2]
Output Port : oVGA_G[0]
RR          : 16.307
RF          : 16.307
FR          : 16.307
FF          : 16.307

Input Port  : iSW[2]
Output Port : oVGA_G[1]
RR          : 15.786
RF          : 15.786
FR          : 15.786
FF          : 15.786

Input Port  : iSW[2]
Output Port : oVGA_G[2]
RR          : 15.166
RF          : 15.166
FR          : 15.166
FF          : 15.166

Input Port  : iSW[2]
Output Port : oVGA_G[3]
RR          : 14.835
RF          : 14.835
FR          : 14.835
FF          : 14.835

Input Port  : iSW[2]
Output Port : oVGA_G[4]
RR          : 14.972
RF          : 14.972
FR          : 14.972
FF          : 14.972

Input Port  : iSW[2]
Output Port : oVGA_G[5]
RR          : 14.782
RF          : 14.782
FR          : 14.782
FF          : 14.782

Input Port  : iSW[2]
Output Port : oVGA_G[6]
RR          : 13.775
RF          : 13.775
FR          : 13.775
FF          : 13.775

Input Port  : iSW[2]
Output Port : oVGA_G[7]
RR          : 14.730
RF          : 14.730
FR          : 14.730
FF          : 14.730

Input Port  : iSW[2]
Output Port : oVGA_G[8]
RR          : 14.274
RF          : 14.274
FR          : 14.274
FF          : 14.274

Input Port  : iSW[2]
Output Port : oVGA_G[9]
RR          : 14.169
RF          : 14.169
FR          : 14.169
FF          : 14.169

Input Port  : iSW[2]
Output Port : oVGA_R[0]
RR          : 15.760
RF          : 15.760
FR          : 15.760
FF          : 15.760

Input Port  : iSW[2]
Output Port : oVGA_R[1]
RR          : 15.166
RF          : 15.166
FR          : 15.166
FF          : 15.166

Input Port  : iSW[2]
Output Port : oVGA_R[2]
RR          : 13.858
RF          : 13.858
FR          : 13.858
FF          : 13.858

Input Port  : iSW[2]
Output Port : oVGA_R[3]
RR          : 12.968
RF          : 12.968
FR          : 12.968
FF          : 12.968

Input Port  : iSW[2]
Output Port : oVGA_R[4]
RR          : 14.115
RF          : 14.115
FR          : 14.115
FF          : 14.115

Input Port  : iSW[2]
Output Port : oVGA_R[5]
RR          : 14.670
RF          : 14.670
FR          : 14.670
FF          : 14.670

Input Port  : iSW[2]
Output Port : oVGA_R[6]
RR          : 16.699
RF          : 16.699
FR          : 16.699
FF          : 16.699

Input Port  : iSW[2]
Output Port : oVGA_R[7]
RR          : 13.983
RF          : 13.983
FR          : 13.983
FF          : 13.983

Input Port  : iSW[2]
Output Port : oVGA_R[8]
RR          : 15.111
RF          : 15.111
FR          : 15.111
FF          : 15.111

Input Port  : iSW[2]
Output Port : oVGA_R[9]
RR          : 14.430
RF          : 14.430
FR          : 14.430
FF          : 14.430

Input Port  : iSW[3]
Output Port : oVGA_B[0]
RR          : 17.367
RF          : 17.367
FR          : 17.367
FF          : 17.367

Input Port  : iSW[3]
Output Port : oVGA_B[1]
RR          : 18.398
RF          : 18.398
FR          : 18.398
FF          : 18.398

Input Port  : iSW[3]
Output Port : oVGA_B[2]
RR          : 14.152
RF          : 14.152
FR          : 14.152
FF          : 14.152

Input Port  : iSW[3]
Output Port : oVGA_B[3]
RR          : 15.350
RF          : 15.350
FR          : 15.350
FF          : 15.350

Input Port  : iSW[3]
Output Port : oVGA_B[4]
RR          : 16.135
RF          : 16.135
FR          : 16.135
FF          : 16.135

Input Port  : iSW[3]
Output Port : oVGA_B[5]
RR          : 15.931
RF          : 15.931
FR          : 15.931
FF          : 15.931

Input Port  : iSW[3]
Output Port : oVGA_B[6]
RR          : 15.807
RF          : 15.807
FR          : 15.807
FF          : 15.807

Input Port  : iSW[3]
Output Port : oVGA_B[7]
RR          : 15.947
RF          : 15.947
FR          : 15.947
FF          : 15.947

Input Port  : iSW[3]
Output Port : oVGA_B[8]
RR          : 16.265
RF          : 16.265
FR          : 16.265
FF          : 16.265

Input Port  : iSW[3]
Output Port : oVGA_B[9]
RR          : 19.479
RF          : 19.479
FR          : 19.479
FF          : 19.479

Input Port  : iSW[3]
Output Port : oVGA_G[0]
RR          : 14.564
RF          : 14.564
FR          : 14.564
FF          : 14.564

Input Port  : iSW[3]
Output Port : oVGA_G[1]
RR          : 14.443
RF          : 14.443
FR          : 14.443
FF          : 14.443

Input Port  : iSW[3]
Output Port : oVGA_G[2]
RR          : 12.576
RF          : 12.576
FR          : 12.576
FF          : 12.576

Input Port  : iSW[3]
Output Port : oVGA_G[3]
RR          : 12.236
RF          : 12.236
FR          : 12.236
FF          : 12.236

Input Port  : iSW[3]
Output Port : oVGA_G[4]
RR          : 12.185
RF          : 12.185
FR          : 12.185
FF          : 12.185

Input Port  : iSW[3]
Output Port : oVGA_G[5]
RR          : 12.295
RF          : 12.295
FR          : 12.295
FF          : 12.295

Input Port  : iSW[3]
Output Port : oVGA_G[6]
RR          : 11.966
RF          : 11.966
FR          : 11.966
FF          : 11.966

Input Port  : iSW[3]
Output Port : oVGA_G[7]
RR          : 11.957
RF          : 11.957
FR          : 11.957
FF          : 11.957

Input Port  : iSW[3]
Output Port : oVGA_G[8]
RR          : 11.783
RF          : 11.783
FR          : 11.783
FF          : 11.783

Input Port  : iSW[3]
Output Port : oVGA_G[9]
RR          : 13.084
RF          : 13.084
FR          : 13.084
FF          : 13.084

Input Port  : iSW[3]
Output Port : oVGA_R[0]
RR          : 15.642
RF          : 15.642
FR          : 15.642
FF          : 15.642

Input Port  : iSW[3]
Output Port : oVGA_R[1]
RR          : 15.048
RF          : 15.048
FR          : 15.048
FF          : 15.048

Input Port  : iSW[3]
Output Port : oVGA_R[2]
RR          : 12.109
RF          : 12.109
FR          : 12.109
FF          : 12.109

Input Port  : iSW[3]
Output Port : oVGA_R[3]
RR          : 11.205
RF          : 11.205
FR          : 11.205
FF          : 11.205

Input Port  : iSW[3]
Output Port : oVGA_R[4]
RR          : 12.335
RF          : 12.335
FR          : 12.335
FF          : 12.335

Input Port  : iSW[3]
Output Port : oVGA_R[5]
RR          : 13.002
RF          : 13.002
FR          : 13.002
FF          : 13.002

Input Port  : iSW[3]
Output Port : oVGA_R[6]
RR          : 13.424
RF          : 13.424
FR          : 13.424
FF          : 13.424

Input Port  : iSW[3]
Output Port : oVGA_R[7]
RR          : 12.506
RF          : 12.506
FR          : 12.506
FF          : 12.506

Input Port  : iSW[3]
Output Port : oVGA_R[8]
RR          : 12.248
RF          : 12.248
FR          : 12.248
FF          : 12.248

Input Port  : iSW[3]
Output Port : oVGA_R[9]
RR          : 14.100
RF          : 14.100
FR          : 14.100
FF          : 14.100

Input Port  : iSW[4]
Output Port : oVGA_B[0]
RR          : 17.841
RF          : 17.841
FR          : 17.841
FF          : 17.841

Input Port  : iSW[4]
Output Port : oVGA_B[1]
RR          : 18.872
RF          : 18.872
FR          : 18.872
FF          : 18.872

Input Port  : iSW[4]
Output Port : oVGA_B[2]
RR          : 15.261
RF          : 15.261
FR          : 15.261
FF          : 15.261

Input Port  : iSW[4]
Output Port : oVGA_B[3]
RR          : 15.824
RF          : 15.824
FR          : 15.824
FF          : 15.824

Input Port  : iSW[4]
Output Port : oVGA_B[4]
RR          : 16.609
RF          : 16.609
FR          : 16.609
FF          : 16.609

Input Port  : iSW[4]
Output Port : oVGA_B[5]
RR          : 16.405
RF          : 16.405
FR          : 16.405
FF          : 16.405

Input Port  : iSW[4]
Output Port : oVGA_B[6]
RR          : 16.281
RF          : 16.281
FR          : 16.281
FF          : 16.281

Input Port  : iSW[4]
Output Port : oVGA_B[7]
RR          : 18.164
RF          : 18.164
FR          : 18.164
FF          : 18.164

Input Port  : iSW[4]
Output Port : oVGA_B[8]
RR          : 16.739
RF          : 16.739
FR          : 16.739
FF          : 16.739

Input Port  : iSW[4]
Output Port : oVGA_B[9]
RR          : 19.953
RF          : 19.953
FR          : 19.953
FF          : 19.953

Input Port  : iSW[4]
Output Port : oVGA_G[0]
RR          : 14.468
RF          : 14.468
FR          : 14.468
FF          : 14.468

Input Port  : iSW[4]
Output Port : oVGA_G[1]
RR          : 14.347
RF          : 14.347
FR          : 14.347
FF          : 14.347

Input Port  : iSW[4]
Output Port : oVGA_G[2]
RR          : 13.267
RF          : 13.267
FR          : 13.267
FF          : 13.267

Input Port  : iSW[4]
Output Port : oVGA_G[3]
RR          : 12.932
RF          : 12.932
FR          : 12.932
FF          : 12.932

Input Port  : iSW[4]
Output Port : oVGA_G[4]
RR          : 12.880
RF          : 12.880
FR          : 12.880
FF          : 12.880

Input Port  : iSW[4]
Output Port : oVGA_G[5]
RR          : 13.333
RF          : 13.333
FR          : 13.333
FF          : 13.333

Input Port  : iSW[4]
Output Port : oVGA_G[6]
RR          : 12.684
RF          : 12.684
FR          : 12.684
FF          : 12.684

Input Port  : iSW[4]
Output Port : oVGA_G[7]
RR          : 12.999
RF          : 12.999
FR          : 12.999
FF          : 12.999

Input Port  : iSW[4]
Output Port : oVGA_G[8]
RR          : 12.825
RF          : 12.825
FR          : 12.825
FF          : 12.825

Input Port  : iSW[4]
Output Port : oVGA_G[9]
RR          : 12.988
RF          : 12.988
FR          : 12.988
FF          : 12.988

Input Port  : iSW[4]
Output Port : oVGA_R[0]
RR          : 15.546
RF          : 15.546
FR          : 15.546
FF          : 15.546

Input Port  : iSW[4]
Output Port : oVGA_R[1]
RR          : 14.952
RF          : 14.952
FR          : 14.952
FF          : 14.952

Input Port  : iSW[4]
Output Port : oVGA_R[2]
RR          : 13.260
RF          : 13.260
FR          : 13.260
FF          : 13.260

Input Port  : iSW[4]
Output Port : oVGA_R[3]
RR          : 12.356
RF          : 12.356
FR          : 12.356
FF          : 12.356

Input Port  : iSW[4]
Output Port : oVGA_R[4]
RR          : 13.486
RF          : 13.486
FR          : 13.486
FF          : 13.486

Input Port  : iSW[4]
Output Port : oVGA_R[5]
RR          : 14.153
RF          : 14.153
FR          : 14.153
FF          : 14.153

Input Port  : iSW[4]
Output Port : oVGA_R[6]
RR          : 14.575
RF          : 14.575
FR          : 14.575
FF          : 14.575

Input Port  : iSW[4]
Output Port : oVGA_R[7]
RR          : 13.655
RF          : 13.655
FR          : 13.655
FF          : 13.655

Input Port  : iSW[4]
Output Port : oVGA_R[8]
RR          : 13.399
RF          : 13.399
FR          : 13.399
FF          : 13.399

Input Port  : iSW[4]
Output Port : oVGA_R[9]
RR          : 14.004
RF          : 14.004
FR          : 14.004
FF          : 14.004

Input Port  : iSW[16]
Output Port : ioB[7]
RR          : 14.825
RF          : 14.825
FR          : 14.825
FF          : 14.825

Input Port  : iSW[16]
Output Port : oAUD_DACDAT
RR          : 14.615
RF          : 14.615
FR          : 14.615
FF          : 14.615

Input Port  : iSW[16]
Output Port : oLEDG[4]
RR          : 15.502
RF          : 15.502
FR          : 15.502
FF          : 15.502

Input Port  : iSW[16]
Output Port : oLEDR[0]
RR          : 12.999
RF          : 12.999
FR          : 12.999
FF          : 12.999

Input Port  : iSW[16]
Output Port : oLEDR[1]
RR          : 15.917
RF          : 15.917
FR          : 15.917
FF          : 15.917

Input Port  : iSW[16]
Output Port : oLEDR[2]
RR          : 16.079
RF          : 16.079
FR          : 16.079
FF          : 16.079

Input Port  : iSW[16]
Output Port : oLEDR[3]
RR          : 16.906
RF          : 16.906
FR          : 16.906
FF          : 16.906

Input Port  : iSW[16]
Output Port : oLEDR[4]
RR          : 16.945
RF          : 16.945
FR          : 16.945
FF          : 16.945

Input Port  : iSW[16]
Output Port : oLEDR[5]
RR          : 16.820
RF          : 16.820
FR          : 16.820
FF          : 16.820

Input Port  : iSW[16]
Output Port : oLEDR[6]
RR          : 14.431
RF          : 14.431
FR          : 14.431
FF          : 14.431

Input Port  : iSW[16]
Output Port : oLEDR[7]
RR          : 14.665
RF          : 14.665
FR          : 14.665
FF          : 14.665

Input Port  : iSW[16]
Output Port : oLEDR[8]
RR          : 14.638
RF          : 14.638
FR          : 14.638
FF          : 14.638

Input Port  : iSW[16]
Output Port : oLEDR[9]
RR          : 14.975
RF          : 14.975
FR          : 14.975
FF          : 14.975

Input Port  : iSW[16]
Output Port : oLEDR[10]
RR          : 13.678
RF          : 13.678
FR          : 13.678
FF          : 13.678

Input Port  : iSW[16]
Output Port : oLEDR[11]
RR          : 13.445
RF          : 13.445
FR          : 13.445
FF          : 13.445

Input Port  : iSW[16]
Output Port : oLEDR[12]
RR          : 14.936
RF          : 14.936
FR          : 14.936
FF          : 14.936

Input Port  : iSW[16]
Output Port : oLEDR[13]
RR          : 15.155
RF          : 15.155
FR          : 15.155
FF          : 15.155

Input Port  : iSW[16]
Output Port : oLEDR[14]
RR          : 15.515
RF          : 15.515
FR          : 15.515
FF          : 15.515
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Progagation Delay                                                      ;
+--------------------------------------------------------------------------------+
Input Port  : AUD_DACLRCK
Output Port : ioB[5]
RR          : 3.092
RF          : 
FR          : 
FF          : 3.092

Input Port  : AUD_DACLRCK
Output Port : ioB[7]
RR          : 5.651
RF          : 5.651
FR          : 5.651
FF          : 5.651

Input Port  : AUD_DACLRCK
Output Port : oAUD_DACDAT
RR          : 5.531
RF          : 5.531
FR          : 5.531
FF          : 5.531

Input Port  : AUD_DACLRCK
Output Port : oLEDG[2]
RR          : 3.527
RF          : 
FR          : 
FF          : 3.527

Input Port  : AUD_DACLRCK
Output Port : oLEDG[4]
RR          : 6.053
RF          : 6.053
FR          : 6.053
FF          : 6.053

Input Port  : iSW[0]
Output Port : oAUD_DACDAT
RR          : 4.790
RF          : 4.790
FR          : 4.790
FF          : 4.790

Input Port  : iSW[0]
Output Port : oLEDR[0]
RR          : 6.001
RF          : 6.001
FR          : 6.001
FF          : 6.001

Input Port  : iSW[0]
Output Port : oLEDR[1]
RR          : 7.083
RF          : 7.083
FR          : 7.083
FF          : 7.083

Input Port  : iSW[0]
Output Port : oLEDR[2]
RR          : 7.067
RF          : 7.067
FR          : 7.067
FF          : 7.067

Input Port  : iSW[0]
Output Port : oLEDR[3]
RR          : 7.376
RF          : 7.376
FR          : 7.376
FF          : 7.376

Input Port  : iSW[0]
Output Port : oLEDR[4]
RR          : 7.564
RF          : 7.564
FR          : 7.564
FF          : 7.564

Input Port  : iSW[0]
Output Port : oLEDR[5]
RR          : 7.546
RF          : 7.546
FR          : 7.546
FF          : 7.546

Input Port  : iSW[0]
Output Port : oLEDR[6]
RR          : 6.651
RF          : 6.651
FR          : 6.651
FF          : 6.651

Input Port  : iSW[0]
Output Port : oLEDR[7]
RR          : 6.504
RF          : 6.504
FR          : 6.504
FF          : 6.504

Input Port  : iSW[0]
Output Port : oLEDR[8]
RR          : 6.781
RF          : 6.781
FR          : 6.781
FF          : 6.781

Input Port  : iSW[0]
Output Port : oLEDR[9]
RR          : 6.476
RF          : 6.476
FR          : 6.476
FF          : 6.476

Input Port  : iSW[0]
Output Port : oLEDR[10]
RR          : 6.048
RF          : 6.048
FR          : 6.048
FF          : 6.048

Input Port  : iSW[0]
Output Port : oLEDR[11]
RR          : 6.058
RF          : 6.058
FR          : 6.058
FF          : 6.058

Input Port  : iSW[0]
Output Port : oLEDR[12]
RR          : 6.657
RF          : 6.657
FR          : 6.657
FF          : 6.657

Input Port  : iSW[0]
Output Port : oLEDR[13]
RR          : 6.733
RF          : 6.733
FR          : 6.733
FF          : 6.733

Input Port  : iSW[0]
Output Port : oLEDR[14]
RR          : 6.859
RF          : 6.859
FR          : 6.859
FF          : 6.859

Input Port  : iSW[0]
Output Port : oVGA_B[0]
RR          : 5.910
RF          : 5.910
FR          : 5.910
FF          : 5.910

Input Port  : iSW[0]
Output Port : oVGA_B[1]
RR          : 5.760
RF          : 5.760
FR          : 5.760
FF          : 5.760

Input Port  : iSW[0]
Output Port : oVGA_B[2]
RR          : 5.691
RF          : 5.691
FR          : 5.691
FF          : 5.691

Input Port  : iSW[0]
Output Port : oVGA_B[3]
RR          : 6.209
RF          : 6.209
FR          : 6.209
FF          : 6.209

Input Port  : iSW[0]
Output Port : oVGA_B[4]
RR          : 6.698
RF          : 6.698
FR          : 6.698
FF          : 6.698

Input Port  : iSW[0]
Output Port : oVGA_B[5]
RR          : 6.591
RF          : 6.591
FR          : 6.591
FF          : 6.591

Input Port  : iSW[0]
Output Port : oVGA_B[6]
RR          : 6.677
RF          : 6.677
FR          : 6.677
FF          : 6.677

Input Port  : iSW[0]
Output Port : oVGA_B[7]
RR          : 6.144
RF          : 6.144
FR          : 6.144
FF          : 6.144

Input Port  : iSW[0]
Output Port : oVGA_B[8]
RR          : 6.964
RF          : 6.964
FR          : 6.964
FF          : 6.964

Input Port  : iSW[0]
Output Port : oVGA_B[9]
RR          : 6.095
RF          : 6.095
FR          : 6.095
FF          : 6.095

Input Port  : iSW[0]
Output Port : oVGA_G[0]
RR          : 6.718
RF          : 6.718
FR          : 6.718
FF          : 6.718

Input Port  : iSW[0]
Output Port : oVGA_G[1]
RR          : 6.457
RF          : 6.457
FR          : 6.457
FF          : 6.457

Input Port  : iSW[0]
Output Port : oVGA_G[2]
RR          : 6.025
RF          : 6.025
FR          : 6.025
FF          : 6.025

Input Port  : iSW[0]
Output Port : oVGA_G[3]
RR          : 5.858
RF          : 5.858
FR          : 5.858
FF          : 5.858

Input Port  : iSW[0]
Output Port : oVGA_G[4]
RR          : 5.846
RF          : 5.846
FR          : 5.846
FF          : 5.846

Input Port  : iSW[0]
Output Port : oVGA_G[5]
RR          : 5.987
RF          : 5.987
FR          : 5.987
FF          : 5.987

Input Port  : iSW[0]
Output Port : oVGA_G[6]
RR          : 5.833
RF          : 5.833
FR          : 5.833
FF          : 5.833

Input Port  : iSW[0]
Output Port : oVGA_G[7]
RR          : 5.815
RF          : 5.815
FR          : 5.815
FF          : 5.815

Input Port  : iSW[0]
Output Port : oVGA_G[8]
RR          : 5.819
RF          : 5.819
FR          : 5.819
FF          : 5.819

Input Port  : iSW[0]
Output Port : oVGA_G[9]
RR          : 6.256
RF          : 6.256
FR          : 6.256
FF          : 6.256

Input Port  : iSW[0]
Output Port : oVGA_R[0]
RR          : 6.975
RF          : 6.975
FR          : 6.975
FF          : 6.975

Input Port  : iSW[0]
Output Port : oVGA_R[1]
RR          : 6.864
RF          : 6.864
FR          : 6.864
FF          : 6.864

Input Port  : iSW[0]
Output Port : oVGA_R[2]
RR          : 6.051
RF          : 6.051
FR          : 6.051
FF          : 6.051

Input Port  : iSW[0]
Output Port : oVGA_R[3]
RR          : 5.562
RF          : 5.562
FR          : 5.562
FF          : 5.562

Input Port  : iSW[0]
Output Port : oVGA_R[4]
RR          : 6.045
RF          : 6.045
FR          : 6.045
FF          : 6.045

Input Port  : iSW[0]
Output Port : oVGA_R[5]
RR          : 6.352
RF          : 6.352
FR          : 6.352
FF          : 6.352

Input Port  : iSW[0]
Output Port : oVGA_R[6]
RR          : 6.668
RF          : 6.668
FR          : 6.668
FF          : 6.668

Input Port  : iSW[0]
Output Port : oVGA_R[7]
RR          : 6.065
RF          : 6.065
FR          : 6.065
FF          : 6.065

Input Port  : iSW[0]
Output Port : oVGA_R[8]
RR          : 5.992
RF          : 5.992
FR          : 5.992
FF          : 5.992

Input Port  : iSW[0]
Output Port : oVGA_R[9]
RR          : 6.819
RF          : 6.819
FR          : 6.819
FF          : 6.819

Input Port  : iSW[1]
Output Port : oLEDR[0]
RR          : 5.976
RF          : 5.976
FR          : 5.976
FF          : 5.976

Input Port  : iSW[1]
Output Port : oLEDR[1]
RR          : 6.535
RF          : 6.535
FR          : 6.535
FF          : 6.535

Input Port  : iSW[1]
Output Port : oLEDR[2]
RR          : 6.437
RF          : 6.437
FR          : 6.437
FF          : 6.437

Input Port  : iSW[1]
Output Port : oLEDR[3]
RR          : 6.743
RF          : 6.743
FR          : 6.743
FF          : 6.743

Input Port  : iSW[1]
Output Port : oLEDR[4]
RR          : 6.829
RF          : 6.829
FR          : 6.829
FF          : 6.829

Input Port  : iSW[1]
Output Port : oLEDR[5]
RR          : 6.901
RF          : 6.901
FR          : 6.901
FF          : 6.901

Input Port  : iSW[1]
Output Port : oLEDR[6]
RR          : 5.948
RF          : 5.948
FR          : 5.948
FF          : 5.948

Input Port  : iSW[1]
Output Port : oLEDR[7]
RR          : 5.762
RF          : 5.762
FR          : 5.762
FF          : 5.762

Input Port  : iSW[1]
Output Port : oLEDR[8]
RR          : 6.381
RF          : 6.381
FR          : 6.381
FF          : 6.381

Input Port  : iSW[1]
Output Port : oLEDR[9]
RR          : 6.174
RF          : 6.174
FR          : 6.174
FF          : 6.174

Input Port  : iSW[1]
Output Port : oLEDR[10]
RR          : 5.915
RF          : 5.915
FR          : 5.915
FF          : 5.915

Input Port  : iSW[1]
Output Port : oLEDR[11]
RR          : 5.327
RF          : 5.327
FR          : 5.327
FF          : 5.327

Input Port  : iSW[1]
Output Port : oLEDR[12]
RR          : 6.152
RF          : 6.152
FR          : 6.152
FF          : 6.152

Input Port  : iSW[1]
Output Port : oLEDR[13]
RR          : 6.234
RF          : 6.234
FR          : 6.234
FF          : 6.234

Input Port  : iSW[1]
Output Port : oLEDR[14]
RR          : 6.426
RF          : 6.426
FR          : 6.426
FF          : 6.426

Input Port  : iSW[1]
Output Port : oVGA_B[0]
RR          : 5.845
RF          : 5.845
FR          : 5.845
FF          : 5.845

Input Port  : iSW[1]
Output Port : oVGA_B[1]
RR          : 5.820
RF          : 5.820
FR          : 5.820
FF          : 5.820

Input Port  : iSW[1]
Output Port : oVGA_B[2]
RR          : 6.036
RF          : 6.036
FR          : 6.036
FF          : 6.036

Input Port  : iSW[1]
Output Port : oVGA_B[3]
RR          : 6.135
RF          : 6.135
FR          : 6.135
FF          : 6.135

Input Port  : iSW[1]
Output Port : oVGA_B[4]
RR          : 6.160
RF          : 6.160
FR          : 6.160
FF          : 6.160

Input Port  : iSW[1]
Output Port : oVGA_B[5]
RR          : 6.062
RF          : 6.062
FR          : 6.062
FF          : 6.062

Input Port  : iSW[1]
Output Port : oVGA_B[6]
RR          : 6.279
RF          : 6.279
FR          : 6.279
FF          : 6.279

Input Port  : iSW[1]
Output Port : oVGA_B[7]
RR          : 7.209
RF          : 7.209
FR          : 7.209
FF          : 7.209

Input Port  : iSW[1]
Output Port : oVGA_B[8]
RR          : 6.390
RF          : 6.390
FR          : 6.390
FF          : 6.390

Input Port  : iSW[1]
Output Port : oVGA_B[9]
RR          : 6.178
RF          : 6.178
FR          : 6.178
FF          : 6.178

Input Port  : iSW[1]
Output Port : oVGA_G[0]
RR          : 6.442
RF          : 6.442
FR          : 6.442
FF          : 6.442

Input Port  : iSW[1]
Output Port : oVGA_G[1]
RR          : 6.318
RF          : 6.318
FR          : 6.318
FF          : 6.318

Input Port  : iSW[1]
Output Port : oVGA_G[2]
RR          : 5.725
RF          : 6.444
FR          : 6.444
FF          : 5.725

Input Port  : iSW[1]
Output Port : oVGA_G[3]
RR          : 5.647
RF          : 6.299
FR          : 6.299
FF          : 5.647

Input Port  : iSW[1]
Output Port : oVGA_G[4]
RR          : 5.662
RF          : 6.311
FR          : 6.311
FF          : 5.662

Input Port  : iSW[1]
Output Port : oVGA_G[5]
RR          : 5.550
RF          : 6.349
FR          : 6.349
FF          : 5.550

Input Port  : iSW[1]
Output Port : oVGA_G[6]
RR          : 5.340
RF          : 6.149
FR          : 6.149
FF          : 5.340

Input Port  : iSW[1]
Output Port : oVGA_G[7]
RR          : 5.430
RF          : 6.239
FR          : 6.239
FF          : 5.430

Input Port  : iSW[1]
Output Port : oVGA_G[8]
RR          : 5.326
RF          : 5.974
FR          : 5.974
FF          : 5.326

Input Port  : iSW[1]
Output Port : oVGA_G[9]
RR          : 6.078
RF          : 6.118
FR          : 6.118
FF          : 6.078

Input Port  : iSW[1]
Output Port : oVGA_R[0]
RR          : 6.576
RF          : 6.576
FR          : 6.576
FF          : 6.576

Input Port  : iSW[1]
Output Port : oVGA_R[1]
RR          : 6.455
RF          : 6.455
FR          : 6.455
FF          : 6.455

Input Port  : iSW[1]
Output Port : oVGA_R[2]
RR          : 5.941
RF          : 6.451
FR          : 6.451
FF          : 5.941

Input Port  : iSW[1]
Output Port : oVGA_R[3]
RR          : 5.358
RF          : 5.987
FR          : 5.987
FF          : 5.358

Input Port  : iSW[1]
Output Port : oVGA_R[4]
RR          : 5.841
RF          : 6.469
FR          : 6.469
FF          : 5.841

Input Port  : iSW[1]
Output Port : oVGA_R[5]
RR          : 6.158
RF          : 6.670
FR          : 6.670
FF          : 6.158

Input Port  : iSW[1]
Output Port : oVGA_R[6]
RR          : 6.481
RF          : 6.990
FR          : 6.990
FF          : 6.481

Input Port  : iSW[1]
Output Port : oVGA_R[7]
RR          : 5.861
RF          : 6.489
FR          : 6.489
FF          : 5.861

Input Port  : iSW[1]
Output Port : oVGA_R[8]
RR          : 5.924
RF          : 6.432
FR          : 6.432
FF          : 5.924

Input Port  : iSW[1]
Output Port : oVGA_R[9]
RR          : 6.528
RF          : 6.528
FR          : 6.528
FF          : 6.528

Input Port  : iSW[2]
Output Port : oVGA_B[0]
RR          : 5.845
RF          : 5.845
FR          : 5.845
FF          : 5.845

Input Port  : iSW[2]
Output Port : oVGA_B[1]
RR          : 5.820
RF          : 5.820
FR          : 5.820
FF          : 5.820

Input Port  : iSW[2]
Output Port : oVGA_B[2]
RR          : 6.037
RF          : 6.037
FR          : 6.037
FF          : 6.037

Input Port  : iSW[2]
Output Port : oVGA_B[3]
RR          : 6.130
RF          : 6.130
FR          : 6.130
FF          : 6.130

Input Port  : iSW[2]
Output Port : oVGA_B[4]
RR          : 6.155
RF          : 6.155
FR          : 6.155
FF          : 6.155

Input Port  : iSW[2]
Output Port : oVGA_B[5]
RR          : 6.057
RF          : 6.057
FR          : 6.057
FF          : 6.057

Input Port  : iSW[2]
Output Port : oVGA_B[6]
RR          : 6.274
RF          : 6.274
FR          : 6.274
FF          : 6.274

Input Port  : iSW[2]
Output Port : oVGA_B[7]
RR          : 7.204
RF          : 7.204
FR          : 7.204
FF          : 7.204

Input Port  : iSW[2]
Output Port : oVGA_B[8]
RR          : 6.385
RF          : 6.385
FR          : 6.385
FF          : 6.385

Input Port  : iSW[2]
Output Port : oVGA_B[9]
RR          : 6.178
RF          : 6.178
FR          : 6.178
FF          : 6.178

Input Port  : iSW[2]
Output Port : oVGA_G[0]
RR          : 6.300
RF          : 6.300
FR          : 6.300
FF          : 6.300

Input Port  : iSW[2]
Output Port : oVGA_G[1]
RR          : 6.176
RF          : 6.176
FR          : 6.176
FF          : 6.176

Input Port  : iSW[2]
Output Port : oVGA_G[2]
RR          : 5.386
RF          : 6.439
FR          : 6.439
FF          : 5.386

Input Port  : iSW[2]
Output Port : oVGA_G[3]
RR          : 5.308
RF          : 6.294
FR          : 6.294
FF          : 5.308

Input Port  : iSW[2]
Output Port : oVGA_G[4]
RR          : 5.323
RF          : 6.306
FR          : 6.306
FF          : 5.323

Input Port  : iSW[2]
Output Port : oVGA_G[5]
RR          : 5.211
RF          : 6.344
FR          : 6.344
FF          : 5.211

Input Port  : iSW[2]
Output Port : oVGA_G[6]
RR          : 5.001
RF          : 6.144
FR          : 6.144
FF          : 5.001

Input Port  : iSW[2]
Output Port : oVGA_G[7]
RR          : 5.091
RF          : 6.234
FR          : 6.234
FF          : 5.091

Input Port  : iSW[2]
Output Port : oVGA_G[8]
RR          : 4.987
RF          : 5.969
FR          : 5.969
FF          : 4.987

Input Port  : iSW[2]
Output Port : oVGA_G[9]
RR          : 5.976
RF          : 5.976
FR          : 5.976
FF          : 5.976

Input Port  : iSW[2]
Output Port : oVGA_R[0]
RR          : 6.472
RF          : 6.472
FR          : 6.472
FF          : 6.472

Input Port  : iSW[2]
Output Port : oVGA_R[1]
RR          : 6.351
RF          : 6.351
FR          : 6.351
FF          : 6.351

Input Port  : iSW[2]
Output Port : oVGA_R[2]
RR          : 5.619
RF          : 6.446
FR          : 6.446
FF          : 5.619

Input Port  : iSW[2]
Output Port : oVGA_R[3]
RR          : 5.036
RF          : 5.982
FR          : 5.982
FF          : 5.036

Input Port  : iSW[2]
Output Port : oVGA_R[4]
RR          : 5.519
RF          : 6.464
FR          : 6.464
FF          : 5.519

Input Port  : iSW[2]
Output Port : oVGA_R[5]
RR          : 5.836
RF          : 6.665
FR          : 6.665
FF          : 5.836

Input Port  : iSW[2]
Output Port : oVGA_R[6]
RR          : 6.159
RF          : 6.985
FR          : 6.985
FF          : 6.159

Input Port  : iSW[2]
Output Port : oVGA_R[7]
RR          : 5.539
RF          : 6.484
FR          : 6.484
FF          : 5.539

Input Port  : iSW[2]
Output Port : oVGA_R[8]
RR          : 5.602
RF          : 6.427
FR          : 6.427
FF          : 5.602

Input Port  : iSW[2]
Output Port : oVGA_R[9]
RR          : 6.386
RF          : 6.386
FR          : 6.386
FF          : 6.386

Input Port  : iSW[3]
Output Port : oVGA_B[0]
RR          : 5.536
RF          : 5.492
FR          : 5.492
FF          : 5.536

Input Port  : iSW[3]
Output Port : oVGA_B[1]
RR          : 5.511
RF          : 5.511
FR          : 5.511
FF          : 5.511

Input Port  : iSW[3]
Output Port : oVGA_B[2]
RR          : 5.738
RF          : 5.738
FR          : 5.738
FF          : 5.738

Input Port  : iSW[3]
Output Port : oVGA_B[3]
RR          : 5.831
RF          : 5.831
FR          : 5.831
FF          : 5.831

Input Port  : iSW[3]
Output Port : oVGA_B[4]
RR          : 5.856
RF          : 5.856
FR          : 5.856
FF          : 5.856

Input Port  : iSW[3]
Output Port : oVGA_B[5]
RR          : 5.758
RF          : 5.758
FR          : 5.758
FF          : 5.758

Input Port  : iSW[3]
Output Port : oVGA_B[6]
RR          : 5.975
RF          : 5.975
FR          : 5.975
FF          : 5.975

Input Port  : iSW[3]
Output Port : oVGA_B[7]
RR          : 6.905
RF          : 6.905
FR          : 6.905
FF          : 6.905

Input Port  : iSW[3]
Output Port : oVGA_B[8]
RR          : 6.086
RF          : 6.086
FR          : 6.086
FF          : 6.086

Input Port  : iSW[3]
Output Port : oVGA_B[9]
RR          : 5.869
RF          : 5.869
FR          : 5.869
FF          : 5.869

Input Port  : iSW[3]
Output Port : oVGA_G[0]
RR          : 6.615
RF          : 6.302
FR          : 6.302
FF          : 6.615

Input Port  : iSW[3]
Output Port : oVGA_G[1]
RR          : 6.351
RF          : 6.205
FR          : 6.205
FF          : 6.351

Input Port  : iSW[3]
Output Port : oVGA_G[2]
RR          : 5.381
RF          : 5.381
FR          : 5.381
FF          : 5.381

Input Port  : iSW[3]
Output Port : oVGA_G[3]
RR          : 5.236
RF          : 5.236
FR          : 5.236
FF          : 5.236

Input Port  : iSW[3]
Output Port : oVGA_G[4]
RR          : 5.248
RF          : 5.248
FR          : 5.248
FF          : 5.248

Input Port  : iSW[3]
Output Port : oVGA_G[5]
RR          : 5.286
RF          : 5.286
FR          : 5.286
FF          : 5.286

Input Port  : iSW[3]
Output Port : oVGA_G[6]
RR          : 5.086
RF          : 5.086
FR          : 5.086
FF          : 5.086

Input Port  : iSW[3]
Output Port : oVGA_G[7]
RR          : 5.176
RF          : 5.176
FR          : 5.176
FF          : 5.176

Input Port  : iSW[3]
Output Port : oVGA_G[8]
RR          : 4.911
RF          : 4.911
FR          : 4.911
FF          : 4.911

Input Port  : iSW[3]
Output Port : oVGA_G[9]
RR          : 5.961
RF          : 5.775
FR          : 5.775
FF          : 5.961

Input Port  : iSW[3]
Output Port : oVGA_R[0]
RR          : 6.515
RF          : 6.278
FR          : 6.278
FF          : 6.515

Input Port  : iSW[3]
Output Port : oVGA_R[1]
RR          : 6.485
RF          : 6.297
FR          : 6.297
FF          : 6.485

Input Port  : iSW[3]
Output Port : oVGA_R[2]
RR          : 5.988
RF          : 5.988
FR          : 5.988
FF          : 5.988

Input Port  : iSW[3]
Output Port : oVGA_R[3]
RR          : 5.524
RF          : 5.524
FR          : 5.524
FF          : 5.524

Input Port  : iSW[3]
Output Port : oVGA_R[4]
RR          : 6.006
RF          : 6.006
FR          : 6.006
FF          : 6.006

Input Port  : iSW[3]
Output Port : oVGA_R[5]
RR          : 6.207
RF          : 6.207
FR          : 6.207
FF          : 6.207

Input Port  : iSW[3]
Output Port : oVGA_R[6]
RR          : 6.527
RF          : 6.527
FR          : 6.527
FF          : 6.527

Input Port  : iSW[3]
Output Port : oVGA_R[7]
RR          : 6.026
RF          : 6.026
FR          : 6.026
FF          : 6.026

Input Port  : iSW[3]
Output Port : oVGA_R[8]
RR          : 5.969
RF          : 5.969
FR          : 5.969
FF          : 5.969

Input Port  : iSW[3]
Output Port : oVGA_R[9]
RR          : 6.656
RF          : 6.453
FR          : 6.453
FF          : 6.656

Input Port  : iSW[4]
Output Port : oVGA_B[0]
RR          : 5.758
RF          : 5.758
FR          : 5.758
FF          : 5.758

Input Port  : iSW[4]
Output Port : oVGA_B[1]
RR          : 5.733
RF          : 5.733
FR          : 5.733
FF          : 5.733

Input Port  : iSW[4]
Output Port : oVGA_B[2]
RR          : 5.960
RF          : 5.960
FR          : 5.960
FF          : 5.960

Input Port  : iSW[4]
Output Port : oVGA_B[3]
RR          : 6.044
RF          : 6.044
FR          : 6.044
FF          : 6.044

Input Port  : iSW[4]
Output Port : oVGA_B[4]
RR          : 6.069
RF          : 6.069
FR          : 6.069
FF          : 6.069

Input Port  : iSW[4]
Output Port : oVGA_B[5]
RR          : 5.971
RF          : 5.971
FR          : 5.971
FF          : 5.971

Input Port  : iSW[4]
Output Port : oVGA_B[6]
RR          : 6.188
RF          : 6.188
FR          : 6.188
FF          : 6.188

Input Port  : iSW[4]
Output Port : oVGA_B[7]
RR          : 7.118
RF          : 7.118
FR          : 7.118
FF          : 7.118

Input Port  : iSW[4]
Output Port : oVGA_B[8]
RR          : 6.299
RF          : 6.299
FR          : 6.299
FF          : 6.299

Input Port  : iSW[4]
Output Port : oVGA_B[9]
RR          : 6.091
RF          : 6.091
FR          : 6.091
FF          : 6.091

Input Port  : iSW[4]
Output Port : oVGA_G[0]
RR          : 6.509
RF          : 6.629
FR          : 6.629
FF          : 6.509

Input Port  : iSW[4]
Output Port : oVGA_G[1]
RR          : 6.368
RF          : 6.368
FR          : 6.368
FF          : 6.368

Input Port  : iSW[4]
Output Port : oVGA_G[2]
RR          : 5.532
RF          : 6.472
FR          : 6.472
FF          : 5.532

Input Port  : iSW[4]
Output Port : oVGA_G[3]
RR          : 5.454
RF          : 6.327
FR          : 6.327
FF          : 5.454

Input Port  : iSW[4]
Output Port : oVGA_G[4]
RR          : 5.469
RF          : 6.339
FR          : 6.339
FF          : 5.469

Input Port  : iSW[4]
Output Port : oVGA_G[5]
RR          : 5.357
RF          : 6.377
FR          : 6.377
FF          : 5.357

Input Port  : iSW[4]
Output Port : oVGA_G[6]
RR          : 5.147
RF          : 6.177
FR          : 6.177
FF          : 5.147

Input Port  : iSW[4]
Output Port : oVGA_G[7]
RR          : 5.237
RF          : 6.267
FR          : 6.267
FF          : 5.237

Input Port  : iSW[4]
Output Port : oVGA_G[8]
RR          : 5.133
RF          : 6.002
FR          : 6.002
FF          : 5.133

Input Port  : iSW[4]
Output Port : oVGA_G[9]
RR          : 5.982
RF          : 6.167
FR          : 6.167
FF          : 5.982

Input Port  : iSW[4]
Output Port : oVGA_R[0]
RR          : 6.485
RF          : 6.737
FR          : 6.737
FF          : 6.485

Input Port  : iSW[4]
Output Port : oVGA_R[1]
RR          : 6.504
RF          : 6.707
FR          : 6.707
FF          : 6.504

Input Port  : iSW[4]
Output Port : oVGA_R[2]
RR          : 5.809
RF          : 6.453
FR          : 6.453
FF          : 5.809

Input Port  : iSW[4]
Output Port : oVGA_R[3]
RR          : 5.226
RF          : 6.015
FR          : 6.015
FF          : 5.226

Input Port  : iSW[4]
Output Port : oVGA_R[4]
RR          : 5.709
RF          : 6.497
FR          : 6.497
FF          : 5.709

Input Port  : iSW[4]
Output Port : oVGA_R[5]
RR          : 6.026
RF          : 6.698
FR          : 6.698
FF          : 6.026

Input Port  : iSW[4]
Output Port : oVGA_R[6]
RR          : 6.349
RF          : 7.018
FR          : 7.018
FF          : 6.349

Input Port  : iSW[4]
Output Port : oVGA_R[7]
RR          : 5.729
RF          : 6.517
FR          : 6.517
FF          : 5.729

Input Port  : iSW[4]
Output Port : oVGA_R[8]
RR          : 5.792
RF          : 6.460
FR          : 6.460
FF          : 5.792

Input Port  : iSW[4]
Output Port : oVGA_R[9]
RR          : 6.662
RF          : 6.675
FR          : 6.675
FF          : 6.662

Input Port  : iSW[16]
Output Port : ioB[7]
RR          : 5.778
RF          : 5.778
FR          : 5.778
FF          : 5.778

Input Port  : iSW[16]
Output Port : oAUD_DACDAT
RR          : 5.658
RF          : 5.658
FR          : 5.658
FF          : 5.658

Input Port  : iSW[16]
Output Port : oLEDG[4]
RR          : 6.180
RF          : 6.180
FR          : 6.180
FF          : 6.180

Input Port  : iSW[16]
Output Port : oLEDR[0]
RR          : 5.790
RF          : 5.790
FR          : 5.790
FF          : 5.790

Input Port  : iSW[16]
Output Port : oLEDR[1]
RR          : 6.218
RF          : 6.218
FR          : 6.218
FF          : 6.218

Input Port  : iSW[16]
Output Port : oLEDR[2]
RR          : 6.449
RF          : 6.449
FR          : 6.449
FF          : 6.449

Input Port  : iSW[16]
Output Port : oLEDR[3]
RR          : 6.675
RF          : 6.675
FR          : 6.675
FF          : 6.675

Input Port  : iSW[16]
Output Port : oLEDR[4]
RR          : 7.009
RF          : 7.009
FR          : 7.009
FF          : 7.009

Input Port  : iSW[16]
Output Port : oLEDR[5]
RR          : 6.403
RF          : 6.403
FR          : 6.403
FF          : 6.403

Input Port  : iSW[16]
Output Port : oLEDR[6]
RR          : 6.088
RF          : 6.088
FR          : 6.088
FF          : 6.088

Input Port  : iSW[16]
Output Port : oLEDR[7]
RR          : 5.692
RF          : 5.692
FR          : 5.692
FF          : 5.692

Input Port  : iSW[16]
Output Port : oLEDR[8]
RR          : 6.055
RF          : 6.055
FR          : 6.055
FF          : 6.055

Input Port  : iSW[16]
Output Port : oLEDR[9]
RR          : 5.630
RF          : 5.630
FR          : 5.630
FF          : 5.630

Input Port  : iSW[16]
Output Port : oLEDR[10]
RR          : 5.312
RF          : 5.312
FR          : 5.312
FF          : 5.312

Input Port  : iSW[16]
Output Port : oLEDR[11]
RR          : 5.037
RF          : 5.037
FR          : 5.037
FF          : 5.037

Input Port  : iSW[16]
Output Port : oLEDR[12]
RR          : 6.209
RF          : 6.209
FR          : 6.209
FF          : 6.209

Input Port  : iSW[16]
Output Port : oLEDR[13]
RR          : 6.362
RF          : 6.362
FR          : 6.362
FF          : 6.362

Input Port  : iSW[16]
Output Port : oLEDR[14]
RR          : 5.962
RF          : 5.962
FR          : 5.962
FF          : 5.962
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Transfers                                                                ;
+--------------------------------------------------------------------------------+
From Clock : AUD_BCLK
To Clock   : AUD_ADCLRCK
RR Paths   : 16
FR Paths   : 0
RF Paths   : 16
FF Paths   : 0

From Clock : AUD_BCLK
To Clock   : AUD_BCLK
RR Paths   : 15
FR Paths   : 0
RF Paths   : 0
FF Paths   : 20

From Clock : iAUD_ADCDAT
To Clock   : AUD_BCLK
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : AUD_ADCLRCK
To Clock   : iAUD_ADCDAT
RR Paths   : 0
FR Paths   : 0
RF Paths   : 976
FF Paths   : 976

From Clock : iAUD_ADCDAT
To Clock   : iAUD_ADCDAT
RR Paths   : 0
FR Paths   : 0
RF Paths   : 0
FF Paths   : 1596

From Clock : vga_time_generator:drv3|VGA_HS_o
To Clock   : iAUD_ADCDAT
RR Paths   : 0
FR Paths   : 0
RF Paths   : 65
FF Paths   : 65

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : iAUD_ADCDAT
RR Paths   : 0
FR Paths   : 0
RF Paths   : 61
FF Paths   : 61

From Clock : iCLK_50
To Clock   : iCLK_50
RR Paths   : 1996
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : mCLK_50Div[3]
To Clock   : iCLK_50
RR Paths   : 7
FR Paths   : 7
RF Paths   : 0
FF Paths   : 0

From Clock : mCLK_50Div[9]
To Clock   : iCLK_50
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : mVGA_CLK
To Clock   : iCLK_50
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : wm8731Config:comp1|mI2C_CTRL_CLK
To Clock   : iCLK_50
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : mCLK_50Div[3]
To Clock   : mCLK_50Div[3]
RR Paths   : 0
FR Paths   : 0
RF Paths   : 0
FF Paths   : 370

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : mCLK_50Div[3]
RR Paths   : 0
FR Paths   : 0
RF Paths   : 16
FF Paths   : 16

From Clock : iAUD_ADCDAT
To Clock   : mCLK_50Div[9]
RR Paths   : 0
FR Paths   : 224
RF Paths   : 0
FF Paths   : 0

From Clock : mCLK_50Div[9]
To Clock   : mCLK_50Div[9]
RR Paths   : 369
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : mCLK_50Div[9]
RR Paths   : 239
FR Paths   : 470
RF Paths   : 0
FF Paths   : 0

From Clock : mVGA_CLK
To Clock   : mVGA_CLK
RR Paths   : 333
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|CounterX[2]
To Clock   : mVGA_CLK
RR Paths   : 8
FR Paths   : 8
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|CounterX[3]
To Clock   : mVGA_CLK
RR Paths   : 7
FR Paths   : 7
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_HS_o
To Clock   : mVGA_CLK
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : iAUD_ADCDAT
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 0
FR Paths   : 768000
RF Paths   : 0
FF Paths   : 223

From Clock : mCLK_50Div[9]
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 859520
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : mVGA_CLK
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 190400
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|CounterX[2]
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 40300
FR Paths   : 800
RF Paths   : 0
FF Paths   : 364

From Clock : vga_time_generator:drv3|CounterX[3]
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 109686
FR Paths   : 70006
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_HS_o
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 6400
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 0
FR Paths   : 40960
RF Paths   : 233
FF Paths   : 463

From Clock : iAUD_ADCDAT
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 0
FR Paths   : 384000
RF Paths   : 0
FF Paths   : 384000

From Clock : mCLK_50Div[3]
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 0
FR Paths   : 244480
RF Paths   : 0
FF Paths   : 244480

From Clock : mCLK_50Div[9]
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 429760
FR Paths   : 0
RF Paths   : 429760
FF Paths   : 0

From Clock : mVGA_CLK
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 211680
FR Paths   : 0
RF Paths   : 211680
FF Paths   : 0

From Clock : vga_time_generator:drv3|CounterX[2]
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 20460
FR Paths   : 400
RF Paths   : 19840
FF Paths   : 400

From Clock : vga_time_generator:drv3|CounterX[3]
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 223958
FR Paths   : 204118
RF Paths   : 223648
FF Paths   : 203808

From Clock : vga_time_generator:drv3|VGA_HS_o
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 3200
FR Paths   : 0
RF Paths   : 3200
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 0
FR Paths   : 20480
RF Paths   : 0
FF Paths   : 20480

From Clock : iAUD_ADCDAT
To Clock   : vga_time_generator:drv3|VGA_HS_o
RR Paths   : 0
FR Paths   : 0
RF Paths   : 0
FF Paths   : 22

From Clock : vga_time_generator:drv3|VGA_HS_o
To Clock   : vga_time_generator:drv3|VGA_HS_o
RR Paths   : 348
FR Paths   : 0
RF Paths   : 0
FF Paths   : 18

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : vga_time_generator:drv3|VGA_HS_o
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : iAUD_ADCDAT
To Clock   : vga_time_generator:drv3|VGA_VS_o
RR Paths   : 0
FR Paths   : 0
RF Paths   : 0
FF Paths   : 115489

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : vga_time_generator:drv3|VGA_VS_o
RR Paths   : 0
FR Paths   : 0
RF Paths   : 0
FF Paths   : 2755

From Clock : iCLK_50
To Clock   : wm8731Config:comp1|mI2C_CTRL_CLK
RR Paths   : 640
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : wm8731Config:comp1|mI2C_CTRL_CLK
To Clock   : wm8731Config:comp1|mI2C_CTRL_CLK
RR Paths   : 460
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Hold Transfers                                                                 ;
+--------------------------------------------------------------------------------+
From Clock : AUD_BCLK
To Clock   : AUD_ADCLRCK
RR Paths   : 16
FR Paths   : 0
RF Paths   : 16
FF Paths   : 0

From Clock : AUD_BCLK
To Clock   : AUD_BCLK
RR Paths   : 15
FR Paths   : 0
RF Paths   : 0
FF Paths   : 20

From Clock : iAUD_ADCDAT
To Clock   : AUD_BCLK
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : AUD_ADCLRCK
To Clock   : iAUD_ADCDAT
RR Paths   : 0
FR Paths   : 0
RF Paths   : 976
FF Paths   : 976

From Clock : iAUD_ADCDAT
To Clock   : iAUD_ADCDAT
RR Paths   : 0
FR Paths   : 0
RF Paths   : 0
FF Paths   : 1596

From Clock : vga_time_generator:drv3|VGA_HS_o
To Clock   : iAUD_ADCDAT
RR Paths   : 0
FR Paths   : 0
RF Paths   : 65
FF Paths   : 65

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : iAUD_ADCDAT
RR Paths   : 0
FR Paths   : 0
RF Paths   : 61
FF Paths   : 61

From Clock : iCLK_50
To Clock   : iCLK_50
RR Paths   : 1996
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : mCLK_50Div[3]
To Clock   : iCLK_50
RR Paths   : 7
FR Paths   : 7
RF Paths   : 0
FF Paths   : 0

From Clock : mCLK_50Div[9]
To Clock   : iCLK_50
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : mVGA_CLK
To Clock   : iCLK_50
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : wm8731Config:comp1|mI2C_CTRL_CLK
To Clock   : iCLK_50
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : mCLK_50Div[3]
To Clock   : mCLK_50Div[3]
RR Paths   : 0
FR Paths   : 0
RF Paths   : 0
FF Paths   : 370

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : mCLK_50Div[3]
RR Paths   : 0
FR Paths   : 0
RF Paths   : 16
FF Paths   : 16

From Clock : iAUD_ADCDAT
To Clock   : mCLK_50Div[9]
RR Paths   : 0
FR Paths   : 224
RF Paths   : 0
FF Paths   : 0

From Clock : mCLK_50Div[9]
To Clock   : mCLK_50Div[9]
RR Paths   : 369
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : mCLK_50Div[9]
RR Paths   : 239
FR Paths   : 470
RF Paths   : 0
FF Paths   : 0

From Clock : mVGA_CLK
To Clock   : mVGA_CLK
RR Paths   : 333
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|CounterX[2]
To Clock   : mVGA_CLK
RR Paths   : 8
FR Paths   : 8
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|CounterX[3]
To Clock   : mVGA_CLK
RR Paths   : 7
FR Paths   : 7
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_HS_o
To Clock   : mVGA_CLK
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : iAUD_ADCDAT
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 0
FR Paths   : 768000
RF Paths   : 0
FF Paths   : 223

From Clock : mCLK_50Div[9]
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 859520
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : mVGA_CLK
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 190400
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|CounterX[2]
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 40300
FR Paths   : 800
RF Paths   : 0
FF Paths   : 364

From Clock : vga_time_generator:drv3|CounterX[3]
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 109686
FR Paths   : 70006
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_HS_o
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 6400
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 0
FR Paths   : 40960
RF Paths   : 233
FF Paths   : 463

From Clock : iAUD_ADCDAT
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 0
FR Paths   : 384000
RF Paths   : 0
FF Paths   : 384000

From Clock : mCLK_50Div[3]
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 0
FR Paths   : 244480
RF Paths   : 0
FF Paths   : 244480

From Clock : mCLK_50Div[9]
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 429760
FR Paths   : 0
RF Paths   : 429760
FF Paths   : 0

From Clock : mVGA_CLK
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 211680
FR Paths   : 0
RF Paths   : 211680
FF Paths   : 0

From Clock : vga_time_generator:drv3|CounterX[2]
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 20460
FR Paths   : 400
RF Paths   : 19840
FF Paths   : 400

From Clock : vga_time_generator:drv3|CounterX[3]
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 223958
FR Paths   : 204118
RF Paths   : 223648
FF Paths   : 203808

From Clock : vga_time_generator:drv3|VGA_HS_o
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 3200
FR Paths   : 0
RF Paths   : 3200
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : vga_time_generator:drv3|CounterX[3]
RR Paths   : 0
FR Paths   : 20480
RF Paths   : 0
FF Paths   : 20480

From Clock : iAUD_ADCDAT
To Clock   : vga_time_generator:drv3|VGA_HS_o
RR Paths   : 0
FR Paths   : 0
RF Paths   : 0
FF Paths   : 22

From Clock : vga_time_generator:drv3|VGA_HS_o
To Clock   : vga_time_generator:drv3|VGA_HS_o
RR Paths   : 348
FR Paths   : 0
RF Paths   : 0
FF Paths   : 18

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : vga_time_generator:drv3|VGA_HS_o
RR Paths   : 1
FR Paths   : 1
RF Paths   : 0
FF Paths   : 0

From Clock : iAUD_ADCDAT
To Clock   : vga_time_generator:drv3|VGA_VS_o
RR Paths   : 0
FR Paths   : 0
RF Paths   : 0
FF Paths   : 115489

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : vga_time_generator:drv3|VGA_VS_o
RR Paths   : 0
FR Paths   : 0
RF Paths   : 0
FF Paths   : 2755

From Clock : iCLK_50
To Clock   : wm8731Config:comp1|mI2C_CTRL_CLK
RR Paths   : 640
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : wm8731Config:comp1|mI2C_CTRL_CLK
To Clock   : wm8731Config:comp1|mI2C_CTRL_CLK
RR Paths   : 460
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Recovery Transfers                                                             ;
+--------------------------------------------------------------------------------+
From Clock : iCLK_50
To Clock   : AUD_BCLK
RR Paths   : 512
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : iCLK_50
To Clock   : iCLK_50
RR Paths   : 544
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : mCLK_50Div[3]
RR Paths   : 0
FR Paths   : 0
RF Paths   : 16
FF Paths   : 16

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : mCLK_50Div[9]
RR Paths   : 16
FR Paths   : 16
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 0
FR Paths   : 0
RF Paths   : 16
FF Paths   : 16

From Clock : iCLK_50
To Clock   : wm8731Config:comp1|mI2C_CTRL_CLK
RR Paths   : 704
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Removal Transfers                                                              ;
+--------------------------------------------------------------------------------+
From Clock : iCLK_50
To Clock   : AUD_BCLK
RR Paths   : 512
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : iCLK_50
To Clock   : iCLK_50
RR Paths   : 544
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : mCLK_50Div[3]
RR Paths   : 0
FR Paths   : 0
RF Paths   : 16
FF Paths   : 16

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : mCLK_50Div[9]
RR Paths   : 16
FR Paths   : 16
RF Paths   : 0
FF Paths   : 0

From Clock : vga_time_generator:drv3|VGA_VS_o
To Clock   : vga_time_generator:drv3|CounterX[2]
RR Paths   : 0
FR Paths   : 0
RF Paths   : 16
FF Paths   : 16

From Clock : iCLK_50
To Clock   : wm8731Config:comp1|mI2C_CTRL_CLK
RR Paths   : 704
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+--------------------------------------------------------------------------------+
; Unconstrained Paths                                                            ;
+--------------------------------------------------------------------------------+
Property : Illegal Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Input Ports
Setup    : 12
Hold     : 12

Property : Unconstrained Input Port Paths
Setup    : 252
Hold     : 252

Property : Unconstrained Output Ports
Setup    : 65
Hold     : 65

Property : Unconstrained Output Port Paths
Setup    : 48051
Hold     : 48051
+--------------------------------------------------------------------------------+



+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri Aug 29 03:46:47 2014
Info: Command: quartus_sta work -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2707 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name AUD_ADCLRCK AUD_ADCLRCK
    Info (332105): create_clock -period 1.000 -name AUD_BCLK AUD_BCLK
    Info (332105): create_clock -period 1.000 -name iCLK_50 iCLK_50
    Info (332105): create_clock -period 1.000 -name wm8731Config:comp1|mI2C_CTRL_CLK wm8731Config:comp1|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name vga_time_generator:drv3|VGA_HS_o vga_time_generator:drv3|VGA_HS_o
    Info (332105): create_clock -period 1.000 -name mVGA_CLK mVGA_CLK
    Info (332105): create_clock -period 1.000 -name iAUD_ADCDAT iAUD_ADCDAT
    Info (332105): create_clock -period 1.000 -name vga_time_generator:drv3|VGA_VS_o vga_time_generator:drv3|VGA_VS_o
    Info (332105): create_clock -period 1.000 -name mCLK_50Div[3] mCLK_50Div[3]
    Info (332105): create_clock -period 1.000 -name mCLK_50Div[9] mCLK_50Div[9]
    Info (332105): create_clock -period 1.000 -name vga_time_generator:drv3|CounterX[3] vga_time_generator:drv3|CounterX[3]
    Info (332105): create_clock -period 1.000 -name vga_time_generator:drv3|CounterX[2] vga_time_generator:drv3|CounterX[2]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: vsp30|Add1~0  from: datab  to: combout
    Info (332098): Cell: vsp30|Add1~10  from: cin  to: combout
    Info (332098): Cell: vsp30|Add1~2  from: cin  to: combout
    Info (332098): Cell: vsp30|Add1~4  from: cin  to: combout
    Info (332098): Cell: vsp30|Add1~6  from: cin  to: combout
    Info (332098): Cell: vsp30|Add1~8  from: cin  to: combout
    Info (332098): Cell: vsp30|Add2~1  from: dataa  to: combout
    Info (332098): Cell: vsp30|Add2~1  from: datac  to: combout
    Info (332098): Cell: vsp30|Add2~1  from: datad  to: combout
    Info (332098): Cell: vsp30|Add2~2  from: dataa  to: combout
    Info (332098): Cell: vsp30|Add2~2  from: datab  to: combout
    Info (332098): Cell: vsp30|Add2~2  from: datac  to: combout
    Info (332098): Cell: vsp30|Add2~2  from: datad  to: combout
    Info (332098): Cell: vsp30|xL[32][0]~102  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[32][0]~102  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[32][0]~102  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[40][0]~10  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[40][0]~10  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[40][0]~10  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[48][0]~108  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[48][0]~108  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~128  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~128  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~128  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~134  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~134  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~134  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~134  from: datad  to: combout
    Info (332098): Cell: vsp30|xL[56][0]~19  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[56][0]~19  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[56][0]~38  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[56][0]~38  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[58][0]~11  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[58][0]~11  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~37  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~37  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~37  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~37  from: datad  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~45  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~45  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~45  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~45  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -21.705
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -21.705    -21113.183 vga_time_generator:drv3|CounterX[3] 
    Info (332119):   -19.607    -11244.765 vga_time_generator:drv3|CounterX[2] 
    Info (332119):   -13.077      -456.970 vga_time_generator:drv3|VGA_VS_o 
    Info (332119):    -7.510      -200.902 wm8731Config:comp1|mI2C_CTRL_CLK 
    Info (332119):    -7.332      -131.021 mCLK_50Div[9] 
    Info (332119):    -6.360      -534.797 iAUD_ADCDAT 
    Info (332119):    -5.476      -219.877 iCLK_50 
    Info (332119):    -3.725       -58.595 mVGA_CLK 
    Info (332119):    -3.710       -74.037 vga_time_generator:drv3|VGA_HS_o 
    Info (332119):    -3.386       -45.786 mCLK_50Div[3] 
    Info (332119):    -1.847        -9.235 AUD_BCLK 
    Info (332119):    -1.699       -18.958 AUD_ADCLRCK 
Info (332146): Worst-case hold slack is -9.800
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.800     -8072.914 vga_time_generator:drv3|CounterX[3] 
    Info (332119):    -8.429     -4375.790 vga_time_generator:drv3|CounterX[2] 
    Info (332119):    -5.837       -45.413 vga_time_generator:drv3|VGA_HS_o 
    Info (332119):    -2.890       -20.487 mVGA_CLK 
    Info (332119):    -2.136       -12.863 iCLK_50 
    Info (332119):    -1.266        -4.762 iAUD_ADCDAT 
    Info (332119):    -0.753        -7.968 mCLK_50Div[3] 
    Info (332119):    -0.592        -1.745 vga_time_generator:drv3|VGA_VS_o 
    Info (332119):    -0.412        -0.412 AUD_BCLK 
    Info (332119):     0.280         0.000 mCLK_50Div[9] 
    Info (332119):     0.519         0.000 wm8731Config:comp1|mI2C_CTRL_CLK 
    Info (332119):     0.788         0.000 AUD_ADCLRCK 
Info (332146): Worst-case recovery slack is -9.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.191      -151.863 iCLK_50 
    Info (332119):    -7.947      -127.152 AUD_BCLK 
    Info (332119):    -6.519      -137.235 wm8731Config:comp1|mI2C_CTRL_CLK 
    Info (332119):    -2.114       -33.733 mCLK_50Div[9] 
    Info (332119):    -1.943       -31.088 mCLK_50Div[3] 
    Info (332119):     0.323         0.000 vga_time_generator:drv3|CounterX[2] 
Info (332146): Worst-case removal slack is -0.054
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.054        -0.853 vga_time_generator:drv3|CounterX[2] 
    Info (332119):     2.213         0.000 mCLK_50Div[3] 
    Info (332119):     2.366         0.000 mCLK_50Div[9] 
    Info (332119):     3.457         0.000 wm8731Config:comp1|mI2C_CTRL_CLK 
    Info (332119):     5.412         0.000 AUD_BCLK 
    Info (332119):     6.373         0.000 iCLK_50 
Info (332146): Worst-case minimum pulse width slack is -4.138
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.138    -10342.504 vga_time_generator:drv3|CounterX[3] 
    Info (332119):    -1.777       -33.777 AUD_ADCLRCK 
    Info (332119):    -1.777       -23.777 AUD_BCLK 
    Info (332119):    -1.380       -63.380 iCLK_50 
    Info (332119):    -1.222      -127.222 iAUD_ADCDAT 
    Info (332119):    -0.500     -2184.000 vga_time_generator:drv3|VGA_VS_o 
    Info (332119):    -0.500       -60.000 vga_time_generator:drv3|VGA_HS_o 
    Info (332119):    -0.500       -42.000 wm8731Config:comp1|mI2C_CTRL_CLK 
    Info (332119):    -0.500       -32.000 mCLK_50Div[3] 
    Info (332119):    -0.500       -31.000 mCLK_50Div[9] 
    Info (332119):    -0.500       -26.000 vga_time_generator:drv3|CounterX[2] 
    Info (332119):    -0.500       -24.000 mVGA_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: vsp30|Add1~0  from: datab  to: combout
    Info (332098): Cell: vsp30|Add1~10  from: cin  to: combout
    Info (332098): Cell: vsp30|Add1~2  from: cin  to: combout
    Info (332098): Cell: vsp30|Add1~4  from: cin  to: combout
    Info (332098): Cell: vsp30|Add1~6  from: cin  to: combout
    Info (332098): Cell: vsp30|Add1~8  from: cin  to: combout
    Info (332098): Cell: vsp30|Add2~1  from: dataa  to: combout
    Info (332098): Cell: vsp30|Add2~1  from: datac  to: combout
    Info (332098): Cell: vsp30|Add2~1  from: datad  to: combout
    Info (332098): Cell: vsp30|Add2~2  from: dataa  to: combout
    Info (332098): Cell: vsp30|Add2~2  from: datab  to: combout
    Info (332098): Cell: vsp30|Add2~2  from: datac  to: combout
    Info (332098): Cell: vsp30|Add2~2  from: datad  to: combout
    Info (332098): Cell: vsp30|xL[32][0]~102  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[32][0]~102  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[32][0]~102  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[40][0]~10  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[40][0]~10  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[40][0]~10  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[48][0]~108  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[48][0]~108  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~128  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~128  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~128  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~134  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~134  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~134  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[52][0]~134  from: datad  to: combout
    Info (332098): Cell: vsp30|xL[56][0]~19  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[56][0]~19  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[56][0]~38  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[56][0]~38  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[58][0]~11  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[58][0]~11  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~37  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~37  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~37  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~37  from: datad  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~45  from: dataa  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~45  from: datab  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~45  from: datac  to: combout
    Info (332098): Cell: vsp30|xL[60][0]~45  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.042
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.042     -9423.612 vga_time_generator:drv3|CounterX[3] 
    Info (332119):    -9.115     -5308.435 vga_time_generator:drv3|CounterX[2] 
    Info (332119):    -5.293      -107.462 vga_time_generator:drv3|VGA_VS_o 
    Info (332119):    -2.951       -70.961 wm8731Config:comp1|mI2C_CTRL_CLK 
    Info (332119):    -2.943       -51.446 mCLK_50Div[9] 
    Info (332119):    -2.665      -197.179 iAUD_ADCDAT 
    Info (332119):    -1.965       -69.601 iCLK_50 
    Info (332119):    -1.197       -16.753 vga_time_generator:drv3|VGA_HS_o 
    Info (332119):    -1.093       -15.519 mVGA_CLK 
    Info (332119):    -0.974       -11.421 mCLK_50Div[3] 
    Info (332119):    -0.581        -2.337 AUD_ADCLRCK 
    Info (332119):    -0.340        -1.700 AUD_BCLK 
Info (332146): Worst-case hold slack is -4.926
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.926     -3874.524 vga_time_generator:drv3|CounterX[3] 
    Info (332119):    -4.263     -2143.439 vga_time_generator:drv3|CounterX[2] 
    Info (332119):    -3.319       -26.660 vga_time_generator:drv3|VGA_HS_o 
    Info (332119):    -1.822       -14.074 mVGA_CLK 
    Info (332119):    -1.468       -10.637 iCLK_50 
    Info (332119):    -0.844        -7.886 iAUD_ADCDAT 
    Info (332119):    -0.690        -9.028 mCLK_50Div[3] 
    Info (332119):    -0.381        -1.124 vga_time_generator:drv3|VGA_VS_o 
    Info (332119):    -0.268        -0.268 AUD_BCLK 
    Info (332119):    -0.142        -1.425 mCLK_50Div[9] 
    Info (332119):     0.239         0.000 wm8731Config:comp1|mI2C_CTRL_CLK 
    Info (332119):     0.380         0.000 AUD_ADCLRCK 
Info (332146): Worst-case recovery slack is -3.950
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.950       -65.322 iCLK_50 
    Info (332119):    -3.479       -55.664 AUD_BCLK 
    Info (332119):    -2.542       -53.200 wm8731Config:comp1|mI2C_CTRL_CLK 
    Info (332119):    -0.776       -12.338 mCLK_50Div[9] 
    Info (332119):    -0.671       -10.736 mCLK_50Div[3] 
    Info (332119):     0.434         0.000 vga_time_generator:drv3|CounterX[2] 
Info (332146): Worst-case removal slack is -0.055
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.055        -0.877 vga_time_generator:drv3|CounterX[2] 
    Info (332119):     1.051         0.000 mCLK_50Div[3] 
    Info (332119):     1.143         0.000 mCLK_50Div[9] 
    Info (332119):     1.709         0.000 wm8731Config:comp1|mI2C_CTRL_CLK 
    Info (332119):     2.876         0.000 AUD_BCLK 
    Info (332119):     3.229         0.000 iCLK_50 
Info (332146): Worst-case minimum pulse width slack is -1.777
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.777       -33.777 AUD_ADCLRCK 
    Info (332119):    -1.777       -23.777 AUD_BCLK 
    Info (332119):    -1.653     -3259.034 vga_time_generator:drv3|CounterX[3] 
    Info (332119):    -1.380       -63.380 iCLK_50 
    Info (332119):    -1.222      -127.222 iAUD_ADCDAT 
    Info (332119):    -0.500     -2184.000 vga_time_generator:drv3|VGA_VS_o 
    Info (332119):    -0.500       -60.000 vga_time_generator:drv3|VGA_HS_o 
    Info (332119):    -0.500       -42.000 wm8731Config:comp1|mI2C_CTRL_CLK 
    Info (332119):    -0.500       -32.000 mCLK_50Div[3] 
    Info (332119):    -0.500       -31.000 mCLK_50Div[9] 
    Info (332119):    -0.500       -26.000 vga_time_generator:drv3|CounterX[2] 
    Info (332119):    -0.500       -24.000 mVGA_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 779 megabytes
    Info: Processing ended: Fri Aug 29 03:46:59 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


