{
  "module_name": "dcn_3_0_3_offset.h",
  "hash_id": "6f97e0821eff3ea2381b665e83903891d35d82bbf7485b4e7fb72d2fa7d38efc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_3_offset.h",
  "human_readable_source": "\n \n\n#ifndef _dcn_3_0_3_OFFSET_HEADER\n#define _dcn_3_0_3_OFFSET_HEADER\n\n\n\n#define mmVGA_MEM_WRITE_PAGE_ADDR                                                                      0x0000\n#define mmVGA_MEM_WRITE_PAGE_ADDR_BASE_IDX                                                             0\n#define mmVGA_MEM_READ_PAGE_ADDR                                                                       0x0001\n#define mmVGA_MEM_READ_PAGE_ADDR_BASE_IDX                                                              0\n#define mmVGA_RENDER_CONTROL                                                                           0x0000\n#define mmVGA_RENDER_CONTROL_BASE_IDX                                                                  1\n#define mmVGA_SEQUENCER_RESET_CONTROL                                                                  0x0001\n#define mmVGA_SEQUENCER_RESET_CONTROL_BASE_IDX                                                         1\n#define mmVGA_MODE_CONTROL                                                                             0x0002\n#define mmVGA_MODE_CONTROL_BASE_IDX                                                                    1\n#define mmVGA_SURFACE_PITCH_SELECT                                                                     0x0003\n#define mmVGA_SURFACE_PITCH_SELECT_BASE_IDX                                                            1\n#define mmVGA_MEMORY_BASE_ADDRESS                                                                      0x0004\n#define mmVGA_MEMORY_BASE_ADDRESS_BASE_IDX                                                             1\n#define mmVGA_DISPBUF1_SURFACE_ADDR                                                                    0x0006\n#define mmVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX                                                           1\n#define mmVGA_DISPBUF2_SURFACE_ADDR                                                                    0x0008\n#define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX                                                           1\n#define mmVGA_MEMORY_BASE_ADDRESS_HIGH                                                                 0x0009\n#define mmVGA_MEMORY_BASE_ADDRESS_HIGH_BASE_IDX                                                        1\n#define mmVGA_HDP_CONTROL                                                                              0x000a\n#define mmVGA_HDP_CONTROL_BASE_IDX                                                                     1\n#define mmVGA_CACHE_CONTROL                                                                            0x000b\n#define mmVGA_CACHE_CONTROL_BASE_IDX                                                                   1\n#define mmD1VGA_CONTROL                                                                                0x000c\n#define mmD1VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD2VGA_CONTROL                                                                                0x000e\n#define mmD2VGA_CONTROL_BASE_IDX                                                                       1\n#define mmVGA_STATUS                                                                                   0x0010\n#define mmVGA_STATUS_BASE_IDX                                                                          1\n#define mmVGA_INTERRUPT_CONTROL                                                                        0x0011\n#define mmVGA_INTERRUPT_CONTROL_BASE_IDX                                                               1\n#define mmVGA_STATUS_CLEAR                                                                             0x0012\n#define mmVGA_STATUS_CLEAR_BASE_IDX                                                                    1\n#define mmVGA_INTERRUPT_STATUS                                                                         0x0013\n#define mmVGA_INTERRUPT_STATUS_BASE_IDX                                                                1\n#define mmVGA_MAIN_CONTROL                                                                             0x0014\n#define mmVGA_MAIN_CONTROL_BASE_IDX                                                                    1\n#define mmVGA_TEST_CONTROL                                                                             0x0015\n#define mmVGA_TEST_CONTROL_BASE_IDX                                                                    1\n#define mmVGA_QOS_CTRL                                                                                 0x0018\n#define mmVGA_QOS_CTRL_BASE_IDX                                                                        1\n#define mmCRTC8_IDX                                                                                    0x002d\n#define mmCRTC8_IDX_BASE_IDX                                                                           1\n#define mmCRTC8_DATA                                                                                   0x002d\n#define mmCRTC8_DATA_BASE_IDX                                                                          1\n#define mmGENFC_WT                                                                                     0x002e\n#define mmGENFC_WT_BASE_IDX                                                                            1\n#define mmGENS1                                                                                        0x002e\n#define mmGENS1_BASE_IDX                                                                               1\n#define mmATTRDW                                                                                       0x0030\n#define mmATTRDW_BASE_IDX                                                                              1\n#define mmATTRX                                                                                        0x0030\n#define mmATTRX_BASE_IDX                                                                               1\n#define mmATTRDR                                                                                       0x0030\n#define mmATTRDR_BASE_IDX                                                                              1\n#define mmGENMO_WT                                                                                     0x0030\n#define mmGENMO_WT_BASE_IDX                                                                            1\n#define mmGENS0                                                                                        0x0030\n#define mmGENS0_BASE_IDX                                                                               1\n#define mmGENENB                                                                                       0x0030\n#define mmGENENB_BASE_IDX                                                                              1\n#define mmSEQ8_IDX                                                                                     0x0031\n#define mmSEQ8_IDX_BASE_IDX                                                                            1\n#define mmSEQ8_DATA                                                                                    0x0031\n#define mmSEQ8_DATA_BASE_IDX                                                                           1\n#define mmDAC_MASK                                                                                     0x0031\n#define mmDAC_MASK_BASE_IDX                                                                            1\n#define mmDAC_R_INDEX                                                                                  0x0031\n#define mmDAC_R_INDEX_BASE_IDX                                                                         1\n#define mmDAC_W_INDEX                                                                                  0x0032\n#define mmDAC_W_INDEX_BASE_IDX                                                                         1\n#define mmDAC_DATA                                                                                     0x0032\n#define mmDAC_DATA_BASE_IDX                                                                            1\n#define mmGENFC_RD                                                                                     0x0032\n#define mmGENFC_RD_BASE_IDX                                                                            1\n#define mmGENMO_RD                                                                                     0x0033\n#define mmGENMO_RD_BASE_IDX                                                                            1\n#define mmGRPH8_IDX                                                                                    0x0033\n#define mmGRPH8_IDX_BASE_IDX                                                                           1\n#define mmGRPH8_DATA                                                                                   0x0033\n#define mmGRPH8_DATA_BASE_IDX                                                                          1\n#define mmCRTC8_IDX_1                                                                                  0x0035\n#define mmCRTC8_IDX_1_BASE_IDX                                                                         1\n#define mmCRTC8_DATA_1                                                                                 0x0035\n#define mmCRTC8_DATA_1_BASE_IDX                                                                        1\n#define mmGENFC_WT_1                                                                                   0x0036\n#define mmGENFC_WT_1_BASE_IDX                                                                          1\n#define mmGENS1_1                                                                                      0x0036\n#define mmGENS1_1_BASE_IDX                                                                             1\n#define mmD3VGA_CONTROL                                                                                0x0038\n#define mmD3VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD4VGA_CONTROL                                                                                0x0039\n#define mmD4VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD5VGA_CONTROL                                                                                0x003a\n#define mmD5VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD6VGA_CONTROL                                                                                0x003b\n#define mmD6VGA_CONTROL_BASE_IDX                                                                       1\n#define mmVGA_SOURCE_SELECT                                                                            0x003c\n#define mmVGA_SOURCE_SELECT_BASE_IDX                                                                   1\n\n\n\n\n#define mmPHYPLLA_PIXCLK_RESYNC_CNTL                                                                   0x0040\n#define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmPHYPLLB_PIXCLK_RESYNC_CNTL                                                                   0x0041\n#define mmPHYPLLB_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmDP_DTO_DBUF_EN                                                                               0x0044\n#define mmDP_DTO_DBUF_EN_BASE_IDX                                                                      1\n#define mmDPREFCLK_CGTT_BLK_CTRL_REG                                                                   0x0048\n#define mmDPREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                          1\n#define mmREFCLK_CNTL                                                                                  0x0049\n#define mmREFCLK_CNTL_BASE_IDX                                                                         1\n#define mmREFCLK_CGTT_BLK_CTRL_REG                                                                     0x004b\n#define mmREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmDCCG_PERFMON_CNTL2                                                                           0x004e\n#define mmDCCG_PERFMON_CNTL2_BASE_IDX                                                                  1\n#define mmDCCG_DS_DTO_INCR                                                                             0x0053\n#define mmDCCG_DS_DTO_INCR_BASE_IDX                                                                    1\n#define mmDCCG_DS_DTO_MODULO                                                                           0x0054\n#define mmDCCG_DS_DTO_MODULO_BASE_IDX                                                                  1\n#define mmDCCG_DS_CNTL                                                                                 0x0055\n#define mmDCCG_DS_CNTL_BASE_IDX                                                                        1\n#define mmDCCG_DS_HW_CAL_INTERVAL                                                                      0x0056\n#define mmDCCG_DS_HW_CAL_INTERVAL_BASE_IDX                                                             1\n#define mmDPREFCLK_CNTL                                                                                0x0058\n#define mmDPREFCLK_CNTL_BASE_IDX                                                                       1\n#define mmDCE_VERSION                                                                                  0x005e\n#define mmDCE_VERSION_BASE_IDX                                                                         1\n#define mmDCCG_GTC_CNTL                                                                                0x0060\n#define mmDCCG_GTC_CNTL_BASE_IDX                                                                       1\n#define mmDCCG_GTC_DTO_INCR                                                                            0x0061\n#define mmDCCG_GTC_DTO_INCR_BASE_IDX                                                                   1\n#define mmDCCG_GTC_DTO_MODULO                                                                          0x0062\n#define mmDCCG_GTC_DTO_MODULO_BASE_IDX                                                                 1\n#define mmDCCG_GTC_CURRENT                                                                             0x0063\n#define mmDCCG_GTC_CURRENT_BASE_IDX                                                                    1\n#define mmDSCCLK0_DTO_PARAM                                                                            0x006c\n#define mmDSCCLK0_DTO_PARAM_BASE_IDX                                                                   1\n#define mmDSCCLK1_DTO_PARAM                                                                            0x006d\n#define mmDSCCLK1_DTO_PARAM_BASE_IDX                                                                   1\n#define mmMILLISECOND_TIME_BASE_DIV                                                                    0x0070\n#define mmMILLISECOND_TIME_BASE_DIV_BASE_IDX                                                           1\n#define mmDISPCLK_FREQ_CHANGE_CNTL                                                                     0x0071\n#define mmDISPCLK_FREQ_CHANGE_CNTL_BASE_IDX                                                            1\n#define mmDC_MEM_GLOBAL_PWR_REQ_CNTL                                                                   0x0072\n#define mmDC_MEM_GLOBAL_PWR_REQ_CNTL_BASE_IDX                                                          1\n#define mmDCCG_PERFMON_CNTL                                                                            0x0073\n#define mmDCCG_PERFMON_CNTL_BASE_IDX                                                                   1\n#define mmDCCG_GATE_DISABLE_CNTL                                                                       0x0074\n#define mmDCCG_GATE_DISABLE_CNTL_BASE_IDX                                                              1\n#define mmDISPCLK_CGTT_BLK_CTRL_REG                                                                    0x0075\n#define mmDISPCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                           1\n#define mmSOCCLK_CGTT_BLK_CTRL_REG                                                                     0x0076\n#define mmSOCCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmDCCG_CAC_STATUS                                                                              0x0077\n#define mmDCCG_CAC_STATUS_BASE_IDX                                                                     1\n#define mmMICROSECOND_TIME_BASE_DIV                                                                    0x007b\n#define mmMICROSECOND_TIME_BASE_DIV_BASE_IDX                                                           1\n#define mmDCCG_GATE_DISABLE_CNTL2                                                                      0x007c\n#define mmDCCG_GATE_DISABLE_CNTL2_BASE_IDX                                                             1\n#define mmSYMCLK_CGTT_BLK_CTRL_REG                                                                     0x007d\n#define mmSYMCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmDCCG_DISP_CNTL_REG                                                                           0x007f\n#define mmDCCG_DISP_CNTL_REG_BASE_IDX                                                                  1\n#define mmOTG0_PIXEL_RATE_CNTL                                                                         0x0080\n#define mmOTG0_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define mmDP_DTO0_PHASE                                                                                0x0081\n#define mmDP_DTO0_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO0_MODULO                                                                               0x0082\n#define mmDP_DTO0_MODULO_BASE_IDX                                                                      1\n#define mmOTG0_PHYPLL_PIXEL_RATE_CNTL                                                                  0x0083\n#define mmOTG0_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmOTG1_PIXEL_RATE_CNTL                                                                         0x0084\n#define mmOTG1_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define mmDP_DTO1_PHASE                                                                                0x0085\n#define mmDP_DTO1_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO1_MODULO                                                                               0x0086\n#define mmDP_DTO1_MODULO_BASE_IDX                                                                      1\n#define mmOTG1_PHYPLL_PIXEL_RATE_CNTL                                                                  0x0087\n#define mmOTG1_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmDPPCLK_CGTT_BLK_CTRL_REG                                                                     0x0098\n#define mmDPPCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmDPPCLK0_DTO_PARAM                                                                            0x0099\n#define mmDPPCLK0_DTO_PARAM_BASE_IDX                                                                   1\n#define mmDPPCLK1_DTO_PARAM                                                                            0x009a\n#define mmDPPCLK1_DTO_PARAM_BASE_IDX                                                                   1\n#define mmDCCG_CAC_STATUS2                                                                             0x009f\n#define mmDCCG_CAC_STATUS2_BASE_IDX                                                                    1\n#define mmSYMCLKA_CLOCK_ENABLE                                                                         0x00a0\n#define mmSYMCLKA_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKB_CLOCK_ENABLE                                                                         0x00a1\n#define mmSYMCLKB_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmDCCG_SOFT_RESET                                                                              0x00a6\n#define mmDCCG_SOFT_RESET_BASE_IDX                                                                     1\n#define mmDSCCLK_DTO_CTRL                                                                              0x00a7\n#define mmDSCCLK_DTO_CTRL_BASE_IDX                                                                     1\n#define mmDCCG_AUDIO_DTO_SOURCE                                                                        0x00ab\n#define mmDCCG_AUDIO_DTO_SOURCE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO0_PHASE                                                                        0x00ac\n#define mmDCCG_AUDIO_DTO0_PHASE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO0_MODULE                                                                       0x00ad\n#define mmDCCG_AUDIO_DTO0_MODULE_BASE_IDX                                                              1\n#define mmDCCG_AUDIO_DTO1_PHASE                                                                        0x00ae\n#define mmDCCG_AUDIO_DTO1_PHASE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO1_MODULE                                                                       0x00af\n#define mmDCCG_AUDIO_DTO1_MODULE_BASE_IDX                                                              1\n#define mmDCCG_VSYNC_OTG0_LATCH_VALUE                                                                  0x00b0\n#define mmDCCG_VSYNC_OTG0_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG1_LATCH_VALUE                                                                  0x00b1\n#define mmDCCG_VSYNC_OTG1_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG2_LATCH_VALUE                                                                  0x00b2\n#define mmDCCG_VSYNC_OTG2_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG3_LATCH_VALUE                                                                  0x00b3\n#define mmDCCG_VSYNC_OTG3_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG4_LATCH_VALUE                                                                  0x00b4\n#define mmDCCG_VSYNC_OTG4_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG5_LATCH_VALUE                                                                  0x00b5\n#define mmDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDPPCLK_DTO_CTRL                                                                              0x00b6\n#define mmDPPCLK_DTO_CTRL_BASE_IDX                                                                     1\n#define mmDCCG_VSYNC_CNT_CTRL                                                                          0x00b8\n#define mmDCCG_VSYNC_CNT_CTRL_BASE_IDX                                                                 1\n#define mmDCCG_VSYNC_CNT_INT_CTRL                                                                      0x00b9\n#define mmDCCG_VSYNC_CNT_INT_CTRL_BASE_IDX                                                             1\n#define mmFORCE_SYMCLK_DISABLE                                                                         0x00ba\n#define mmFORCE_SYMCLK_DISABLE_BASE_IDX                                                                1\n#define mmPHYASYMCLK_CLOCK_CNTL                                                                        0x0052\n#define mmPHYASYMCLK_CLOCK_CNTL_BASE_IDX                                                               2\n#define mmPHYBSYMCLK_CLOCK_CNTL                                                                        0x0053\n#define mmPHYBSYMCLK_CLOCK_CNTL_BASE_IDX                                                               2\n\n\n\n\n#define mmDENTIST_DISPCLK_CNTL                                                                         0x0064\n#define mmDENTIST_DISPCLK_CNTL_BASE_IDX                                                                1\n\n\n\n\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL                                                                 0x0000\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL2                                                                0x0001\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON0_PERFCOUNTER_STATE                                                                0x0002\n#define mmDC_PERFMON0_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON0_PERFMON_CNTL                                                                     0x0003\n#define mmDC_PERFMON0_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON0_PERFMON_CNTL2                                                                    0x0004\n#define mmDC_PERFMON0_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC                                                          0x0005\n#define mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON0_PERFMON_CVALUE_LOW                                                               0x0006\n#define mmDC_PERFMON0_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON0_PERFMON_HI                                                                       0x0007\n#define mmDC_PERFMON0_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON0_PERFMON_LOW                                                                      0x0008\n#define mmDC_PERFMON0_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL                                                                 0x00be\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL2                                                                0x00bf\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON1_PERFCOUNTER_STATE                                                                0x00c0\n#define mmDC_PERFMON1_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON1_PERFMON_CNTL                                                                     0x00c1\n#define mmDC_PERFMON1_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON1_PERFMON_CNTL2                                                                    0x00c2\n#define mmDC_PERFMON1_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC                                                          0x00c3\n#define mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON1_PERFMON_CVALUE_LOW                                                               0x00c4\n#define mmDC_PERFMON1_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON1_PERFMON_HI                                                                       0x00c5\n#define mmDC_PERFMON1_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON1_PERFMON_LOW                                                                      0x00c6\n#define mmDC_PERFMON1_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmCC_DC_PIPE_DIS                                                                               0x00ca\n#define mmCC_DC_PIPE_DIS_BASE_IDX                                                                      2\n#define mmDMU_CLK_CNTL                                                                                 0x00cb\n#define mmDMU_CLK_CNTL_BASE_IDX                                                                        2\n#define mmDMU_MEM_PWR_CNTL                                                                             0x00cc\n#define mmDMU_MEM_PWR_CNTL_BASE_IDX                                                                    2\n#define mmDMCU_SMU_INTERRUPT_CNTL                                                                      0x00cd\n#define mmDMCU_SMU_INTERRUPT_CNTL_BASE_IDX                                                             2\n#define mmSMU_INTERRUPT_CONTROL                                                                        0x00ce\n#define mmSMU_INTERRUPT_CONTROL_BASE_IDX                                                               2\n#define mmDMU_MISC_ALLOW_DS_FORCE                                                                      0x00d6\n#define mmDMU_MISC_ALLOW_DS_FORCE_BASE_IDX                                                             2\n\n\n\n\n#define mmDMCU_CTRL                                                                                    0x00da\n#define mmDMCU_CTRL_BASE_IDX                                                                           2\n#define mmDMCU_STATUS                                                                                  0x00db\n#define mmDMCU_STATUS_BASE_IDX                                                                         2\n#define mmDMCU_PC_START_ADDR                                                                           0x00dc\n#define mmDMCU_PC_START_ADDR_BASE_IDX                                                                  2\n#define mmDMCU_FW_START_ADDR                                                                           0x00dd\n#define mmDMCU_FW_START_ADDR_BASE_IDX                                                                  2\n#define mmDMCU_FW_END_ADDR                                                                             0x00de\n#define mmDMCU_FW_END_ADDR_BASE_IDX                                                                    2\n#define mmDMCU_FW_ISR_START_ADDR                                                                       0x00df\n#define mmDMCU_FW_ISR_START_ADDR_BASE_IDX                                                              2\n#define mmDMCU_FW_CS_HI                                                                                0x00e0\n#define mmDMCU_FW_CS_HI_BASE_IDX                                                                       2\n#define mmDMCU_FW_CS_LO                                                                                0x00e1\n#define mmDMCU_FW_CS_LO_BASE_IDX                                                                       2\n#define mmDMCU_RAM_ACCESS_CTRL                                                                         0x00e2\n#define mmDMCU_RAM_ACCESS_CTRL_BASE_IDX                                                                2\n#define mmDMCU_ERAM_WR_CTRL                                                                            0x00e3\n#define mmDMCU_ERAM_WR_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_ERAM_WR_DATA                                                                            0x00e4\n#define mmDMCU_ERAM_WR_DATA_BASE_IDX                                                                   2\n#define mmDMCU_ERAM_RD_CTRL                                                                            0x00e5\n#define mmDMCU_ERAM_RD_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_ERAM_RD_DATA                                                                            0x00e6\n#define mmDMCU_ERAM_RD_DATA_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_WR_CTRL                                                                            0x00e7\n#define mmDMCU_IRAM_WR_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_WR_DATA                                                                            0x00e8\n#define mmDMCU_IRAM_WR_DATA_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_RD_CTRL                                                                            0x00e9\n#define mmDMCU_IRAM_RD_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_RD_DATA                                                                            0x00ea\n#define mmDMCU_IRAM_RD_DATA_BASE_IDX                                                                   2\n#define mmDMCU_EVENT_TRIGGER                                                                           0x00eb\n#define mmDMCU_EVENT_TRIGGER_BASE_IDX                                                                  2\n#define mmDMCU_UC_INTERNAL_INT_STATUS                                                                  0x00ec\n#define mmDMCU_UC_INTERNAL_INT_STATUS_BASE_IDX                                                         2\n#define mmDMCU_SS_INTERRUPT_CNTL_STATUS                                                                0x00ed\n#define mmDMCU_SS_INTERRUPT_CNTL_STATUS_BASE_IDX                                                       2\n#define mmDMCU_INTERRUPT_STATUS                                                                        0x00ee\n#define mmDMCU_INTERRUPT_STATUS_BASE_IDX                                                               2\n#define mmDMCU_INTERRUPT_STATUS_1                                                                      0x00ef\n#define mmDMCU_INTERRUPT_STATUS_1_BASE_IDX                                                             2\n#define mmDMCU_INTERRUPT_TO_HOST_EN_MASK                                                               0x00f0\n#define mmDMCU_INTERRUPT_TO_HOST_EN_MASK_BASE_IDX                                                      2\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK                                                                 0x00f1\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_BASE_IDX                                                        2\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_1                                                               0x00f2\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_1_BASE_IDX                                                      2\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL                                                            0x00f3\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_BASE_IDX                                                   2\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1                                                          0x00f4\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1_BASE_IDX                                                 2\n#define mmDC_DMCU_SCRATCH                                                                              0x00f5\n#define mmDC_DMCU_SCRATCH_BASE_IDX                                                                     2\n#define mmDMCU_INT_CNT                                                                                 0x00f6\n#define mmDMCU_INT_CNT_BASE_IDX                                                                        2\n#define mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS                                                               0x00f7\n#define mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS_BASE_IDX                                                      2\n#define mmDMCU_UC_CLK_GATING_CNTL                                                                      0x00f8\n#define mmDMCU_UC_CLK_GATING_CNTL_BASE_IDX                                                             2\n#define mmMASTER_COMM_DATA_REG1                                                                        0x00f9\n#define mmMASTER_COMM_DATA_REG1_BASE_IDX                                                               2\n#define mmMASTER_COMM_DATA_REG2                                                                        0x00fa\n#define mmMASTER_COMM_DATA_REG2_BASE_IDX                                                               2\n#define mmMASTER_COMM_DATA_REG3                                                                        0x00fb\n#define mmMASTER_COMM_DATA_REG3_BASE_IDX                                                               2\n#define mmMASTER_COMM_CMD_REG                                                                          0x00fc\n#define mmMASTER_COMM_CMD_REG_BASE_IDX                                                                 2\n#define mmMASTER_COMM_CNTL_REG                                                                         0x00fd\n#define mmMASTER_COMM_CNTL_REG_BASE_IDX                                                                2\n#define mmSLAVE_COMM_DATA_REG1                                                                         0x00fe\n#define mmSLAVE_COMM_DATA_REG1_BASE_IDX                                                                2\n#define mmSLAVE_COMM_DATA_REG2                                                                         0x00ff\n#define mmSLAVE_COMM_DATA_REG2_BASE_IDX                                                                2\n#define mmSLAVE_COMM_DATA_REG3                                                                         0x0100\n#define mmSLAVE_COMM_DATA_REG3_BASE_IDX                                                                2\n#define mmSLAVE_COMM_CMD_REG                                                                           0x0101\n#define mmSLAVE_COMM_CMD_REG_BASE_IDX                                                                  2\n#define mmSLAVE_COMM_CNTL_REG                                                                          0x0102\n#define mmSLAVE_COMM_CNTL_REG_BASE_IDX                                                                 2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS1                                                               0x0105\n#define mmDMCU_PERFMON_INTERRUPT_STATUS1_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS2                                                               0x0106\n#define mmDMCU_PERFMON_INTERRUPT_STATUS2_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS3                                                               0x0107\n#define mmDMCU_PERFMON_INTERRUPT_STATUS3_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS4                                                               0x0108\n#define mmDMCU_PERFMON_INTERRUPT_STATUS4_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS5                                                               0x0109\n#define mmDMCU_PERFMON_INTERRUPT_STATUS5_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1                                                        0x010a\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2                                                        0x010b\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3                                                        0x010c\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4                                                        0x010d\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5                                                        0x010e\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                                                   0x010f\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2                                                   0x0110\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3                                                   0x0111\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4                                                   0x0112\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5                                                   0x0113\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5_BASE_IDX                                          2\n#define mmDMCU_DPRX_INTERRUPT_STATUS1                                                                  0x0114\n#define mmDMCU_DPRX_INTERRUPT_STATUS1_BASE_IDX                                                         2\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1                                                           0x0115\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX                                                  2\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                                                      0x0116\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1_BASE_IDX                                             2\n#define mmDMCU_INTERRUPT_STATUS_CONTINUE                                                               0x0119\n#define mmDMCU_INTERRUPT_STATUS_CONTINUE_BASE_IDX                                                      2\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_CONTINUE                                                        0x011a\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_CONTINUE_BASE_IDX                                               2\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONTINUE                                                   0x011b\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONTINUE_BASE_IDX                                          2\n#define mmDMCU_INT_CNT_CONTINUE                                                                        0x011c\n#define mmDMCU_INT_CNT_CONTINUE_BASE_IDX                                                               2\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONT2                                                      0x011d\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONT2_BASE_IDX                                             2\n#define mmDMCU_INTERRUPT_STATUS_2                                                                      0x011e\n#define mmDMCU_INTERRUPT_STATUS_2_BASE_IDX                                                             2\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_2                                                               0x011f\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_2_BASE_IDX                                                      2\n\n\n\n\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE                                                         0x0126\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE_BASE_IDX                                                2\n#define mmDC_GPU_TIMER_START_POSITION_VSTARTUP                                                         0x0127\n#define mmDC_GPU_TIMER_START_POSITION_VSTARTUP_BASE_IDX                                                2\n#define mmDC_GPU_TIMER_READ                                                                            0x0128\n#define mmDC_GPU_TIMER_READ_BASE_IDX                                                                   2\n#define mmDC_GPU_TIMER_READ_CNTL                                                                       0x0129\n#define mmDC_GPU_TIMER_READ_CNTL_BASE_IDX                                                              2\n#define mmDISP_INTERRUPT_STATUS                                                                        0x012a\n#define mmDISP_INTERRUPT_STATUS_BASE_IDX                                                               2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE                                                               0x012b\n#define mmDISP_INTERRUPT_STATUS_CONTINUE_BASE_IDX                                                      2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE2                                                              0x012c\n#define mmDISP_INTERRUPT_STATUS_CONTINUE2_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE3                                                              0x012d\n#define mmDISP_INTERRUPT_STATUS_CONTINUE3_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE4                                                              0x012e\n#define mmDISP_INTERRUPT_STATUS_CONTINUE4_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE5                                                              0x012f\n#define mmDISP_INTERRUPT_STATUS_CONTINUE5_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE6                                                              0x0130\n#define mmDISP_INTERRUPT_STATUS_CONTINUE6_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE7                                                              0x0131\n#define mmDISP_INTERRUPT_STATUS_CONTINUE7_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE8                                                              0x0132\n#define mmDISP_INTERRUPT_STATUS_CONTINUE8_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE9                                                              0x0133\n#define mmDISP_INTERRUPT_STATUS_CONTINUE9_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE10                                                             0x0134\n#define mmDISP_INTERRUPT_STATUS_CONTINUE10_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE11                                                             0x0135\n#define mmDISP_INTERRUPT_STATUS_CONTINUE11_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE12                                                             0x0136\n#define mmDISP_INTERRUPT_STATUS_CONTINUE12_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE13                                                             0x0137\n#define mmDISP_INTERRUPT_STATUS_CONTINUE13_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE14                                                             0x0138\n#define mmDISP_INTERRUPT_STATUS_CONTINUE14_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE15                                                             0x0139\n#define mmDISP_INTERRUPT_STATUS_CONTINUE15_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE16                                                             0x013a\n#define mmDISP_INTERRUPT_STATUS_CONTINUE16_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE17                                                             0x013b\n#define mmDISP_INTERRUPT_STATUS_CONTINUE17_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE18                                                             0x013c\n#define mmDISP_INTERRUPT_STATUS_CONTINUE18_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE19                                                             0x013d\n#define mmDISP_INTERRUPT_STATUS_CONTINUE19_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE20                                                             0x013e\n#define mmDISP_INTERRUPT_STATUS_CONTINUE20_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE21                                                             0x013f\n#define mmDISP_INTERRUPT_STATUS_CONTINUE21_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE22                                                             0x0140\n#define mmDISP_INTERRUPT_STATUS_CONTINUE22_BASE_IDX                                                    2\n#define mmDC_GPU_TIMER_START_POSITION_VREADY                                                           0x0141\n#define mmDC_GPU_TIMER_START_POSITION_VREADY_BASE_IDX                                                  2\n#define mmDC_GPU_TIMER_START_POSITION_FLIP                                                             0x0142\n#define mmDC_GPU_TIMER_START_POSITION_FLIP_BASE_IDX                                                    2\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK                                                 0x0143\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK_BASE_IDX                                        2\n#define mmDC_GPU_TIMER_START_POSITION_FLIP_AWAY                                                        0x0144\n#define mmDC_GPU_TIMER_START_POSITION_FLIP_AWAY_BASE_IDX                                               2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE23                                                             0x0145\n#define mmDISP_INTERRUPT_STATUS_CONTINUE23_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE24                                                             0x0146\n#define mmDISP_INTERRUPT_STATUS_CONTINUE24_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE25                                                             0x0147\n#define mmDISP_INTERRUPT_STATUS_CONTINUE25_BASE_IDX                                                    2\n#define mmDCCG_INTERRUPT_DEST                                                                          0x0148\n#define mmDCCG_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define mmDMU_INTERRUPT_DEST                                                                           0x0149\n#define mmDMU_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define mmDMU_INTERRUPT_DEST2                                                                          0x014a\n#define mmDMU_INTERRUPT_DEST2_BASE_IDX                                                                 2\n#define mmDCPG_INTERRUPT_DEST                                                                          0x014b\n#define mmDCPG_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define mmDCPG_INTERRUPT_DEST2                                                                         0x014c\n#define mmDCPG_INTERRUPT_DEST2_BASE_IDX                                                                2\n#define mmMMHUBBUB_INTERRUPT_DEST                                                                      0x014d\n#define mmMMHUBBUB_INTERRUPT_DEST_BASE_IDX                                                             2\n#define mmWB_INTERRUPT_DEST                                                                            0x014e\n#define mmWB_INTERRUPT_DEST_BASE_IDX                                                                   2\n#define mmDCHUB_INTERRUPT_DEST                                                                         0x014f\n#define mmDCHUB_INTERRUPT_DEST_BASE_IDX                                                                2\n#define mmDCHUB_PERFCOUNTER_INTERRUPT_DEST                                                             0x0150\n#define mmDCHUB_PERFCOUNTER_INTERRUPT_DEST_BASE_IDX                                                    2\n#define mmDCHUB_INTERRUPT_DEST2                                                                        0x0151\n#define mmDCHUB_INTERRUPT_DEST2_BASE_IDX                                                               2\n#define mmDPP_PERFCOUNTER_INTERRUPT_DEST                                                               0x0152\n#define mmDPP_PERFCOUNTER_INTERRUPT_DEST_BASE_IDX                                                      2\n#define mmMPC_INTERRUPT_DEST                                                                           0x0153\n#define mmMPC_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define mmOPP_INTERRUPT_DEST                                                                           0x0154\n#define mmOPP_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define mmOPTC_INTERRUPT_DEST                                                                          0x0155\n#define mmOPTC_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define mmOTG0_INTERRUPT_DEST                                                                          0x0156\n#define mmOTG0_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define mmOTG1_INTERRUPT_DEST                                                                          0x0157\n#define mmOTG1_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define mmOTG2_INTERRUPT_DEST                                                                          0x0158\n#define mmOTG2_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define mmOTG3_INTERRUPT_DEST                                                                          0x0159\n#define mmOTG3_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define mmOTG4_INTERRUPT_DEST                                                                          0x015a\n#define mmOTG4_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define mmOTG5_INTERRUPT_DEST                                                                          0x015b\n#define mmOTG5_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define mmDIG_INTERRUPT_DEST                                                                           0x015c\n#define mmDIG_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define mmI2C_DDC_HPD_INTERRUPT_DEST                                                                   0x015d\n#define mmI2C_DDC_HPD_INTERRUPT_DEST_BASE_IDX                                                          2\n#define mmDIO_INTERRUPT_DEST                                                                           0x015f\n#define mmDIO_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define mmDCIO_INTERRUPT_DEST                                                                          0x0160\n#define mmDCIO_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define mmHPD_INTERRUPT_DEST                                                                           0x0161\n#define mmHPD_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define mmAZ_INTERRUPT_DEST                                                                            0x0162\n#define mmAZ_INTERRUPT_DEST_BASE_IDX                                                                   2\n#define mmAUX_INTERRUPT_DEST                                                                           0x0163\n#define mmAUX_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define mmDSC_INTERRUPT_DEST                                                                           0x0164\n#define mmDSC_INTERRUPT_DEST_BASE_IDX                                                                  2\n\n\n\n\n#define mmDMCUB_RBBMIF_SEC_CNTL                                                                        0x017a\n#define mmDMCUB_RBBMIF_SEC_CNTL_BASE_IDX                                                               2\n\n\n\n\n#define mmRBBMIF_TIMEOUT                                                                               0x017f\n#define mmRBBMIF_TIMEOUT_BASE_IDX                                                                      2\n#define mmRBBMIF_STATUS                                                                                0x0180\n#define mmRBBMIF_STATUS_BASE_IDX                                                                       2\n#define mmRBBMIF_STATUS_2                                                                              0x0181\n#define mmRBBMIF_STATUS_2_BASE_IDX                                                                     2\n#define mmRBBMIF_INT_STATUS                                                                            0x0182\n#define mmRBBMIF_INT_STATUS_BASE_IDX                                                                   2\n#define mmRBBMIF_TIMEOUT_DIS                                                                           0x0183\n#define mmRBBMIF_TIMEOUT_DIS_BASE_IDX                                                                  2\n#define mmRBBMIF_TIMEOUT_DIS_2                                                                         0x0184\n#define mmRBBMIF_TIMEOUT_DIS_2_BASE_IDX                                                                2\n#define mmRBBMIF_STATUS_FLAG                                                                           0x0185\n#define mmRBBMIF_STATUS_FLAG_BASE_IDX                                                                  2\n\n\n\n\n#define mmDMCUB_REGION0_OFFSET                                                                         0x018e\n#define mmDMCUB_REGION0_OFFSET_BASE_IDX                                                                2\n#define mmDMCUB_REGION0_OFFSET_HIGH                                                                    0x018f\n#define mmDMCUB_REGION0_OFFSET_HIGH_BASE_IDX                                                           2\n#define mmDMCUB_REGION1_OFFSET                                                                         0x0190\n#define mmDMCUB_REGION1_OFFSET_BASE_IDX                                                                2\n#define mmDMCUB_REGION1_OFFSET_HIGH                                                                    0x0191\n#define mmDMCUB_REGION1_OFFSET_HIGH_BASE_IDX                                                           2\n#define mmDMCUB_REGION2_OFFSET                                                                         0x0192\n#define mmDMCUB_REGION2_OFFSET_BASE_IDX                                                                2\n#define mmDMCUB_REGION2_OFFSET_HIGH                                                                    0x0193\n#define mmDMCUB_REGION2_OFFSET_HIGH_BASE_IDX                                                           2\n#define mmDMCUB_REGION4_OFFSET                                                                         0x0196\n#define mmDMCUB_REGION4_OFFSET_BASE_IDX                                                                2\n#define mmDMCUB_REGION4_OFFSET_HIGH                                                                    0x0197\n#define mmDMCUB_REGION4_OFFSET_HIGH_BASE_IDX                                                           2\n#define mmDMCUB_REGION5_OFFSET                                                                         0x0198\n#define mmDMCUB_REGION5_OFFSET_BASE_IDX                                                                2\n#define mmDMCUB_REGION5_OFFSET_HIGH                                                                    0x0199\n#define mmDMCUB_REGION5_OFFSET_HIGH_BASE_IDX                                                           2\n#define mmDMCUB_REGION6_OFFSET                                                                         0x019a\n#define mmDMCUB_REGION6_OFFSET_BASE_IDX                                                                2\n#define mmDMCUB_REGION6_OFFSET_HIGH                                                                    0x019b\n#define mmDMCUB_REGION6_OFFSET_HIGH_BASE_IDX                                                           2\n#define mmDMCUB_REGION7_OFFSET                                                                         0x019c\n#define mmDMCUB_REGION7_OFFSET_BASE_IDX                                                                2\n#define mmDMCUB_REGION7_OFFSET_HIGH                                                                    0x019d\n#define mmDMCUB_REGION7_OFFSET_HIGH_BASE_IDX                                                           2\n#define mmDMCUB_REGION0_TOP_ADDRESS                                                                    0x019e\n#define mmDMCUB_REGION0_TOP_ADDRESS_BASE_IDX                                                           2\n#define mmDMCUB_REGION1_TOP_ADDRESS                                                                    0x019f\n#define mmDMCUB_REGION1_TOP_ADDRESS_BASE_IDX                                                           2\n#define mmDMCUB_REGION2_TOP_ADDRESS                                                                    0x01a0\n#define mmDMCUB_REGION2_TOP_ADDRESS_BASE_IDX                                                           2\n#define mmDMCUB_REGION4_TOP_ADDRESS                                                                    0x01a1\n#define mmDMCUB_REGION4_TOP_ADDRESS_BASE_IDX                                                           2\n#define mmDMCUB_REGION5_TOP_ADDRESS                                                                    0x01a2\n#define mmDMCUB_REGION5_TOP_ADDRESS_BASE_IDX                                                           2\n#define mmDMCUB_REGION6_TOP_ADDRESS                                                                    0x01a3\n#define mmDMCUB_REGION6_TOP_ADDRESS_BASE_IDX                                                           2\n#define mmDMCUB_REGION7_TOP_ADDRESS                                                                    0x01a4\n#define mmDMCUB_REGION7_TOP_ADDRESS_BASE_IDX                                                           2\n#define mmDMCUB_REGION3_CW0_BASE_ADDRESS                                                               0x01a5\n#define mmDMCUB_REGION3_CW0_BASE_ADDRESS_BASE_IDX                                                      2\n#define mmDMCUB_REGION3_CW1_BASE_ADDRESS                                                               0x01a6\n#define mmDMCUB_REGION3_CW1_BASE_ADDRESS_BASE_IDX                                                      2\n#define mmDMCUB_REGION3_CW2_BASE_ADDRESS                                                               0x01a7\n#define mmDMCUB_REGION3_CW2_BASE_ADDRESS_BASE_IDX                                                      2\n#define mmDMCUB_REGION3_CW3_BASE_ADDRESS                                                               0x01a8\n#define mmDMCUB_REGION3_CW3_BASE_ADDRESS_BASE_IDX                                                      2\n#define mmDMCUB_REGION3_CW4_BASE_ADDRESS                                                               0x01a9\n#define mmDMCUB_REGION3_CW4_BASE_ADDRESS_BASE_IDX                                                      2\n#define mmDMCUB_REGION3_CW5_BASE_ADDRESS                                                               0x01aa\n#define mmDMCUB_REGION3_CW5_BASE_ADDRESS_BASE_IDX                                                      2\n#define mmDMCUB_REGION3_CW6_BASE_ADDRESS                                                               0x01ab\n#define mmDMCUB_REGION3_CW6_BASE_ADDRESS_BASE_IDX                                                      2\n#define mmDMCUB_REGION3_CW7_BASE_ADDRESS                                                               0x01ac\n#define mmDMCUB_REGION3_CW7_BASE_ADDRESS_BASE_IDX                                                      2\n#define mmDMCUB_REGION3_CW0_TOP_ADDRESS                                                                0x01ad\n#define mmDMCUB_REGION3_CW0_TOP_ADDRESS_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW1_TOP_ADDRESS                                                                0x01ae\n#define mmDMCUB_REGION3_CW1_TOP_ADDRESS_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW2_TOP_ADDRESS                                                                0x01af\n#define mmDMCUB_REGION3_CW2_TOP_ADDRESS_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW3_TOP_ADDRESS                                                                0x01b0\n#define mmDMCUB_REGION3_CW3_TOP_ADDRESS_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW4_TOP_ADDRESS                                                                0x01b1\n#define mmDMCUB_REGION3_CW4_TOP_ADDRESS_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW5_TOP_ADDRESS                                                                0x01b2\n#define mmDMCUB_REGION3_CW5_TOP_ADDRESS_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW6_TOP_ADDRESS                                                                0x01b3\n#define mmDMCUB_REGION3_CW6_TOP_ADDRESS_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW7_TOP_ADDRESS                                                                0x01b4\n#define mmDMCUB_REGION3_CW7_TOP_ADDRESS_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW0_OFFSET                                                                     0x01b5\n#define mmDMCUB_REGION3_CW0_OFFSET_BASE_IDX                                                            2\n#define mmDMCUB_REGION3_CW0_OFFSET_HIGH                                                                0x01b6\n#define mmDMCUB_REGION3_CW0_OFFSET_HIGH_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW1_OFFSET                                                                     0x01b7\n#define mmDMCUB_REGION3_CW1_OFFSET_BASE_IDX                                                            2\n#define mmDMCUB_REGION3_CW1_OFFSET_HIGH                                                                0x01b8\n#define mmDMCUB_REGION3_CW1_OFFSET_HIGH_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW2_OFFSET                                                                     0x01b9\n#define mmDMCUB_REGION3_CW2_OFFSET_BASE_IDX                                                            2\n#define mmDMCUB_REGION3_CW2_OFFSET_HIGH                                                                0x01ba\n#define mmDMCUB_REGION3_CW2_OFFSET_HIGH_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW3_OFFSET                                                                     0x01bb\n#define mmDMCUB_REGION3_CW3_OFFSET_BASE_IDX                                                            2\n#define mmDMCUB_REGION3_CW3_OFFSET_HIGH                                                                0x01bc\n#define mmDMCUB_REGION3_CW3_OFFSET_HIGH_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW4_OFFSET                                                                     0x01bd\n#define mmDMCUB_REGION3_CW4_OFFSET_BASE_IDX                                                            2\n#define mmDMCUB_REGION3_CW4_OFFSET_HIGH                                                                0x01be\n#define mmDMCUB_REGION3_CW4_OFFSET_HIGH_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW5_OFFSET                                                                     0x01bf\n#define mmDMCUB_REGION3_CW5_OFFSET_BASE_IDX                                                            2\n#define mmDMCUB_REGION3_CW5_OFFSET_HIGH                                                                0x01c0\n#define mmDMCUB_REGION3_CW5_OFFSET_HIGH_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW6_OFFSET                                                                     0x01c1\n#define mmDMCUB_REGION3_CW6_OFFSET_BASE_IDX                                                            2\n#define mmDMCUB_REGION3_CW6_OFFSET_HIGH                                                                0x01c2\n#define mmDMCUB_REGION3_CW6_OFFSET_HIGH_BASE_IDX                                                       2\n#define mmDMCUB_REGION3_CW7_OFFSET                                                                     0x01c3\n#define mmDMCUB_REGION3_CW7_OFFSET_BASE_IDX                                                            2\n#define mmDMCUB_REGION3_CW7_OFFSET_HIGH                                                                0x01c4\n#define mmDMCUB_REGION3_CW7_OFFSET_HIGH_BASE_IDX                                                       2\n#define mmDMCUB_INTERRUPT_ENABLE                                                                       0x01c5\n#define mmDMCUB_INTERRUPT_ENABLE_BASE_IDX                                                              2\n#define mmDMCUB_INTERRUPT_ACK                                                                          0x01c6\n#define mmDMCUB_INTERRUPT_ACK_BASE_IDX                                                                 2\n#define mmDMCUB_INTERRUPT_STATUS                                                                       0x01c7\n#define mmDMCUB_INTERRUPT_STATUS_BASE_IDX                                                              2\n#define mmDMCUB_INTERRUPT_TYPE                                                                         0x01c8\n#define mmDMCUB_INTERRUPT_TYPE_BASE_IDX                                                                2\n#define mmDMCUB_EXT_INTERRUPT_STATUS                                                                   0x01c9\n#define mmDMCUB_EXT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDMCUB_EXT_INTERRUPT_CTXID                                                                    0x01ca\n#define mmDMCUB_EXT_INTERRUPT_CTXID_BASE_IDX                                                           2\n#define mmDMCUB_EXT_INTERRUPT_ACK                                                                      0x01cb\n#define mmDMCUB_EXT_INTERRUPT_ACK_BASE_IDX                                                             2\n#define mmDMCUB_INST_FETCH_FAULT_ADDR                                                                  0x01cc\n#define mmDMCUB_INST_FETCH_FAULT_ADDR_BASE_IDX                                                         2\n#define mmDMCUB_DATA_WRITE_FAULT_ADDR                                                                  0x01cd\n#define mmDMCUB_DATA_WRITE_FAULT_ADDR_BASE_IDX                                                         2\n#define mmDMCUB_SEC_CNTL                                                                               0x01ce\n#define mmDMCUB_SEC_CNTL_BASE_IDX                                                                      2\n#define mmDMCUB_MEM_CNTL                                                                               0x01cf\n#define mmDMCUB_MEM_CNTL_BASE_IDX                                                                      2\n#define mmDMCUB_INBOX0_BASE_ADDRESS                                                                    0x01d0\n#define mmDMCUB_INBOX0_BASE_ADDRESS_BASE_IDX                                                           2\n#define mmDMCUB_INBOX0_SIZE                                                                            0x01d1\n#define mmDMCUB_INBOX0_SIZE_BASE_IDX                                                                   2\n#define mmDMCUB_INBOX0_WPTR                                                                            0x01d2\n#define mmDMCUB_INBOX0_WPTR_BASE_IDX                                                                   2\n#define mmDMCUB_INBOX0_RPTR                                                                            0x01d3\n#define mmDMCUB_INBOX0_RPTR_BASE_IDX                                                                   2\n#define mmDMCUB_INBOX1_BASE_ADDRESS                                                                    0x01d4\n#define mmDMCUB_INBOX1_BASE_ADDRESS_BASE_IDX                                                           2\n#define mmDMCUB_INBOX1_SIZE                                                                            0x01d5\n#define mmDMCUB_INBOX1_SIZE_BASE_IDX                                                                   2\n#define mmDMCUB_INBOX1_WPTR                                                                            0x01d6\n#define mmDMCUB_INBOX1_WPTR_BASE_IDX                                                                   2\n#define mmDMCUB_INBOX1_RPTR                                                                            0x01d7\n#define mmDMCUB_INBOX1_RPTR_BASE_IDX                                                                   2\n#define mmDMCUB_OUTBOX0_BASE_ADDRESS                                                                   0x01d8\n#define mmDMCUB_OUTBOX0_BASE_ADDRESS_BASE_IDX                                                          2\n#define mmDMCUB_OUTBOX0_SIZE                                                                           0x01d9\n#define mmDMCUB_OUTBOX0_SIZE_BASE_IDX                                                                  2\n#define mmDMCUB_OUTBOX0_WPTR                                                                           0x01da\n#define mmDMCUB_OUTBOX0_WPTR_BASE_IDX                                                                  2\n#define mmDMCUB_OUTBOX0_RPTR                                                                           0x01db\n#define mmDMCUB_OUTBOX0_RPTR_BASE_IDX                                                                  2\n#define mmDMCUB_OUTBOX1_BASE_ADDRESS                                                                   0x01dc\n#define mmDMCUB_OUTBOX1_BASE_ADDRESS_BASE_IDX                                                          2\n#define mmDMCUB_OUTBOX1_SIZE                                                                           0x01dd\n#define mmDMCUB_OUTBOX1_SIZE_BASE_IDX                                                                  2\n#define mmDMCUB_OUTBOX1_WPTR                                                                           0x01de\n#define mmDMCUB_OUTBOX1_WPTR_BASE_IDX                                                                  2\n#define mmDMCUB_OUTBOX1_RPTR                                                                           0x01df\n#define mmDMCUB_OUTBOX1_RPTR_BASE_IDX                                                                  2\n#define mmDMCUB_TIMER_TRIGGER0                                                                         0x01e0\n#define mmDMCUB_TIMER_TRIGGER0_BASE_IDX                                                                2\n#define mmDMCUB_TIMER_TRIGGER1                                                                         0x01e1\n#define mmDMCUB_TIMER_TRIGGER1_BASE_IDX                                                                2\n#define mmDMCUB_TIMER_WINDOW                                                                           0x01e2\n#define mmDMCUB_TIMER_WINDOW_BASE_IDX                                                                  2\n#define mmDMCUB_SCRATCH0                                                                               0x01e3\n#define mmDMCUB_SCRATCH0_BASE_IDX                                                                      2\n#define mmDMCUB_SCRATCH1                                                                               0x01e4\n#define mmDMCUB_SCRATCH1_BASE_IDX                                                                      2\n#define mmDMCUB_SCRATCH2                                                                               0x01e5\n#define mmDMCUB_SCRATCH2_BASE_IDX                                                                      2\n#define mmDMCUB_SCRATCH3                                                                               0x01e6\n#define mmDMCUB_SCRATCH3_BASE_IDX                                                                      2\n#define mmDMCUB_SCRATCH4                                                                               0x01e7\n#define mmDMCUB_SCRATCH4_BASE_IDX                                                                      2\n#define mmDMCUB_SCRATCH5                                                                               0x01e8\n#define mmDMCUB_SCRATCH5_BASE_IDX                                                                      2\n#define mmDMCUB_SCRATCH6                                                                               0x01e9\n#define mmDMCUB_SCRATCH6_BASE_IDX                                                                      2\n#define mmDMCUB_SCRATCH7                                                                               0x01ea\n#define mmDMCUB_SCRATCH7_BASE_IDX                                                                      2\n#define mmDMCUB_SCRATCH8                                                                               0x01eb\n#define mmDMCUB_SCRATCH8_BASE_IDX                                                                      2\n#define mmDMCUB_SCRATCH9                                                                               0x01ec\n#define mmDMCUB_SCRATCH9_BASE_IDX                                                                      2\n#define mmDMCUB_SCRATCH10                                                                              0x01ed\n#define mmDMCUB_SCRATCH10_BASE_IDX                                                                     2\n#define mmDMCUB_SCRATCH11                                                                              0x01ee\n#define mmDMCUB_SCRATCH11_BASE_IDX                                                                     2\n#define mmDMCUB_SCRATCH12                                                                              0x01ef\n#define mmDMCUB_SCRATCH12_BASE_IDX                                                                     2\n#define mmDMCUB_SCRATCH13                                                                              0x01f0\n#define mmDMCUB_SCRATCH13_BASE_IDX                                                                     2\n#define mmDMCUB_SCRATCH14                                                                              0x01f1\n#define mmDMCUB_SCRATCH14_BASE_IDX                                                                     2\n#define mmDMCUB_SCRATCH15                                                                              0x01f2\n#define mmDMCUB_SCRATCH15_BASE_IDX                                                                     2\n#define mmDMCUB_CNTL                                                                                   0x01f6\n#define mmDMCUB_CNTL_BASE_IDX                                                                          2\n#define mmDMCUB_GPINT_DATAIN0                                                                          0x01f7\n#define mmDMCUB_GPINT_DATAIN0_BASE_IDX                                                                 2\n#define mmDMCUB_GPINT_DATAIN1                                                                          0x01f8\n#define mmDMCUB_GPINT_DATAIN1_BASE_IDX                                                                 2\n#define mmDMCUB_GPINT_DATAOUT                                                                          0x01f9\n#define mmDMCUB_GPINT_DATAOUT_BASE_IDX                                                                 2\n#define mmDMCUB_UNDEFINED_ADDRESS_FAULT_ADDR                                                           0x01fa\n#define mmDMCUB_UNDEFINED_ADDRESS_FAULT_ADDR_BASE_IDX                                                  2\n#define mmDMCUB_LS_WAKE_INT_ENABLE                                                                     0x01fb\n#define mmDMCUB_LS_WAKE_INT_ENABLE_BASE_IDX                                                            2\n#define mmDMCUB_MEM_PWR_CNTL                                                                           0x01fc\n#define mmDMCUB_MEM_PWR_CNTL_BASE_IDX                                                                  2\n#define mmDMCUB_TIMER_CURRENT                                                                          0x01fd\n#define mmDMCUB_TIMER_CURRENT_BASE_IDX                                                                 2\n#define mmDMCUB_PROC_ID                                                                                0x01ff\n#define mmDMCUB_PROC_ID_BASE_IDX                                                                       2\n\n\n\n\n#define mmMCIF_WB_BUFMGR_SW_CONTROL                                                                    0x0272\n#define mmMCIF_WB_BUFMGR_SW_CONTROL_BASE_IDX                                                           2\n#define mmMCIF_WB_BUFMGR_STATUS                                                                        0x0274\n#define mmMCIF_WB_BUFMGR_STATUS_BASE_IDX                                                               2\n#define mmMCIF_WB_BUF_PITCH                                                                            0x0275\n#define mmMCIF_WB_BUF_PITCH_BASE_IDX                                                                   2\n#define mmMCIF_WB_BUF_1_STATUS                                                                         0x0276\n#define mmMCIF_WB_BUF_1_STATUS_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_1_STATUS2                                                                        0x0277\n#define mmMCIF_WB_BUF_1_STATUS2_BASE_IDX                                                               2\n#define mmMCIF_WB_BUF_2_STATUS                                                                         0x0278\n#define mmMCIF_WB_BUF_2_STATUS_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_2_STATUS2                                                                        0x0279\n#define mmMCIF_WB_BUF_2_STATUS2_BASE_IDX                                                               2\n#define mmMCIF_WB_BUF_3_STATUS                                                                         0x027a\n#define mmMCIF_WB_BUF_3_STATUS_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_3_STATUS2                                                                        0x027b\n#define mmMCIF_WB_BUF_3_STATUS2_BASE_IDX                                                               2\n#define mmMCIF_WB_BUF_4_STATUS                                                                         0x027c\n#define mmMCIF_WB_BUF_4_STATUS_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_4_STATUS2                                                                        0x027d\n#define mmMCIF_WB_BUF_4_STATUS2_BASE_IDX                                                               2\n#define mmMCIF_WB_ARBITRATION_CONTROL                                                                  0x027e\n#define mmMCIF_WB_ARBITRATION_CONTROL_BASE_IDX                                                         2\n#define mmMCIF_WB_SCLK_CHANGE                                                                          0x027f\n#define mmMCIF_WB_SCLK_CHANGE_BASE_IDX                                                                 2\n#define mmMCIF_WB_BUF_1_ADDR_Y                                                                         0x0282\n#define mmMCIF_WB_BUF_1_ADDR_Y_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_1_ADDR_C                                                                         0x0284\n#define mmMCIF_WB_BUF_1_ADDR_C_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_2_ADDR_Y                                                                         0x0286\n#define mmMCIF_WB_BUF_2_ADDR_Y_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_2_ADDR_C                                                                         0x0288\n#define mmMCIF_WB_BUF_2_ADDR_C_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_3_ADDR_Y                                                                         0x028a\n#define mmMCIF_WB_BUF_3_ADDR_Y_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_3_ADDR_C                                                                         0x028c\n#define mmMCIF_WB_BUF_3_ADDR_C_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_4_ADDR_Y                                                                         0x028e\n#define mmMCIF_WB_BUF_4_ADDR_Y_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_4_ADDR_C                                                                         0x0290\n#define mmMCIF_WB_BUF_4_ADDR_C_BASE_IDX                                                                2\n#define mmMCIF_WB_BUFMGR_VCE_CONTROL                                                                   0x0292\n#define mmMCIF_WB_BUFMGR_VCE_CONTROL_BASE_IDX                                                          2\n#define mmMCIF_WB_NB_PSTATE_CONTROL                                                                    0x0293\n#define mmMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX                                                           2\n#define mmMCIF_WB_CLOCK_GATER_CONTROL                                                                  0x0294\n#define mmMCIF_WB_CLOCK_GATER_CONTROL_BASE_IDX                                                         2\n#define mmMCIF_WB_SELF_REFRESH_CONTROL                                                                 0x0296\n#define mmMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX                                                        2\n#define mmMULTI_LEVEL_QOS_CTRL                                                                         0x0297\n#define mmMULTI_LEVEL_QOS_CTRL_BASE_IDX                                                                2\n#define mmMCIF_WB_BUF_LUMA_SIZE                                                                        0x0299\n#define mmMCIF_WB_BUF_LUMA_SIZE_BASE_IDX                                                               2\n#define mmMCIF_WB_BUF_CHROMA_SIZE                                                                      0x029a\n#define mmMCIF_WB_BUF_CHROMA_SIZE_BASE_IDX                                                             2\n#define mmMCIF_WB_BUF_1_ADDR_Y_HIGH                                                                    0x029b\n#define mmMCIF_WB_BUF_1_ADDR_Y_HIGH_BASE_IDX                                                           2\n#define mmMCIF_WB_BUF_1_ADDR_C_HIGH                                                                    0x029c\n#define mmMCIF_WB_BUF_1_ADDR_C_HIGH_BASE_IDX                                                           2\n#define mmMCIF_WB_BUF_2_ADDR_Y_HIGH                                                                    0x029d\n#define mmMCIF_WB_BUF_2_ADDR_Y_HIGH_BASE_IDX                                                           2\n#define mmMCIF_WB_BUF_2_ADDR_C_HIGH                                                                    0x029e\n#define mmMCIF_WB_BUF_2_ADDR_C_HIGH_BASE_IDX                                                           2\n#define mmMCIF_WB_BUF_3_ADDR_Y_HIGH                                                                    0x029f\n#define mmMCIF_WB_BUF_3_ADDR_Y_HIGH_BASE_IDX                                                           2\n#define mmMCIF_WB_BUF_3_ADDR_C_HIGH                                                                    0x02a0\n#define mmMCIF_WB_BUF_3_ADDR_C_HIGH_BASE_IDX                                                           2\n#define mmMCIF_WB_BUF_4_ADDR_Y_HIGH                                                                    0x02a1\n#define mmMCIF_WB_BUF_4_ADDR_Y_HIGH_BASE_IDX                                                           2\n#define mmMCIF_WB_BUF_4_ADDR_C_HIGH                                                                    0x02a2\n#define mmMCIF_WB_BUF_4_ADDR_C_HIGH_BASE_IDX                                                           2\n#define mmMCIF_WB_BUF_1_RESOLUTION                                                                     0x02a3\n#define mmMCIF_WB_BUF_1_RESOLUTION_BASE_IDX                                                            2\n#define mmMCIF_WB_BUF_2_RESOLUTION                                                                     0x02a4\n#define mmMCIF_WB_BUF_2_RESOLUTION_BASE_IDX                                                            2\n#define mmMCIF_WB_BUF_3_RESOLUTION                                                                     0x02a5\n#define mmMCIF_WB_BUF_3_RESOLUTION_BASE_IDX                                                            2\n#define mmMCIF_WB_BUF_4_RESOLUTION                                                                     0x02a6\n#define mmMCIF_WB_BUF_4_RESOLUTION_BASE_IDX                                                            2\n#define mmMCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI                                                       0x02a7\n#define mmMCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI_BASE_IDX                                              2\n#define mmMCIF_WB_VMID_CONTROL                                                                         0x02a8\n#define mmMCIF_WB_VMID_CONTROL_BASE_IDX                                                                2\n#define mmMCIF_WB_MIN_TTO                                                                              0x02a9\n#define mmMCIF_WB_MIN_TTO_BASE_IDX                                                                     2\n\n\n\n\n#define mmMCIF_WB_NB_PSTATE_LATENCY_WATERMARK                                                          0x02aa\n#define mmMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX                                                 2\n#define mmMCIF_WB_WATERMARK                                                                            0x02ab\n#define mmMCIF_WB_WATERMARK_BASE_IDX                                                                   2\n#define mmMMHUBBUB_WARMUP_CONFIG                                                                       0x02ac\n#define mmMMHUBBUB_WARMUP_CONFIG_BASE_IDX                                                              2\n#define mmMMHUBBUB_WARMUP_CONTROL_STATUS                                                               0x02ad\n#define mmMMHUBBUB_WARMUP_CONTROL_STATUS_BASE_IDX                                                      2\n#define mmMMHUBBUB_WARMUP_BASE_ADDR_LOW                                                                0x02ae\n#define mmMMHUBBUB_WARMUP_BASE_ADDR_LOW_BASE_IDX                                                       2\n#define mmMMHUBBUB_WARMUP_BASE_ADDR_HIGH                                                               0x02af\n#define mmMMHUBBUB_WARMUP_BASE_ADDR_HIGH_BASE_IDX                                                      2\n#define mmMMHUBBUB_WARMUP_ADDR_REGION                                                                  0x02b0\n#define mmMMHUBBUB_WARMUP_ADDR_REGION_BASE_IDX                                                         2\n#define mmMMHUBBUB_MIN_TTO                                                                             0x02b1\n#define mmMMHUBBUB_MIN_TTO_BASE_IDX                                                                    2\n#define mmWBIF_SMU_WM_CONTROL                                                                          0x0333\n#define mmWBIF_SMU_WM_CONTROL_BASE_IDX                                                                 2\n#define mmWBIF0_MISC_CTRL                                                                              0x0334\n#define mmWBIF0_MISC_CTRL_BASE_IDX                                                                     2\n#define mmWBIF0_PHASE0_OUTSTANDING_COUNTER                                                             0x0335\n#define mmWBIF0_PHASE0_OUTSTANDING_COUNTER_BASE_IDX                                                    2\n#define mmWBIF0_PHASE1_OUTSTANDING_COUNTER                                                             0x0336\n#define mmWBIF0_PHASE1_OUTSTANDING_COUNTER_BASE_IDX                                                    2\n#define mmVGA_SRC_SPLIT_CNTL                                                                           0x033d\n#define mmVGA_SRC_SPLIT_CNTL_BASE_IDX                                                                  2\n#define mmMMHUBBUB_MEM_PWR_STATUS                                                                      0x033e\n#define mmMMHUBBUB_MEM_PWR_STATUS_BASE_IDX                                                             2\n#define mmMMHUBBUB_MEM_PWR_CNTL                                                                        0x033f\n#define mmMMHUBBUB_MEM_PWR_CNTL_BASE_IDX                                                               2\n#define mmMMHUBBUB_CLOCK_CNTL                                                                          0x0340\n#define mmMMHUBBUB_CLOCK_CNTL_BASE_IDX                                                                 2\n#define mmMMHUBBUB_SOFT_RESET                                                                          0x0341\n#define mmMMHUBBUB_SOFT_RESET_BASE_IDX                                                                 2\n#define mmDMU_IF_ERR_STATUS                                                                            0x0345\n#define mmDMU_IF_ERR_STATUS_BASE_IDX                                                                   2\n#define mmMMHUBBUB_CLIENT_UNIT_ID                                                                      0x0346\n#define mmMMHUBBUB_CLIENT_UNIT_ID_BASE_IDX                                                             2\n#define mmMMHUBBUB_WARMUP_VMID_CONTROL                                                                 0x0348\n#define mmMMHUBBUB_WARMUP_VMID_CONTROL_BASE_IDX                                                        2\n\n\n\n\n#define mmMCIF_CONTROL                                                                                 0x034a\n#define mmMCIF_CONTROL_BASE_IDX                                                                        2\n#define mmMCIF_WRITE_COMBINE_CONTROL                                                                   0x034b\n#define mmMCIF_WRITE_COMBINE_CONTROL_BASE_IDX                                                          2\n#define mmMCIF_PHASE0_OUTSTANDING_COUNTER                                                              0x034e\n#define mmMCIF_PHASE0_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n#define mmMCIF_PHASE1_OUTSTANDING_COUNTER                                                              0x034f\n#define mmMCIF_PHASE1_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n#define mmMCIF_PHASE2_OUTSTANDING_COUNTER                                                              0x0350\n#define mmMCIF_PHASE2_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n\n\n\n\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL                                                                 0x0352\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL2                                                                0x0353\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON2_PERFCOUNTER_STATE                                                                0x0354\n#define mmDC_PERFMON2_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON2_PERFMON_CNTL                                                                     0x0355\n#define mmDC_PERFMON2_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON2_PERFMON_CNTL2                                                                    0x0356\n#define mmDC_PERFMON2_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC                                                          0x0357\n#define mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON2_PERFMON_CVALUE_LOW                                                               0x0358\n#define mmDC_PERFMON2_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON2_PERFMON_HI                                                                       0x0359\n#define mmDC_PERFMON2_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON2_PERFMON_LOW                                                                      0x035a\n#define mmDC_PERFMON2_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmAZF0STREAM0_AZALIA_STREAM_INDEX                                                              0x035e\n#define mmAZF0STREAM0_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM0_AZALIA_STREAM_DATA                                                               0x035f\n#define mmAZF0STREAM0_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM1_AZALIA_STREAM_INDEX                                                              0x0360\n#define mmAZF0STREAM1_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM1_AZALIA_STREAM_DATA                                                               0x0361\n#define mmAZF0STREAM1_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM2_AZALIA_STREAM_INDEX                                                              0x0362\n#define mmAZF0STREAM2_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM2_AZALIA_STREAM_DATA                                                               0x0363\n#define mmAZF0STREAM2_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM3_AZALIA_STREAM_INDEX                                                              0x0364\n#define mmAZF0STREAM3_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM3_AZALIA_STREAM_DATA                                                               0x0365\n#define mmAZF0STREAM3_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM4_AZALIA_STREAM_INDEX                                                              0x0366\n#define mmAZF0STREAM4_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM4_AZALIA_STREAM_DATA                                                               0x0367\n#define mmAZF0STREAM4_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM5_AZALIA_STREAM_INDEX                                                              0x0368\n#define mmAZF0STREAM5_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM5_AZALIA_STREAM_DATA                                                               0x0369\n#define mmAZF0STREAM5_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM6_AZALIA_STREAM_INDEX                                                              0x036a\n#define mmAZF0STREAM6_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM6_AZALIA_STREAM_DATA                                                               0x036b\n#define mmAZF0STREAM6_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM7_AZALIA_STREAM_INDEX                                                              0x036c\n#define mmAZF0STREAM7_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM7_AZALIA_STREAM_DATA                                                               0x036d\n#define mmAZF0STREAM7_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZ_CLOCK_CNTL                                                                                0x0372\n#define mmAZ_CLOCK_CNTL_BASE_IDX                                                                       2\n\n\n\n\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL                                                                 0x037a\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL2                                                                0x037b\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON3_PERFCOUNTER_STATE                                                                0x037c\n#define mmDC_PERFMON3_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON3_PERFMON_CNTL                                                                     0x037d\n#define mmDC_PERFMON3_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON3_PERFMON_CNTL2                                                                    0x037e\n#define mmDC_PERFMON3_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC                                                          0x037f\n#define mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON3_PERFMON_CVALUE_LOW                                                               0x0380\n#define mmDC_PERFMON3_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON3_PERFMON_HI                                                                       0x0381\n#define mmDC_PERFMON3_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON3_PERFMON_LOW                                                                      0x0382\n#define mmDC_PERFMON3_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0386\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0387\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x038c\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x038d\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0392\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0393\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0398\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0399\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x039e\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x039f\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x03a4\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x03a5\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x03aa\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x03ab\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x03b0\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x03b1\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZALIA_CONTROLLER_CLOCK_GATING                                                               0x03c2\n#define mmAZALIA_CONTROLLER_CLOCK_GATING_BASE_IDX                                                      2\n#define mmAZALIA_AUDIO_DTO                                                                             0x03c3\n#define mmAZALIA_AUDIO_DTO_BASE_IDX                                                                    2\n#define mmAZALIA_AUDIO_DTO_CONTROL                                                                     0x03c4\n#define mmAZALIA_AUDIO_DTO_CONTROL_BASE_IDX                                                            2\n#define mmAZALIA_SOCCLK_CONTROL                                                                        0x03c5\n#define mmAZALIA_SOCCLK_CONTROL_BASE_IDX                                                               2\n#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE                                                               0x03c6\n#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE_BASE_IDX                                                      2\n#define mmAZALIA_DATA_DMA_CONTROL                                                                      0x03c7\n#define mmAZALIA_DATA_DMA_CONTROL_BASE_IDX                                                             2\n#define mmAZALIA_BDL_DMA_CONTROL                                                                       0x03c8\n#define mmAZALIA_BDL_DMA_CONTROL_BASE_IDX                                                              2\n#define mmAZALIA_RIRB_AND_DP_CONTROL                                                                   0x03c9\n#define mmAZALIA_RIRB_AND_DP_CONTROL_BASE_IDX                                                          2\n#define mmAZALIA_CORB_DMA_CONTROL                                                                      0x03ca\n#define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX                                                             2\n#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER                                                 0x03d1\n#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER_BASE_IDX                                        2\n#define mmAZALIA_CYCLIC_BUFFER_SYNC                                                                    0x03d2\n#define mmAZALIA_CYCLIC_BUFFER_SYNC_BASE_IDX                                                           2\n#define mmAZALIA_GLOBAL_CAPABILITIES                                                                   0x03d3\n#define mmAZALIA_GLOBAL_CAPABILITIES_BASE_IDX                                                          2\n#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY                                                             0x03d4\n#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY_BASE_IDX                                                    2\n#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL                                                         0x03d5\n#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL_BASE_IDX                                                2\n#define mmAZALIA_INPUT_PAYLOAD_CAPABILITY                                                              0x03d6\n#define mmAZALIA_INPUT_PAYLOAD_CAPABILITY_BASE_IDX                                                     2\n#define mmAZALIA_INPUT_CRC0_CONTROL0                                                                   0x03d9\n#define mmAZALIA_INPUT_CRC0_CONTROL0_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL1                                                                   0x03da\n#define mmAZALIA_INPUT_CRC0_CONTROL1_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL2                                                                   0x03db\n#define mmAZALIA_INPUT_CRC0_CONTROL2_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL3                                                                   0x03dc\n#define mmAZALIA_INPUT_CRC0_CONTROL3_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_RESULT                                                                     0x03dd\n#define mmAZALIA_INPUT_CRC0_RESULT_BASE_IDX                                                            2\n#define mmAZALIA_INPUT_CRC1_CONTROL0                                                                   0x03de\n#define mmAZALIA_INPUT_CRC1_CONTROL0_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL1                                                                   0x03df\n#define mmAZALIA_INPUT_CRC1_CONTROL1_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL2                                                                   0x03e0\n#define mmAZALIA_INPUT_CRC1_CONTROL2_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL3                                                                   0x03e1\n#define mmAZALIA_INPUT_CRC1_CONTROL3_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_RESULT                                                                     0x03e2\n#define mmAZALIA_INPUT_CRC1_RESULT_BASE_IDX                                                            2\n#define mmAZALIA_CRC0_CONTROL0                                                                         0x03e3\n#define mmAZALIA_CRC0_CONTROL0_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_CONTROL1                                                                         0x03e4\n#define mmAZALIA_CRC0_CONTROL1_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_CONTROL2                                                                         0x03e5\n#define mmAZALIA_CRC0_CONTROL2_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_CONTROL3                                                                         0x03e6\n#define mmAZALIA_CRC0_CONTROL3_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_RESULT                                                                           0x03e7\n#define mmAZALIA_CRC0_RESULT_BASE_IDX                                                                  2\n#define mmAZALIA_CRC1_CONTROL0                                                                         0x03e8\n#define mmAZALIA_CRC1_CONTROL0_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_CONTROL1                                                                         0x03e9\n#define mmAZALIA_CRC1_CONTROL1_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_CONTROL2                                                                         0x03ea\n#define mmAZALIA_CRC1_CONTROL2_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_CONTROL3                                                                         0x03eb\n#define mmAZALIA_CRC1_CONTROL3_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_RESULT                                                                           0x03ec\n#define mmAZALIA_CRC1_RESULT_BASE_IDX                                                                  2\n#define mmAZALIA_MEM_PWR_CTRL                                                                          0x03ee\n#define mmAZALIA_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmAZALIA_MEM_PWR_STATUS                                                                        0x03ef\n#define mmAZALIA_MEM_PWR_STATUS_BASE_IDX                                                               2\n\n\n\n\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                                          0x0406\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID_BASE_IDX                                 2\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID                                                   0x0407\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID_BASE_IDX                                          2\n#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL                                                        0x0408\n#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX                                               2\n#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL                                                          0x0409\n#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX                                                 2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                                                0x040a\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE_BASE_IDX                                       2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES                                      0x040b\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES_BASE_IDX                             2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                                            0x040c\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS_BASE_IDX                                   2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES                                              0x040d\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES_BASE_IDX                                     2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE                                                 0x040e\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE_BASE_IDX                                        2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET                                                       0x040f\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET_BASE_IDX                                              2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                                       0x0410\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_BASE_IDX                              2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION                                   0x0411\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION_BASE_IDX                          2\n#define mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY                                                            0x0412\n#define mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX                                                   2\n#define mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY                                                      0x0413\n#define mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX                                             2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET0                                                                  0x0415\n#define mmAZALIA_F0_GTC_GROUP_OFFSET0_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET1                                                                  0x0416\n#define mmAZALIA_F0_GTC_GROUP_OFFSET1_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET2                                                                  0x0417\n#define mmAZALIA_F0_GTC_GROUP_OFFSET2_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET3                                                                  0x0418\n#define mmAZALIA_F0_GTC_GROUP_OFFSET3_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET4                                                                  0x0419\n#define mmAZALIA_F0_GTC_GROUP_OFFSET4_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET5                                                                  0x041a\n#define mmAZALIA_F0_GTC_GROUP_OFFSET5_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET6                                                                  0x041b\n#define mmAZALIA_F0_GTC_GROUP_OFFSET6_BASE_IDX                                                         2\n#define mmREG_DC_AUDIO_PORT_CONNECTIVITY                                                               0x041c\n#define mmREG_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX                                                      2\n#define mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY                                                         0x041d\n#define mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX                                                2\n\n\n\n\n#define mmAZF0STREAM8_AZALIA_STREAM_INDEX                                                              0x0426\n#define mmAZF0STREAM8_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM8_AZALIA_STREAM_DATA                                                               0x0427\n#define mmAZF0STREAM8_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM9_AZALIA_STREAM_INDEX                                                              0x0428\n#define mmAZF0STREAM9_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM9_AZALIA_STREAM_DATA                                                               0x0429\n#define mmAZF0STREAM9_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM10_AZALIA_STREAM_INDEX                                                             0x042a\n#define mmAZF0STREAM10_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM10_AZALIA_STREAM_DATA                                                              0x042b\n#define mmAZF0STREAM10_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM11_AZALIA_STREAM_INDEX                                                             0x042c\n#define mmAZF0STREAM11_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM11_AZALIA_STREAM_DATA                                                              0x042d\n#define mmAZF0STREAM11_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM12_AZALIA_STREAM_INDEX                                                             0x042e\n#define mmAZF0STREAM12_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM12_AZALIA_STREAM_DATA                                                              0x042f\n#define mmAZF0STREAM12_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM13_AZALIA_STREAM_INDEX                                                             0x0430\n#define mmAZF0STREAM13_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM13_AZALIA_STREAM_DATA                                                              0x0431\n#define mmAZF0STREAM13_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM14_AZALIA_STREAM_INDEX                                                             0x0432\n#define mmAZF0STREAM14_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM14_AZALIA_STREAM_DATA                                                              0x0433\n#define mmAZF0STREAM14_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM15_AZALIA_STREAM_INDEX                                                             0x0434\n#define mmAZF0STREAM15_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM15_AZALIA_STREAM_DATA                                                              0x0435\n#define mmAZF0STREAM15_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x043a\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x043b\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x043e\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x043f\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0442\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0443\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0446\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0447\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x044a\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x044b\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x044e\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x044f\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0452\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0453\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0456\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0457\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmDCHUBBUB_SDPIF_CFG0                                                                          0x048f\n#define mmDCHUBBUB_SDPIF_CFG0_BASE_IDX                                                                 2\n#define mmVM_REQUEST_PHYSICAL                                                                          0x0490\n#define mmVM_REQUEST_PHYSICAL_BASE_IDX                                                                 2\n#define mmDCHUBBUB_FORCE_IO_STATUS_0                                                                   0x0491\n#define mmDCHUBBUB_FORCE_IO_STATUS_0_BASE_IDX                                                          2\n#define mmDCHUBBUB_FORCE_IO_STATUS_1                                                                   0x0492\n#define mmDCHUBBUB_FORCE_IO_STATUS_1_BASE_IDX                                                          2\n#define mmDCN_VM_FB_LOCATION_BASE                                                                      0x0493\n#define mmDCN_VM_FB_LOCATION_BASE_BASE_IDX                                                             2\n#define mmDCN_VM_FB_LOCATION_TOP                                                                       0x0494\n#define mmDCN_VM_FB_LOCATION_TOP_BASE_IDX                                                              2\n#define mmDCN_VM_FB_OFFSET                                                                             0x0495\n#define mmDCN_VM_FB_OFFSET_BASE_IDX                                                                    2\n#define mmDCN_VM_AGP_BOT                                                                               0x0496\n#define mmDCN_VM_AGP_BOT_BASE_IDX                                                                      2\n#define mmDCN_VM_AGP_TOP                                                                               0x0497\n#define mmDCN_VM_AGP_TOP_BASE_IDX                                                                      2\n#define mmDCN_VM_AGP_BASE                                                                              0x0498\n#define mmDCN_VM_AGP_BASE_BASE_IDX                                                                     2\n#define mmDCN_VM_LOCAL_HBM_ADDRESS_START                                                               0x0499\n#define mmDCN_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX                                                      2\n#define mmDCN_VM_LOCAL_HBM_ADDRESS_END                                                                 0x049a\n#define mmDCN_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX                                                        2\n#define mmDCN_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL                                                           0x049b\n#define mmDCN_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX                                                  2\n#define mmDCHUBBUB_SDPIF_MEM_PWR_CTRL                                                                  0x04ba\n#define mmDCHUBBUB_SDPIF_MEM_PWR_CTRL_BASE_IDX                                                         2\n#define mmDCHUBBUB_SDPIF_MEM_PWR_STATUS                                                                0x04bb\n#define mmDCHUBBUB_SDPIF_MEM_PWR_STATUS_BASE_IDX                                                       2\n#define mmDCHUBBUB_SDPIF_CFG1                                                                          0x04bf\n#define mmDCHUBBUB_SDPIF_CFG1_BASE_IDX                                                                 2\n#define mmDCHUBBUB_SDPIF_CFG2                                                                          0x04c0\n#define mmDCHUBBUB_SDPIF_CFG2_BASE_IDX                                                                 2\n\n\n\n\n#define mmDCHUBBUB_RET_PATH_DCC_CFG                                                                    0x04cf\n#define mmDCHUBBUB_RET_PATH_DCC_CFG_BASE_IDX                                                           2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_0                                                                 0x04d0\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_1                                                                 0x04d1\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_0                                                                 0x04d2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_1                                                                 0x04d3\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_0                                                                 0x04d4\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_1                                                                 0x04d5\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_0                                                                 0x04d6\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_1                                                                 0x04d7\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_CTRL                                                               0x04ef\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_CTRL_BASE_IDX                                                      2\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_STATUS                                                             0x04f0\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_STATUS_BASE_IDX                                                    2\n#define mmDCHUBBUB_CRC_CTRL                                                                            0x04f1\n#define mmDCHUBBUB_CRC_CTRL_BASE_IDX                                                                   2\n#define mmDCHUBBUB_CRC0_VAL_R_G                                                                        0x04f2\n#define mmDCHUBBUB_CRC0_VAL_R_G_BASE_IDX                                                               2\n#define mmDCHUBBUB_CRC0_VAL_B_A                                                                        0x04f3\n#define mmDCHUBBUB_CRC0_VAL_B_A_BASE_IDX                                                               2\n#define mmDCHUBBUB_CRC1_VAL_R_G                                                                        0x04f4\n#define mmDCHUBBUB_CRC1_VAL_R_G_BASE_IDX                                                               2\n#define mmDCHUBBUB_CRC1_VAL_B_A                                                                        0x04f5\n#define mmDCHUBBUB_CRC1_VAL_B_A_BASE_IDX                                                               2\n\n\n\n\n#define mmDCHUBBUB_ARB_DF_REQ_OUTSTAND                                                                 0x0505\n#define mmDCHUBBUB_ARB_DF_REQ_OUTSTAND_BASE_IDX                                                        2\n#define mmDCHUBBUB_ARB_SAT_LEVEL                                                                       0x0506\n#define mmDCHUBBUB_ARB_SAT_LEVEL_BASE_IDX                                                              2\n#define mmDCHUBBUB_ARB_QOS_FORCE                                                                       0x0507\n#define mmDCHUBBUB_ARB_QOS_FORCE_BASE_IDX                                                              2\n#define mmDCHUBBUB_ARB_DRAM_STATE_CNTL                                                                 0x0508\n#define mmDCHUBBUB_ARB_DRAM_STATE_CNTL_BASE_IDX                                                        2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A                                                        0x0509\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A                                                     0x050a\n#define mmDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A_BASE_IDX                                            2\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A                                                      0x050b\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A_BASE_IDX                                             2\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A                                                       0x050c\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A_BASE_IDX                                              2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A                                               0x050d\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B                                                        0x050e\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B                                                     0x050f\n#define mmDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B_BASE_IDX                                            2\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B                                                      0x0510\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B_BASE_IDX                                             2\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B                                                       0x0511\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B_BASE_IDX                                              2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B                                               0x0512\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C                                                        0x0513\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C                                                     0x0514\n#define mmDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C_BASE_IDX                                            2\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C                                                      0x0515\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C_BASE_IDX                                             2\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C                                                       0x0516\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C_BASE_IDX                                              2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C                                               0x0517\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D                                                        0x0518\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D                                                     0x0519\n#define mmDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D_BASE_IDX                                            2\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D                                                      0x051a\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D_BASE_IDX                                             2\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D                                                       0x051b\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D_BASE_IDX                                              2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D                                               0x051c\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL                                                           0x051d\n#define mmDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL_BASE_IDX                                                  2\n#define mmDCHUBBUB_ARB_TIMEOUT_ENABLE                                                                  0x051e\n#define mmDCHUBBUB_ARB_TIMEOUT_ENABLE_BASE_IDX                                                         2\n#define mmDCHUBBUB_GLOBAL_TIMER_CNTL                                                                   0x051f\n#define mmDCHUBBUB_GLOBAL_TIMER_CNTL_BASE_IDX                                                          2\n#define mmSURFACE_CHECK0_ADDRESS_LSB                                                                   0x0520\n#define mmSURFACE_CHECK0_ADDRESS_LSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK0_ADDRESS_MSB                                                                   0x0521\n#define mmSURFACE_CHECK0_ADDRESS_MSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK1_ADDRESS_LSB                                                                   0x0522\n#define mmSURFACE_CHECK1_ADDRESS_LSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK1_ADDRESS_MSB                                                                   0x0523\n#define mmSURFACE_CHECK1_ADDRESS_MSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK2_ADDRESS_LSB                                                                   0x0524\n#define mmSURFACE_CHECK2_ADDRESS_LSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK2_ADDRESS_MSB                                                                   0x0525\n#define mmSURFACE_CHECK2_ADDRESS_MSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK3_ADDRESS_LSB                                                                   0x0526\n#define mmSURFACE_CHECK3_ADDRESS_LSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK3_ADDRESS_MSB                                                                   0x0527\n#define mmSURFACE_CHECK3_ADDRESS_MSB_BASE_IDX                                                          2\n#define mmVTG0_CONTROL                                                                                 0x0528\n#define mmVTG0_CONTROL_BASE_IDX                                                                        2\n#define mmVTG1_CONTROL                                                                                 0x0529\n#define mmVTG1_CONTROL_BASE_IDX                                                                        2\n#define mmDCHUBBUB_SOFT_RESET                                                                          0x052e\n#define mmDCHUBBUB_SOFT_RESET_BASE_IDX                                                                 2\n#define mmDCHUBBUB_CLOCK_CNTL                                                                          0x052f\n#define mmDCHUBBUB_CLOCK_CNTL_BASE_IDX                                                                 2\n#define mmDCFCLK_CNTL                                                                                  0x0530\n#define mmDCFCLK_CNTL_BASE_IDX                                                                         2\n#define mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL                                                        0x0531\n#define mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL_BASE_IDX                                               2\n#define mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2                                                       0x0532\n#define mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2_BASE_IDX                                              2\n#define mmDCHUBBUB_VLINE_SNAPSHOT                                                                      0x0533\n#define mmDCHUBBUB_VLINE_SNAPSHOT_BASE_IDX                                                             2\n#define mmDCHUBBUB_CTRL_STATUS                                                                         0x0534\n#define mmDCHUBBUB_CTRL_STATUS_BASE_IDX                                                                2\n#define mmDCHUBBUB_TIMEOUT_DETECTION_CTRL1                                                             0x053a\n#define mmDCHUBBUB_TIMEOUT_DETECTION_CTRL1_BASE_IDX                                                    2\n#define mmDCHUBBUB_TIMEOUT_DETECTION_CTRL2                                                             0x053b\n#define mmDCHUBBUB_TIMEOUT_DETECTION_CTRL2_BASE_IDX                                                    2\n#define mmDCHUBBUB_TIMEOUT_INTERRUPT_STATUS                                                            0x053c\n#define mmDCHUBBUB_TIMEOUT_INTERRUPT_STATUS_BASE_IDX                                                   2\n#define mmDCHUBBUB_TEST_DEBUG_INDEX                                                                    0x053d\n#define mmDCHUBBUB_TEST_DEBUG_INDEX_BASE_IDX                                                           2\n#define mmDCHUBBUB_TEST_DEBUG_DATA                                                                     0x053e\n#define mmDCHUBBUB_TEST_DEBUG_DATA_BASE_IDX                                                            2\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_NOM_A                                                               0x053f\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_NOM_A_BASE_IDX                                                      2\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_FLIP_A                                                              0x0540\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_FLIP_A_BASE_IDX                                                     2\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_NOM_B                                                               0x0541\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_NOM_B_BASE_IDX                                                      2\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_FLIP_B                                                              0x0542\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_FLIP_B_BASE_IDX                                                     2\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_NOM_C                                                               0x0543\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_NOM_C_BASE_IDX                                                      2\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_FLIP_C                                                              0x0544\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_FLIP_C_BASE_IDX                                                     2\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_NOM_D                                                               0x0545\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_NOM_D_BASE_IDX                                                      2\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_FLIP_D                                                              0x0546\n#define mmDCHUBBUB_ARB_FRAC_URG_BW_FLIP_D_BASE_IDX                                                     2\n#define mmFMON_CTRL                                                                                    0x0548\n#define mmFMON_CTRL_BASE_IDX                                                                           2\n#define mmFMON_CTRL_1                                                                                  0x0548\n#define mmFMON_CTRL_1_BASE_IDX                                                                         2\n\n\n\n\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL                                                                 0x054d\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL2                                                                0x054e\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON4_PERFCOUNTER_STATE                                                                0x054f\n#define mmDC_PERFMON4_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON4_PERFMON_CNTL                                                                     0x0550\n#define mmDC_PERFMON4_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON4_PERFMON_CNTL2                                                                    0x0551\n#define mmDC_PERFMON4_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC                                                          0x0552\n#define mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON4_PERFMON_CVALUE_LOW                                                               0x0553\n#define mmDC_PERFMON4_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON4_PERFMON_HI                                                                       0x0554\n#define mmDC_PERFMON4_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON4_PERFMON_LOW                                                                      0x0555\n#define mmDC_PERFMON4_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDCN_VM_CONTEXT0_CNTL                                                                         0x0559\n#define mmDCN_VM_CONTEXT0_CNTL_BASE_IDX                                                                2\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                    0x055a\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                    0x055b\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                                   0x055c\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                                   0x055d\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                     0x055e\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                     0x055f\n#define mmDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT1_CNTL                                                                         0x0560\n#define mmDCN_VM_CONTEXT1_CNTL_BASE_IDX                                                                2\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0561\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0562\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32                                                   0x0563\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32                                                   0x0564\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32                                                     0x0565\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32                                                     0x0566\n#define mmDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT2_CNTL                                                                         0x0567\n#define mmDCN_VM_CONTEXT2_CNTL_BASE_IDX                                                                2\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0568\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0569\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32                                                   0x056a\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32                                                   0x056b\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32                                                     0x056c\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32                                                     0x056d\n#define mmDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT3_CNTL                                                                         0x056e\n#define mmDCN_VM_CONTEXT3_CNTL_BASE_IDX                                                                2\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32                                                    0x056f\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0570\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32                                                   0x0571\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32                                                   0x0572\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32                                                     0x0573\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32                                                     0x0574\n#define mmDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT4_CNTL                                                                         0x0575\n#define mmDCN_VM_CONTEXT4_CNTL_BASE_IDX                                                                2\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0576\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0577\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32                                                   0x0578\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32                                                   0x0579\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32                                                     0x057a\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32                                                     0x057b\n#define mmDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT5_CNTL                                                                         0x057c\n#define mmDCN_VM_CONTEXT5_CNTL_BASE_IDX                                                                2\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32                                                    0x057d\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32                                                    0x057e\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32                                                   0x057f\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32                                                   0x0580\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32                                                     0x0581\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32                                                     0x0582\n#define mmDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT6_CNTL                                                                         0x0583\n#define mmDCN_VM_CONTEXT6_CNTL_BASE_IDX                                                                2\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0584\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0585\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32                                                   0x0586\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32                                                   0x0587\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32                                                     0x0588\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32                                                     0x0589\n#define mmDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT7_CNTL                                                                         0x058a\n#define mmDCN_VM_CONTEXT7_CNTL_BASE_IDX                                                                2\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32                                                    0x058b\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32                                                    0x058c\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32                                                   0x058d\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32                                                   0x058e\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32                                                     0x058f\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32                                                     0x0590\n#define mmDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT8_CNTL                                                                         0x0591\n#define mmDCN_VM_CONTEXT8_CNTL_BASE_IDX                                                                2\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0592\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0593\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32                                                   0x0594\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32                                                   0x0595\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32                                                     0x0596\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32                                                     0x0597\n#define mmDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT9_CNTL                                                                         0x0598\n#define mmDCN_VM_CONTEXT9_CNTL_BASE_IDX                                                                2\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0599\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32                                                    0x059a\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32                                                   0x059b\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32                                                   0x059c\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32                                                     0x059d\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32                                                     0x059e\n#define mmDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define mmDCN_VM_CONTEXT10_CNTL                                                                        0x059f\n#define mmDCN_VM_CONTEXT10_CNTL_BASE_IDX                                                               2\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05a0\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05a1\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32                                                  0x05a2\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32                                                  0x05a3\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32                                                    0x05a4\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32                                                    0x05a5\n#define mmDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT11_CNTL                                                                        0x05a6\n#define mmDCN_VM_CONTEXT11_CNTL_BASE_IDX                                                               2\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05a7\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05a8\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32                                                  0x05a9\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32                                                  0x05aa\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32                                                    0x05ab\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32                                                    0x05ac\n#define mmDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT12_CNTL                                                                        0x05ad\n#define mmDCN_VM_CONTEXT12_CNTL_BASE_IDX                                                               2\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05ae\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05af\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32                                                  0x05b0\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32                                                  0x05b1\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32                                                    0x05b2\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32                                                    0x05b3\n#define mmDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT13_CNTL                                                                        0x05b4\n#define mmDCN_VM_CONTEXT13_CNTL_BASE_IDX                                                               2\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05b5\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05b6\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32                                                  0x05b7\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32                                                  0x05b8\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32                                                    0x05b9\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32                                                    0x05ba\n#define mmDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT14_CNTL                                                                        0x05bb\n#define mmDCN_VM_CONTEXT14_CNTL_BASE_IDX                                                               2\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05bc\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05bd\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32                                                  0x05be\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32                                                  0x05bf\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32                                                    0x05c0\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32                                                    0x05c1\n#define mmDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT15_CNTL                                                                        0x05c2\n#define mmDCN_VM_CONTEXT15_CNTL_BASE_IDX                                                               2\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05c3\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05c4\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32                                                  0x05c5\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32                                                  0x05c6\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32                                                    0x05c7\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32                                                    0x05c8\n#define mmDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define mmDCN_VM_DEFAULT_ADDR_MSB                                                                      0x05c9\n#define mmDCN_VM_DEFAULT_ADDR_MSB_BASE_IDX                                                             2\n#define mmDCN_VM_DEFAULT_ADDR_LSB                                                                      0x05ca\n#define mmDCN_VM_DEFAULT_ADDR_LSB_BASE_IDX                                                             2\n#define mmDCN_VM_FAULT_CNTL                                                                            0x05cb\n#define mmDCN_VM_FAULT_CNTL_BASE_IDX                                                                   2\n#define mmDCN_VM_FAULT_STATUS                                                                          0x05cc\n#define mmDCN_VM_FAULT_STATUS_BASE_IDX                                                                 2\n#define mmDCN_VM_FAULT_ADDR_MSB                                                                        0x05cd\n#define mmDCN_VM_FAULT_ADDR_MSB_BASE_IDX                                                               2\n#define mmDCN_VM_FAULT_ADDR_LSB                                                                        0x05ce\n#define mmDCN_VM_FAULT_ADDR_LSB_BASE_IDX                                                               2\n\n\n\n\n#define mmHUBP0_DCSURF_SURFACE_CONFIG                                                                  0x05e5\n#define mmHUBP0_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define mmHUBP0_DCSURF_ADDR_CONFIG                                                                     0x05e6\n#define mmHUBP0_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define mmHUBP0_DCSURF_TILING_CONFIG                                                                   0x05e7\n#define mmHUBP0_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START                                                              0x05e9\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x05ea\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START_C                                                            0x05eb\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x05ec\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START                                                              0x05ed\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x05ee\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START_C                                                            0x05ef\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x05f0\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG                                                                 0x05f1\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x05f2\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define mmHUBP0_DCHUBP_CNTL                                                                            0x05f3\n#define mmHUBP0_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define mmHUBP0_HUBP_CLK_CNTL                                                                          0x05f4\n#define mmHUBP0_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define mmHUBP0_DCHUBP_VMPG_CONFIG                                                                     0x05f5\n#define mmHUBP0_DCHUBP_VMPG_CONFIG_BASE_IDX                                                            2\n#define mmHUBP0_HUBPREQ_DEBUG_DB \t\t\t\t\t\t\t\t       0x05f6\n#define mmHUBP0_HUBPREQ_DEBUG_DB_BASE_IDX\t\t\t\t\t\t\t       2\n#define mmHUBP0_HUBPREQ_DEBUG \t\t\t\t\t\t\t\t\t       0x05f7\n#define mmHUBP0_HUBPREQ_DEBUG_BASE_IDX\t\t\t\t\t\t\t\t       2\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x05fb\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x05fc\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH                                                                0x0607\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH_C                                                              0x0608\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define mmHUBPREQ0_VMID_SETTINGS_0                                                                     0x0609\n#define mmHUBPREQ0_VMID_SETTINGS_0_BASE_IDX                                                            2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x060a\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x060b\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x060c\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x060d\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x060e\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x060f\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x0610\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x0611\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x0612\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x0613\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x0614\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x0615\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x0616\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x0617\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x0618\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x0619\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmHUBPREQ0_DCSURF_SURFACE_CONTROL                                                              0x061a\n#define mmHUBPREQ0_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL                                                                 0x061b\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL2                                                                0x061c\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define mmHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x0620\n#define mmHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE                                                                0x0621\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH                                                           0x0622\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_C                                                              0x0623\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x0624\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x0625\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x0626\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x0627\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x0628\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define mmHUBPREQ0_DCN_EXPANSION_MODE                                                                  0x0629\n#define mmHUBPREQ0_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define mmHUBPREQ0_DCN_TTU_QOS_WM                                                                      0x062a\n#define mmHUBPREQ0_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define mmHUBPREQ0_DCN_GLOBAL_TTU_CNTL                                                                 0x062b\n#define mmHUBPREQ0_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL0                                                                 0x062c\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL1                                                                 0x062d\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL0                                                                 0x062e\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL1                                                                 0x062f\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL0                                                                  0x0630\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL1                                                                  0x0631\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ0_DCN_CUR1_TTU_CNTL0                                                                  0x0632\n#define mmHUBPREQ0_DCN_CUR1_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ0_DCN_CUR1_TTU_CNTL1                                                                  0x0633\n#define mmHUBPREQ0_DCN_CUR1_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ0_DCN_DMDATA_VM_CNTL                                                                  0x0634\n#define mmHUBPREQ0_DCN_DMDATA_VM_CNTL_BASE_IDX                                                         2\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR                                                     0x0635\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                            2\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR                                                    0x0636\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                           2\n#define mmHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL                                                               0x0643\n#define mmHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX                                                      2\n#define mmHUBPREQ0_BLANK_OFFSET_0                                                                      0x0644\n#define mmHUBPREQ0_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define mmHUBPREQ0_BLANK_OFFSET_1                                                                      0x0645\n#define mmHUBPREQ0_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define mmHUBPREQ0_DST_DIMENSIONS                                                                      0x0646\n#define mmHUBPREQ0_DST_DIMENSIONS_BASE_IDX                                                             2\n#define mmHUBPREQ0_DST_AFTER_SCALER                                                                    0x0647\n#define mmHUBPREQ0_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define mmHUBPREQ0_PREFETCH_SETTINGS                                                                   0x0648\n#define mmHUBPREQ0_PREFETCH_SETTINGS_BASE_IDX                                                          2\n#define mmHUBPREQ0_PREFETCH_SETTINGS_C                                                                 0x0649\n#define mmHUBPREQ0_PREFETCH_SETTINGS_C_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_0                                                                 0x064a\n#define mmHUBPREQ0_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_1                                                                 0x064b\n#define mmHUBPREQ0_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_2                                                                 0x064c\n#define mmHUBPREQ0_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_3                                                                 0x064d\n#define mmHUBPREQ0_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_4                                                                 0x064e\n#define mmHUBPREQ0_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define mmHUBPREQ0_FLIP_PARAMETERS_0                                                                   0x064f\n#define mmHUBPREQ0_FLIP_PARAMETERS_0_BASE_IDX                                                          2\n#define mmHUBPREQ0_FLIP_PARAMETERS_1                                                                   0x0650\n#define mmHUBPREQ0_FLIP_PARAMETERS_1_BASE_IDX                                                          2\n#define mmHUBPREQ0_FLIP_PARAMETERS_2                                                                   0x0651\n#define mmHUBPREQ0_FLIP_PARAMETERS_2_BASE_IDX                                                          2\n#define mmHUBPREQ0_NOM_PARAMETERS_0                                                                    0x0652\n#define mmHUBPREQ0_NOM_PARAMETERS_0_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_1                                                                    0x0653\n#define mmHUBPREQ0_NOM_PARAMETERS_1_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_2                                                                    0x0654\n#define mmHUBPREQ0_NOM_PARAMETERS_2_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_3                                                                    0x0655\n#define mmHUBPREQ0_NOM_PARAMETERS_3_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_4                                                                    0x0656\n#define mmHUBPREQ0_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_5                                                                    0x0657\n#define mmHUBPREQ0_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_6                                                                    0x0658\n#define mmHUBPREQ0_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_7                                                                    0x0659\n#define mmHUBPREQ0_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define mmHUBPREQ0_PER_LINE_DELIVERY_PRE                                                               0x065a\n#define mmHUBPREQ0_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define mmHUBPREQ0_PER_LINE_DELIVERY                                                                   0x065b\n#define mmHUBPREQ0_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define mmHUBPREQ0_CURSOR_SETTINGS                                                                     0x065c\n#define mmHUBPREQ0_CURSOR_SETTINGS_BASE_IDX                                                            2\n#define mmHUBPREQ0_REF_FREQ_TO_PIX_FREQ                                                                0x065d\n#define mmHUBPREQ0_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define mmHUBPREQ0_DST_Y_DELTA_DRQ_LIMIT                                                               0x065e\n#define mmHUBPREQ0_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX                                                      2\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_CTRL                                                                0x065f\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_STATUS                                                              0x0660\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_5                                                                 0x0663\n#define mmHUBPREQ0_VBLANK_PARAMETERS_5_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_6                                                                 0x0664\n#define mmHUBPREQ0_VBLANK_PARAMETERS_6_BASE_IDX                                                        2\n#define mmHUBPREQ0_FLIP_PARAMETERS_3                                                                   0x0665\n#define mmHUBPREQ0_FLIP_PARAMETERS_3_BASE_IDX                                                          2\n#define mmHUBPREQ0_FLIP_PARAMETERS_4                                                                   0x0666\n#define mmHUBPREQ0_FLIP_PARAMETERS_4_BASE_IDX                                                          2\n#define mmHUBPREQ0_FLIP_PARAMETERS_5                                                                   0x0667\n#define mmHUBPREQ0_FLIP_PARAMETERS_5_BASE_IDX                                                          2\n#define mmHUBPREQ0_FLIP_PARAMETERS_6                                                                   0x0668\n#define mmHUBPREQ0_FLIP_PARAMETERS_6_BASE_IDX                                                          2\n\n\n\n\n#define mmHUBPRET0_HUBPRET_CONTROL                                                                     0x066c\n#define mmHUBPRET0_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define mmHUBPRET0_HUBPRET_MEM_PWR_CTRL                                                                0x066d\n#define mmHUBPRET0_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPRET0_HUBPRET_MEM_PWR_STATUS                                                              0x066e\n#define mmHUBPRET0_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL0                                                             0x066f\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL1                                                             0x0670\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define mmHUBPRET0_HUBPRET_READ_LINE0                                                                  0x0671\n#define mmHUBPRET0_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define mmHUBPRET0_HUBPRET_READ_LINE1                                                                  0x0672\n#define mmHUBPRET0_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define mmHUBPRET0_HUBPRET_INTERRUPT                                                                   0x0673\n#define mmHUBPRET0_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define mmHUBPRET0_HUBPRET_READ_LINE_VALUE                                                             0x0674\n#define mmHUBPRET0_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define mmHUBPRET0_HUBPRET_READ_LINE_STATUS                                                            0x0675\n#define mmHUBPRET0_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define mmCURSOR0_0_CURSOR_CONTROL                                                                     0x0678\n#define mmCURSOR0_0_CURSOR_CONTROL_BASE_IDX                                                            2\n#define mmCURSOR0_0_CURSOR_SURFACE_ADDRESS                                                             0x0679\n#define mmCURSOR0_0_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                    2\n#define mmCURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH                                                        0x067a\n#define mmCURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                               2\n#define mmCURSOR0_0_CURSOR_SIZE                                                                        0x067b\n#define mmCURSOR0_0_CURSOR_SIZE_BASE_IDX                                                               2\n#define mmCURSOR0_0_CURSOR_POSITION                                                                    0x067c\n#define mmCURSOR0_0_CURSOR_POSITION_BASE_IDX                                                           2\n#define mmCURSOR0_0_CURSOR_HOT_SPOT                                                                    0x067d\n#define mmCURSOR0_0_CURSOR_HOT_SPOT_BASE_IDX                                                           2\n#define mmCURSOR0_0_CURSOR_STEREO_CONTROL                                                              0x067e\n#define mmCURSOR0_0_CURSOR_STEREO_CONTROL_BASE_IDX                                                     2\n#define mmCURSOR0_0_CURSOR_DST_OFFSET                                                                  0x067f\n#define mmCURSOR0_0_CURSOR_DST_OFFSET_BASE_IDX                                                         2\n#define mmCURSOR0_0_CURSOR_MEM_PWR_CTRL                                                                0x0680\n#define mmCURSOR0_0_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmCURSOR0_0_CURSOR_MEM_PWR_STATUS                                                              0x0681\n#define mmCURSOR0_0_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmCURSOR0_0_DMDATA_ADDRESS_HIGH                                                                0x0682\n#define mmCURSOR0_0_DMDATA_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmCURSOR0_0_DMDATA_ADDRESS_LOW                                                                 0x0683\n#define mmCURSOR0_0_DMDATA_ADDRESS_LOW_BASE_IDX                                                        2\n#define mmCURSOR0_0_DMDATA_CNTL                                                                        0x0684\n#define mmCURSOR0_0_DMDATA_CNTL_BASE_IDX                                                               2\n#define mmCURSOR0_0_DMDATA_QOS_CNTL                                                                    0x0685\n#define mmCURSOR0_0_DMDATA_QOS_CNTL_BASE_IDX                                                           2\n#define mmCURSOR0_0_DMDATA_STATUS                                                                      0x0686\n#define mmCURSOR0_0_DMDATA_STATUS_BASE_IDX                                                             2\n#define mmCURSOR0_0_DMDATA_SW_CNTL                                                                     0x0687\n#define mmCURSOR0_0_DMDATA_SW_CNTL_BASE_IDX                                                            2\n#define mmCURSOR0_0_DMDATA_SW_DATA                                                                     0x0688\n#define mmCURSOR0_0_DMDATA_SW_DATA_BASE_IDX                                                            2\n\n\n\n\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL                                                                 0x069d\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL2                                                                0x069e\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON5_PERFCOUNTER_STATE                                                                0x069f\n#define mmDC_PERFMON5_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON5_PERFMON_CNTL                                                                     0x06a0\n#define mmDC_PERFMON5_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON5_PERFMON_CNTL2                                                                    0x06a1\n#define mmDC_PERFMON5_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC                                                          0x06a2\n#define mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON5_PERFMON_CVALUE_LOW                                                               0x06a3\n#define mmDC_PERFMON5_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON5_PERFMON_HI                                                                       0x06a4\n#define mmDC_PERFMON5_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON5_PERFMON_LOW                                                                      0x06a5\n#define mmDC_PERFMON5_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmHUBP1_DCSURF_SURFACE_CONFIG                                                                  0x06c1\n#define mmHUBP1_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define mmHUBP1_DCSURF_ADDR_CONFIG                                                                     0x06c2\n#define mmHUBP1_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define mmHUBP1_DCSURF_TILING_CONFIG                                                                   0x06c3\n#define mmHUBP1_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START                                                              0x06c5\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x06c6\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START_C                                                            0x06c7\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x06c8\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START                                                              0x06c9\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x06ca\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START_C                                                            0x06cb\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x06cc\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG                                                                 0x06cd\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x06ce\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define mmHUBP1_DCHUBP_CNTL                                                                            0x06cf\n#define mmHUBP1_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define mmHUBP1_HUBP_CLK_CNTL                                                                          0x06d0\n#define mmHUBP1_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define mmHUBP1_DCHUBP_VMPG_CONFIG                                                                     0x06d1\n#define mmHUBP1_DCHUBP_VMPG_CONFIG_BASE_IDX                                                            2\n#define mmHUBP1_HUBPREQ_DEBUG_DB                                                                       0x06d2\n#define mmHUBP1_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define mmHUBP1_HUBPREQ_DEBUG                                                                          0x06d3\n#define mmHUBP1_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x06d7\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x06d8\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH                                                                0x06e3\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH_C                                                              0x06e4\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define mmHUBPREQ1_VMID_SETTINGS_0                                                                     0x06e5\n#define mmHUBPREQ1_VMID_SETTINGS_0_BASE_IDX                                                            2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x06e6\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x06e7\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x06e8\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x06e9\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x06ea\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x06eb\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x06ec\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x06ed\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x06ee\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x06ef\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x06f0\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x06f1\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x06f2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x06f3\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x06f4\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x06f5\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmHUBPREQ1_DCSURF_SURFACE_CONTROL                                                              0x06f6\n#define mmHUBPREQ1_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL                                                                 0x06f7\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL2                                                                0x06f8\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define mmHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x06fc\n#define mmHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE                                                                0x06fd\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH                                                           0x06fe\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_C                                                              0x06ff\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x0700\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x0701\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x0702\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x0703\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x0704\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define mmHUBPREQ1_DCN_EXPANSION_MODE                                                                  0x0705\n#define mmHUBPREQ1_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_TTU_QOS_WM                                                                      0x0706\n#define mmHUBPREQ1_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define mmHUBPREQ1_DCN_GLOBAL_TTU_CNTL                                                                 0x0707\n#define mmHUBPREQ1_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL0                                                                 0x0708\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL1                                                                 0x0709\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL0                                                                 0x070a\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL1                                                                 0x070b\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL0                                                                  0x070c\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL1                                                                  0x070d\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_CUR1_TTU_CNTL0                                                                  0x070e\n#define mmHUBPREQ1_DCN_CUR1_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_CUR1_TTU_CNTL1                                                                  0x070f\n#define mmHUBPREQ1_DCN_CUR1_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_DMDATA_VM_CNTL                                                                  0x0710\n#define mmHUBPREQ1_DCN_DMDATA_VM_CNTL_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR                                                     0x0711\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                            2\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR                                                    0x0712\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                           2\n#define mmHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL                                                               0x071f\n#define mmHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX                                                      2\n#define mmHUBPREQ1_BLANK_OFFSET_0                                                                      0x0720\n#define mmHUBPREQ1_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define mmHUBPREQ1_BLANK_OFFSET_1                                                                      0x0721\n#define mmHUBPREQ1_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define mmHUBPREQ1_DST_DIMENSIONS                                                                      0x0722\n#define mmHUBPREQ1_DST_DIMENSIONS_BASE_IDX                                                             2\n#define mmHUBPREQ1_DST_AFTER_SCALER                                                                    0x0723\n#define mmHUBPREQ1_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define mmHUBPREQ1_PREFETCH_SETTINGS                                                                   0x0724\n#define mmHUBPREQ1_PREFETCH_SETTINGS_BASE_IDX                                                          2\n#define mmHUBPREQ1_PREFETCH_SETTINGS_C                                                                 0x0725\n#define mmHUBPREQ1_PREFETCH_SETTINGS_C_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_0                                                                 0x0726\n#define mmHUBPREQ1_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_1                                                                 0x0727\n#define mmHUBPREQ1_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_2                                                                 0x0728\n#define mmHUBPREQ1_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_3                                                                 0x0729\n#define mmHUBPREQ1_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_4                                                                 0x072a\n#define mmHUBPREQ1_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define mmHUBPREQ1_FLIP_PARAMETERS_0                                                                   0x072b\n#define mmHUBPREQ1_FLIP_PARAMETERS_0_BASE_IDX                                                          2\n#define mmHUBPREQ1_FLIP_PARAMETERS_1                                                                   0x072c\n#define mmHUBPREQ1_FLIP_PARAMETERS_1_BASE_IDX                                                          2\n#define mmHUBPREQ1_FLIP_PARAMETERS_2                                                                   0x072d\n#define mmHUBPREQ1_FLIP_PARAMETERS_2_BASE_IDX                                                          2\n#define mmHUBPREQ1_NOM_PARAMETERS_0                                                                    0x072e\n#define mmHUBPREQ1_NOM_PARAMETERS_0_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_1                                                                    0x072f\n#define mmHUBPREQ1_NOM_PARAMETERS_1_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_2                                                                    0x0730\n#define mmHUBPREQ1_NOM_PARAMETERS_2_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_3                                                                    0x0731\n#define mmHUBPREQ1_NOM_PARAMETERS_3_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_4                                                                    0x0732\n#define mmHUBPREQ1_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_5                                                                    0x0733\n#define mmHUBPREQ1_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_6                                                                    0x0734\n#define mmHUBPREQ1_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_7                                                                    0x0735\n#define mmHUBPREQ1_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define mmHUBPREQ1_PER_LINE_DELIVERY_PRE                                                               0x0736\n#define mmHUBPREQ1_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define mmHUBPREQ1_PER_LINE_DELIVERY                                                                   0x0737\n#define mmHUBPREQ1_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define mmHUBPREQ1_CURSOR_SETTINGS                                                                     0x0738\n#define mmHUBPREQ1_CURSOR_SETTINGS_BASE_IDX                                                            2\n#define mmHUBPREQ1_REF_FREQ_TO_PIX_FREQ                                                                0x0739\n#define mmHUBPREQ1_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define mmHUBPREQ1_DST_Y_DELTA_DRQ_LIMIT                                                               0x073a\n#define mmHUBPREQ1_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX                                                      2\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_CTRL                                                                0x073b\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_STATUS                                                              0x073c\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_5                                                                 0x073f\n#define mmHUBPREQ1_VBLANK_PARAMETERS_5_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_6                                                                 0x0740\n#define mmHUBPREQ1_VBLANK_PARAMETERS_6_BASE_IDX                                                        2\n#define mmHUBPREQ1_FLIP_PARAMETERS_3                                                                   0x0741\n#define mmHUBPREQ1_FLIP_PARAMETERS_3_BASE_IDX                                                          2\n#define mmHUBPREQ1_FLIP_PARAMETERS_4                                                                   0x0742\n#define mmHUBPREQ1_FLIP_PARAMETERS_4_BASE_IDX                                                          2\n#define mmHUBPREQ1_FLIP_PARAMETERS_5                                                                   0x0743\n#define mmHUBPREQ1_FLIP_PARAMETERS_5_BASE_IDX                                                          2\n#define mmHUBPREQ1_FLIP_PARAMETERS_6                                                                   0x0744\n#define mmHUBPREQ1_FLIP_PARAMETERS_6_BASE_IDX                                                          2\n\n\n\n\n#define mmHUBPRET1_HUBPRET_CONTROL                                                                     0x0748\n#define mmHUBPRET1_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define mmHUBPRET1_HUBPRET_MEM_PWR_CTRL                                                                0x0749\n#define mmHUBPRET1_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPRET1_HUBPRET_MEM_PWR_STATUS                                                              0x074a\n#define mmHUBPRET1_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL0                                                             0x074b\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL1                                                             0x074c\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define mmHUBPRET1_HUBPRET_READ_LINE0                                                                  0x074d\n#define mmHUBPRET1_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define mmHUBPRET1_HUBPRET_READ_LINE1                                                                  0x074e\n#define mmHUBPRET1_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define mmHUBPRET1_HUBPRET_INTERRUPT                                                                   0x074f\n#define mmHUBPRET1_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define mmHUBPRET1_HUBPRET_READ_LINE_VALUE                                                             0x0750\n#define mmHUBPRET1_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define mmHUBPRET1_HUBPRET_READ_LINE_STATUS                                                            0x0751\n#define mmHUBPRET1_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define mmCURSOR0_1_CURSOR_CONTROL                                                                     0x0754\n#define mmCURSOR0_1_CURSOR_CONTROL_BASE_IDX                                                            2\n#define mmCURSOR0_1_CURSOR_SURFACE_ADDRESS                                                             0x0755\n#define mmCURSOR0_1_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                    2\n#define mmCURSOR0_1_CURSOR_SURFACE_ADDRESS_HIGH                                                        0x0756\n#define mmCURSOR0_1_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                               2\n#define mmCURSOR0_1_CURSOR_SIZE                                                                        0x0757\n#define mmCURSOR0_1_CURSOR_SIZE_BASE_IDX                                                               2\n#define mmCURSOR0_1_CURSOR_POSITION                                                                    0x0758\n#define mmCURSOR0_1_CURSOR_POSITION_BASE_IDX                                                           2\n#define mmCURSOR0_1_CURSOR_HOT_SPOT                                                                    0x0759\n#define mmCURSOR0_1_CURSOR_HOT_SPOT_BASE_IDX                                                           2\n#define mmCURSOR0_1_CURSOR_STEREO_CONTROL                                                              0x075a\n#define mmCURSOR0_1_CURSOR_STEREO_CONTROL_BASE_IDX                                                     2\n#define mmCURSOR0_1_CURSOR_DST_OFFSET                                                                  0x075b\n#define mmCURSOR0_1_CURSOR_DST_OFFSET_BASE_IDX                                                         2\n#define mmCURSOR0_1_CURSOR_MEM_PWR_CTRL                                                                0x075c\n#define mmCURSOR0_1_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmCURSOR0_1_CURSOR_MEM_PWR_STATUS                                                              0x075d\n#define mmCURSOR0_1_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmCURSOR0_1_DMDATA_ADDRESS_HIGH                                                                0x075e\n#define mmCURSOR0_1_DMDATA_ADDRESS_HIGH_BASE_IDX                                                       2\n#define mmCURSOR0_1_DMDATA_ADDRESS_LOW                                                                 0x075f\n#define mmCURSOR0_1_DMDATA_ADDRESS_LOW_BASE_IDX                                                        2\n#define mmCURSOR0_1_DMDATA_CNTL                                                                        0x0760\n#define mmCURSOR0_1_DMDATA_CNTL_BASE_IDX                                                               2\n#define mmCURSOR0_1_DMDATA_QOS_CNTL                                                                    0x0761\n#define mmCURSOR0_1_DMDATA_QOS_CNTL_BASE_IDX                                                           2\n#define mmCURSOR0_1_DMDATA_STATUS                                                                      0x0762\n#define mmCURSOR0_1_DMDATA_STATUS_BASE_IDX                                                             2\n#define mmCURSOR0_1_DMDATA_SW_CNTL                                                                     0x0763\n#define mmCURSOR0_1_DMDATA_SW_CNTL_BASE_IDX                                                            2\n#define mmCURSOR0_1_DMDATA_SW_DATA                                                                     0x0764\n#define mmCURSOR0_1_DMDATA_SW_DATA_BASE_IDX                                                            2\n\n\n\n\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL                                                                 0x0779\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL2                                                                0x077a\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON6_PERFCOUNTER_STATE                                                                0x077b\n#define mmDC_PERFMON6_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON6_PERFMON_CNTL                                                                     0x077c\n#define mmDC_PERFMON6_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON6_PERFMON_CNTL2                                                                    0x077d\n#define mmDC_PERFMON6_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC                                                          0x077e\n#define mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON6_PERFMON_CVALUE_LOW                                                               0x077f\n#define mmDC_PERFMON6_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON6_PERFMON_HI                                                                       0x0780\n#define mmDC_PERFMON6_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON6_PERFMON_LOW                                                                      0x0781\n#define mmDC_PERFMON6_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDPP_TOP0_DPP_CONTROL                                                                         0x0cc5\n#define mmDPP_TOP0_DPP_CONTROL_BASE_IDX                                                                2\n#define mmDPP_TOP0_DPP_SOFT_RESET                                                                      0x0cc6\n#define mmDPP_TOP0_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define mmDPP_TOP0_DPP_CRC_VAL_R_G                                                                     0x0cc7\n#define mmDPP_TOP0_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define mmDPP_TOP0_DPP_CRC_VAL_B_A                                                                     0x0cc8\n#define mmDPP_TOP0_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define mmDPP_TOP0_DPP_CRC_CTRL                                                                        0x0cc9\n#define mmDPP_TOP0_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define mmDPP_TOP0_HOST_READ_CONTROL                                                                   0x0cca\n#define mmDPP_TOP0_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0ccf\n#define mmCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define mmCNVC_CFG0_FORMAT_CONTROL                                                                     0x0cd0\n#define mmCNVC_CFG0_FORMAT_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG0_FCNV_FP_BIAS_R                                                                     0x0cd1\n#define mmCNVC_CFG0_FCNV_FP_BIAS_R_BASE_IDX                                                            2\n#define mmCNVC_CFG0_FCNV_FP_BIAS_G                                                                     0x0cd2\n#define mmCNVC_CFG0_FCNV_FP_BIAS_G_BASE_IDX                                                            2\n#define mmCNVC_CFG0_FCNV_FP_BIAS_B                                                                     0x0cd3\n#define mmCNVC_CFG0_FCNV_FP_BIAS_B_BASE_IDX                                                            2\n#define mmCNVC_CFG0_FCNV_FP_SCALE_R                                                                    0x0cd4\n#define mmCNVC_CFG0_FCNV_FP_SCALE_R_BASE_IDX                                                           2\n#define mmCNVC_CFG0_FCNV_FP_SCALE_G                                                                    0x0cd5\n#define mmCNVC_CFG0_FCNV_FP_SCALE_G_BASE_IDX                                                           2\n#define mmCNVC_CFG0_FCNV_FP_SCALE_B                                                                    0x0cd6\n#define mmCNVC_CFG0_FCNV_FP_SCALE_B_BASE_IDX                                                           2\n#define mmCNVC_CFG0_COLOR_KEYER_CONTROL                                                                0x0cd7\n#define mmCNVC_CFG0_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define mmCNVC_CFG0_COLOR_KEYER_ALPHA                                                                  0x0cd8\n#define mmCNVC_CFG0_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define mmCNVC_CFG0_COLOR_KEYER_RED                                                                    0x0cd9\n#define mmCNVC_CFG0_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define mmCNVC_CFG0_COLOR_KEYER_GREEN                                                                  0x0cda\n#define mmCNVC_CFG0_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define mmCNVC_CFG0_COLOR_KEYER_BLUE                                                                   0x0cdb\n#define mmCNVC_CFG0_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n#define mmCNVC_CFG0_ALPHA_2BIT_LUT                                                                     0x0cdd\n#define mmCNVC_CFG0_ALPHA_2BIT_LUT_BASE_IDX                                                            2\n#define mmCNVC_CFG0_PRE_DEALPHA                                                                        0x0cde\n#define mmCNVC_CFG0_PRE_DEALPHA_BASE_IDX                                                               2\n#define mmCNVC_CFG0_PRE_CSC_MODE                                                                       0x0cdf\n#define mmCNVC_CFG0_PRE_CSC_MODE_BASE_IDX                                                              2\n#define mmCNVC_CFG0_PRE_CSC_C11_C12                                                                    0x0ce0\n#define mmCNVC_CFG0_PRE_CSC_C11_C12_BASE_IDX                                                           2\n#define mmCNVC_CFG0_PRE_CSC_C13_C14                                                                    0x0ce1\n#define mmCNVC_CFG0_PRE_CSC_C13_C14_BASE_IDX                                                           2\n#define mmCNVC_CFG0_PRE_CSC_C21_C22                                                                    0x0ce2\n#define mmCNVC_CFG0_PRE_CSC_C21_C22_BASE_IDX                                                           2\n#define mmCNVC_CFG0_PRE_CSC_C23_C24                                                                    0x0ce3\n#define mmCNVC_CFG0_PRE_CSC_C23_C24_BASE_IDX                                                           2\n#define mmCNVC_CFG0_PRE_CSC_C31_C32                                                                    0x0ce4\n#define mmCNVC_CFG0_PRE_CSC_C31_C32_BASE_IDX                                                           2\n#define mmCNVC_CFG0_PRE_CSC_C33_C34                                                                    0x0ce5\n#define mmCNVC_CFG0_PRE_CSC_C33_C34_BASE_IDX                                                           2\n#define mmCNVC_CFG0_PRE_CSC_B_C11_C12                                                                  0x0ce6\n#define mmCNVC_CFG0_PRE_CSC_B_C11_C12_BASE_IDX                                                         2\n#define mmCNVC_CFG0_PRE_CSC_B_C13_C14                                                                  0x0ce7\n#define mmCNVC_CFG0_PRE_CSC_B_C13_C14_BASE_IDX                                                         2\n#define mmCNVC_CFG0_PRE_CSC_B_C21_C22                                                                  0x0ce8\n#define mmCNVC_CFG0_PRE_CSC_B_C21_C22_BASE_IDX                                                         2\n#define mmCNVC_CFG0_PRE_CSC_B_C23_C24                                                                  0x0ce9\n#define mmCNVC_CFG0_PRE_CSC_B_C23_C24_BASE_IDX                                                         2\n#define mmCNVC_CFG0_PRE_CSC_B_C31_C32                                                                  0x0cea\n#define mmCNVC_CFG0_PRE_CSC_B_C31_C32_BASE_IDX                                                         2\n#define mmCNVC_CFG0_PRE_CSC_B_C33_C34                                                                  0x0ceb\n#define mmCNVC_CFG0_PRE_CSC_B_C33_C34_BASE_IDX                                                         2\n#define mmCNVC_CFG0_CNVC_COEF_FORMAT                                                                   0x0cec\n#define mmCNVC_CFG0_CNVC_COEF_FORMAT_BASE_IDX                                                          2\n#define mmCNVC_CFG0_PRE_DEGAM                                                                          0x0ced\n#define mmCNVC_CFG0_PRE_DEGAM_BASE_IDX                                                                 2\n#define mmCNVC_CFG0_PRE_REALPHA                                                                        0x0cee\n#define mmCNVC_CFG0_PRE_REALPHA_BASE_IDX                                                               2\n\n\n\n\n#define mmCNVC_CUR0_CURSOR0_CONTROL                                                                    0x0cf1\n#define mmCNVC_CUR0_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define mmCNVC_CUR0_CURSOR0_COLOR0                                                                     0x0cf2\n#define mmCNVC_CUR0_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define mmCNVC_CUR0_CURSOR0_COLOR1                                                                     0x0cf3\n#define mmCNVC_CUR0_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define mmCNVC_CUR0_CURSOR0_FP_SCALE_BIAS                                                              0x0cf4\n#define mmCNVC_CUR0_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define mmDSCL0_SCL_COEF_RAM_TAP_SELECT                                                                0x0cf9\n#define mmDSCL0_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define mmDSCL0_SCL_COEF_RAM_TAP_DATA                                                                  0x0cfa\n#define mmDSCL0_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define mmDSCL0_SCL_MODE                                                                               0x0cfb\n#define mmDSCL0_SCL_MODE_BASE_IDX                                                                      2\n#define mmDSCL0_SCL_TAP_CONTROL                                                                        0x0cfc\n#define mmDSCL0_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define mmDSCL0_DSCL_CONTROL                                                                           0x0cfd\n#define mmDSCL0_DSCL_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL0_DSCL_2TAP_CONTROL                                                                      0x0cfe\n#define mmDSCL0_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define mmDSCL0_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0cff\n#define mmDSCL0_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0d00\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL0_SCL_HORZ_FILTER_INIT                                                                   0x0d01\n#define mmDSCL0_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0d02\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL0_SCL_HORZ_FILTER_INIT_C                                                                 0x0d03\n#define mmDSCL0_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0d04\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL0_SCL_VERT_FILTER_INIT                                                                   0x0d05\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT                                                               0x0d06\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0d07\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL0_SCL_VERT_FILTER_INIT_C                                                                 0x0d08\n#define mmDSCL0_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0d09\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define mmDSCL0_SCL_BLACK_COLOR                                                                        0x0d0a\n#define mmDSCL0_SCL_BLACK_COLOR_BASE_IDX                                                               2\n#define mmDSCL0_DSCL_UPDATE                                                                            0x0d0b\n#define mmDSCL0_DSCL_UPDATE_BASE_IDX                                                                   2\n#define mmDSCL0_DSCL_AUTOCAL                                                                           0x0d0c\n#define mmDSCL0_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define mmDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0d0d\n#define mmDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0d0e\n#define mmDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmDSCL0_OTG_H_BLANK                                                                            0x0d0f\n#define mmDSCL0_OTG_H_BLANK_BASE_IDX                                                                   2\n#define mmDSCL0_OTG_V_BLANK                                                                            0x0d10\n#define mmDSCL0_OTG_V_BLANK_BASE_IDX                                                                   2\n#define mmDSCL0_RECOUT_START                                                                           0x0d11\n#define mmDSCL0_RECOUT_START_BASE_IDX                                                                  2\n#define mmDSCL0_RECOUT_SIZE                                                                            0x0d12\n#define mmDSCL0_RECOUT_SIZE_BASE_IDX                                                                   2\n#define mmDSCL0_MPC_SIZE                                                                               0x0d13\n#define mmDSCL0_MPC_SIZE_BASE_IDX                                                                      2\n#define mmDSCL0_LB_DATA_FORMAT                                                                         0x0d14\n#define mmDSCL0_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define mmDSCL0_LB_MEMORY_CTRL                                                                         0x0d15\n#define mmDSCL0_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmDSCL0_LB_V_COUNTER                                                                           0x0d16\n#define mmDSCL0_LB_V_COUNTER_BASE_IDX                                                                  2\n#define mmDSCL0_DSCL_MEM_PWR_CTRL                                                                      0x0d17\n#define mmDSCL0_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDSCL0_DSCL_MEM_PWR_STATUS                                                                    0x0d18\n#define mmDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDSCL0_OBUF_CONTROL                                                                           0x0d19\n#define mmDSCL0_OBUF_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL0_OBUF_MEM_PWR_CTRL                                                                      0x0d1a\n#define mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define mmCM0_CM_CONTROL                                                                               0x0d20\n#define mmCM0_CM_CONTROL_BASE_IDX                                                                      2\n#define mmCM0_CM_POST_CSC_CONTROL                                                                      0x0d21\n#define mmCM0_CM_POST_CSC_CONTROL_BASE_IDX                                                             2\n#define mmCM0_CM_POST_CSC_C11_C12                                                                      0x0d22\n#define mmCM0_CM_POST_CSC_C11_C12_BASE_IDX                                                             2\n#define mmCM0_CM_POST_CSC_C13_C14                                                                      0x0d23\n#define mmCM0_CM_POST_CSC_C13_C14_BASE_IDX                                                             2\n#define mmCM0_CM_POST_CSC_C21_C22                                                                      0x0d24\n#define mmCM0_CM_POST_CSC_C21_C22_BASE_IDX                                                             2\n#define mmCM0_CM_POST_CSC_C23_C24                                                                      0x0d25\n#define mmCM0_CM_POST_CSC_C23_C24_BASE_IDX                                                             2\n#define mmCM0_CM_POST_CSC_C31_C32                                                                      0x0d26\n#define mmCM0_CM_POST_CSC_C31_C32_BASE_IDX                                                             2\n#define mmCM0_CM_POST_CSC_C33_C34                                                                      0x0d27\n#define mmCM0_CM_POST_CSC_C33_C34_BASE_IDX                                                             2\n#define mmCM0_CM_POST_CSC_B_C11_C12                                                                    0x0d28\n#define mmCM0_CM_POST_CSC_B_C11_C12_BASE_IDX                                                           2\n#define mmCM0_CM_POST_CSC_B_C13_C14                                                                    0x0d29\n#define mmCM0_CM_POST_CSC_B_C13_C14_BASE_IDX                                                           2\n#define mmCM0_CM_POST_CSC_B_C21_C22                                                                    0x0d2a\n#define mmCM0_CM_POST_CSC_B_C21_C22_BASE_IDX                                                           2\n#define mmCM0_CM_POST_CSC_B_C23_C24                                                                    0x0d2b\n#define mmCM0_CM_POST_CSC_B_C23_C24_BASE_IDX                                                           2\n#define mmCM0_CM_POST_CSC_B_C31_C32                                                                    0x0d2c\n#define mmCM0_CM_POST_CSC_B_C31_C32_BASE_IDX                                                           2\n#define mmCM0_CM_POST_CSC_B_C33_C34                                                                    0x0d2d\n#define mmCM0_CM_POST_CSC_B_C33_C34_BASE_IDX                                                           2\n#define mmCM0_CM_GAMUT_REMAP_CONTROL                                                                   0x0d2e\n#define mmCM0_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C11_C12                                                                   0x0d2f\n#define mmCM0_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C13_C14                                                                   0x0d30\n#define mmCM0_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C21_C22                                                                   0x0d31\n#define mmCM0_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C23_C24                                                                   0x0d32\n#define mmCM0_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C31_C32                                                                   0x0d33\n#define mmCM0_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C33_C34                                                                   0x0d34\n#define mmCM0_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_B_C11_C12                                                                 0x0d35\n#define mmCM0_CM_GAMUT_REMAP_B_C11_C12_BASE_IDX                                                        2\n#define mmCM0_CM_GAMUT_REMAP_B_C13_C14                                                                 0x0d36\n#define mmCM0_CM_GAMUT_REMAP_B_C13_C14_BASE_IDX                                                        2\n#define mmCM0_CM_GAMUT_REMAP_B_C21_C22                                                                 0x0d37\n#define mmCM0_CM_GAMUT_REMAP_B_C21_C22_BASE_IDX                                                        2\n#define mmCM0_CM_GAMUT_REMAP_B_C23_C24                                                                 0x0d38\n#define mmCM0_CM_GAMUT_REMAP_B_C23_C24_BASE_IDX                                                        2\n#define mmCM0_CM_GAMUT_REMAP_B_C31_C32                                                                 0x0d39\n#define mmCM0_CM_GAMUT_REMAP_B_C31_C32_BASE_IDX                                                        2\n#define mmCM0_CM_GAMUT_REMAP_B_C33_C34                                                                 0x0d3a\n#define mmCM0_CM_GAMUT_REMAP_B_C33_C34_BASE_IDX                                                        2\n#define mmCM0_CM_BIAS_CR_R                                                                             0x0d3b\n#define mmCM0_CM_BIAS_CR_R_BASE_IDX                                                                    2\n#define mmCM0_CM_BIAS_Y_G_CB_B                                                                         0x0d3c\n#define mmCM0_CM_BIAS_Y_G_CB_B_BASE_IDX                                                                2\n#define mmCM0_CM_GAMCOR_CONTROL                                                                        0x0d3d\n#define mmCM0_CM_GAMCOR_CONTROL_BASE_IDX                                                               2\n#define mmCM0_CM_GAMCOR_LUT_INDEX                                                                      0x0d3e\n#define mmCM0_CM_GAMCOR_LUT_INDEX_BASE_IDX                                                             2\n#define mmCM0_CM_GAMCOR_LUT_DATA                                                                       0x0d3f\n#define mmCM0_CM_GAMCOR_LUT_DATA_BASE_IDX                                                              2\n#define mmCM0_CM_GAMCOR_LUT_CONTROL                                                                    0x0d40\n#define mmCM0_CM_GAMCOR_LUT_CONTROL_BASE_IDX                                                           2\n#define mmCM0_CM_GAMCOR_RAMA_START_CNTL_B                                                              0x0d41\n#define mmCM0_CM_GAMCOR_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_START_CNTL_G                                                              0x0d42\n#define mmCM0_CM_GAMCOR_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_START_CNTL_R                                                              0x0d43\n#define mmCM0_CM_GAMCOR_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B                                                        0x0d44\n#define mmCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define mmCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G                                                        0x0d45\n#define mmCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define mmCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R                                                        0x0d46\n#define mmCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define mmCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_B                                                         0x0d47\n#define mmCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_B_BASE_IDX                                                2\n#define mmCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_G                                                         0x0d48\n#define mmCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_G_BASE_IDX                                                2\n#define mmCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_R                                                         0x0d49\n#define mmCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_R_BASE_IDX                                                2\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL1_B                                                               0x0d4a\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL1_B_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL2_B                                                               0x0d4b\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL2_B_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL1_G                                                               0x0d4c\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL1_G_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL2_G                                                               0x0d4d\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL2_G_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL1_R                                                               0x0d4e\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL1_R_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL2_R                                                               0x0d4f\n#define mmCM0_CM_GAMCOR_RAMA_END_CNTL2_R_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMA_OFFSET_B                                                                  0x0d50\n#define mmCM0_CM_GAMCOR_RAMA_OFFSET_B_BASE_IDX                                                         2\n#define mmCM0_CM_GAMCOR_RAMA_OFFSET_G                                                                  0x0d51\n#define mmCM0_CM_GAMCOR_RAMA_OFFSET_G_BASE_IDX                                                         2\n#define mmCM0_CM_GAMCOR_RAMA_OFFSET_R                                                                  0x0d52\n#define mmCM0_CM_GAMCOR_RAMA_OFFSET_R_BASE_IDX                                                         2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_0_1                                                                0x0d53\n#define mmCM0_CM_GAMCOR_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_2_3                                                                0x0d54\n#define mmCM0_CM_GAMCOR_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_4_5                                                                0x0d55\n#define mmCM0_CM_GAMCOR_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_6_7                                                                0x0d56\n#define mmCM0_CM_GAMCOR_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_8_9                                                                0x0d57\n#define mmCM0_CM_GAMCOR_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_10_11                                                              0x0d58\n#define mmCM0_CM_GAMCOR_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_12_13                                                              0x0d59\n#define mmCM0_CM_GAMCOR_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_14_15                                                              0x0d5a\n#define mmCM0_CM_GAMCOR_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_16_17                                                              0x0d5b\n#define mmCM0_CM_GAMCOR_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_18_19                                                              0x0d5c\n#define mmCM0_CM_GAMCOR_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_20_21                                                              0x0d5d\n#define mmCM0_CM_GAMCOR_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_22_23                                                              0x0d5e\n#define mmCM0_CM_GAMCOR_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_24_25                                                              0x0d5f\n#define mmCM0_CM_GAMCOR_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_26_27                                                              0x0d60\n#define mmCM0_CM_GAMCOR_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_28_29                                                              0x0d61\n#define mmCM0_CM_GAMCOR_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_30_31                                                              0x0d62\n#define mmCM0_CM_GAMCOR_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMA_REGION_32_33                                                              0x0d63\n#define mmCM0_CM_GAMCOR_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_START_CNTL_B                                                              0x0d64\n#define mmCM0_CM_GAMCOR_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_START_CNTL_G                                                              0x0d65\n#define mmCM0_CM_GAMCOR_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_START_CNTL_R                                                              0x0d66\n#define mmCM0_CM_GAMCOR_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B                                                        0x0d67\n#define mmCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define mmCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G                                                        0x0d68\n#define mmCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define mmCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R                                                        0x0d69\n#define mmCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define mmCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_B                                                         0x0d6a\n#define mmCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_B_BASE_IDX                                                2\n#define mmCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_G                                                         0x0d6b\n#define mmCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_G_BASE_IDX                                                2\n#define mmCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_R                                                         0x0d6c\n#define mmCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_R_BASE_IDX                                                2\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL1_B                                                               0x0d6d\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL1_B_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL2_B                                                               0x0d6e\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL2_B_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL1_G                                                               0x0d6f\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL1_G_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL2_G                                                               0x0d70\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL2_G_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL1_R                                                               0x0d71\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL1_R_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL2_R                                                               0x0d72\n#define mmCM0_CM_GAMCOR_RAMB_END_CNTL2_R_BASE_IDX                                                      2\n#define mmCM0_CM_GAMCOR_RAMB_OFFSET_B                                                                  0x0d73\n#define mmCM0_CM_GAMCOR_RAMB_OFFSET_B_BASE_IDX                                                         2\n#define mmCM0_CM_GAMCOR_RAMB_OFFSET_G                                                                  0x0d74\n#define mmCM0_CM_GAMCOR_RAMB_OFFSET_G_BASE_IDX                                                         2\n#define mmCM0_CM_GAMCOR_RAMB_OFFSET_R                                                                  0x0d75\n#define mmCM0_CM_GAMCOR_RAMB_OFFSET_R_BASE_IDX                                                         2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_0_1                                                                0x0d76\n#define mmCM0_CM_GAMCOR_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_2_3                                                                0x0d77\n#define mmCM0_CM_GAMCOR_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_4_5                                                                0x0d78\n#define mmCM0_CM_GAMCOR_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_6_7                                                                0x0d79\n#define mmCM0_CM_GAMCOR_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_8_9                                                                0x0d7a\n#define mmCM0_CM_GAMCOR_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_10_11                                                              0x0d7b\n#define mmCM0_CM_GAMCOR_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_12_13                                                              0x0d7c\n#define mmCM0_CM_GAMCOR_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_14_15                                                              0x0d7d\n#define mmCM0_CM_GAMCOR_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_16_17                                                              0x0d7e\n#define mmCM0_CM_GAMCOR_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_18_19                                                              0x0d7f\n#define mmCM0_CM_GAMCOR_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_20_21                                                              0x0d80\n#define mmCM0_CM_GAMCOR_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_22_23                                                              0x0d81\n#define mmCM0_CM_GAMCOR_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_24_25                                                              0x0d82\n#define mmCM0_CM_GAMCOR_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_26_27                                                              0x0d83\n#define mmCM0_CM_GAMCOR_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_28_29                                                              0x0d84\n#define mmCM0_CM_GAMCOR_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_30_31                                                              0x0d85\n#define mmCM0_CM_GAMCOR_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define mmCM0_CM_GAMCOR_RAMB_REGION_32_33                                                              0x0d86\n#define mmCM0_CM_GAMCOR_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_CONTROL                                                                       0x0d87\n#define mmCM0_CM_BLNDGAM_CONTROL_BASE_IDX                                                              2\n#define mmCM0_CM_BLNDGAM_LUT_INDEX                                                                     0x0d88\n#define mmCM0_CM_BLNDGAM_LUT_INDEX_BASE_IDX                                                            2\n#define mmCM0_CM_BLNDGAM_LUT_DATA                                                                      0x0d89\n#define mmCM0_CM_BLNDGAM_LUT_DATA_BASE_IDX                                                             2\n#define mmCM0_CM_BLNDGAM_LUT_CONTROL                                                                   0x0d8a\n#define mmCM0_CM_BLNDGAM_LUT_CONTROL_BASE_IDX                                                          2\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_B                                                             0x0d8b\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_G                                                             0x0d8c\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_R                                                             0x0d8d\n#define mmCM0_CM_BLNDGAM_RAMA_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B                                                       0x0d8e\n#define mmCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G                                                       0x0d8f\n#define mmCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R                                                       0x0d90\n#define mmCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_B                                                        0x0d91\n#define mmCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                               2\n#define mmCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_G                                                        0x0d92\n#define mmCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                               2\n#define mmCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_R                                                        0x0d93\n#define mmCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                               2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_B                                                              0x0d94\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_B                                                              0x0d95\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_G                                                              0x0d96\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_G                                                              0x0d97\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_R                                                              0x0d98\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_R                                                              0x0d99\n#define mmCM0_CM_BLNDGAM_RAMA_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMA_OFFSET_B                                                                 0x0d9a\n#define mmCM0_CM_BLNDGAM_RAMA_OFFSET_B_BASE_IDX                                                        2\n#define mmCM0_CM_BLNDGAM_RAMA_OFFSET_G                                                                 0x0d9b\n#define mmCM0_CM_BLNDGAM_RAMA_OFFSET_G_BASE_IDX                                                        2\n#define mmCM0_CM_BLNDGAM_RAMA_OFFSET_R                                                                 0x0d9c\n#define mmCM0_CM_BLNDGAM_RAMA_OFFSET_R_BASE_IDX                                                        2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_0_1                                                               0x0d9d\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_0_1_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_2_3                                                               0x0d9e\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_2_3_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_4_5                                                               0x0d9f\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_4_5_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_6_7                                                               0x0da0\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_6_7_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_8_9                                                               0x0da1\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_8_9_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_10_11                                                             0x0da2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_10_11_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_12_13                                                             0x0da3\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_12_13_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_14_15                                                             0x0da4\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_14_15_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_16_17                                                             0x0da5\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_16_17_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_18_19                                                             0x0da6\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_18_19_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_20_21                                                             0x0da7\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_20_21_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_22_23                                                             0x0da8\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_22_23_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_24_25                                                             0x0da9\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_24_25_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_26_27                                                             0x0daa\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_26_27_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_28_29                                                             0x0dab\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_28_29_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_30_31                                                             0x0dac\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_30_31_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_32_33                                                             0x0dad\n#define mmCM0_CM_BLNDGAM_RAMA_REGION_32_33_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_B                                                             0x0dae\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_G                                                             0x0daf\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_R                                                             0x0db0\n#define mmCM0_CM_BLNDGAM_RAMB_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B                                                       0x0db1\n#define mmCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G                                                       0x0db2\n#define mmCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R                                                       0x0db3\n#define mmCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_B                                                        0x0db4\n#define mmCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                               2\n#define mmCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_G                                                        0x0db5\n#define mmCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                               2\n#define mmCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_R                                                        0x0db6\n#define mmCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                               2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_B                                                              0x0db7\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_B                                                              0x0db8\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_G                                                              0x0db9\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_G                                                              0x0dba\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_R                                                              0x0dbb\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_R                                                              0x0dbc\n#define mmCM0_CM_BLNDGAM_RAMB_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM0_CM_BLNDGAM_RAMB_OFFSET_B                                                                 0x0dbd\n#define mmCM0_CM_BLNDGAM_RAMB_OFFSET_B_BASE_IDX                                                        2\n#define mmCM0_CM_BLNDGAM_RAMB_OFFSET_G                                                                 0x0dbe\n#define mmCM0_CM_BLNDGAM_RAMB_OFFSET_G_BASE_IDX                                                        2\n#define mmCM0_CM_BLNDGAM_RAMB_OFFSET_R                                                                 0x0dbf\n#define mmCM0_CM_BLNDGAM_RAMB_OFFSET_R_BASE_IDX                                                        2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_0_1                                                               0x0dc0\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_0_1_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_2_3                                                               0x0dc1\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_2_3_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_4_5                                                               0x0dc2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_4_5_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_6_7                                                               0x0dc3\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_6_7_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_8_9                                                               0x0dc4\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_8_9_BASE_IDX                                                      2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_10_11                                                             0x0dc5\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_10_11_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_12_13                                                             0x0dc6\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_12_13_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_14_15                                                             0x0dc7\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_14_15_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_16_17                                                             0x0dc8\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_16_17_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_18_19                                                             0x0dc9\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_18_19_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_20_21                                                             0x0dca\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_20_21_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_22_23                                                             0x0dcb\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_22_23_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_24_25                                                             0x0dcc\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_24_25_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_26_27                                                             0x0dcd\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_26_27_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_28_29                                                             0x0dce\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_28_29_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_30_31                                                             0x0dcf\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_30_31_BASE_IDX                                                    2\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_32_33                                                             0x0dd0\n#define mmCM0_CM_BLNDGAM_RAMB_REGION_32_33_BASE_IDX                                                    2\n#define mmCM0_CM_HDR_MULT_COEF                                                                         0x0dd1\n#define mmCM0_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define mmCM0_CM_MEM_PWR_CTRL                                                                          0x0dd2\n#define mmCM0_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmCM0_CM_MEM_PWR_STATUS                                                                        0x0dd3\n#define mmCM0_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define mmCM0_CM_DEALPHA                                                                               0x0dd5\n#define mmCM0_CM_DEALPHA_BASE_IDX                                                                      2\n#define mmCM0_CM_COEF_FORMAT                                                                           0x0dd6\n#define mmCM0_CM_COEF_FORMAT_BASE_IDX                                                                  2\n#define mmCM0_CM_SHAPER_CONTROL                                                                        0x0dd7\n#define mmCM0_CM_SHAPER_CONTROL_BASE_IDX                                                               2\n#define mmCM0_CM_SHAPER_OFFSET_R                                                                       0x0dd8\n#define mmCM0_CM_SHAPER_OFFSET_R_BASE_IDX                                                              2\n#define mmCM0_CM_SHAPER_OFFSET_G                                                                       0x0dd9\n#define mmCM0_CM_SHAPER_OFFSET_G_BASE_IDX                                                              2\n#define mmCM0_CM_SHAPER_OFFSET_B                                                                       0x0dda\n#define mmCM0_CM_SHAPER_OFFSET_B_BASE_IDX                                                              2\n#define mmCM0_CM_SHAPER_SCALE_R                                                                        0x0ddb\n#define mmCM0_CM_SHAPER_SCALE_R_BASE_IDX                                                               2\n#define mmCM0_CM_SHAPER_SCALE_G_B                                                                      0x0ddc\n#define mmCM0_CM_SHAPER_SCALE_G_B_BASE_IDX                                                             2\n#define mmCM0_CM_SHAPER_LUT_INDEX                                                                      0x0ddd\n#define mmCM0_CM_SHAPER_LUT_INDEX_BASE_IDX                                                             2\n#define mmCM0_CM_SHAPER_LUT_DATA                                                                       0x0dde\n#define mmCM0_CM_SHAPER_LUT_DATA_BASE_IDX                                                              2\n#define mmCM0_CM_SHAPER_LUT_WRITE_EN_MASK                                                              0x0ddf\n#define mmCM0_CM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_B                                                              0x0de0\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_G                                                              0x0de1\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_R                                                              0x0de2\n#define mmCM0_CM_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_B                                                                0x0de3\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_G                                                                0x0de4\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_R                                                                0x0de5\n#define mmCM0_CM_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_0_1                                                                0x0de6\n#define mmCM0_CM_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_2_3                                                                0x0de7\n#define mmCM0_CM_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_4_5                                                                0x0de8\n#define mmCM0_CM_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_6_7                                                                0x0de9\n#define mmCM0_CM_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_8_9                                                                0x0dea\n#define mmCM0_CM_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMA_REGION_10_11                                                              0x0deb\n#define mmCM0_CM_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_12_13                                                              0x0dec\n#define mmCM0_CM_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_14_15                                                              0x0ded\n#define mmCM0_CM_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_16_17                                                              0x0dee\n#define mmCM0_CM_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_18_19                                                              0x0def\n#define mmCM0_CM_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_20_21                                                              0x0df0\n#define mmCM0_CM_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_22_23                                                              0x0df1\n#define mmCM0_CM_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_24_25                                                              0x0df2\n#define mmCM0_CM_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_26_27                                                              0x0df3\n#define mmCM0_CM_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_28_29                                                              0x0df4\n#define mmCM0_CM_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_30_31                                                              0x0df5\n#define mmCM0_CM_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMA_REGION_32_33                                                              0x0df6\n#define mmCM0_CM_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_B                                                              0x0df7\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_G                                                              0x0df8\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_R                                                              0x0df9\n#define mmCM0_CM_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_B                                                                0x0dfa\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_G                                                                0x0dfb\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_R                                                                0x0dfc\n#define mmCM0_CM_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_0_1                                                                0x0dfd\n#define mmCM0_CM_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_2_3                                                                0x0dfe\n#define mmCM0_CM_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_4_5                                                                0x0dff\n#define mmCM0_CM_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_6_7                                                                0x0e00\n#define mmCM0_CM_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_8_9                                                                0x0e01\n#define mmCM0_CM_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define mmCM0_CM_SHAPER_RAMB_REGION_10_11                                                              0x0e02\n#define mmCM0_CM_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_12_13                                                              0x0e03\n#define mmCM0_CM_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_14_15                                                              0x0e04\n#define mmCM0_CM_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_16_17                                                              0x0e05\n#define mmCM0_CM_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_18_19                                                              0x0e06\n#define mmCM0_CM_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_20_21                                                              0x0e07\n#define mmCM0_CM_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_22_23                                                              0x0e08\n#define mmCM0_CM_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_24_25                                                              0x0e09\n#define mmCM0_CM_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_26_27                                                              0x0e0a\n#define mmCM0_CM_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_28_29                                                              0x0e0b\n#define mmCM0_CM_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_30_31                                                              0x0e0c\n#define mmCM0_CM_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define mmCM0_CM_SHAPER_RAMB_REGION_32_33                                                              0x0e0d\n#define mmCM0_CM_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define mmCM0_CM_MEM_PWR_CTRL2                                                                         0x0e0e\n#define mmCM0_CM_MEM_PWR_CTRL2_BASE_IDX                                                                2\n#define mmCM0_CM_MEM_PWR_STATUS2                                                                       0x0e0f\n#define mmCM0_CM_MEM_PWR_STATUS2_BASE_IDX                                                              2\n#define mmCM0_CM_3DLUT_MODE                                                                            0x0e10\n#define mmCM0_CM_3DLUT_MODE_BASE_IDX                                                                   2\n#define mmCM0_CM_3DLUT_INDEX                                                                           0x0e11\n#define mmCM0_CM_3DLUT_INDEX_BASE_IDX                                                                  2\n#define mmCM0_CM_3DLUT_DATA                                                                            0x0e12\n#define mmCM0_CM_3DLUT_DATA_BASE_IDX                                                                   2\n#define mmCM0_CM_3DLUT_DATA_30BIT                                                                      0x0e13\n#define mmCM0_CM_3DLUT_DATA_30BIT_BASE_IDX                                                             2\n#define mmCM0_CM_3DLUT_READ_WRITE_CONTROL                                                              0x0e14\n#define mmCM0_CM_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                     2\n#define mmCM0_CM_3DLUT_OUT_NORM_FACTOR                                                                 0x0e15\n#define mmCM0_CM_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                        2\n#define mmCM0_CM_3DLUT_OUT_OFFSET_R                                                                    0x0e16\n#define mmCM0_CM_3DLUT_OUT_OFFSET_R_BASE_IDX                                                           2\n#define mmCM0_CM_3DLUT_OUT_OFFSET_G                                                                    0x0e17\n#define mmCM0_CM_3DLUT_OUT_OFFSET_G_BASE_IDX                                                           2\n#define mmCM0_CM_3DLUT_OUT_OFFSET_B                                                                    0x0e18\n#define mmCM0_CM_3DLUT_OUT_OFFSET_B_BASE_IDX                                                           2\n\n\n\n\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL                                                                 0x0e24\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL2                                                                0x0e25\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON7_PERFCOUNTER_STATE                                                                0x0e26\n#define mmDC_PERFMON7_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON7_PERFMON_CNTL                                                                     0x0e27\n#define mmDC_PERFMON7_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON7_PERFMON_CNTL2                                                                    0x0e28\n#define mmDC_PERFMON7_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC                                                          0x0e29\n#define mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON7_PERFMON_CVALUE_LOW                                                               0x0e2a\n#define mmDC_PERFMON7_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON7_PERFMON_HI                                                                       0x0e2b\n#define mmDC_PERFMON7_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON7_PERFMON_LOW                                                                      0x0e2c\n#define mmDC_PERFMON7_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDPP_TOP1_DPP_CONTROL                                                                         0x0e30\n#define mmDPP_TOP1_DPP_CONTROL_BASE_IDX                                                                2\n#define mmDPP_TOP1_DPP_SOFT_RESET                                                                      0x0e31\n#define mmDPP_TOP1_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define mmDPP_TOP1_DPP_CRC_VAL_R_G                                                                     0x0e32\n#define mmDPP_TOP1_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define mmDPP_TOP1_DPP_CRC_VAL_B_A                                                                     0x0e33\n#define mmDPP_TOP1_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define mmDPP_TOP1_DPP_CRC_CTRL                                                                        0x0e34\n#define mmDPP_TOP1_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define mmDPP_TOP1_HOST_READ_CONTROL                                                                   0x0e35\n#define mmDPP_TOP1_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0e3a\n#define mmCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define mmCNVC_CFG1_FORMAT_CONTROL                                                                     0x0e3b\n#define mmCNVC_CFG1_FORMAT_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG1_FCNV_FP_BIAS_R                                                                     0x0e3c\n#define mmCNVC_CFG1_FCNV_FP_BIAS_R_BASE_IDX                                                            2\n#define mmCNVC_CFG1_FCNV_FP_BIAS_G                                                                     0x0e3d\n#define mmCNVC_CFG1_FCNV_FP_BIAS_G_BASE_IDX                                                            2\n#define mmCNVC_CFG1_FCNV_FP_BIAS_B                                                                     0x0e3e\n#define mmCNVC_CFG1_FCNV_FP_BIAS_B_BASE_IDX                                                            2\n#define mmCNVC_CFG1_FCNV_FP_SCALE_R                                                                    0x0e3f\n#define mmCNVC_CFG1_FCNV_FP_SCALE_R_BASE_IDX                                                           2\n#define mmCNVC_CFG1_FCNV_FP_SCALE_G                                                                    0x0e40\n#define mmCNVC_CFG1_FCNV_FP_SCALE_G_BASE_IDX                                                           2\n#define mmCNVC_CFG1_FCNV_FP_SCALE_B                                                                    0x0e41\n#define mmCNVC_CFG1_FCNV_FP_SCALE_B_BASE_IDX                                                           2\n#define mmCNVC_CFG1_COLOR_KEYER_CONTROL                                                                0x0e42\n#define mmCNVC_CFG1_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define mmCNVC_CFG1_COLOR_KEYER_ALPHA                                                                  0x0e43\n#define mmCNVC_CFG1_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define mmCNVC_CFG1_COLOR_KEYER_RED                                                                    0x0e44\n#define mmCNVC_CFG1_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define mmCNVC_CFG1_COLOR_KEYER_GREEN                                                                  0x0e45\n#define mmCNVC_CFG1_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define mmCNVC_CFG1_COLOR_KEYER_BLUE                                                                   0x0e46\n#define mmCNVC_CFG1_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n#define mmCNVC_CFG1_ALPHA_2BIT_LUT                                                                     0x0e48\n#define mmCNVC_CFG1_ALPHA_2BIT_LUT_BASE_IDX                                                            2\n#define mmCNVC_CFG1_PRE_DEALPHA                                                                        0x0e49\n#define mmCNVC_CFG1_PRE_DEALPHA_BASE_IDX                                                               2\n#define mmCNVC_CFG1_PRE_CSC_MODE                                                                       0x0e4a\n#define mmCNVC_CFG1_PRE_CSC_MODE_BASE_IDX                                                              2\n#define mmCNVC_CFG1_PRE_CSC_C11_C12                                                                    0x0e4b\n#define mmCNVC_CFG1_PRE_CSC_C11_C12_BASE_IDX                                                           2\n#define mmCNVC_CFG1_PRE_CSC_C13_C14                                                                    0x0e4c\n#define mmCNVC_CFG1_PRE_CSC_C13_C14_BASE_IDX                                                           2\n#define mmCNVC_CFG1_PRE_CSC_C21_C22                                                                    0x0e4d\n#define mmCNVC_CFG1_PRE_CSC_C21_C22_BASE_IDX                                                           2\n#define mmCNVC_CFG1_PRE_CSC_C23_C24                                                                    0x0e4e\n#define mmCNVC_CFG1_PRE_CSC_C23_C24_BASE_IDX                                                           2\n#define mmCNVC_CFG1_PRE_CSC_C31_C32                                                                    0x0e4f\n#define mmCNVC_CFG1_PRE_CSC_C31_C32_BASE_IDX                                                           2\n#define mmCNVC_CFG1_PRE_CSC_C33_C34                                                                    0x0e50\n#define mmCNVC_CFG1_PRE_CSC_C33_C34_BASE_IDX                                                           2\n#define mmCNVC_CFG1_PRE_CSC_B_C11_C12                                                                  0x0e51\n#define mmCNVC_CFG1_PRE_CSC_B_C11_C12_BASE_IDX                                                         2\n#define mmCNVC_CFG1_PRE_CSC_B_C13_C14                                                                  0x0e52\n#define mmCNVC_CFG1_PRE_CSC_B_C13_C14_BASE_IDX                                                         2\n#define mmCNVC_CFG1_PRE_CSC_B_C21_C22                                                                  0x0e53\n#define mmCNVC_CFG1_PRE_CSC_B_C21_C22_BASE_IDX                                                         2\n#define mmCNVC_CFG1_PRE_CSC_B_C23_C24                                                                  0x0e54\n#define mmCNVC_CFG1_PRE_CSC_B_C23_C24_BASE_IDX                                                         2\n#define mmCNVC_CFG1_PRE_CSC_B_C31_C32                                                                  0x0e55\n#define mmCNVC_CFG1_PRE_CSC_B_C31_C32_BASE_IDX                                                         2\n#define mmCNVC_CFG1_PRE_CSC_B_C33_C34                                                                  0x0e56\n#define mmCNVC_CFG1_PRE_CSC_B_C33_C34_BASE_IDX                                                         2\n#define mmCNVC_CFG1_CNVC_COEF_FORMAT                                                                   0x0e57\n#define mmCNVC_CFG1_CNVC_COEF_FORMAT_BASE_IDX                                                          2\n#define mmCNVC_CFG1_PRE_DEGAM                                                                          0x0e58\n#define mmCNVC_CFG1_PRE_DEGAM_BASE_IDX                                                                 2\n#define mmCNVC_CFG1_PRE_REALPHA                                                                        0x0e59\n#define mmCNVC_CFG1_PRE_REALPHA_BASE_IDX                                                               2\n\n\n\n\n#define mmCNVC_CUR1_CURSOR0_CONTROL                                                                    0x0e5c\n#define mmCNVC_CUR1_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define mmCNVC_CUR1_CURSOR0_COLOR0                                                                     0x0e5d\n#define mmCNVC_CUR1_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define mmCNVC_CUR1_CURSOR0_COLOR1                                                                     0x0e5e\n#define mmCNVC_CUR1_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define mmCNVC_CUR1_CURSOR0_FP_SCALE_BIAS                                                              0x0e5f\n#define mmCNVC_CUR1_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define mmDSCL1_SCL_COEF_RAM_TAP_SELECT                                                                0x0e64\n#define mmDSCL1_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define mmDSCL1_SCL_COEF_RAM_TAP_DATA                                                                  0x0e65\n#define mmDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define mmDSCL1_SCL_MODE                                                                               0x0e66\n#define mmDSCL1_SCL_MODE_BASE_IDX                                                                      2\n#define mmDSCL1_SCL_TAP_CONTROL                                                                        0x0e67\n#define mmDSCL1_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define mmDSCL1_DSCL_CONTROL                                                                           0x0e68\n#define mmDSCL1_DSCL_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL1_DSCL_2TAP_CONTROL                                                                      0x0e69\n#define mmDSCL1_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define mmDSCL1_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0e6a\n#define mmDSCL1_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0e6b\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL1_SCL_HORZ_FILTER_INIT                                                                   0x0e6c\n#define mmDSCL1_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0e6d\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL1_SCL_HORZ_FILTER_INIT_C                                                                 0x0e6e\n#define mmDSCL1_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0e6f\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL1_SCL_VERT_FILTER_INIT                                                                   0x0e70\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT                                                               0x0e71\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0e72\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL1_SCL_VERT_FILTER_INIT_C                                                                 0x0e73\n#define mmDSCL1_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0e74\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define mmDSCL1_SCL_BLACK_COLOR                                                                        0x0e75\n#define mmDSCL1_SCL_BLACK_COLOR_BASE_IDX                                                               2\n#define mmDSCL1_DSCL_UPDATE                                                                            0x0e76\n#define mmDSCL1_DSCL_UPDATE_BASE_IDX                                                                   2\n#define mmDSCL1_DSCL_AUTOCAL                                                                           0x0e77\n#define mmDSCL1_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define mmDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0e78\n#define mmDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0e79\n#define mmDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmDSCL1_OTG_H_BLANK                                                                            0x0e7a\n#define mmDSCL1_OTG_H_BLANK_BASE_IDX                                                                   2\n#define mmDSCL1_OTG_V_BLANK                                                                            0x0e7b\n#define mmDSCL1_OTG_V_BLANK_BASE_IDX                                                                   2\n#define mmDSCL1_RECOUT_START                                                                           0x0e7c\n#define mmDSCL1_RECOUT_START_BASE_IDX                                                                  2\n#define mmDSCL1_RECOUT_SIZE                                                                            0x0e7d\n#define mmDSCL1_RECOUT_SIZE_BASE_IDX                                                                   2\n#define mmDSCL1_MPC_SIZE                                                                               0x0e7e\n#define mmDSCL1_MPC_SIZE_BASE_IDX                                                                      2\n#define mmDSCL1_LB_DATA_FORMAT                                                                         0x0e7f\n#define mmDSCL1_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define mmDSCL1_LB_MEMORY_CTRL                                                                         0x0e80\n#define mmDSCL1_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmDSCL1_LB_V_COUNTER                                                                           0x0e81\n#define mmDSCL1_LB_V_COUNTER_BASE_IDX                                                                  2\n#define mmDSCL1_DSCL_MEM_PWR_CTRL                                                                      0x0e82\n#define mmDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDSCL1_DSCL_MEM_PWR_STATUS                                                                    0x0e83\n#define mmDSCL1_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDSCL1_OBUF_CONTROL                                                                           0x0e84\n#define mmDSCL1_OBUF_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL1_OBUF_MEM_PWR_CTRL                                                                      0x0e85\n#define mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define mmCM1_CM_CONTROL                                                                               0x0e8b\n#define mmCM1_CM_CONTROL_BASE_IDX                                                                      2\n#define mmCM1_CM_POST_CSC_CONTROL                                                                      0x0e8c\n#define mmCM1_CM_POST_CSC_CONTROL_BASE_IDX                                                             2\n#define mmCM1_CM_POST_CSC_C11_C12                                                                      0x0e8d\n#define mmCM1_CM_POST_CSC_C11_C12_BASE_IDX                                                             2\n#define mmCM1_CM_POST_CSC_C13_C14                                                                      0x0e8e\n#define mmCM1_CM_POST_CSC_C13_C14_BASE_IDX                                                             2\n#define mmCM1_CM_POST_CSC_C21_C22                                                                      0x0e8f\n#define mmCM1_CM_POST_CSC_C21_C22_BASE_IDX                                                             2\n#define mmCM1_CM_POST_CSC_C23_C24                                                                      0x0e90\n#define mmCM1_CM_POST_CSC_C23_C24_BASE_IDX                                                             2\n#define mmCM1_CM_POST_CSC_C31_C32                                                                      0x0e91\n#define mmCM1_CM_POST_CSC_C31_C32_BASE_IDX                                                             2\n#define mmCM1_CM_POST_CSC_C33_C34                                                                      0x0e92\n#define mmCM1_CM_POST_CSC_C33_C34_BASE_IDX                                                             2\n#define mmCM1_CM_POST_CSC_B_C11_C12                                                                    0x0e93\n#define mmCM1_CM_POST_CSC_B_C11_C12_BASE_IDX                                                           2\n#define mmCM1_CM_POST_CSC_B_C13_C14                                                                    0x0e94\n#define mmCM1_CM_POST_CSC_B_C13_C14_BASE_IDX                                                           2\n#define mmCM1_CM_POST_CSC_B_C21_C22                                                                    0x0e95\n#define mmCM1_CM_POST_CSC_B_C21_C22_BASE_IDX                                                           2\n#define mmCM1_CM_POST_CSC_B_C23_C24                                                                    0x0e96\n#define mmCM1_CM_POST_CSC_B_C23_C24_BASE_IDX                                                           2\n#define mmCM1_CM_POST_CSC_B_C31_C32                                                                    0x0e97\n#define mmCM1_CM_POST_CSC_B_C31_C32_BASE_IDX                                                           2\n#define mmCM1_CM_POST_CSC_B_C33_C34                                                                    0x0e98\n#define mmCM1_CM_POST_CSC_B_C33_C34_BASE_IDX                                                           2\n#define mmCM1_CM_GAMUT_REMAP_CONTROL                                                                   0x0e99\n#define mmCM1_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C11_C12                                                                   0x0e9a\n#define mmCM1_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C13_C14                                                                   0x0e9b\n#define mmCM1_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C21_C22                                                                   0x0e9c\n#define mmCM1_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C23_C24                                                                   0x0e9d\n#define mmCM1_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C31_C32                                                                   0x0e9e\n#define mmCM1_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C33_C34                                                                   0x0e9f\n#define mmCM1_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_B_C11_C12                                                                 0x0ea0\n#define mmCM1_CM_GAMUT_REMAP_B_C11_C12_BASE_IDX                                                        2\n#define mmCM1_CM_GAMUT_REMAP_B_C13_C14                                                                 0x0ea1\n#define mmCM1_CM_GAMUT_REMAP_B_C13_C14_BASE_IDX                                                        2\n#define mmCM1_CM_GAMUT_REMAP_B_C21_C22                                                                 0x0ea2\n#define mmCM1_CM_GAMUT_REMAP_B_C21_C22_BASE_IDX                                                        2\n#define mmCM1_CM_GAMUT_REMAP_B_C23_C24                                                                 0x0ea3\n#define mmCM1_CM_GAMUT_REMAP_B_C23_C24_BASE_IDX                                                        2\n#define mmCM1_CM_GAMUT_REMAP_B_C31_C32                                                                 0x0ea4\n#define mmCM1_CM_GAMUT_REMAP_B_C31_C32_BASE_IDX                                                        2\n#define mmCM1_CM_GAMUT_REMAP_B_C33_C34                                                                 0x0ea5\n#define mmCM1_CM_GAMUT_REMAP_B_C33_C34_BASE_IDX                                                        2\n#define mmCM1_CM_BIAS_CR_R                                                                             0x0ea6\n#define mmCM1_CM_BIAS_CR_R_BASE_IDX                                                                    2\n#define mmCM1_CM_BIAS_Y_G_CB_B                                                                         0x0ea7\n#define mmCM1_CM_BIAS_Y_G_CB_B_BASE_IDX                                                                2\n#define mmCM1_CM_GAMCOR_CONTROL                                                                        0x0ea8\n#define mmCM1_CM_GAMCOR_CONTROL_BASE_IDX                                                               2\n#define mmCM1_CM_GAMCOR_LUT_INDEX                                                                      0x0ea9\n#define mmCM1_CM_GAMCOR_LUT_INDEX_BASE_IDX                                                             2\n#define mmCM1_CM_GAMCOR_LUT_DATA                                                                       0x0eaa\n#define mmCM1_CM_GAMCOR_LUT_DATA_BASE_IDX                                                              2\n#define mmCM1_CM_GAMCOR_LUT_CONTROL                                                                    0x0eab\n#define mmCM1_CM_GAMCOR_LUT_CONTROL_BASE_IDX                                                           2\n#define mmCM1_CM_GAMCOR_RAMA_START_CNTL_B                                                              0x0eac\n#define mmCM1_CM_GAMCOR_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_START_CNTL_G                                                              0x0ead\n#define mmCM1_CM_GAMCOR_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_START_CNTL_R                                                              0x0eae\n#define mmCM1_CM_GAMCOR_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B                                                        0x0eaf\n#define mmCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define mmCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G                                                        0x0eb0\n#define mmCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define mmCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R                                                        0x0eb1\n#define mmCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define mmCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_B                                                         0x0eb2\n#define mmCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_B_BASE_IDX                                                2\n#define mmCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_G                                                         0x0eb3\n#define mmCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_G_BASE_IDX                                                2\n#define mmCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_R                                                         0x0eb4\n#define mmCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_R_BASE_IDX                                                2\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL1_B                                                               0x0eb5\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL1_B_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL2_B                                                               0x0eb6\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL2_B_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL1_G                                                               0x0eb7\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL1_G_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL2_G                                                               0x0eb8\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL2_G_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL1_R                                                               0x0eb9\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL1_R_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL2_R                                                               0x0eba\n#define mmCM1_CM_GAMCOR_RAMA_END_CNTL2_R_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMA_OFFSET_B                                                                  0x0ebb\n#define mmCM1_CM_GAMCOR_RAMA_OFFSET_B_BASE_IDX                                                         2\n#define mmCM1_CM_GAMCOR_RAMA_OFFSET_G                                                                  0x0ebc\n#define mmCM1_CM_GAMCOR_RAMA_OFFSET_G_BASE_IDX                                                         2\n#define mmCM1_CM_GAMCOR_RAMA_OFFSET_R                                                                  0x0ebd\n#define mmCM1_CM_GAMCOR_RAMA_OFFSET_R_BASE_IDX                                                         2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_0_1                                                                0x0ebe\n#define mmCM1_CM_GAMCOR_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_2_3                                                                0x0ebf\n#define mmCM1_CM_GAMCOR_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_4_5                                                                0x0ec0\n#define mmCM1_CM_GAMCOR_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_6_7                                                                0x0ec1\n#define mmCM1_CM_GAMCOR_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_8_9                                                                0x0ec2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_10_11                                                              0x0ec3\n#define mmCM1_CM_GAMCOR_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_12_13                                                              0x0ec4\n#define mmCM1_CM_GAMCOR_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_14_15                                                              0x0ec5\n#define mmCM1_CM_GAMCOR_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_16_17                                                              0x0ec6\n#define mmCM1_CM_GAMCOR_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_18_19                                                              0x0ec7\n#define mmCM1_CM_GAMCOR_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_20_21                                                              0x0ec8\n#define mmCM1_CM_GAMCOR_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_22_23                                                              0x0ec9\n#define mmCM1_CM_GAMCOR_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_24_25                                                              0x0eca\n#define mmCM1_CM_GAMCOR_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_26_27                                                              0x0ecb\n#define mmCM1_CM_GAMCOR_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_28_29                                                              0x0ecc\n#define mmCM1_CM_GAMCOR_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_30_31                                                              0x0ecd\n#define mmCM1_CM_GAMCOR_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMA_REGION_32_33                                                              0x0ece\n#define mmCM1_CM_GAMCOR_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_START_CNTL_B                                                              0x0ecf\n#define mmCM1_CM_GAMCOR_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_START_CNTL_G                                                              0x0ed0\n#define mmCM1_CM_GAMCOR_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_START_CNTL_R                                                              0x0ed1\n#define mmCM1_CM_GAMCOR_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B                                                        0x0ed2\n#define mmCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define mmCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G                                                        0x0ed3\n#define mmCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define mmCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R                                                        0x0ed4\n#define mmCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define mmCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_B                                                         0x0ed5\n#define mmCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_B_BASE_IDX                                                2\n#define mmCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_G                                                         0x0ed6\n#define mmCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_G_BASE_IDX                                                2\n#define mmCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_R                                                         0x0ed7\n#define mmCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_R_BASE_IDX                                                2\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL1_B                                                               0x0ed8\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL1_B_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL2_B                                                               0x0ed9\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL2_B_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL1_G                                                               0x0eda\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL1_G_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL2_G                                                               0x0edb\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL2_G_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL1_R                                                               0x0edc\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL1_R_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL2_R                                                               0x0edd\n#define mmCM1_CM_GAMCOR_RAMB_END_CNTL2_R_BASE_IDX                                                      2\n#define mmCM1_CM_GAMCOR_RAMB_OFFSET_B                                                                  0x0ede\n#define mmCM1_CM_GAMCOR_RAMB_OFFSET_B_BASE_IDX                                                         2\n#define mmCM1_CM_GAMCOR_RAMB_OFFSET_G                                                                  0x0edf\n#define mmCM1_CM_GAMCOR_RAMB_OFFSET_G_BASE_IDX                                                         2\n#define mmCM1_CM_GAMCOR_RAMB_OFFSET_R                                                                  0x0ee0\n#define mmCM1_CM_GAMCOR_RAMB_OFFSET_R_BASE_IDX                                                         2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_0_1                                                                0x0ee1\n#define mmCM1_CM_GAMCOR_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_2_3                                                                0x0ee2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_4_5                                                                0x0ee3\n#define mmCM1_CM_GAMCOR_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_6_7                                                                0x0ee4\n#define mmCM1_CM_GAMCOR_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_8_9                                                                0x0ee5\n#define mmCM1_CM_GAMCOR_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_10_11                                                              0x0ee6\n#define mmCM1_CM_GAMCOR_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_12_13                                                              0x0ee7\n#define mmCM1_CM_GAMCOR_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_14_15                                                              0x0ee8\n#define mmCM1_CM_GAMCOR_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_16_17                                                              0x0ee9\n#define mmCM1_CM_GAMCOR_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_18_19                                                              0x0eea\n#define mmCM1_CM_GAMCOR_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_20_21                                                              0x0eeb\n#define mmCM1_CM_GAMCOR_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_22_23                                                              0x0eec\n#define mmCM1_CM_GAMCOR_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_24_25                                                              0x0eed\n#define mmCM1_CM_GAMCOR_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_26_27                                                              0x0eee\n#define mmCM1_CM_GAMCOR_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_28_29                                                              0x0eef\n#define mmCM1_CM_GAMCOR_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_30_31                                                              0x0ef0\n#define mmCM1_CM_GAMCOR_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define mmCM1_CM_GAMCOR_RAMB_REGION_32_33                                                              0x0ef1\n#define mmCM1_CM_GAMCOR_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_CONTROL                                                                       0x0ef2\n#define mmCM1_CM_BLNDGAM_CONTROL_BASE_IDX                                                              2\n#define mmCM1_CM_BLNDGAM_LUT_INDEX                                                                     0x0ef3\n#define mmCM1_CM_BLNDGAM_LUT_INDEX_BASE_IDX                                                            2\n#define mmCM1_CM_BLNDGAM_LUT_DATA                                                                      0x0ef4\n#define mmCM1_CM_BLNDGAM_LUT_DATA_BASE_IDX                                                             2\n#define mmCM1_CM_BLNDGAM_LUT_CONTROL                                                                   0x0ef5\n#define mmCM1_CM_BLNDGAM_LUT_CONTROL_BASE_IDX                                                          2\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_B                                                             0x0ef6\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_G                                                             0x0ef7\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_R                                                             0x0ef8\n#define mmCM1_CM_BLNDGAM_RAMA_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B                                                       0x0ef9\n#define mmCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G                                                       0x0efa\n#define mmCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R                                                       0x0efb\n#define mmCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_B                                                        0x0efc\n#define mmCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                               2\n#define mmCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_G                                                        0x0efd\n#define mmCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                               2\n#define mmCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_R                                                        0x0efe\n#define mmCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                               2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_B                                                              0x0eff\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_B                                                              0x0f00\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_G                                                              0x0f01\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_G                                                              0x0f02\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_R                                                              0x0f03\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_R                                                              0x0f04\n#define mmCM1_CM_BLNDGAM_RAMA_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMA_OFFSET_B                                                                 0x0f05\n#define mmCM1_CM_BLNDGAM_RAMA_OFFSET_B_BASE_IDX                                                        2\n#define mmCM1_CM_BLNDGAM_RAMA_OFFSET_G                                                                 0x0f06\n#define mmCM1_CM_BLNDGAM_RAMA_OFFSET_G_BASE_IDX                                                        2\n#define mmCM1_CM_BLNDGAM_RAMA_OFFSET_R                                                                 0x0f07\n#define mmCM1_CM_BLNDGAM_RAMA_OFFSET_R_BASE_IDX                                                        2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_0_1                                                               0x0f08\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_0_1_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_2_3                                                               0x0f09\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_2_3_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_4_5                                                               0x0f0a\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_4_5_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_6_7                                                               0x0f0b\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_6_7_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_8_9                                                               0x0f0c\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_8_9_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_10_11                                                             0x0f0d\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_10_11_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_12_13                                                             0x0f0e\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_12_13_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_14_15                                                             0x0f0f\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_14_15_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_16_17                                                             0x0f10\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_16_17_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_18_19                                                             0x0f11\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_18_19_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_20_21                                                             0x0f12\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_20_21_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_22_23                                                             0x0f13\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_22_23_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_24_25                                                             0x0f14\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_24_25_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_26_27                                                             0x0f15\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_26_27_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_28_29                                                             0x0f16\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_28_29_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_30_31                                                             0x0f17\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_30_31_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_32_33                                                             0x0f18\n#define mmCM1_CM_BLNDGAM_RAMA_REGION_32_33_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_B                                                             0x0f19\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_B_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_G                                                             0x0f1a\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_G_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_R                                                             0x0f1b\n#define mmCM1_CM_BLNDGAM_RAMB_START_CNTL_R_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B                                                       0x0f1c\n#define mmCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define mmCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G                                                       0x0f1d\n#define mmCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define mmCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R                                                       0x0f1e\n#define mmCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define mmCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_B                                                        0x0f1f\n#define mmCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                               2\n#define mmCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_G                                                        0x0f20\n#define mmCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                               2\n#define mmCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_R                                                        0x0f21\n#define mmCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                               2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_B                                                              0x0f22\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_B_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_B                                                              0x0f23\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_B_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_G                                                              0x0f24\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_G_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_G                                                              0x0f25\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_G_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_R                                                              0x0f26\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL1_R_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_R                                                              0x0f27\n#define mmCM1_CM_BLNDGAM_RAMB_END_CNTL2_R_BASE_IDX                                                     2\n#define mmCM1_CM_BLNDGAM_RAMB_OFFSET_B                                                                 0x0f28\n#define mmCM1_CM_BLNDGAM_RAMB_OFFSET_B_BASE_IDX                                                        2\n#define mmCM1_CM_BLNDGAM_RAMB_OFFSET_G                                                                 0x0f29\n#define mmCM1_CM_BLNDGAM_RAMB_OFFSET_G_BASE_IDX                                                        2\n#define mmCM1_CM_BLNDGAM_RAMB_OFFSET_R                                                                 0x0f2a\n#define mmCM1_CM_BLNDGAM_RAMB_OFFSET_R_BASE_IDX                                                        2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_0_1                                                               0x0f2b\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_0_1_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_2_3                                                               0x0f2c\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_2_3_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_4_5                                                               0x0f2d\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_4_5_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_6_7                                                               0x0f2e\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_6_7_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_8_9                                                               0x0f2f\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_8_9_BASE_IDX                                                      2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_10_11                                                             0x0f30\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_10_11_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_12_13                                                             0x0f31\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_12_13_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_14_15                                                             0x0f32\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_14_15_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_16_17                                                             0x0f33\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_16_17_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_18_19                                                             0x0f34\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_18_19_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_20_21                                                             0x0f35\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_20_21_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_22_23                                                             0x0f36\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_22_23_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_24_25                                                             0x0f37\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_24_25_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_26_27                                                             0x0f38\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_26_27_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_28_29                                                             0x0f39\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_28_29_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_30_31                                                             0x0f3a\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_30_31_BASE_IDX                                                    2\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_32_33                                                             0x0f3b\n#define mmCM1_CM_BLNDGAM_RAMB_REGION_32_33_BASE_IDX                                                    2\n#define mmCM1_CM_HDR_MULT_COEF                                                                         0x0f3c\n#define mmCM1_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define mmCM1_CM_MEM_PWR_CTRL                                                                          0x0f3d\n#define mmCM1_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmCM1_CM_MEM_PWR_STATUS                                                                        0x0f3e\n#define mmCM1_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define mmCM1_CM_DEALPHA                                                                               0x0f40\n#define mmCM1_CM_DEALPHA_BASE_IDX                                                                      2\n#define mmCM1_CM_COEF_FORMAT                                                                           0x0f41\n#define mmCM1_CM_COEF_FORMAT_BASE_IDX                                                                  2\n#define mmCM1_CM_SHAPER_CONTROL                                                                        0x0f42\n#define mmCM1_CM_SHAPER_CONTROL_BASE_IDX                                                               2\n#define mmCM1_CM_SHAPER_OFFSET_R                                                                       0x0f43\n#define mmCM1_CM_SHAPER_OFFSET_R_BASE_IDX                                                              2\n#define mmCM1_CM_SHAPER_OFFSET_G                                                                       0x0f44\n#define mmCM1_CM_SHAPER_OFFSET_G_BASE_IDX                                                              2\n#define mmCM1_CM_SHAPER_OFFSET_B                                                                       0x0f45\n#define mmCM1_CM_SHAPER_OFFSET_B_BASE_IDX                                                              2\n#define mmCM1_CM_SHAPER_SCALE_R                                                                        0x0f46\n#define mmCM1_CM_SHAPER_SCALE_R_BASE_IDX                                                               2\n#define mmCM1_CM_SHAPER_SCALE_G_B                                                                      0x0f47\n#define mmCM1_CM_SHAPER_SCALE_G_B_BASE_IDX                                                             2\n#define mmCM1_CM_SHAPER_LUT_INDEX                                                                      0x0f48\n#define mmCM1_CM_SHAPER_LUT_INDEX_BASE_IDX                                                             2\n#define mmCM1_CM_SHAPER_LUT_DATA                                                                       0x0f49\n#define mmCM1_CM_SHAPER_LUT_DATA_BASE_IDX                                                              2\n#define mmCM1_CM_SHAPER_LUT_WRITE_EN_MASK                                                              0x0f4a\n#define mmCM1_CM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_B                                                              0x0f4b\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_G                                                              0x0f4c\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_R                                                              0x0f4d\n#define mmCM1_CM_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_B                                                                0x0f4e\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_G                                                                0x0f4f\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_R                                                                0x0f50\n#define mmCM1_CM_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_0_1                                                                0x0f51\n#define mmCM1_CM_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_2_3                                                                0x0f52\n#define mmCM1_CM_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_4_5                                                                0x0f53\n#define mmCM1_CM_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_6_7                                                                0x0f54\n#define mmCM1_CM_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_8_9                                                                0x0f55\n#define mmCM1_CM_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMA_REGION_10_11                                                              0x0f56\n#define mmCM1_CM_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_12_13                                                              0x0f57\n#define mmCM1_CM_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_14_15                                                              0x0f58\n#define mmCM1_CM_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_16_17                                                              0x0f59\n#define mmCM1_CM_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_18_19                                                              0x0f5a\n#define mmCM1_CM_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_20_21                                                              0x0f5b\n#define mmCM1_CM_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_22_23                                                              0x0f5c\n#define mmCM1_CM_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_24_25                                                              0x0f5d\n#define mmCM1_CM_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_26_27                                                              0x0f5e\n#define mmCM1_CM_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_28_29                                                              0x0f5f\n#define mmCM1_CM_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_30_31                                                              0x0f60\n#define mmCM1_CM_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMA_REGION_32_33                                                              0x0f61\n#define mmCM1_CM_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_B                                                              0x0f62\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_G                                                              0x0f63\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_R                                                              0x0f64\n#define mmCM1_CM_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_B                                                                0x0f65\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_G                                                                0x0f66\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_R                                                                0x0f67\n#define mmCM1_CM_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_0_1                                                                0x0f68\n#define mmCM1_CM_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_2_3                                                                0x0f69\n#define mmCM1_CM_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_4_5                                                                0x0f6a\n#define mmCM1_CM_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_6_7                                                                0x0f6b\n#define mmCM1_CM_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_8_9                                                                0x0f6c\n#define mmCM1_CM_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define mmCM1_CM_SHAPER_RAMB_REGION_10_11                                                              0x0f6d\n#define mmCM1_CM_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_12_13                                                              0x0f6e\n#define mmCM1_CM_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_14_15                                                              0x0f6f\n#define mmCM1_CM_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_16_17                                                              0x0f70\n#define mmCM1_CM_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_18_19                                                              0x0f71\n#define mmCM1_CM_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_20_21                                                              0x0f72\n#define mmCM1_CM_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_22_23                                                              0x0f73\n#define mmCM1_CM_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_24_25                                                              0x0f74\n#define mmCM1_CM_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_26_27                                                              0x0f75\n#define mmCM1_CM_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_28_29                                                              0x0f76\n#define mmCM1_CM_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_30_31                                                              0x0f77\n#define mmCM1_CM_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define mmCM1_CM_SHAPER_RAMB_REGION_32_33                                                              0x0f78\n#define mmCM1_CM_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define mmCM1_CM_MEM_PWR_CTRL2                                                                         0x0f79\n#define mmCM1_CM_MEM_PWR_CTRL2_BASE_IDX                                                                2\n#define mmCM1_CM_MEM_PWR_STATUS2                                                                       0x0f7a\n#define mmCM1_CM_MEM_PWR_STATUS2_BASE_IDX                                                              2\n#define mmCM1_CM_3DLUT_MODE                                                                            0x0f7b\n#define mmCM1_CM_3DLUT_MODE_BASE_IDX                                                                   2\n#define mmCM1_CM_3DLUT_INDEX                                                                           0x0f7c\n#define mmCM1_CM_3DLUT_INDEX_BASE_IDX                                                                  2\n#define mmCM1_CM_3DLUT_DATA                                                                            0x0f7d\n#define mmCM1_CM_3DLUT_DATA_BASE_IDX                                                                   2\n#define mmCM1_CM_3DLUT_DATA_30BIT                                                                      0x0f7e\n#define mmCM1_CM_3DLUT_DATA_30BIT_BASE_IDX                                                             2\n#define mmCM1_CM_3DLUT_READ_WRITE_CONTROL                                                              0x0f7f\n#define mmCM1_CM_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                     2\n#define mmCM1_CM_3DLUT_OUT_NORM_FACTOR                                                                 0x0f80\n#define mmCM1_CM_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                        2\n#define mmCM1_CM_3DLUT_OUT_OFFSET_R                                                                    0x0f81\n#define mmCM1_CM_3DLUT_OUT_OFFSET_R_BASE_IDX                                                           2\n#define mmCM1_CM_3DLUT_OUT_OFFSET_G                                                                    0x0f82\n#define mmCM1_CM_3DLUT_OUT_OFFSET_G_BASE_IDX                                                           2\n#define mmCM1_CM_3DLUT_OUT_OFFSET_B                                                                    0x0f83\n#define mmCM1_CM_3DLUT_OUT_OFFSET_B_BASE_IDX                                                           2\n\n\n\n\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL                                                                 0x0f8f\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL2                                                                0x0f90\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON8_PERFCOUNTER_STATE                                                                0x0f91\n#define mmDC_PERFMON8_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON8_PERFMON_CNTL                                                                     0x0f92\n#define mmDC_PERFMON8_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON8_PERFMON_CNTL2                                                                    0x0f93\n#define mmDC_PERFMON8_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC                                                          0x0f94\n#define mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON8_PERFMON_CVALUE_LOW                                                               0x0f95\n#define mmDC_PERFMON8_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON8_PERFMON_HI                                                                       0x0f96\n#define mmDC_PERFMON8_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON8_PERFMON_LOW                                                                      0x0f97\n#define mmDC_PERFMON8_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmFMT0_FMT_CLAMP_COMPONENT_R                                                                   0x183c\n#define mmFMT0_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT0_FMT_CLAMP_COMPONENT_G                                                                   0x183d\n#define mmFMT0_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT0_FMT_CLAMP_COMPONENT_B                                                                   0x183e\n#define mmFMT0_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT0_FMT_DYNAMIC_EXP_CNTL                                                                    0x183f\n#define mmFMT0_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT0_FMT_CONTROL                                                                             0x1840\n#define mmFMT0_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT0_FMT_BIT_DEPTH_CONTROL                                                                   0x1841\n#define mmFMT0_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT0_FMT_DITHER_RAND_R_SEED                                                                  0x1842\n#define mmFMT0_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_DITHER_RAND_G_SEED                                                                  0x1843\n#define mmFMT0_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_DITHER_RAND_B_SEED                                                                  0x1844\n#define mmFMT0_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_CLAMP_CNTL                                                                          0x1845\n#define mmFMT0_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x1846\n#define mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT0_FMT_MAP420_MEMORY_CONTROL                                                               0x1847\n#define mmFMT0_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n#define mmFMT0_FMT_422_CONTROL                                                                         0x1849\n#define mmFMT0_FMT_422_CONTROL_BASE_IDX                                                                2\n\n\n\n\n#define mmDPG0_DPG_CONTROL                                                                             0x1854\n#define mmDPG0_DPG_CONTROL_BASE_IDX                                                                    2\n#define mmDPG0_DPG_RAMP_CONTROL                                                                        0x1855\n#define mmDPG0_DPG_RAMP_CONTROL_BASE_IDX                                                               2\n#define mmDPG0_DPG_DIMENSIONS                                                                          0x1856\n#define mmDPG0_DPG_DIMENSIONS_BASE_IDX                                                                 2\n#define mmDPG0_DPG_COLOUR_R_CR                                                                         0x1857\n#define mmDPG0_DPG_COLOUR_R_CR_BASE_IDX                                                                2\n#define mmDPG0_DPG_COLOUR_G_Y                                                                          0x1858\n#define mmDPG0_DPG_COLOUR_G_Y_BASE_IDX                                                                 2\n#define mmDPG0_DPG_COLOUR_B_CB                                                                         0x1859\n#define mmDPG0_DPG_COLOUR_B_CB_BASE_IDX                                                                2\n#define mmDPG0_DPG_OFFSET_SEGMENT                                                                      0x185a\n#define mmDPG0_DPG_OFFSET_SEGMENT_BASE_IDX                                                             2\n#define mmDPG0_DPG_STATUS                                                                              0x185b\n#define mmDPG0_DPG_STATUS_BASE_IDX                                                                     2\n\n\n\n\n#define mmOPPBUF0_OPPBUF_CONTROL                                                                       0x1884\n#define mmOPPBUF0_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_0                                                               0x1885\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_1                                                               0x1886\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n#define mmOPPBUF0_OPPBUF_CONTROL1                                                                      0x1889\n#define mmOPPBUF0_OPPBUF_CONTROL1_BASE_IDX                                                             2\n\n\n\n\n#define mmOPP_PIPE0_OPP_PIPE_CONTROL                                                                   0x188c\n#define mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL                                                           0x1891\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK                                                              0x1892\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0                                                           0x1893\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1                                                           0x1894\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2                                                           0x1895\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define mmFMT1_FMT_CLAMP_COMPONENT_R                                                                   0x1896\n#define mmFMT1_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT1_FMT_CLAMP_COMPONENT_G                                                                   0x1897\n#define mmFMT1_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT1_FMT_CLAMP_COMPONENT_B                                                                   0x1898\n#define mmFMT1_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT1_FMT_DYNAMIC_EXP_CNTL                                                                    0x1899\n#define mmFMT1_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT1_FMT_CONTROL                                                                             0x189a\n#define mmFMT1_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT1_FMT_BIT_DEPTH_CONTROL                                                                   0x189b\n#define mmFMT1_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT1_FMT_DITHER_RAND_R_SEED                                                                  0x189c\n#define mmFMT1_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_DITHER_RAND_G_SEED                                                                  0x189d\n#define mmFMT1_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_DITHER_RAND_B_SEED                                                                  0x189e\n#define mmFMT1_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_CLAMP_CNTL                                                                          0x189f\n#define mmFMT1_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x18a0\n#define mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT1_FMT_MAP420_MEMORY_CONTROL                                                               0x18a1\n#define mmFMT1_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n#define mmFMT1_FMT_422_CONTROL                                                                         0x18a3\n#define mmFMT1_FMT_422_CONTROL_BASE_IDX                                                                2\n\n\n\n\n#define mmDPG1_DPG_CONTROL                                                                             0x18ae\n#define mmDPG1_DPG_CONTROL_BASE_IDX                                                                    2\n#define mmDPG1_DPG_RAMP_CONTROL                                                                        0x18af\n#define mmDPG1_DPG_RAMP_CONTROL_BASE_IDX                                                               2\n#define mmDPG1_DPG_DIMENSIONS                                                                          0x18b0\n#define mmDPG1_DPG_DIMENSIONS_BASE_IDX                                                                 2\n#define mmDPG1_DPG_COLOUR_R_CR                                                                         0x18b1\n#define mmDPG1_DPG_COLOUR_R_CR_BASE_IDX                                                                2\n#define mmDPG1_DPG_COLOUR_G_Y                                                                          0x18b2\n#define mmDPG1_DPG_COLOUR_G_Y_BASE_IDX                                                                 2\n#define mmDPG1_DPG_COLOUR_B_CB                                                                         0x18b3\n#define mmDPG1_DPG_COLOUR_B_CB_BASE_IDX                                                                2\n#define mmDPG1_DPG_OFFSET_SEGMENT                                                                      0x18b4\n#define mmDPG1_DPG_OFFSET_SEGMENT_BASE_IDX                                                             2\n#define mmDPG1_DPG_STATUS                                                                              0x18b5\n#define mmDPG1_DPG_STATUS_BASE_IDX                                                                     2\n\n\n\n\n#define mmOPPBUF1_OPPBUF_CONTROL                                                                       0x18de\n#define mmOPPBUF1_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_0                                                               0x18df\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_1                                                               0x18e0\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n#define mmOPPBUF1_OPPBUF_CONTROL1                                                                      0x18e3\n#define mmOPPBUF1_OPPBUF_CONTROL1_BASE_IDX                                                             2\n\n\n\n\n#define mmOPP_PIPE1_OPP_PIPE_CONTROL                                                                   0x18e6\n#define mmOPP_PIPE1_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL                                                           0x18eb\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK                                                              0x18ec\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0                                                           0x18ed\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1                                                           0x18ee\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2                                                           0x18ef\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define mmOPP_TOP_CLK_CONTROL                                                                          0x1a5e\n#define mmOPP_TOP_CLK_CONTROL_BASE_IDX                                                                 2\n#define mmOPP_ABM_CONTROL                                                                              0x1a60\n#define mmOPP_ABM_CONTROL_BASE_IDX                                                                     2\n\n\n\n\n#define mmDSCRM0_DSCRM_DSC_FORWARD_CONFIG                                                              0x1a64\n#define mmDSCRM0_DSCRM_DSC_FORWARD_CONFIG_BASE_IDX                                                     2\n\n\n\n\n#define mmDSCRM1_DSCRM_DSC_FORWARD_CONFIG                                                              0x1a65\n#define mmDSCRM1_DSCRM_DSC_FORWARD_CONFIG_BASE_IDX                                                     2\n\n\n\n\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL                                                                 0x1abe\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL2                                                                0x1abf\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON9_PERFCOUNTER_STATE                                                                0x1ac0\n#define mmDC_PERFMON9_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON9_PERFMON_CNTL                                                                     0x1ac1\n#define mmDC_PERFMON9_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON9_PERFMON_CNTL2                                                                    0x1ac2\n#define mmDC_PERFMON9_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC                                                          0x1ac3\n#define mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON9_PERFMON_CVALUE_LOW                                                               0x1ac4\n#define mmDC_PERFMON9_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON9_PERFMON_HI                                                                       0x1ac5\n#define mmDC_PERFMON9_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON9_PERFMON_LOW                                                                      0x1ac6\n#define mmDC_PERFMON9_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmODM0_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1aca\n#define mmODM0_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define mmODM0_OPTC_DATA_SOURCE_SELECT                                                                 0x1acb\n#define mmODM0_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define mmODM0_OPTC_DATA_FORMAT_CONTROL                                                                0x1acc\n#define mmODM0_OPTC_DATA_FORMAT_CONTROL_BASE_IDX                                                       2\n#define mmODM0_OPTC_BYTES_PER_PIXEL                                                                    0x1acd\n#define mmODM0_OPTC_BYTES_PER_PIXEL_BASE_IDX                                                           2\n#define mmODM0_OPTC_WIDTH_CONTROL                                                                      0x1ace\n#define mmODM0_OPTC_WIDTH_CONTROL_BASE_IDX                                                             2\n#define mmODM0_OPTC_INPUT_CLOCK_CONTROL                                                                0x1acf\n#define mmODM0_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define mmODM0_OPTC_MEMORY_CONFIG                                                                      0x1ad0\n#define mmODM0_OPTC_MEMORY_CONFIG_BASE_IDX                                                             2\n#define mmODM0_OPTC_INPUT_SPARE_REGISTER                                                               0x1ad1\n#define mmODM0_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define mmODM1_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1ada\n#define mmODM1_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define mmODM1_OPTC_DATA_SOURCE_SELECT                                                                 0x1adb\n#define mmODM1_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define mmODM1_OPTC_DATA_FORMAT_CONTROL                                                                0x1adc\n#define mmODM1_OPTC_DATA_FORMAT_CONTROL_BASE_IDX                                                       2\n#define mmODM1_OPTC_BYTES_PER_PIXEL                                                                    0x1add\n#define mmODM1_OPTC_BYTES_PER_PIXEL_BASE_IDX                                                           2\n#define mmODM1_OPTC_WIDTH_CONTROL                                                                      0x1ade\n#define mmODM1_OPTC_WIDTH_CONTROL_BASE_IDX                                                             2\n#define mmODM1_OPTC_INPUT_CLOCK_CONTROL                                                                0x1adf\n#define mmODM1_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define mmODM1_OPTC_MEMORY_CONFIG                                                                      0x1ae0\n#define mmODM1_OPTC_MEMORY_CONFIG_BASE_IDX                                                             2\n#define mmODM1_OPTC_INPUT_SPARE_REGISTER                                                               0x1ae1\n#define mmODM1_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define mmOTG0_OTG_H_TOTAL                                                                             0x1b2a\n#define mmOTG0_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define mmOTG0_OTG_H_BLANK_START_END                                                                   0x1b2b\n#define mmOTG0_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG0_OTG_H_SYNC_A                                                                            0x1b2c\n#define mmOTG0_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG0_OTG_H_SYNC_A_CNTL                                                                       0x1b2d\n#define mmOTG0_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG0_OTG_H_TIMING_CNTL                                                                       0x1b2e\n#define mmOTG0_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define mmOTG0_OTG_V_TOTAL                                                                             0x1b2f\n#define mmOTG0_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define mmOTG0_OTG_V_TOTAL_MIN                                                                         0x1b30\n#define mmOTG0_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define mmOTG0_OTG_V_TOTAL_MAX                                                                         0x1b31\n#define mmOTG0_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define mmOTG0_OTG_V_TOTAL_MID                                                                         0x1b32\n#define mmOTG0_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define mmOTG0_OTG_V_TOTAL_CONTROL                                                                     0x1b33\n#define mmOTG0_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define mmOTG0_OTG_V_TOTAL_INT_STATUS                                                                  0x1b34\n#define mmOTG0_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define mmOTG0_OTG_VSYNC_NOM_INT_STATUS                                                                0x1b35\n#define mmOTG0_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define mmOTG0_OTG_V_BLANK_START_END                                                                   0x1b36\n#define mmOTG0_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG0_OTG_V_SYNC_A                                                                            0x1b37\n#define mmOTG0_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG0_OTG_V_SYNC_A_CNTL                                                                       0x1b38\n#define mmOTG0_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG0_OTG_TRIGA_CNTL                                                                          0x1b39\n#define mmOTG0_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define mmOTG0_OTG_TRIGA_MANUAL_TRIG                                                                   0x1b3a\n#define mmOTG0_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG0_OTG_TRIGB_CNTL                                                                          0x1b3b\n#define mmOTG0_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define mmOTG0_OTG_TRIGB_MANUAL_TRIG                                                                   0x1b3c\n#define mmOTG0_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG0_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1b3d\n#define mmOTG0_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define mmOTG0_OTG_FLOW_CONTROL                                                                        0x1b3e\n#define mmOTG0_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define mmOTG0_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1b3f\n#define mmOTG0_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define mmOTG0_OTG_CONTROL                                                                             0x1b41\n#define mmOTG0_OTG_CONTROL_BASE_IDX                                                                    2\n#define mmOTG0_OTG_INTERLACE_CONTROL                                                                   0x1b44\n#define mmOTG0_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define mmOTG0_OTG_INTERLACE_STATUS                                                                    0x1b45\n#define mmOTG0_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define mmOTG0_OTG_PIXEL_DATA_READBACK0                                                                0x1b47\n#define mmOTG0_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define mmOTG0_OTG_PIXEL_DATA_READBACK1                                                                0x1b48\n#define mmOTG0_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define mmOTG0_OTG_STATUS                                                                              0x1b49\n#define mmOTG0_OTG_STATUS_BASE_IDX                                                                     2\n#define mmOTG0_OTG_STATUS_POSITION                                                                     0x1b4a\n#define mmOTG0_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define mmOTG0_OTG_NOM_VERT_POSITION                                                                   0x1b4b\n#define mmOTG0_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define mmOTG0_OTG_STATUS_FRAME_COUNT                                                                  0x1b4c\n#define mmOTG0_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define mmOTG0_OTG_STATUS_VF_COUNT                                                                     0x1b4d\n#define mmOTG0_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define mmOTG0_OTG_STATUS_HV_COUNT                                                                     0x1b4e\n#define mmOTG0_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define mmOTG0_OTG_COUNT_CONTROL                                                                       0x1b4f\n#define mmOTG0_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define mmOTG0_OTG_COUNT_RESET                                                                         0x1b50\n#define mmOTG0_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define mmOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1b51\n#define mmOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define mmOTG0_OTG_VERT_SYNC_CONTROL                                                                   0x1b52\n#define mmOTG0_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define mmOTG0_OTG_STEREO_STATUS                                                                       0x1b53\n#define mmOTG0_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define mmOTG0_OTG_STEREO_CONTROL                                                                      0x1b54\n#define mmOTG0_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmOTG0_OTG_SNAPSHOT_STATUS                                                                     0x1b55\n#define mmOTG0_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define mmOTG0_OTG_SNAPSHOT_CONTROL                                                                    0x1b56\n#define mmOTG0_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define mmOTG0_OTG_SNAPSHOT_POSITION                                                                   0x1b57\n#define mmOTG0_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define mmOTG0_OTG_SNAPSHOT_FRAME                                                                      0x1b58\n#define mmOTG0_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define mmOTG0_OTG_INTERRUPT_CONTROL                                                                   0x1b59\n#define mmOTG0_OTG_INTERRUPT_CONTROL_BASE_IDX                                                          2\n#define mmOTG0_OTG_UPDATE_LOCK                                                                         0x1b5a\n#define mmOTG0_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define mmOTG0_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1b5b\n#define mmOTG0_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define mmOTG0_OTG_MASTER_EN                                                                           0x1b5c\n#define mmOTG0_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define mmOTG0_OTG_BLANK_DATA_COLOR                                                                    0x1b5e\n#define mmOTG0_OTG_BLANK_DATA_COLOR_BASE_IDX                                                           2\n#define mmOTG0_OTG_BLANK_DATA_COLOR_EXT                                                                0x1b5f\n#define mmOTG0_OTG_BLANK_DATA_COLOR_EXT_BASE_IDX                                                       2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1b62\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1b63\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1b64\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1b65\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1b66\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1b67\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define mmOTG0_OTG_CRC_CNTL                                                                            0x1b68\n#define mmOTG0_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define mmOTG0_OTG_CRC_CNTL2                                                                           0x1b69\n#define mmOTG0_OTG_CRC_CNTL2_BASE_IDX                                                                  2\n#define mmOTG0_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1b6a\n#define mmOTG0_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1b6b\n#define mmOTG0_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1b6c\n#define mmOTG0_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1b6d\n#define mmOTG0_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_DATA_RG                                                                        0x1b6e\n#define mmOTG0_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define mmOTG0_OTG_CRC0_DATA_B                                                                         0x1b6f\n#define mmOTG0_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define mmOTG0_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1b70\n#define mmOTG0_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1b71\n#define mmOTG0_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1b72\n#define mmOTG0_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1b73\n#define mmOTG0_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_DATA_RG                                                                        0x1b74\n#define mmOTG0_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define mmOTG0_OTG_CRC1_DATA_B                                                                         0x1b75\n#define mmOTG0_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define mmOTG0_OTG_CRC2_DATA_RG                                                                        0x1b76\n#define mmOTG0_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define mmOTG0_OTG_CRC2_DATA_B                                                                         0x1b77\n#define mmOTG0_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define mmOTG0_OTG_CRC3_DATA_RG                                                                        0x1b78\n#define mmOTG0_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define mmOTG0_OTG_CRC3_DATA_B                                                                         0x1b79\n#define mmOTG0_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define mmOTG0_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1b7a\n#define mmOTG0_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1b7b\n#define mmOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmOTG0_OTG_STATIC_SCREEN_CONTROL                                                               0x1b82\n#define mmOTG0_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define mmOTG0_OTG_3D_STRUCTURE_CONTROL                                                                0x1b83\n#define mmOTG0_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define mmOTG0_OTG_GSL_VSYNC_GAP                                                                       0x1b84\n#define mmOTG0_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define mmOTG0_OTG_MASTER_UPDATE_MODE                                                                  0x1b85\n#define mmOTG0_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define mmOTG0_OTG_CLOCK_CONTROL                                                                       0x1b86\n#define mmOTG0_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define mmOTG0_OTG_VSTARTUP_PARAM                                                                      0x1b87\n#define mmOTG0_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define mmOTG0_OTG_VUPDATE_PARAM                                                                       0x1b88\n#define mmOTG0_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define mmOTG0_OTG_VREADY_PARAM                                                                        0x1b89\n#define mmOTG0_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define mmOTG0_OTG_GLOBAL_SYNC_STATUS                                                                  0x1b8a\n#define mmOTG0_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define mmOTG0_OTG_MASTER_UPDATE_LOCK                                                                  0x1b8b\n#define mmOTG0_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define mmOTG0_OTG_GSL_CONTROL                                                                         0x1b8c\n#define mmOTG0_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define mmOTG0_OTG_GSL_WINDOW_X                                                                        0x1b8d\n#define mmOTG0_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define mmOTG0_OTG_GSL_WINDOW_Y                                                                        0x1b8e\n#define mmOTG0_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define mmOTG0_OTG_VUPDATE_KEEPOUT                                                                     0x1b8f\n#define mmOTG0_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL0                                                                     0x1b90\n#define mmOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL1                                                                     0x1b91\n#define mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL2                                                                     0x1b92\n#define mmOTG0_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL3                                                                     0x1b93\n#define mmOTG0_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL4                                                                     0x1b94\n#define mmOTG0_OTG_GLOBAL_CONTROL4_BASE_IDX                                                            2\n#define mmOTG0_OTG_TRIG_MANUAL_CONTROL                                                                 0x1b95\n#define mmOTG0_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define mmOTG0_OTG_MANUAL_FLOW_CONTROL                                                                 0x1b96\n#define mmOTG0_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define mmOTG0_OTG_DRR_TIMING_INT_STATUS                                                               0x1b97\n#define mmOTG0_OTG_DRR_TIMING_INT_STATUS_BASE_IDX                                                      2\n#define mmOTG0_OTG_DRR_V_TOTAL_REACH_RANGE                                                             0x1b98\n#define mmOTG0_OTG_DRR_V_TOTAL_REACH_RANGE_BASE_IDX                                                    2\n#define mmOTG0_OTG_DRR_V_TOTAL_CHANGE                                                                  0x1b99\n#define mmOTG0_OTG_DRR_V_TOTAL_CHANGE_BASE_IDX                                                         2\n#define mmOTG0_OTG_DRR_TRIGGER_WINDOW                                                                  0x1b9a\n#define mmOTG0_OTG_DRR_TRIGGER_WINDOW_BASE_IDX                                                         2\n#define mmOTG0_OTG_DRR_CONTROL                                                                         0x1b9b\n#define mmOTG0_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define mmOTG0_OTG_M_CONST_DTO0                                                                        0x1b9c\n#define mmOTG0_OTG_M_CONST_DTO0_BASE_IDX                                                               2\n#define mmOTG0_OTG_M_CONST_DTO1                                                                        0x1b9d\n#define mmOTG0_OTG_M_CONST_DTO1_BASE_IDX                                                               2\n#define mmOTG0_OTG_REQUEST_CONTROL                                                                     0x1b9e\n#define mmOTG0_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define mmOTG0_OTG_DSC_START_POSITION                                                                  0x1b9f\n#define mmOTG0_OTG_DSC_START_POSITION_BASE_IDX                                                         2\n#define mmOTG0_OTG_PIPE_UPDATE_STATUS                                                                  0x1ba0\n#define mmOTG0_OTG_PIPE_UPDATE_STATUS_BASE_IDX                                                         2\n#define mmOTG0_OTG_SPARE_REGISTER                                                                      0x1ba2\n#define mmOTG0_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define mmOTG1_OTG_H_TOTAL                                                                             0x1baa\n#define mmOTG1_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define mmOTG1_OTG_H_BLANK_START_END                                                                   0x1bab\n#define mmOTG1_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG1_OTG_H_SYNC_A                                                                            0x1bac\n#define mmOTG1_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG1_OTG_H_SYNC_A_CNTL                                                                       0x1bad\n#define mmOTG1_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG1_OTG_H_TIMING_CNTL                                                                       0x1bae\n#define mmOTG1_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define mmOTG1_OTG_V_TOTAL                                                                             0x1baf\n#define mmOTG1_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define mmOTG1_OTG_V_TOTAL_MIN                                                                         0x1bb0\n#define mmOTG1_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define mmOTG1_OTG_V_TOTAL_MAX                                                                         0x1bb1\n#define mmOTG1_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define mmOTG1_OTG_V_TOTAL_MID                                                                         0x1bb2\n#define mmOTG1_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define mmOTG1_OTG_V_TOTAL_CONTROL                                                                     0x1bb3\n#define mmOTG1_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define mmOTG1_OTG_V_TOTAL_INT_STATUS                                                                  0x1bb4\n#define mmOTG1_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define mmOTG1_OTG_VSYNC_NOM_INT_STATUS                                                                0x1bb5\n#define mmOTG1_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define mmOTG1_OTG_V_BLANK_START_END                                                                   0x1bb6\n#define mmOTG1_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG1_OTG_V_SYNC_A                                                                            0x1bb7\n#define mmOTG1_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG1_OTG_V_SYNC_A_CNTL                                                                       0x1bb8\n#define mmOTG1_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG1_OTG_TRIGA_CNTL                                                                          0x1bb9\n#define mmOTG1_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define mmOTG1_OTG_TRIGA_MANUAL_TRIG                                                                   0x1bba\n#define mmOTG1_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG1_OTG_TRIGB_CNTL                                                                          0x1bbb\n#define mmOTG1_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define mmOTG1_OTG_TRIGB_MANUAL_TRIG                                                                   0x1bbc\n#define mmOTG1_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG1_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1bbd\n#define mmOTG1_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define mmOTG1_OTG_FLOW_CONTROL                                                                        0x1bbe\n#define mmOTG1_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define mmOTG1_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1bbf\n#define mmOTG1_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define mmOTG1_OTG_CONTROL                                                                             0x1bc1\n#define mmOTG1_OTG_CONTROL_BASE_IDX                                                                    2\n#define mmOTG1_OTG_INTERLACE_CONTROL                                                                   0x1bc4\n#define mmOTG1_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define mmOTG1_OTG_INTERLACE_STATUS                                                                    0x1bc5\n#define mmOTG1_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define mmOTG1_OTG_PIXEL_DATA_READBACK0                                                                0x1bc7\n#define mmOTG1_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define mmOTG1_OTG_PIXEL_DATA_READBACK1                                                                0x1bc8\n#define mmOTG1_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define mmOTG1_OTG_STATUS                                                                              0x1bc9\n#define mmOTG1_OTG_STATUS_BASE_IDX                                                                     2\n#define mmOTG1_OTG_STATUS_POSITION                                                                     0x1bca\n#define mmOTG1_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define mmOTG1_OTG_NOM_VERT_POSITION                                                                   0x1bcb\n#define mmOTG1_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define mmOTG1_OTG_STATUS_FRAME_COUNT                                                                  0x1bcc\n#define mmOTG1_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define mmOTG1_OTG_STATUS_VF_COUNT                                                                     0x1bcd\n#define mmOTG1_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define mmOTG1_OTG_STATUS_HV_COUNT                                                                     0x1bce\n#define mmOTG1_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define mmOTG1_OTG_COUNT_CONTROL                                                                       0x1bcf\n#define mmOTG1_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define mmOTG1_OTG_COUNT_RESET                                                                         0x1bd0\n#define mmOTG1_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define mmOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1bd1\n#define mmOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define mmOTG1_OTG_VERT_SYNC_CONTROL                                                                   0x1bd2\n#define mmOTG1_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define mmOTG1_OTG_STEREO_STATUS                                                                       0x1bd3\n#define mmOTG1_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define mmOTG1_OTG_STEREO_CONTROL                                                                      0x1bd4\n#define mmOTG1_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmOTG1_OTG_SNAPSHOT_STATUS                                                                     0x1bd5\n#define mmOTG1_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define mmOTG1_OTG_SNAPSHOT_CONTROL                                                                    0x1bd6\n#define mmOTG1_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define mmOTG1_OTG_SNAPSHOT_POSITION                                                                   0x1bd7\n#define mmOTG1_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define mmOTG1_OTG_SNAPSHOT_FRAME                                                                      0x1bd8\n#define mmOTG1_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define mmOTG1_OTG_INTERRUPT_CONTROL                                                                   0x1bd9\n#define mmOTG1_OTG_INTERRUPT_CONTROL_BASE_IDX                                                          2\n#define mmOTG1_OTG_UPDATE_LOCK                                                                         0x1bda\n#define mmOTG1_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define mmOTG1_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1bdb\n#define mmOTG1_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define mmOTG1_OTG_MASTER_EN                                                                           0x1bdc\n#define mmOTG1_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define mmOTG1_OTG_BLANK_DATA_COLOR                                                                    0x1bde\n#define mmOTG1_OTG_BLANK_DATA_COLOR_BASE_IDX                                                           2\n#define mmOTG1_OTG_BLANK_DATA_COLOR_EXT                                                                0x1bdf\n#define mmOTG1_OTG_BLANK_DATA_COLOR_EXT_BASE_IDX                                                       2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1be2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1be3\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1be4\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1be5\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1be6\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1be7\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define mmOTG1_OTG_CRC_CNTL                                                                            0x1be8\n#define mmOTG1_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define mmOTG1_OTG_CRC_CNTL2                                                                           0x1be9\n#define mmOTG1_OTG_CRC_CNTL2_BASE_IDX                                                                  2\n#define mmOTG1_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1bea\n#define mmOTG1_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1beb\n#define mmOTG1_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1bec\n#define mmOTG1_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1bed\n#define mmOTG1_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_DATA_RG                                                                        0x1bee\n#define mmOTG1_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define mmOTG1_OTG_CRC0_DATA_B                                                                         0x1bef\n#define mmOTG1_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define mmOTG1_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1bf0\n#define mmOTG1_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1bf1\n#define mmOTG1_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1bf2\n#define mmOTG1_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1bf3\n#define mmOTG1_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_DATA_RG                                                                        0x1bf4\n#define mmOTG1_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define mmOTG1_OTG_CRC1_DATA_B                                                                         0x1bf5\n#define mmOTG1_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define mmOTG1_OTG_CRC2_DATA_RG                                                                        0x1bf6\n#define mmOTG1_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define mmOTG1_OTG_CRC2_DATA_B                                                                         0x1bf7\n#define mmOTG1_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define mmOTG1_OTG_CRC3_DATA_RG                                                                        0x1bf8\n#define mmOTG1_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define mmOTG1_OTG_CRC3_DATA_B                                                                         0x1bf9\n#define mmOTG1_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define mmOTG1_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1bfa\n#define mmOTG1_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1bfb\n#define mmOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmOTG1_OTG_STATIC_SCREEN_CONTROL                                                               0x1c02\n#define mmOTG1_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define mmOTG1_OTG_3D_STRUCTURE_CONTROL                                                                0x1c03\n#define mmOTG1_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define mmOTG1_OTG_GSL_VSYNC_GAP                                                                       0x1c04\n#define mmOTG1_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define mmOTG1_OTG_MASTER_UPDATE_MODE                                                                  0x1c05\n#define mmOTG1_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define mmOTG1_OTG_CLOCK_CONTROL                                                                       0x1c06\n#define mmOTG1_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define mmOTG1_OTG_VSTARTUP_PARAM                                                                      0x1c07\n#define mmOTG1_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define mmOTG1_OTG_VUPDATE_PARAM                                                                       0x1c08\n#define mmOTG1_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define mmOTG1_OTG_VREADY_PARAM                                                                        0x1c09\n#define mmOTG1_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define mmOTG1_OTG_GLOBAL_SYNC_STATUS                                                                  0x1c0a\n#define mmOTG1_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define mmOTG1_OTG_MASTER_UPDATE_LOCK                                                                  0x1c0b\n#define mmOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define mmOTG1_OTG_GSL_CONTROL                                                                         0x1c0c\n#define mmOTG1_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define mmOTG1_OTG_GSL_WINDOW_X                                                                        0x1c0d\n#define mmOTG1_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define mmOTG1_OTG_GSL_WINDOW_Y                                                                        0x1c0e\n#define mmOTG1_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define mmOTG1_OTG_VUPDATE_KEEPOUT                                                                     0x1c0f\n#define mmOTG1_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL0                                                                     0x1c10\n#define mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL1                                                                     0x1c11\n#define mmOTG1_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL2                                                                     0x1c12\n#define mmOTG1_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL3                                                                     0x1c13\n#define mmOTG1_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL4                                                                     0x1c14\n#define mmOTG1_OTG_GLOBAL_CONTROL4_BASE_IDX                                                            2\n#define mmOTG1_OTG_TRIG_MANUAL_CONTROL                                                                 0x1c15\n#define mmOTG1_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define mmOTG1_OTG_MANUAL_FLOW_CONTROL                                                                 0x1c16\n#define mmOTG1_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define mmOTG1_OTG_DRR_TIMING_INT_STATUS                                                               0x1c17\n#define mmOTG1_OTG_DRR_TIMING_INT_STATUS_BASE_IDX                                                      2\n#define mmOTG1_OTG_DRR_V_TOTAL_REACH_RANGE                                                             0x1c18\n#define mmOTG1_OTG_DRR_V_TOTAL_REACH_RANGE_BASE_IDX                                                    2\n#define mmOTG1_OTG_DRR_V_TOTAL_CHANGE                                                                  0x1c19\n#define mmOTG1_OTG_DRR_V_TOTAL_CHANGE_BASE_IDX                                                         2\n#define mmOTG1_OTG_DRR_TRIGGER_WINDOW                                                                  0x1c1a\n#define mmOTG1_OTG_DRR_TRIGGER_WINDOW_BASE_IDX                                                         2\n#define mmOTG1_OTG_DRR_CONTROL                                                                         0x1c1b\n#define mmOTG1_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define mmOTG1_OTG_M_CONST_DTO0                                                                        0x1c1c\n#define mmOTG1_OTG_M_CONST_DTO0_BASE_IDX                                                               2\n#define mmOTG1_OTG_M_CONST_DTO1                                                                        0x1c1d\n#define mmOTG1_OTG_M_CONST_DTO1_BASE_IDX                                                               2\n#define mmOTG1_OTG_REQUEST_CONTROL                                                                     0x1c1e\n#define mmOTG1_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define mmOTG1_OTG_DSC_START_POSITION                                                                  0x1c1f\n#define mmOTG1_OTG_DSC_START_POSITION_BASE_IDX                                                         2\n#define mmOTG1_OTG_PIPE_UPDATE_STATUS                                                                  0x1c20\n#define mmOTG1_OTG_PIPE_UPDATE_STATUS_BASE_IDX                                                         2\n#define mmOTG1_OTG_SPARE_REGISTER                                                                      0x1c22\n#define mmOTG1_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define mmDWB_SOURCE_SELECT                                                                            0x1e2a\n#define mmDWB_SOURCE_SELECT_BASE_IDX                                                                   2\n#define mmGSL_SOURCE_SELECT                                                                            0x1e2b\n#define mmGSL_SOURCE_SELECT_BASE_IDX                                                                   2\n#define mmOPTC_CLOCK_CONTROL                                                                           0x1e2c\n#define mmOPTC_CLOCK_CONTROL_BASE_IDX                                                                  2\n#define mmODM_MEM_PWR_CTRL                                                                             0x1e2d\n#define mmODM_MEM_PWR_CTRL_BASE_IDX                                                                    2\n#define mmODM_MEM_PWR_CTRL2                                                                            0x1e2e\n#define mmODM_MEM_PWR_CTRL2_BASE_IDX                                                                   2\n#define mmODM_MEM_PWR_CTRL3                                                                            0x1e2f\n#define mmODM_MEM_PWR_CTRL3_BASE_IDX                                                                   2\n#define mmODM_MEM_PWR_STATUS                                                                           0x1e30\n#define mmODM_MEM_PWR_STATUS_BASE_IDX                                                                  2\n#define mmOPTC_MISC_SPARE_REGISTER                                                                     0x1e31\n#define mmOPTC_MISC_SPARE_REGISTER_BASE_IDX                                                            2\n\n\n\n\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL                                                                0x1e6a\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL2                                                               0x1e6b\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON10_PERFCOUNTER_STATE                                                               0x1e6c\n#define mmDC_PERFMON10_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON10_PERFMON_CNTL                                                                    0x1e6d\n#define mmDC_PERFMON10_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON10_PERFMON_CNTL2                                                                   0x1e6e\n#define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC                                                         0x1e6f\n#define mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON10_PERFMON_CVALUE_LOW                                                              0x1e70\n#define mmDC_PERFMON10_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON10_PERFMON_HI                                                                      0x1e71\n#define mmDC_PERFMON10_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON10_PERFMON_LOW                                                                     0x1e72\n#define mmDC_PERFMON10_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDC_I2C_CONTROL                                                                               0x1e98\n#define mmDC_I2C_CONTROL_BASE_IDX                                                                      2\n#define mmDC_I2C_ARBITRATION                                                                           0x1e99\n#define mmDC_I2C_ARBITRATION_BASE_IDX                                                                  2\n#define mmDC_I2C_INTERRUPT_CONTROL                                                                     0x1e9a\n#define mmDC_I2C_INTERRUPT_CONTROL_BASE_IDX                                                            2\n#define mmDC_I2C_SW_STATUS                                                                             0x1e9b\n#define mmDC_I2C_SW_STATUS_BASE_IDX                                                                    2\n#define mmDC_I2C_DDC1_HW_STATUS                                                                        0x1e9c\n#define mmDC_I2C_DDC1_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC2_HW_STATUS                                                                        0x1e9d\n#define mmDC_I2C_DDC2_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC1_SPEED                                                                            0x1ea2\n#define mmDC_I2C_DDC1_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC1_SETUP                                                                            0x1ea3\n#define mmDC_I2C_DDC1_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC2_SPEED                                                                            0x1ea4\n#define mmDC_I2C_DDC2_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC2_SETUP                                                                            0x1ea5\n#define mmDC_I2C_DDC2_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_TRANSACTION0                                                                          0x1eae\n#define mmDC_I2C_TRANSACTION0_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION1                                                                          0x1eaf\n#define mmDC_I2C_TRANSACTION1_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION2                                                                          0x1eb0\n#define mmDC_I2C_TRANSACTION2_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION3                                                                          0x1eb1\n#define mmDC_I2C_TRANSACTION3_BASE_IDX                                                                 2\n#define mmDC_I2C_DATA                                                                                  0x1eb2\n#define mmDC_I2C_DATA_BASE_IDX                                                                         2\n#define mmDC_I2C_EDID_DETECT_CTRL                                                                      0x1eb6\n#define mmDC_I2C_EDID_DETECT_CTRL_BASE_IDX                                                             2\n#define mmDC_I2C_READ_REQUEST_INTERRUPT                                                                0x1eb7\n#define mmDC_I2C_READ_REQUEST_INTERRUPT_BASE_IDX                                                       2\n\n\n\n\n#define mmDIO_SCRATCH0                                                                                 0x1eca\n#define mmDIO_SCRATCH0_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH1                                                                                 0x1ecb\n#define mmDIO_SCRATCH1_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH2                                                                                 0x1ecc\n#define mmDIO_SCRATCH2_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH3                                                                                 0x1ecd\n#define mmDIO_SCRATCH3_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH4                                                                                 0x1ece\n#define mmDIO_SCRATCH4_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH5                                                                                 0x1ecf\n#define mmDIO_SCRATCH5_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH6                                                                                 0x1ed0\n#define mmDIO_SCRATCH6_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH7                                                                                 0x1ed1\n#define mmDIO_SCRATCH7_BASE_IDX                                                                        2\n#define mmDIO_MEM_PWR_STATUS                                                                           0x1edd\n#define mmDIO_MEM_PWR_STATUS_BASE_IDX                                                                  2\n#define mmDIO_MEM_PWR_CTRL                                                                             0x1ede\n#define mmDIO_MEM_PWR_CTRL_BASE_IDX                                                                    2\n#define mmDIO_MEM_PWR_CTRL2                                                                            0x1edf\n#define mmDIO_MEM_PWR_CTRL2_BASE_IDX                                                                   2\n#define mmDIO_CLK_CNTL                                                                                 0x1ee0\n#define mmDIO_CLK_CNTL_BASE_IDX                                                                        2\n#define mmDIO_POWER_MANAGEMENT_CNTL                                                                    0x1ee4\n#define mmDIO_POWER_MANAGEMENT_CNTL_BASE_IDX                                                           2\n#define mmDIG_SOFT_RESET                                                                               0x1eee\n#define mmDIG_SOFT_RESET_BASE_IDX                                                                      2\n#define mmDIO_CLK_CNTL2                                                                                0x1ef2\n#define mmDIO_CLK_CNTL2_BASE_IDX                                                                       2\n#define mmDIO_CLK_CNTL3                                                                                0x1ef3\n#define mmDIO_CLK_CNTL3_BASE_IDX                                                                       2\n#define mmDIO_HDMI_RXSTATUS_TIMER_CONTROL                                                              0x1eff\n#define mmDIO_HDMI_RXSTATUS_TIMER_CONTROL_BASE_IDX                                                     2\n#define mmDIO_GENERIC_INTERRUPT_MESSAGE                                                                0x1f02\n#define mmDIO_GENERIC_INTERRUPT_MESSAGE_BASE_IDX                                                       2\n#define mmDIO_GENERIC_INTERRUPT_CLEAR                                                                  0x1f03\n#define mmDIO_GENERIC_INTERRUPT_CLEAR_BASE_IDX                                                         2\n\n\n\n\n#define mmHPD0_DC_HPD_INT_STATUS                                                                       0x1f14\n#define mmHPD0_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD0_DC_HPD_INT_CONTROL                                                                      0x1f15\n#define mmHPD0_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD0_DC_HPD_CONTROL                                                                          0x1f16\n#define mmHPD0_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD0_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f17\n#define mmHPD0_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD0_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f18\n#define mmHPD0_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD1_DC_HPD_INT_STATUS                                                                       0x1f1c\n#define mmHPD1_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD1_DC_HPD_INT_CONTROL                                                                      0x1f1d\n#define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD1_DC_HPD_CONTROL                                                                          0x1f1e\n#define mmHPD1_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD1_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f1f\n#define mmHPD1_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD1_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f20\n#define mmHPD1_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL                                                                0x1f44\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL2                                                               0x1f45\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON11_PERFCOUNTER_STATE                                                               0x1f46\n#define mmDC_PERFMON11_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON11_PERFMON_CNTL                                                                    0x1f47\n#define mmDC_PERFMON11_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON11_PERFMON_CNTL2                                                                   0x1f48\n#define mmDC_PERFMON11_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC                                                         0x1f49\n#define mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON11_PERFMON_CVALUE_LOW                                                              0x1f4a\n#define mmDC_PERFMON11_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON11_PERFMON_HI                                                                      0x1f4b\n#define mmDC_PERFMON11_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON11_PERFMON_LOW                                                                     0x1f4c\n#define mmDC_PERFMON11_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDP_AUX0_AUX_CONTROL                                                                          0x1f50\n#define mmDP_AUX0_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_SW_CONTROL                                                                       0x1f51\n#define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX0_AUX_ARB_CONTROL                                                                      0x1f52\n#define mmDP_AUX0_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX0_AUX_INTERRUPT_CONTROL                                                                0x1f53\n#define mmDP_AUX0_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX0_AUX_SW_STATUS                                                                        0x1f54\n#define mmDP_AUX0_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX0_AUX_LS_STATUS                                                                        0x1f55\n#define mmDP_AUX0_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX0_AUX_SW_DATA                                                                          0x1f56\n#define mmDP_AUX0_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_LS_DATA                                                                          0x1f57\n#define mmDP_AUX0_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL                                                              0x1f58\n#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX0_AUX_DPHY_TX_CONTROL                                                                  0x1f59\n#define mmDP_AUX0_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0                                                                 0x1f5a\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1                                                                 0x1f5b\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX0_AUX_DPHY_TX_STATUS                                                                   0x1f5c\n#define mmDP_AUX0_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX0_AUX_DPHY_RX_STATUS                                                                   0x1f5d\n#define mmDP_AUX0_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROL                                                                 0x1f5e\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROL_BASE_IDX                                                        2\n#define mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1f5f\n#define mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1f60\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX0_AUX_GTC_SYNC_STATUS                                                                  0x1f61\n#define mmDP_AUX0_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n#define mmDP_AUX0_AUX_PHY_WAKE_CNTL                                                                    0x1f66\n#define mmDP_AUX0_AUX_PHY_WAKE_CNTL_BASE_IDX                                                           2\n\n\n\n\n#define mmDP_AUX1_AUX_CONTROL                                                                          0x1f6c\n#define mmDP_AUX1_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_SW_CONTROL                                                                       0x1f6d\n#define mmDP_AUX1_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX1_AUX_ARB_CONTROL                                                                      0x1f6e\n#define mmDP_AUX1_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX1_AUX_INTERRUPT_CONTROL                                                                0x1f6f\n#define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX1_AUX_SW_STATUS                                                                        0x1f70\n#define mmDP_AUX1_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX1_AUX_LS_STATUS                                                                        0x1f71\n#define mmDP_AUX1_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX1_AUX_SW_DATA                                                                          0x1f72\n#define mmDP_AUX1_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_LS_DATA                                                                          0x1f73\n#define mmDP_AUX1_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL                                                              0x1f74\n#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX1_AUX_DPHY_TX_CONTROL                                                                  0x1f75\n#define mmDP_AUX1_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0                                                                 0x1f76\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1                                                                 0x1f77\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX1_AUX_DPHY_TX_STATUS                                                                   0x1f78\n#define mmDP_AUX1_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX1_AUX_DPHY_RX_STATUS                                                                   0x1f79\n#define mmDP_AUX1_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROL                                                                 0x1f7a\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROL_BASE_IDX                                                        2\n#define mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1f7b\n#define mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1f7c\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX1_AUX_GTC_SYNC_STATUS                                                                  0x1f7d\n#define mmDP_AUX1_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n#define mmDP_AUX1_AUX_PHY_WAKE_CNTL                                                                    0x1f82\n#define mmDP_AUX1_AUX_PHY_WAKE_CNTL_BASE_IDX                                                           2\n\n\n\n\n#define mmVPG0_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x2068\n#define mmVPG0_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 2\n#define mmVPG0_VPG_GENERIC_PACKET_DATA                                                                 0x2069\n#define mmVPG0_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        2\n#define mmVPG0_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x206a\n#define mmVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      2\n#define mmVPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x206b\n#define mmVPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  2\n#define mmVPG0_VPG_GENERIC_STATUS                                                                      0x206c\n#define mmVPG0_VPG_GENERIC_STATUS_BASE_IDX                                                             2\n#define mmVPG0_VPG_MEM_PWR                                                                             0x206d\n#define mmVPG0_VPG_MEM_PWR_BASE_IDX                                                                    2\n#define mmVPG0_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x206e\n#define mmVPG0_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        2\n#define mmVPG0_VPG_ISRC1_2_DATA                                                                        0x206f\n#define mmVPG0_VPG_ISRC1_2_DATA_BASE_IDX                                                               2\n#define mmVPG0_VPG_MPEG_INFO0                                                                          0x2070\n#define mmVPG0_VPG_MPEG_INFO0_BASE_IDX                                                                 2\n#define mmVPG0_VPG_MPEG_INFO1                                                                          0x2071\n#define mmVPG0_VPG_MPEG_INFO1_BASE_IDX                                                                 2\n\n\n\n\n#define mmAFMT0_AFMT_VBI_PACKET_CONTROL                                                                0x2074\n#define mmAFMT0_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                       2\n#define mmAFMT0_AFMT_AUDIO_PACKET_CONTROL2                                                             0x2075\n#define mmAFMT0_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                    2\n#define mmAFMT0_AFMT_AUDIO_INFO0                                                                       0x2076\n#define mmAFMT0_AFMT_AUDIO_INFO0_BASE_IDX                                                              2\n#define mmAFMT0_AFMT_AUDIO_INFO1                                                                       0x2077\n#define mmAFMT0_AFMT_AUDIO_INFO1_BASE_IDX                                                              2\n#define mmAFMT0_AFMT_60958_0                                                                           0x2078\n#define mmAFMT0_AFMT_60958_0_BASE_IDX                                                                  2\n#define mmAFMT0_AFMT_60958_1                                                                           0x2079\n#define mmAFMT0_AFMT_60958_1_BASE_IDX                                                                  2\n#define mmAFMT0_AFMT_AUDIO_CRC_CONTROL                                                                 0x207a\n#define mmAFMT0_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                        2\n#define mmAFMT0_AFMT_RAMP_CONTROL0                                                                     0x207b\n#define mmAFMT0_AFMT_RAMP_CONTROL0_BASE_IDX                                                            2\n#define mmAFMT0_AFMT_RAMP_CONTROL1                                                                     0x207c\n#define mmAFMT0_AFMT_RAMP_CONTROL1_BASE_IDX                                                            2\n#define mmAFMT0_AFMT_RAMP_CONTROL2                                                                     0x207d\n#define mmAFMT0_AFMT_RAMP_CONTROL2_BASE_IDX                                                            2\n#define mmAFMT0_AFMT_RAMP_CONTROL3                                                                     0x207e\n#define mmAFMT0_AFMT_RAMP_CONTROL3_BASE_IDX                                                            2\n#define mmAFMT0_AFMT_60958_2                                                                           0x207f\n#define mmAFMT0_AFMT_60958_2_BASE_IDX                                                                  2\n#define mmAFMT0_AFMT_AUDIO_CRC_RESULT                                                                  0x2080\n#define mmAFMT0_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                         2\n#define mmAFMT0_AFMT_STATUS                                                                            0x2081\n#define mmAFMT0_AFMT_STATUS_BASE_IDX                                                                   2\n#define mmAFMT0_AFMT_AUDIO_PACKET_CONTROL                                                              0x2082\n#define mmAFMT0_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                     2\n#define mmAFMT0_AFMT_INFOFRAME_CONTROL0                                                                0x2083\n#define mmAFMT0_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                       2\n#define mmAFMT0_AFMT_INTERRUPT_STATUS                                                                  0x2084\n#define mmAFMT0_AFMT_INTERRUPT_STATUS_BASE_IDX                                                         2\n#define mmAFMT0_AFMT_AUDIO_SRC_CONTROL                                                                 0x2085\n#define mmAFMT0_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                        2\n#define mmAFMT0_AFMT_MEM_PWR                                                                           0x2087\n#define mmAFMT0_AFMT_MEM_PWR_BASE_IDX                                                                  2\n\n\n\n\n#define mmDME0_DME_CONTROL                                                                             0x2089\n#define mmDME0_DME_CONTROL_BASE_IDX                                                                    2\n#define mmDME0_DME_MEMORY_CONTROL                                                                      0x208a\n#define mmDME0_DME_MEMORY_CONTROL_BASE_IDX                                                             2\n\n\n\n\n#define mmDIG0_DIG_FE_CNTL                                                                             0x208b\n#define mmDIG0_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG0_DIG_OUTPUT_CRC_CNTL                                                                     0x208c\n#define mmDIG0_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG0_DIG_OUTPUT_CRC_RESULT                                                                   0x208d\n#define mmDIG0_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG0_DIG_CLOCK_PATTERN                                                                       0x208e\n#define mmDIG0_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG0_DIG_TEST_PATTERN                                                                        0x208f\n#define mmDIG0_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG0_DIG_RANDOM_PATTERN_SEED                                                                 0x2090\n#define mmDIG0_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG0_DIG_FIFO_STATUS                                                                         0x2091\n#define mmDIG0_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG0_HDMI_METADATA_PACKET_CONTROL                                                            0x2092\n#define mmDIG0_HDMI_METADATA_PACKET_CONTROL_BASE_IDX                                                   2\n#define mmDIG0_HDMI_CONTROL                                                                            0x2093\n#define mmDIG0_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG0_HDMI_STATUS                                                                             0x2094\n#define mmDIG0_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL                                                               0x2095\n#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG0_HDMI_ACR_PACKET_CONTROL                                                                 0x2096\n#define mmDIG0_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_HDMI_VBI_PACKET_CONTROL                                                                 0x2097\n#define mmDIG0_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_HDMI_INFOFRAME_CONTROL0                                                                 0x2098\n#define mmDIG0_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG0_HDMI_INFOFRAME_CONTROL1                                                                 0x2099\n#define mmDIG0_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0                                                            0x209a\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL6                                                            0x209b\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL6_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL5                                                            0x209c\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GC                                                                                 0x209d\n#define mmDIG0_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1                                                            0x209e\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL2                                                            0x209f\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL3                                                            0x20a0\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL4                                                            0x20a1\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL7                                                            0x20a2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL7_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL8                                                            0x20a3\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL8_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL9                                                            0x20a4\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL9_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL10                                                           0x20a5\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL10_BASE_IDX                                                  2\n#define mmDIG0_HDMI_DB_CONTROL                                                                         0x20a6\n#define mmDIG0_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define mmDIG0_HDMI_ACR_32_0                                                                           0x20a7\n#define mmDIG0_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_32_1                                                                           0x20a8\n#define mmDIG0_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_44_0                                                                           0x20a9\n#define mmDIG0_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_44_1                                                                           0x20aa\n#define mmDIG0_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_48_0                                                                           0x20ab\n#define mmDIG0_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_48_1                                                                           0x20ac\n#define mmDIG0_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_STATUS_0                                                                       0x20ad\n#define mmDIG0_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG0_HDMI_ACR_STATUS_1                                                                       0x20ae\n#define mmDIG0_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG0_AFMT_CNTL                                                                               0x20af\n#define mmDIG0_AFMT_CNTL_BASE_IDX                                                                      2\n#define mmDIG0_DIG_BE_CNTL                                                                             0x20b0\n#define mmDIG0_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG0_DIG_BE_EN_CNTL                                                                          0x20b1\n#define mmDIG0_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG0_TMDS_CNTL                                                                               0x20d7\n#define mmDIG0_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG0_TMDS_CONTROL_CHAR                                                                       0x20d8\n#define mmDIG0_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG0_TMDS_CONTROL0_FEEDBACK                                                                  0x20d9\n#define mmDIG0_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL                                                                 0x20da\n#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x20db\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x20dc\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG0_TMDS_CTL_BITS                                                                           0x20de\n#define mmDIG0_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG0_TMDS_DCBALANCER_CONTROL                                                                 0x20df\n#define mmDIG0_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_TMDS_SYNC_DCBALANCE_CHAR                                                                0x20e0\n#define mmDIG0_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX                                                       2\n#define mmDIG0_TMDS_CTL0_1_GEN_CNTL                                                                    0x20e1\n#define mmDIG0_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG0_TMDS_CTL2_3_GEN_CNTL                                                                    0x20e2\n#define mmDIG0_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG0_DIG_VERSION                                                                             0x20e4\n#define mmDIG0_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG0_DIG_LANE_ENABLE                                                                         0x20e5\n#define mmDIG0_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG0_FORCE_DIG_DISABLE                                                                       0x20e6\n#define mmDIG0_FORCE_DIG_DISABLE_BASE_IDX                                                              2\n\n\n\n#define mmDP0_DP_LINK_CNTL                                                                             0x2108\n#define mmDP0_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP0_DP_PIXEL_FORMAT                                                                          0x2109\n#define mmDP0_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP0_DP_MSA_COLORIMETRY                                                                       0x210a\n#define mmDP0_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP0_DP_CONFIG                                                                                0x210b\n#define mmDP0_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP0_DP_VID_STREAM_CNTL                                                                       0x210c\n#define mmDP0_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_STEER_FIFO                                                                            0x210d\n#define mmDP0_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP0_DP_MSA_MISC                                                                              0x210e\n#define mmDP0_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP0_DP_DPHY_INTERNAL_CTRL                                                                    0x210f\n#define mmDP0_DP_DPHY_INTERNAL_CTRL_BASE_IDX                                                           2\n#define mmDP0_DP_VID_TIMING                                                                            0x2110\n#define mmDP0_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP0_DP_VID_N                                                                                 0x2111\n#define mmDP0_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP0_DP_VID_M                                                                                 0x2112\n#define mmDP0_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP0_DP_LINK_FRAMING_CNTL                                                                     0x2113\n#define mmDP0_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP0_DP_HBR2_EYE_PATTERN                                                                      0x2114\n#define mmDP0_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP0_DP_VID_MSA_VBID                                                                          0x2115\n#define mmDP0_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP0_DP_VID_INTERRUPT_CNTL                                                                    0x2116\n#define mmDP0_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP0_DP_DPHY_CNTL                                                                             0x2117\n#define mmDP0_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2118\n#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP0_DP_DPHY_SYM0                                                                             0x2119\n#define mmDP0_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_SYM1                                                                             0x211a\n#define mmDP0_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_SYM2                                                                             0x211b\n#define mmDP0_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_8B10B_CNTL                                                                       0x211c\n#define mmDP0_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_PRBS_CNTL                                                                        0x211d\n#define mmDP0_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP0_DP_DPHY_SCRAM_CNTL                                                                       0x211e\n#define mmDP0_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_CRC_EN                                                                           0x211f\n#define mmDP0_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP0_DP_DPHY_CRC_CNTL                                                                         0x2120\n#define mmDP0_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_DPHY_CRC_RESULT                                                                       0x2121\n#define mmDP0_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_CRC_MST_CNTL                                                                     0x2122\n#define mmDP0_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP0_DP_DPHY_CRC_MST_STATUS                                                                   0x2123\n#define mmDP0_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP0_DP_DPHY_FAST_TRAINING                                                                    0x2124\n#define mmDP0_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2125\n#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP0_DP_SEC_CNTL                                                                              0x212b\n#define mmDP0_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP0_DP_SEC_CNTL1                                                                             0x212c\n#define mmDP0_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_FRAMING1                                                                          0x212d\n#define mmDP0_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING2                                                                          0x212e\n#define mmDP0_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING3                                                                          0x212f\n#define mmDP0_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING4                                                                          0x2130\n#define mmDP0_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_AUD_N                                                                             0x2131\n#define mmDP0_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_AUD_N_READBACK                                                                    0x2132\n#define mmDP0_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP0_DP_SEC_AUD_M                                                                             0x2133\n#define mmDP0_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_AUD_M_READBACK                                                                    0x2134\n#define mmDP0_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP0_DP_SEC_TIMESTAMP                                                                         0x2135\n#define mmDP0_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP0_DP_SEC_PACKET_CNTL                                                                       0x2136\n#define mmDP0_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_RATE_CNTL                                                                         0x2137\n#define mmDP0_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_MSE_RATE_UPDATE                                                                       0x2139\n#define mmDP0_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT0                                                                              0x213a\n#define mmDP0_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT1                                                                              0x213b\n#define mmDP0_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT2                                                                              0x213c\n#define mmDP0_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT_UPDATE                                                                        0x213d\n#define mmDP0_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP0_DP_MSE_LINK_TIMING                                                                       0x213e\n#define mmDP0_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_MISC_CNTL                                                                         0x213f\n#define mmDP0_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2144\n#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2145\n#define mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP0_DP_MSE_SAT0_STATUS                                                                       0x2147\n#define mmDP0_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT1_STATUS                                                                       0x2148\n#define mmDP0_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT2_STATUS                                                                       0x2149\n#define mmDP0_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define mmDP0_DP_MSA_TIMING_PARAM1                                                                     0x214c\n#define mmDP0_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define mmDP0_DP_MSA_TIMING_PARAM2                                                                     0x214d\n#define mmDP0_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define mmDP0_DP_MSA_TIMING_PARAM3                                                                     0x214e\n#define mmDP0_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define mmDP0_DP_MSA_TIMING_PARAM4                                                                     0x214f\n#define mmDP0_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define mmDP0_DP_MSO_CNTL                                                                              0x2150\n#define mmDP0_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define mmDP0_DP_MSO_CNTL1                                                                             0x2151\n#define mmDP0_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define mmDP0_DP_DSC_CNTL                                                                              0x2152\n#define mmDP0_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define mmDP0_DP_SEC_CNTL2                                                                             0x2153\n#define mmDP0_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL3                                                                             0x2154\n#define mmDP0_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL4                                                                             0x2155\n#define mmDP0_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL5                                                                             0x2156\n#define mmDP0_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL6                                                                             0x2157\n#define mmDP0_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL7                                                                             0x2158\n#define mmDP0_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define mmDP0_DP_DB_CNTL                                                                               0x2159\n#define mmDP0_DP_DB_CNTL_BASE_IDX                                                                      2\n#define mmDP0_DP_MSA_VBID_MISC                                                                         0x215a\n#define mmDP0_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n#define mmDP0_DP_SEC_METADATA_TRANSMISSION                                                             0x215b\n#define mmDP0_DP_SEC_METADATA_TRANSMISSION_BASE_IDX                                                    2\n#define mmDP0_DP_DSC_BYTES_PER_PIXEL                                                                   0x215c\n#define mmDP0_DP_DSC_BYTES_PER_PIXEL_BASE_IDX                                                          2\n#define mmDP0_DP_ALPM_CNTL                                                                             0x215d\n#define mmDP0_DP_ALPM_CNTL_BASE_IDX                                                                    2\n#define mmDP0_DP_GSP8_CNTL                                                                             0x215e\n#define mmDP0_DP_GSP8_CNTL_BASE_IDX                                                                    2\n#define mmDP0_DP_GSP9_CNTL                                                                             0x215f\n#define mmDP0_DP_GSP9_CNTL_BASE_IDX                                                                    2\n#define mmDP0_DP_GSP10_CNTL                                                                            0x2160\n#define mmDP0_DP_GSP10_CNTL_BASE_IDX                                                                   2\n#define mmDP0_DP_GSP11_CNTL                                                                            0x2161\n#define mmDP0_DP_GSP11_CNTL_BASE_IDX                                                                   2\n#define mmDP0_DP_GSP_EN_DB_STATUS                                                                      0x2162\n#define mmDP0_DP_GSP_EN_DB_STATUS_BASE_IDX                                                             2\n\n\n\n\n#define mmVPG1_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x2168\n#define mmVPG1_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 2\n#define mmVPG1_VPG_GENERIC_PACKET_DATA                                                                 0x2169\n#define mmVPG1_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        2\n#define mmVPG1_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x216a\n#define mmVPG1_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      2\n#define mmVPG1_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x216b\n#define mmVPG1_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  2\n#define mmVPG1_VPG_GENERIC_STATUS                                                                      0x216c\n#define mmVPG1_VPG_GENERIC_STATUS_BASE_IDX                                                             2\n#define mmVPG1_VPG_MEM_PWR                                                                             0x216d\n#define mmVPG1_VPG_MEM_PWR_BASE_IDX                                                                    2\n#define mmVPG1_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x216e\n#define mmVPG1_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        2\n#define mmVPG1_VPG_ISRC1_2_DATA                                                                        0x216f\n#define mmVPG1_VPG_ISRC1_2_DATA_BASE_IDX                                                               2\n#define mmVPG1_VPG_MPEG_INFO0                                                                          0x2170\n#define mmVPG1_VPG_MPEG_INFO0_BASE_IDX                                                                 2\n#define mmVPG1_VPG_MPEG_INFO1                                                                          0x2171\n#define mmVPG1_VPG_MPEG_INFO1_BASE_IDX                                                                 2\n\n\n\n\n#define mmAFMT1_AFMT_VBI_PACKET_CONTROL                                                                0x2174\n#define mmAFMT1_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                       2\n#define mmAFMT1_AFMT_AUDIO_PACKET_CONTROL2                                                             0x2175\n#define mmAFMT1_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                    2\n#define mmAFMT1_AFMT_AUDIO_INFO0                                                                       0x2176\n#define mmAFMT1_AFMT_AUDIO_INFO0_BASE_IDX                                                              2\n#define mmAFMT1_AFMT_AUDIO_INFO1                                                                       0x2177\n#define mmAFMT1_AFMT_AUDIO_INFO1_BASE_IDX                                                              2\n#define mmAFMT1_AFMT_60958_0                                                                           0x2178\n#define mmAFMT1_AFMT_60958_0_BASE_IDX                                                                  2\n#define mmAFMT1_AFMT_60958_1                                                                           0x2179\n#define mmAFMT1_AFMT_60958_1_BASE_IDX                                                                  2\n#define mmAFMT1_AFMT_AUDIO_CRC_CONTROL                                                                 0x217a\n#define mmAFMT1_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                        2\n#define mmAFMT1_AFMT_RAMP_CONTROL0                                                                     0x217b\n#define mmAFMT1_AFMT_RAMP_CONTROL0_BASE_IDX                                                            2\n#define mmAFMT1_AFMT_RAMP_CONTROL1                                                                     0x217c\n#define mmAFMT1_AFMT_RAMP_CONTROL1_BASE_IDX                                                            2\n#define mmAFMT1_AFMT_RAMP_CONTROL2                                                                     0x217d\n#define mmAFMT1_AFMT_RAMP_CONTROL2_BASE_IDX                                                            2\n#define mmAFMT1_AFMT_RAMP_CONTROL3                                                                     0x217e\n#define mmAFMT1_AFMT_RAMP_CONTROL3_BASE_IDX                                                            2\n#define mmAFMT1_AFMT_60958_2                                                                           0x217f\n#define mmAFMT1_AFMT_60958_2_BASE_IDX                                                                  2\n#define mmAFMT1_AFMT_AUDIO_CRC_RESULT                                                                  0x2180\n#define mmAFMT1_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                         2\n#define mmAFMT1_AFMT_STATUS                                                                            0x2181\n#define mmAFMT1_AFMT_STATUS_BASE_IDX                                                                   2\n#define mmAFMT1_AFMT_AUDIO_PACKET_CONTROL                                                              0x2182\n#define mmAFMT1_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                     2\n#define mmAFMT1_AFMT_INFOFRAME_CONTROL0                                                                0x2183\n#define mmAFMT1_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                       2\n#define mmAFMT1_AFMT_INTERRUPT_STATUS                                                                  0x2184\n#define mmAFMT1_AFMT_INTERRUPT_STATUS_BASE_IDX                                                         2\n#define mmAFMT1_AFMT_AUDIO_SRC_CONTROL                                                                 0x2185\n#define mmAFMT1_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                        2\n#define mmAFMT1_AFMT_MEM_PWR                                                                           0x2187\n#define mmAFMT1_AFMT_MEM_PWR_BASE_IDX                                                                  2\n\n\n\n\n#define mmDME1_DME_CONTROL                                                                             0x2189\n#define mmDME1_DME_CONTROL_BASE_IDX                                                                    2\n#define mmDME1_DME_MEMORY_CONTROL                                                                      0x218a\n#define mmDME1_DME_MEMORY_CONTROL_BASE_IDX                                                             2\n\n\n\n\n#define mmDIG1_DIG_FE_CNTL                                                                             0x218b\n#define mmDIG1_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG1_DIG_OUTPUT_CRC_CNTL                                                                     0x218c\n#define mmDIG1_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG1_DIG_OUTPUT_CRC_RESULT                                                                   0x218d\n#define mmDIG1_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG1_DIG_CLOCK_PATTERN                                                                       0x218e\n#define mmDIG1_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG1_DIG_TEST_PATTERN                                                                        0x218f\n#define mmDIG1_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG1_DIG_RANDOM_PATTERN_SEED                                                                 0x2190\n#define mmDIG1_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG1_DIG_FIFO_STATUS                                                                         0x2191\n#define mmDIG1_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG1_HDMI_METADATA_PACKET_CONTROL                                                            0x2192\n#define mmDIG1_HDMI_METADATA_PACKET_CONTROL_BASE_IDX                                                   2\n#define mmDIG1_HDMI_CONTROL                                                                            0x2193\n#define mmDIG1_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG1_HDMI_STATUS                                                                             0x2194\n#define mmDIG1_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL                                                               0x2195\n#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG1_HDMI_ACR_PACKET_CONTROL                                                                 0x2196\n#define mmDIG1_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_HDMI_VBI_PACKET_CONTROL                                                                 0x2197\n#define mmDIG1_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_HDMI_INFOFRAME_CONTROL0                                                                 0x2198\n#define mmDIG1_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG1_HDMI_INFOFRAME_CONTROL1                                                                 0x2199\n#define mmDIG1_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0                                                            0x219a\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL6                                                            0x219b\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL6_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL5                                                            0x219c\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GC                                                                                 0x219d\n#define mmDIG1_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1                                                            0x219e\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL2                                                            0x219f\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL3                                                            0x21a0\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL4                                                            0x21a1\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL7                                                            0x21a2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL7_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL8                                                            0x21a3\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL8_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL9                                                            0x21a4\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL9_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL10                                                           0x21a5\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL10_BASE_IDX                                                  2\n#define mmDIG1_HDMI_DB_CONTROL                                                                         0x21a6\n#define mmDIG1_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define mmDIG1_HDMI_ACR_32_0                                                                           0x21a7\n#define mmDIG1_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_32_1                                                                           0x21a8\n#define mmDIG1_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_44_0                                                                           0x21a9\n#define mmDIG1_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_44_1                                                                           0x21aa\n#define mmDIG1_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_48_0                                                                           0x21ab\n#define mmDIG1_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_48_1                                                                           0x21ac\n#define mmDIG1_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_STATUS_0                                                                       0x21ad\n#define mmDIG1_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG1_HDMI_ACR_STATUS_1                                                                       0x21ae\n#define mmDIG1_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG1_AFMT_CNTL                                                                               0x21af\n#define mmDIG1_AFMT_CNTL_BASE_IDX                                                                      2\n#define mmDIG1_DIG_BE_CNTL                                                                             0x21b0\n#define mmDIG1_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG1_DIG_BE_EN_CNTL                                                                          0x21b1\n#define mmDIG1_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG1_TMDS_CNTL                                                                               0x21d7\n#define mmDIG1_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG1_TMDS_CONTROL_CHAR                                                                       0x21d8\n#define mmDIG1_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG1_TMDS_CONTROL0_FEEDBACK                                                                  0x21d9\n#define mmDIG1_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL                                                                 0x21da\n#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x21db\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x21dc\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG1_TMDS_CTL_BITS                                                                           0x21de\n#define mmDIG1_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG1_TMDS_DCBALANCER_CONTROL                                                                 0x21df\n#define mmDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_TMDS_SYNC_DCBALANCE_CHAR                                                                0x21e0\n#define mmDIG1_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX                                                       2\n#define mmDIG1_TMDS_CTL0_1_GEN_CNTL                                                                    0x21e1\n#define mmDIG1_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG1_TMDS_CTL2_3_GEN_CNTL                                                                    0x21e2\n#define mmDIG1_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG1_DIG_VERSION                                                                             0x21e4\n#define mmDIG1_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG1_DIG_LANE_ENABLE                                                                         0x21e5\n#define mmDIG1_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG1_FORCE_DIG_DISABLE                                                                       0x21e6\n#define mmDIG1_FORCE_DIG_DISABLE_BASE_IDX                                                              2\n\n\n\n#define mmDP1_DP_LINK_CNTL                                                                             0x2208\n#define mmDP1_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP1_DP_PIXEL_FORMAT                                                                          0x2209\n#define mmDP1_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP1_DP_MSA_COLORIMETRY                                                                       0x220a\n#define mmDP1_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP1_DP_CONFIG                                                                                0x220b\n#define mmDP1_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP1_DP_VID_STREAM_CNTL                                                                       0x220c\n#define mmDP1_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_STEER_FIFO                                                                            0x220d\n#define mmDP1_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP1_DP_MSA_MISC                                                                              0x220e\n#define mmDP1_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP1_DP_DPHY_INTERNAL_CTRL                                                                    0x220f\n#define mmDP1_DP_DPHY_INTERNAL_CTRL_BASE_IDX                                                           2\n#define mmDP1_DP_VID_TIMING                                                                            0x2210\n#define mmDP1_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP1_DP_VID_N                                                                                 0x2211\n#define mmDP1_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP1_DP_VID_M                                                                                 0x2212\n#define mmDP1_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP1_DP_LINK_FRAMING_CNTL                                                                     0x2213\n#define mmDP1_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP1_DP_HBR2_EYE_PATTERN                                                                      0x2214\n#define mmDP1_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP1_DP_VID_MSA_VBID                                                                          0x2215\n#define mmDP1_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP1_DP_VID_INTERRUPT_CNTL                                                                    0x2216\n#define mmDP1_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP1_DP_DPHY_CNTL                                                                             0x2217\n#define mmDP1_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2218\n#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP1_DP_DPHY_SYM0                                                                             0x2219\n#define mmDP1_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_SYM1                                                                             0x221a\n#define mmDP1_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_SYM2                                                                             0x221b\n#define mmDP1_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_8B10B_CNTL                                                                       0x221c\n#define mmDP1_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_PRBS_CNTL                                                                        0x221d\n#define mmDP1_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP1_DP_DPHY_SCRAM_CNTL                                                                       0x221e\n#define mmDP1_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_CRC_EN                                                                           0x221f\n#define mmDP1_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP1_DP_DPHY_CRC_CNTL                                                                         0x2220\n#define mmDP1_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_DPHY_CRC_RESULT                                                                       0x2221\n#define mmDP1_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_CRC_MST_CNTL                                                                     0x2222\n#define mmDP1_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP1_DP_DPHY_CRC_MST_STATUS                                                                   0x2223\n#define mmDP1_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP1_DP_DPHY_FAST_TRAINING                                                                    0x2224\n#define mmDP1_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2225\n#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP1_DP_SEC_CNTL                                                                              0x222b\n#define mmDP1_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP1_DP_SEC_CNTL1                                                                             0x222c\n#define mmDP1_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_FRAMING1                                                                          0x222d\n#define mmDP1_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING2                                                                          0x222e\n#define mmDP1_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING3                                                                          0x222f\n#define mmDP1_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING4                                                                          0x2230\n#define mmDP1_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_AUD_N                                                                             0x2231\n#define mmDP1_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_AUD_N_READBACK                                                                    0x2232\n#define mmDP1_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP1_DP_SEC_AUD_M                                                                             0x2233\n#define mmDP1_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_AUD_M_READBACK                                                                    0x2234\n#define mmDP1_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP1_DP_SEC_TIMESTAMP                                                                         0x2235\n#define mmDP1_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP1_DP_SEC_PACKET_CNTL                                                                       0x2236\n#define mmDP1_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_RATE_CNTL                                                                         0x2237\n#define mmDP1_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_MSE_RATE_UPDATE                                                                       0x2239\n#define mmDP1_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT0                                                                              0x223a\n#define mmDP1_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT1                                                                              0x223b\n#define mmDP1_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT2                                                                              0x223c\n#define mmDP1_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT_UPDATE                                                                        0x223d\n#define mmDP1_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP1_DP_MSE_LINK_TIMING                                                                       0x223e\n#define mmDP1_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_MISC_CNTL                                                                         0x223f\n#define mmDP1_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2244\n#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2245\n#define mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP1_DP_MSE_SAT0_STATUS                                                                       0x2247\n#define mmDP1_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT1_STATUS                                                                       0x2248\n#define mmDP1_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT2_STATUS                                                                       0x2249\n#define mmDP1_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define mmDP1_DP_MSA_TIMING_PARAM1                                                                     0x224c\n#define mmDP1_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define mmDP1_DP_MSA_TIMING_PARAM2                                                                     0x224d\n#define mmDP1_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define mmDP1_DP_MSA_TIMING_PARAM3                                                                     0x224e\n#define mmDP1_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define mmDP1_DP_MSA_TIMING_PARAM4                                                                     0x224f\n#define mmDP1_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define mmDP1_DP_MSO_CNTL                                                                              0x2250\n#define mmDP1_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define mmDP1_DP_MSO_CNTL1                                                                             0x2251\n#define mmDP1_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define mmDP1_DP_DSC_CNTL                                                                              0x2252\n#define mmDP1_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define mmDP1_DP_SEC_CNTL2                                                                             0x2253\n#define mmDP1_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL3                                                                             0x2254\n#define mmDP1_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL4                                                                             0x2255\n#define mmDP1_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL5                                                                             0x2256\n#define mmDP1_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL6                                                                             0x2257\n#define mmDP1_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL7                                                                             0x2258\n#define mmDP1_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define mmDP1_DP_DB_CNTL                                                                               0x2259\n#define mmDP1_DP_DB_CNTL_BASE_IDX                                                                      2\n#define mmDP1_DP_MSA_VBID_MISC                                                                         0x225a\n#define mmDP1_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n#define mmDP1_DP_SEC_METADATA_TRANSMISSION                                                             0x225b\n#define mmDP1_DP_SEC_METADATA_TRANSMISSION_BASE_IDX                                                    2\n#define mmDP1_DP_DSC_BYTES_PER_PIXEL                                                                   0x225c\n#define mmDP1_DP_DSC_BYTES_PER_PIXEL_BASE_IDX                                                          2\n#define mmDP1_DP_ALPM_CNTL                                                                             0x225d\n#define mmDP1_DP_ALPM_CNTL_BASE_IDX                                                                    2\n#define mmDP1_DP_GSP8_CNTL                                                                             0x225e\n#define mmDP1_DP_GSP8_CNTL_BASE_IDX                                                                    2\n#define mmDP1_DP_GSP9_CNTL                                                                             0x225f\n#define mmDP1_DP_GSP9_CNTL_BASE_IDX                                                                    2\n#define mmDP1_DP_GSP10_CNTL                                                                            0x2260\n#define mmDP1_DP_GSP10_CNTL_BASE_IDX                                                                   2\n#define mmDP1_DP_GSP11_CNTL                                                                            0x2261\n#define mmDP1_DP_GSP11_CNTL_BASE_IDX                                                                   2\n#define mmDP1_DP_GSP_EN_DB_STATUS                                                                      0x2262\n#define mmDP1_DP_GSP_EN_DB_STATUS_BASE_IDX                                                             2\n\n\n\n\n#define mmDC_GENERICA                                                                                  0x2868\n#define mmDC_GENERICA_BASE_IDX                                                                         2\n#define mmDC_GENERICB                                                                                  0x2869\n#define mmDC_GENERICB_BASE_IDX                                                                         2\n#define mmDCIO_CLOCK_CNTL                                                                              0x286a\n#define mmDCIO_CLOCK_CNTL_BASE_IDX                                                                     2\n#define mmDC_REF_CLK_CNTL                                                                              0x286b\n#define mmDC_REF_CLK_CNTL_BASE_IDX                                                                     2\n#define mmUNIPHYA_LINK_CNTL                                                                            0x286d\n#define mmUNIPHYA_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYA_CHANNEL_XBAR_CNTL                                                                    0x286e\n#define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYB_LINK_CNTL                                                                            0x286f\n#define mmUNIPHYB_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYB_CHANNEL_XBAR_CNTL                                                                    0x2870\n#define mmUNIPHYB_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmDCIO_WRCMD_DELAY                                                                             0x287e\n#define mmDCIO_WRCMD_DELAY_BASE_IDX                                                                    2\n#define mmDC_PINSTRAPS                                                                                 0x2880\n#define mmDC_PINSTRAPS_BASE_IDX                                                                        2\n#define mmLVTMA_PWRSEQ_CNTL                                                                            0x2883\n#define mmLVTMA_PWRSEQ_CNTL_BASE_IDX                                                                   2\n#define mmLVTMA_PWRSEQ_STATE                                                                           0x2884\n#define mmLVTMA_PWRSEQ_STATE_BASE_IDX                                                                  2\n#define mmLVTMA_PWRSEQ_REF_DIV                                                                         0x2885\n#define mmLVTMA_PWRSEQ_REF_DIV_BASE_IDX                                                                2\n#define mmLVTMA_PWRSEQ_DELAY1                                                                          0x2886\n#define mmLVTMA_PWRSEQ_DELAY1_BASE_IDX                                                                 2\n#define mmLVTMA_PWRSEQ_DELAY2                                                                          0x2887\n#define mmLVTMA_PWRSEQ_DELAY2_BASE_IDX                                                                 2\n#define mmBL_PWM_CNTL                                                                                  0x2888\n#define mmBL_PWM_CNTL_BASE_IDX                                                                         2\n#define mmBL_PWM_CNTL2                                                                                 0x2889\n#define mmBL_PWM_CNTL2_BASE_IDX                                                                        2\n#define mmBL_PWM_PERIOD_CNTL                                                                           0x288a\n#define mmBL_PWM_PERIOD_CNTL_BASE_IDX                                                                  2\n#define mmBL_PWM_GRP1_REG_LOCK                                                                         0x288b\n#define mmBL_PWM_GRP1_REG_LOCK_BASE_IDX                                                                2\n#define mmDCIO_GSL_GENLK_PAD_CNTL                                                                      0x288c\n#define mmDCIO_GSL_GENLK_PAD_CNTL_BASE_IDX                                                             2\n#define mmDCIO_GSL_SWAPLOCK_PAD_CNTL                                                                   0x288d\n#define mmDCIO_GSL_SWAPLOCK_PAD_CNTL_BASE_IDX                                                          2\n#define mmDCIO_SOFT_RESET                                                                              0x289e\n#define mmDCIO_SOFT_RESET_BASE_IDX                                                                     2\n\n\n\n\n#define mmDC_GPIO_GENERIC_MASK                                                                         0x28c8\n#define mmDC_GPIO_GENERIC_MASK_BASE_IDX                                                                2\n#define mmDC_GPIO_GENERIC_A                                                                            0x28c9\n#define mmDC_GPIO_GENERIC_A_BASE_IDX                                                                   2\n#define mmDC_GPIO_GENERIC_EN                                                                           0x28ca\n#define mmDC_GPIO_GENERIC_EN_BASE_IDX                                                                  2\n#define mmDC_GPIO_GENERIC_Y                                                                            0x28cb\n#define mmDC_GPIO_GENERIC_Y_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC1_MASK                                                                            0x28d0\n#define mmDC_GPIO_DDC1_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC1_A                                                                               0x28d1\n#define mmDC_GPIO_DDC1_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC1_EN                                                                              0x28d2\n#define mmDC_GPIO_DDC1_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC1_Y                                                                               0x28d3\n#define mmDC_GPIO_DDC1_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC2_MASK                                                                            0x28d4\n#define mmDC_GPIO_DDC2_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC2_A                                                                               0x28d5\n#define mmDC_GPIO_DDC2_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC2_EN                                                                              0x28d6\n#define mmDC_GPIO_DDC2_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC2_Y                                                                               0x28d7\n#define mmDC_GPIO_DDC2_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDCVGA_MASK                                                                          0x28e8\n#define mmDC_GPIO_DDCVGA_MASK_BASE_IDX                                                                 2\n#define mmDC_GPIO_DDCVGA_A                                                                             0x28e9\n#define mmDC_GPIO_DDCVGA_A_BASE_IDX                                                                    2\n#define mmDC_GPIO_DDCVGA_EN                                                                            0x28ea\n#define mmDC_GPIO_DDCVGA_EN_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDCVGA_Y                                                                             0x28eb\n#define mmDC_GPIO_DDCVGA_Y_BASE_IDX                                                                    2\n#define mmDC_GPIO_GENLK_MASK                                                                           0x28f0\n#define mmDC_GPIO_GENLK_MASK_BASE_IDX                                                                  2\n#define mmDC_GPIO_GENLK_A                                                                              0x28f1\n#define mmDC_GPIO_GENLK_A_BASE_IDX                                                                     2\n#define mmDC_GPIO_GENLK_EN                                                                             0x28f2\n#define mmDC_GPIO_GENLK_EN_BASE_IDX                                                                    2\n#define mmDC_GPIO_GENLK_Y                                                                              0x28f3\n#define mmDC_GPIO_GENLK_Y_BASE_IDX                                                                     2\n#define mmDC_GPIO_HPD_MASK                                                                             0x28f4\n#define mmDC_GPIO_HPD_MASK_BASE_IDX                                                                    2\n#define mmDC_GPIO_HPD_A                                                                                0x28f5\n#define mmDC_GPIO_HPD_A_BASE_IDX                                                                       2\n#define mmDC_GPIO_HPD_EN                                                                               0x28f6\n#define mmDC_GPIO_HPD_EN_BASE_IDX                                                                      2\n#define mmDC_GPIO_HPD_Y                                                                                0x28f7\n#define mmDC_GPIO_HPD_Y_BASE_IDX                                                                       2\n#define mmDC_GPIO_PWRSEQ_MASK                                                                          0x28f8\n#define mmDC_GPIO_PWRSEQ_MASK_BASE_IDX                                                                 2\n#define mmDC_GPIO_PWRSEQ_A                                                                             0x28f9\n#define mmDC_GPIO_PWRSEQ_A_BASE_IDX                                                                    2\n#define mmDC_GPIO_PWRSEQ_EN                                                                            0x28fa\n#define mmDC_GPIO_PWRSEQ_EN_BASE_IDX                                                                   2\n#define mmDC_GPIO_PWRSEQ_Y                                                                             0x28fb\n#define mmDC_GPIO_PWRSEQ_Y_BASE_IDX                                                                    2\n#define mmDC_GPIO_PAD_STRENGTH_1                                                                       0x28fc\n#define mmDC_GPIO_PAD_STRENGTH_1_BASE_IDX                                                              2\n#define mmDC_GPIO_PAD_STRENGTH_2                                                                       0x28fd\n#define mmDC_GPIO_PAD_STRENGTH_2_BASE_IDX                                                              2\n#define mmPHY_AUX_CNTL                                                                                 0x28ff\n#define mmPHY_AUX_CNTL_BASE_IDX                                                                        2\n#define mmDC_GPIO_TX12_EN                                                                              0x2915\n#define mmDC_GPIO_TX12_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_AUX_CTRL_0                                                                           0x2916\n#define mmDC_GPIO_AUX_CTRL_0_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_1                                                                           0x2917\n#define mmDC_GPIO_AUX_CTRL_1_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_2                                                                           0x2918\n#define mmDC_GPIO_AUX_CTRL_2_BASE_IDX                                                                  2\n#define mmDC_GPIO_RXEN                                                                                 0x2919\n#define mmDC_GPIO_RXEN_BASE_IDX                                                                        2\n#define mmDC_GPIO_PULLUPEN                                                                             0x291a\n#define mmDC_GPIO_PULLUPEN_BASE_IDX                                                                    2\n#define mmDC_GPIO_AUX_CTRL_3                                                                           0x291b\n#define mmDC_GPIO_AUX_CTRL_3_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_4                                                                           0x291c\n#define mmDC_GPIO_AUX_CTRL_4_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_5                                                                           0x291d\n#define mmDC_GPIO_AUX_CTRL_5_BASE_IDX                                                                  2\n#define mmAUXI2C_PAD_ALL_PWR_OK                                                                        0x291e\n#define mmAUXI2C_PAD_ALL_PWR_OK_BASE_IDX                                                               2\n\n\n\n\n\n#define mmDSC_TOP0_DSC_TOP_CONTROL                                                                     0x3000\n#define mmDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX                                                            2\n#define mmDSC_TOP0_DSC_DEBUG_CONTROL                                                                   0x3001\n#define mmDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmDSCCIF0_DSCCIF_CONFIG0                                                                       0x3005\n#define mmDSCCIF0_DSCCIF_CONFIG0_BASE_IDX                                                              2\n#define mmDSCCIF0_DSCCIF_CONFIG1                                                                       0x3006\n#define mmDSCCIF0_DSCCIF_CONFIG1_BASE_IDX                                                              2\n\n\n\n\n#define mmDSCC0_DSCC_CONFIG0                                                                           0x300a\n#define mmDSCC0_DSCC_CONFIG0_BASE_IDX                                                                  2\n#define mmDSCC0_DSCC_CONFIG1                                                                           0x300b\n#define mmDSCC0_DSCC_CONFIG1_BASE_IDX                                                                  2\n#define mmDSCC0_DSCC_STATUS                                                                            0x300c\n#define mmDSCC0_DSCC_STATUS_BASE_IDX                                                                   2\n#define mmDSCC0_DSCC_INTERRUPT_CONTROL_STATUS                                                          0x300d\n#define mmDSCC0_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX                                                 2\n#define mmDSCC0_DSCC_PPS_CONFIG0                                                                       0x300e\n#define mmDSCC0_DSCC_PPS_CONFIG0_BASE_IDX                                                              2\n#define mmDSCC0_DSCC_PPS_CONFIG1                                                                       0x300f\n#define mmDSCC0_DSCC_PPS_CONFIG1_BASE_IDX                                                              2\n#define mmDSCC0_DSCC_PPS_CONFIG2                                                                       0x3010\n#define mmDSCC0_DSCC_PPS_CONFIG2_BASE_IDX                                                              2\n#define mmDSCC0_DSCC_PPS_CONFIG3                                                                       0x3011\n#define mmDSCC0_DSCC_PPS_CONFIG3_BASE_IDX                                                              2\n#define mmDSCC0_DSCC_PPS_CONFIG4                                                                       0x3012\n#define mmDSCC0_DSCC_PPS_CONFIG4_BASE_IDX                                                              2\n#define mmDSCC0_DSCC_PPS_CONFIG5                                                                       0x3013\n#define mmDSCC0_DSCC_PPS_CONFIG5_BASE_IDX                                                              2\n#define mmDSCC0_DSCC_PPS_CONFIG6                                                                       0x3014\n#define mmDSCC0_DSCC_PPS_CONFIG6_BASE_IDX                                                              2\n#define mmDSCC0_DSCC_PPS_CONFIG7                                                                       0x3015\n#define mmDSCC0_DSCC_PPS_CONFIG7_BASE_IDX                                                              2\n#define mmDSCC0_DSCC_PPS_CONFIG8                                                                       0x3016\n#define mmDSCC0_DSCC_PPS_CONFIG8_BASE_IDX                                                              2\n#define mmDSCC0_DSCC_PPS_CONFIG9                                                                       0x3017\n#define mmDSCC0_DSCC_PPS_CONFIG9_BASE_IDX                                                              2\n#define mmDSCC0_DSCC_PPS_CONFIG10                                                                      0x3018\n#define mmDSCC0_DSCC_PPS_CONFIG10_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG11                                                                      0x3019\n#define mmDSCC0_DSCC_PPS_CONFIG11_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG12                                                                      0x301a\n#define mmDSCC0_DSCC_PPS_CONFIG12_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG13                                                                      0x301b\n#define mmDSCC0_DSCC_PPS_CONFIG13_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG14                                                                      0x301c\n#define mmDSCC0_DSCC_PPS_CONFIG14_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG15                                                                      0x301d\n#define mmDSCC0_DSCC_PPS_CONFIG15_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG16                                                                      0x301e\n#define mmDSCC0_DSCC_PPS_CONFIG16_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG17                                                                      0x301f\n#define mmDSCC0_DSCC_PPS_CONFIG17_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG18                                                                      0x3020\n#define mmDSCC0_DSCC_PPS_CONFIG18_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG19                                                                      0x3021\n#define mmDSCC0_DSCC_PPS_CONFIG19_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG20                                                                      0x3022\n#define mmDSCC0_DSCC_PPS_CONFIG20_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG21                                                                      0x3023\n#define mmDSCC0_DSCC_PPS_CONFIG21_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_PPS_CONFIG22                                                                      0x3024\n#define mmDSCC0_DSCC_PPS_CONFIG22_BASE_IDX                                                             2\n#define mmDSCC0_DSCC_MEM_POWER_CONTROL                                                                 0x3025\n#define mmDSCC0_DSCC_MEM_POWER_CONTROL_BASE_IDX                                                        2\n#define mmDSCC0_DSCC_R_Y_SQUARED_ERROR_LOWER                                                           0x3026\n#define mmDSCC0_DSCC_R_Y_SQUARED_ERROR_LOWER_BASE_IDX                                                  2\n#define mmDSCC0_DSCC_R_Y_SQUARED_ERROR_UPPER                                                           0x3027\n#define mmDSCC0_DSCC_R_Y_SQUARED_ERROR_UPPER_BASE_IDX                                                  2\n#define mmDSCC0_DSCC_G_CB_SQUARED_ERROR_LOWER                                                          0x3028\n#define mmDSCC0_DSCC_G_CB_SQUARED_ERROR_LOWER_BASE_IDX                                                 2\n#define mmDSCC0_DSCC_G_CB_SQUARED_ERROR_UPPER                                                          0x3029\n#define mmDSCC0_DSCC_G_CB_SQUARED_ERROR_UPPER_BASE_IDX                                                 2\n#define mmDSCC0_DSCC_B_CR_SQUARED_ERROR_LOWER                                                          0x302a\n#define mmDSCC0_DSCC_B_CR_SQUARED_ERROR_LOWER_BASE_IDX                                                 2\n#define mmDSCC0_DSCC_B_CR_SQUARED_ERROR_UPPER                                                          0x302b\n#define mmDSCC0_DSCC_B_CR_SQUARED_ERROR_UPPER_BASE_IDX                                                 2\n#define mmDSCC0_DSCC_MAX_ABS_ERROR0                                                                    0x302c\n#define mmDSCC0_DSCC_MAX_ABS_ERROR0_BASE_IDX                                                           2\n#define mmDSCC0_DSCC_MAX_ABS_ERROR1                                                                    0x302d\n#define mmDSCC0_DSCC_MAX_ABS_ERROR1_BASE_IDX                                                           2\n#define mmDSCC0_DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL                                                   0x302e\n#define mmDSCC0_DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define mmDSCC0_DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL                                                   0x302f\n#define mmDSCC0_DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define mmDSCC0_DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL                                                   0x3030\n#define mmDSCC0_DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define mmDSCC0_DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL                                                   0x3031\n#define mmDSCC0_DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define mmDSCC0_DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL                                           0x3032\n#define mmDSCC0_DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define mmDSCC0_DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL                                           0x3033\n#define mmDSCC0_DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define mmDSCC0_DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL                                           0x3034\n#define mmDSCC0_DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define mmDSCC0_DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL                                           0x3035\n#define mmDSCC0_DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n\n\n\n\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL                                                                0x3050\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL2                                                               0x3051\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON12_PERFCOUNTER_STATE                                                               0x3052\n#define mmDC_PERFMON12_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON12_PERFMON_CNTL                                                                    0x3053\n#define mmDC_PERFMON12_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON12_PERFMON_CNTL2                                                                   0x3054\n#define mmDC_PERFMON12_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC                                                         0x3055\n#define mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON12_PERFMON_CVALUE_LOW                                                              0x3056\n#define mmDC_PERFMON12_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON12_PERFMON_HI                                                                      0x3057\n#define mmDC_PERFMON12_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON12_PERFMON_LOW                                                                     0x3058\n#define mmDC_PERFMON12_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDSC_TOP1_DSC_TOP_CONTROL                                                                     0x305c\n#define mmDSC_TOP1_DSC_TOP_CONTROL_BASE_IDX                                                            2\n#define mmDSC_TOP1_DSC_DEBUG_CONTROL                                                                   0x305d\n#define mmDSC_TOP1_DSC_DEBUG_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmDSCCIF1_DSCCIF_CONFIG0                                                                       0x3061\n#define mmDSCCIF1_DSCCIF_CONFIG0_BASE_IDX                                                              2\n#define mmDSCCIF1_DSCCIF_CONFIG1                                                                       0x3062\n#define mmDSCCIF1_DSCCIF_CONFIG1_BASE_IDX                                                              2\n\n\n\n\n#define mmDSCC1_DSCC_CONFIG0                                                                           0x3066\n#define mmDSCC1_DSCC_CONFIG0_BASE_IDX                                                                  2\n#define mmDSCC1_DSCC_CONFIG1                                                                           0x3067\n#define mmDSCC1_DSCC_CONFIG1_BASE_IDX                                                                  2\n#define mmDSCC1_DSCC_STATUS                                                                            0x3068\n#define mmDSCC1_DSCC_STATUS_BASE_IDX                                                                   2\n#define mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS                                                          0x3069\n#define mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX                                                 2\n#define mmDSCC1_DSCC_PPS_CONFIG0                                                                       0x306a\n#define mmDSCC1_DSCC_PPS_CONFIG0_BASE_IDX                                                              2\n#define mmDSCC1_DSCC_PPS_CONFIG1                                                                       0x306b\n#define mmDSCC1_DSCC_PPS_CONFIG1_BASE_IDX                                                              2\n#define mmDSCC1_DSCC_PPS_CONFIG2                                                                       0x306c\n#define mmDSCC1_DSCC_PPS_CONFIG2_BASE_IDX                                                              2\n#define mmDSCC1_DSCC_PPS_CONFIG3                                                                       0x306d\n#define mmDSCC1_DSCC_PPS_CONFIG3_BASE_IDX                                                              2\n#define mmDSCC1_DSCC_PPS_CONFIG4                                                                       0x306e\n#define mmDSCC1_DSCC_PPS_CONFIG4_BASE_IDX                                                              2\n#define mmDSCC1_DSCC_PPS_CONFIG5                                                                       0x306f\n#define mmDSCC1_DSCC_PPS_CONFIG5_BASE_IDX                                                              2\n#define mmDSCC1_DSCC_PPS_CONFIG6                                                                       0x3070\n#define mmDSCC1_DSCC_PPS_CONFIG6_BASE_IDX                                                              2\n#define mmDSCC1_DSCC_PPS_CONFIG7                                                                       0x3071\n#define mmDSCC1_DSCC_PPS_CONFIG7_BASE_IDX                                                              2\n#define mmDSCC1_DSCC_PPS_CONFIG8                                                                       0x3072\n#define mmDSCC1_DSCC_PPS_CONFIG8_BASE_IDX                                                              2\n#define mmDSCC1_DSCC_PPS_CONFIG9                                                                       0x3073\n#define mmDSCC1_DSCC_PPS_CONFIG9_BASE_IDX                                                              2\n#define mmDSCC1_DSCC_PPS_CONFIG10                                                                      0x3074\n#define mmDSCC1_DSCC_PPS_CONFIG10_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG11                                                                      0x3075\n#define mmDSCC1_DSCC_PPS_CONFIG11_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG12                                                                      0x3076\n#define mmDSCC1_DSCC_PPS_CONFIG12_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG13                                                                      0x3077\n#define mmDSCC1_DSCC_PPS_CONFIG13_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG14                                                                      0x3078\n#define mmDSCC1_DSCC_PPS_CONFIG14_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG15                                                                      0x3079\n#define mmDSCC1_DSCC_PPS_CONFIG15_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG16                                                                      0x307a\n#define mmDSCC1_DSCC_PPS_CONFIG16_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG17                                                                      0x307b\n#define mmDSCC1_DSCC_PPS_CONFIG17_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG18                                                                      0x307c\n#define mmDSCC1_DSCC_PPS_CONFIG18_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG19                                                                      0x307d\n#define mmDSCC1_DSCC_PPS_CONFIG19_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG20                                                                      0x307e\n#define mmDSCC1_DSCC_PPS_CONFIG20_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG21                                                                      0x307f\n#define mmDSCC1_DSCC_PPS_CONFIG21_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_PPS_CONFIG22                                                                      0x3080\n#define mmDSCC1_DSCC_PPS_CONFIG22_BASE_IDX                                                             2\n#define mmDSCC1_DSCC_MEM_POWER_CONTROL                                                                 0x3081\n#define mmDSCC1_DSCC_MEM_POWER_CONTROL_BASE_IDX                                                        2\n#define mmDSCC1_DSCC_R_Y_SQUARED_ERROR_LOWER                                                           0x3082\n#define mmDSCC1_DSCC_R_Y_SQUARED_ERROR_LOWER_BASE_IDX                                                  2\n#define mmDSCC1_DSCC_R_Y_SQUARED_ERROR_UPPER                                                           0x3083\n#define mmDSCC1_DSCC_R_Y_SQUARED_ERROR_UPPER_BASE_IDX                                                  2\n#define mmDSCC1_DSCC_G_CB_SQUARED_ERROR_LOWER                                                          0x3084\n#define mmDSCC1_DSCC_G_CB_SQUARED_ERROR_LOWER_BASE_IDX                                                 2\n#define mmDSCC1_DSCC_G_CB_SQUARED_ERROR_UPPER                                                          0x3085\n#define mmDSCC1_DSCC_G_CB_SQUARED_ERROR_UPPER_BASE_IDX                                                 2\n#define mmDSCC1_DSCC_B_CR_SQUARED_ERROR_LOWER                                                          0x3086\n#define mmDSCC1_DSCC_B_CR_SQUARED_ERROR_LOWER_BASE_IDX                                                 2\n#define mmDSCC1_DSCC_B_CR_SQUARED_ERROR_UPPER                                                          0x3087\n#define mmDSCC1_DSCC_B_CR_SQUARED_ERROR_UPPER_BASE_IDX                                                 2\n#define mmDSCC1_DSCC_MAX_ABS_ERROR0                                                                    0x3088\n#define mmDSCC1_DSCC_MAX_ABS_ERROR0_BASE_IDX                                                           2\n#define mmDSCC1_DSCC_MAX_ABS_ERROR1                                                                    0x3089\n#define mmDSCC1_DSCC_MAX_ABS_ERROR1_BASE_IDX                                                           2\n#define mmDSCC1_DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL                                                   0x308a\n#define mmDSCC1_DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define mmDSCC1_DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL                                                   0x308b\n#define mmDSCC1_DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define mmDSCC1_DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL                                                   0x308c\n#define mmDSCC1_DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define mmDSCC1_DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL                                                   0x308d\n#define mmDSCC1_DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define mmDSCC1_DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL                                           0x308e\n#define mmDSCC1_DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define mmDSCC1_DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL                                           0x308f\n#define mmDSCC1_DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define mmDSCC1_DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL                                           0x3090\n#define mmDSCC1_DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define mmDSCC1_DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL                                           0x3091\n#define mmDSCC1_DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n\n\n\n\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL                                                                0x30ac\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL2                                                               0x30ad\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON13_PERFCOUNTER_STATE                                                               0x30ae\n#define mmDC_PERFMON13_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON13_PERFMON_CNTL                                                                    0x30af\n#define mmDC_PERFMON13_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON13_PERFMON_CNTL2                                                                   0x30b0\n#define mmDC_PERFMON13_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC                                                         0x30b1\n#define mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON13_PERFMON_CVALUE_LOW                                                              0x30b2\n#define mmDC_PERFMON13_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON13_PERFMON_HI                                                                      0x30b3\n#define mmDC_PERFMON13_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON13_PERFMON_LOW                                                                     0x30b4\n#define mmDC_PERFMON13_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDWB_ENABLE_CLK_CTRL                                                                          0x3228\n#define mmDWB_ENABLE_CLK_CTRL_BASE_IDX                                                                 2\n#define mmDWB_MEM_PWR_CTRL                                                                             0x3229\n#define mmDWB_MEM_PWR_CTRL_BASE_IDX                                                                    2\n#define mmFC_MODE_CTRL                                                                                 0x322a\n#define mmFC_MODE_CTRL_BASE_IDX                                                                        2\n#define mmFC_FLOW_CTRL                                                                                 0x322b\n#define mmFC_FLOW_CTRL_BASE_IDX                                                                        2\n#define mmFC_WINDOW_START                                                                              0x322c\n#define mmFC_WINDOW_START_BASE_IDX                                                                     2\n#define mmFC_WINDOW_SIZE                                                                               0x322d\n#define mmFC_WINDOW_SIZE_BASE_IDX                                                                      2\n#define mmFC_SOURCE_SIZE                                                                               0x322e\n#define mmFC_SOURCE_SIZE_BASE_IDX                                                                      2\n#define mmDWB_UPDATE_CTRL                                                                              0x322f\n#define mmDWB_UPDATE_CTRL_BASE_IDX                                                                     2\n#define mmDWB_CRC_CTRL                                                                                 0x3230\n#define mmDWB_CRC_CTRL_BASE_IDX                                                                        2\n#define mmDWB_CRC_MASK_R_G                                                                             0x3231\n#define mmDWB_CRC_MASK_R_G_BASE_IDX                                                                    2\n#define mmDWB_CRC_MASK_B_A                                                                             0x3232\n#define mmDWB_CRC_MASK_B_A_BASE_IDX                                                                    2\n#define mmDWB_CRC_VAL_R_G                                                                              0x3233\n#define mmDWB_CRC_VAL_R_G_BASE_IDX                                                                     2\n#define mmDWB_CRC_VAL_B_A                                                                              0x3234\n#define mmDWB_CRC_VAL_B_A_BASE_IDX                                                                     2\n#define mmDWB_OUT_CTRL                                                                                 0x3235\n#define mmDWB_OUT_CTRL_BASE_IDX                                                                        2\n#define mmDWB_MMHUBBUB_BACKPRESSURE_CNT_EN                                                             0x3236\n#define mmDWB_MMHUBBUB_BACKPRESSURE_CNT_EN_BASE_IDX                                                    2\n#define mmDWB_MMHUBBUB_BACKPRESSURE_CNT                                                                0x3237\n#define mmDWB_MMHUBBUB_BACKPRESSURE_CNT_BASE_IDX                                                       2\n#define mmDWB_HOST_READ_CONTROL                                                                        0x3238\n#define mmDWB_HOST_READ_CONTROL_BASE_IDX                                                               2\n#define mmDWB_OVERFLOW_STATUS                                                                          0x3239\n#define mmDWB_OVERFLOW_STATUS_BASE_IDX                                                                 2\n#define mmDWB_OVERFLOW_COUNTER                                                                         0x323a\n#define mmDWB_OVERFLOW_COUNTER_BASE_IDX                                                                2\n#define mmDWB_SOFT_RESET                                                                               0x323b\n#define mmDWB_SOFT_RESET_BASE_IDX                                                                      2\n\n\n\n\n#define mmDC_PERFMON14_PERFCOUNTER_CNTL                                                                0x3288\n#define mmDC_PERFMON14_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON14_PERFCOUNTER_CNTL2                                                               0x3289\n#define mmDC_PERFMON14_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON14_PERFCOUNTER_STATE                                                               0x328a\n#define mmDC_PERFMON14_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON14_PERFMON_CNTL                                                                    0x328b\n#define mmDC_PERFMON14_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON14_PERFMON_CNTL2                                                                   0x328c\n#define mmDC_PERFMON14_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON14_PERFMON_CVALUE_INT_MISC                                                         0x328d\n#define mmDC_PERFMON14_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON14_PERFMON_CVALUE_LOW                                                              0x328e\n#define mmDC_PERFMON14_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON14_PERFMON_HI                                                                      0x328f\n#define mmDC_PERFMON14_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON14_PERFMON_LOW                                                                     0x3290\n#define mmDC_PERFMON14_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDWB_HDR_MULT_COEF                                                                            0x3294\n#define mmDWB_HDR_MULT_COEF_BASE_IDX                                                                   2\n#define mmDWB_GAMUT_REMAP_MODE                                                                         0x3295\n#define mmDWB_GAMUT_REMAP_MODE_BASE_IDX                                                                2\n#define mmDWB_GAMUT_REMAP_COEF_FORMAT                                                                  0x3296\n#define mmDWB_GAMUT_REMAP_COEF_FORMAT_BASE_IDX                                                         2\n#define mmDWB_GAMUT_REMAPA_C11_C12                                                                     0x3297\n#define mmDWB_GAMUT_REMAPA_C11_C12_BASE_IDX                                                            2\n#define mmDWB_GAMUT_REMAPA_C13_C14                                                                     0x3298\n#define mmDWB_GAMUT_REMAPA_C13_C14_BASE_IDX                                                            2\n#define mmDWB_GAMUT_REMAPA_C21_C22                                                                     0x3299\n#define mmDWB_GAMUT_REMAPA_C21_C22_BASE_IDX                                                            2\n#define mmDWB_GAMUT_REMAPA_C23_C24                                                                     0x329a\n#define mmDWB_GAMUT_REMAPA_C23_C24_BASE_IDX                                                            2\n#define mmDWB_GAMUT_REMAPA_C31_C32                                                                     0x329b\n#define mmDWB_GAMUT_REMAPA_C31_C32_BASE_IDX                                                            2\n#define mmDWB_GAMUT_REMAPA_C33_C34                                                                     0x329c\n#define mmDWB_GAMUT_REMAPA_C33_C34_BASE_IDX                                                            2\n#define mmDWB_GAMUT_REMAPB_C11_C12                                                                     0x329d\n#define mmDWB_GAMUT_REMAPB_C11_C12_BASE_IDX                                                            2\n#define mmDWB_GAMUT_REMAPB_C13_C14                                                                     0x329e\n#define mmDWB_GAMUT_REMAPB_C13_C14_BASE_IDX                                                            2\n#define mmDWB_GAMUT_REMAPB_C21_C22                                                                     0x329f\n#define mmDWB_GAMUT_REMAPB_C21_C22_BASE_IDX                                                            2\n#define mmDWB_GAMUT_REMAPB_C23_C24                                                                     0x32a0\n#define mmDWB_GAMUT_REMAPB_C23_C24_BASE_IDX                                                            2\n#define mmDWB_GAMUT_REMAPB_C31_C32                                                                     0x32a1\n#define mmDWB_GAMUT_REMAPB_C31_C32_BASE_IDX                                                            2\n#define mmDWB_GAMUT_REMAPB_C33_C34                                                                     0x32a2\n#define mmDWB_GAMUT_REMAPB_C33_C34_BASE_IDX                                                            2\n#define mmDWB_OGAM_CONTROL                                                                             0x32a3\n#define mmDWB_OGAM_CONTROL_BASE_IDX                                                                    2\n#define mmDWB_OGAM_LUT_INDEX                                                                           0x32a4\n#define mmDWB_OGAM_LUT_INDEX_BASE_IDX                                                                  2\n#define mmDWB_OGAM_LUT_DATA                                                                            0x32a5\n#define mmDWB_OGAM_LUT_DATA_BASE_IDX                                                                   2\n#define mmDWB_OGAM_LUT_CONTROL                                                                         0x32a6\n#define mmDWB_OGAM_LUT_CONTROL_BASE_IDX                                                                2\n#define mmDWB_OGAM_RAMA_START_CNTL_B                                                                   0x32a7\n#define mmDWB_OGAM_RAMA_START_CNTL_B_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_START_CNTL_G                                                                   0x32a8\n#define mmDWB_OGAM_RAMA_START_CNTL_G_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_START_CNTL_R                                                                   0x32a9\n#define mmDWB_OGAM_RAMA_START_CNTL_R_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_START_BASE_CNTL_B                                                              0x32aa\n#define mmDWB_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                                     2\n#define mmDWB_OGAM_RAMA_START_SLOPE_CNTL_B                                                             0x32ab\n#define mmDWB_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define mmDWB_OGAM_RAMA_START_BASE_CNTL_G                                                              0x32ac\n#define mmDWB_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                                     2\n#define mmDWB_OGAM_RAMA_START_SLOPE_CNTL_G                                                             0x32ad\n#define mmDWB_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define mmDWB_OGAM_RAMA_START_BASE_CNTL_R                                                              0x32ae\n#define mmDWB_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                                     2\n#define mmDWB_OGAM_RAMA_START_SLOPE_CNTL_R                                                             0x32af\n#define mmDWB_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define mmDWB_OGAM_RAMA_END_CNTL1_B                                                                    0x32b0\n#define mmDWB_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMA_END_CNTL2_B                                                                    0x32b1\n#define mmDWB_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMA_END_CNTL1_G                                                                    0x32b2\n#define mmDWB_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMA_END_CNTL2_G                                                                    0x32b3\n#define mmDWB_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMA_END_CNTL1_R                                                                    0x32b4\n#define mmDWB_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMA_END_CNTL2_R                                                                    0x32b5\n#define mmDWB_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMA_OFFSET_B                                                                       0x32b6\n#define mmDWB_OGAM_RAMA_OFFSET_B_BASE_IDX                                                              2\n#define mmDWB_OGAM_RAMA_OFFSET_G                                                                       0x32b7\n#define mmDWB_OGAM_RAMA_OFFSET_G_BASE_IDX                                                              2\n#define mmDWB_OGAM_RAMA_OFFSET_R                                                                       0x32b8\n#define mmDWB_OGAM_RAMA_OFFSET_R_BASE_IDX                                                              2\n#define mmDWB_OGAM_RAMA_REGION_0_1                                                                     0x32b9\n#define mmDWB_OGAM_RAMA_REGION_0_1_BASE_IDX                                                            2\n#define mmDWB_OGAM_RAMA_REGION_2_3                                                                     0x32ba\n#define mmDWB_OGAM_RAMA_REGION_2_3_BASE_IDX                                                            2\n#define mmDWB_OGAM_RAMA_REGION_4_5                                                                     0x32bb\n#define mmDWB_OGAM_RAMA_REGION_4_5_BASE_IDX                                                            2\n#define mmDWB_OGAM_RAMA_REGION_6_7                                                                     0x32bc\n#define mmDWB_OGAM_RAMA_REGION_6_7_BASE_IDX                                                            2\n#define mmDWB_OGAM_RAMA_REGION_8_9                                                                     0x32bd\n#define mmDWB_OGAM_RAMA_REGION_8_9_BASE_IDX                                                            2\n#define mmDWB_OGAM_RAMA_REGION_10_11                                                                   0x32be\n#define mmDWB_OGAM_RAMA_REGION_10_11_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_REGION_12_13                                                                   0x32bf\n#define mmDWB_OGAM_RAMA_REGION_12_13_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_REGION_14_15                                                                   0x32c0\n#define mmDWB_OGAM_RAMA_REGION_14_15_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_REGION_16_17                                                                   0x32c1\n#define mmDWB_OGAM_RAMA_REGION_16_17_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_REGION_18_19                                                                   0x32c2\n#define mmDWB_OGAM_RAMA_REGION_18_19_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_REGION_20_21                                                                   0x32c3\n#define mmDWB_OGAM_RAMA_REGION_20_21_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_REGION_22_23                                                                   0x32c4\n#define mmDWB_OGAM_RAMA_REGION_22_23_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_REGION_24_25                                                                   0x32c5\n#define mmDWB_OGAM_RAMA_REGION_24_25_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_REGION_26_27                                                                   0x32c6\n#define mmDWB_OGAM_RAMA_REGION_26_27_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_REGION_28_29                                                                   0x32c7\n#define mmDWB_OGAM_RAMA_REGION_28_29_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_REGION_30_31                                                                   0x32c8\n#define mmDWB_OGAM_RAMA_REGION_30_31_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMA_REGION_32_33                                                                   0x32c9\n#define mmDWB_OGAM_RAMA_REGION_32_33_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_START_CNTL_B                                                                   0x32ca\n#define mmDWB_OGAM_RAMB_START_CNTL_B_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_START_CNTL_G                                                                   0x32cb\n#define mmDWB_OGAM_RAMB_START_CNTL_G_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_START_CNTL_R                                                                   0x32cc\n#define mmDWB_OGAM_RAMB_START_CNTL_R_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_START_BASE_CNTL_B                                                              0x32cd\n#define mmDWB_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                                     2\n#define mmDWB_OGAM_RAMB_START_SLOPE_CNTL_B                                                             0x32ce\n#define mmDWB_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define mmDWB_OGAM_RAMB_START_BASE_CNTL_G                                                              0x32cf\n#define mmDWB_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                                     2\n#define mmDWB_OGAM_RAMB_START_SLOPE_CNTL_G                                                             0x32d0\n#define mmDWB_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define mmDWB_OGAM_RAMB_START_BASE_CNTL_R                                                              0x32d1\n#define mmDWB_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                                     2\n#define mmDWB_OGAM_RAMB_START_SLOPE_CNTL_R                                                             0x32d2\n#define mmDWB_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define mmDWB_OGAM_RAMB_END_CNTL1_B                                                                    0x32d3\n#define mmDWB_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMB_END_CNTL2_B                                                                    0x32d4\n#define mmDWB_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMB_END_CNTL1_G                                                                    0x32d5\n#define mmDWB_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMB_END_CNTL2_G                                                                    0x32d6\n#define mmDWB_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMB_END_CNTL1_R                                                                    0x32d7\n#define mmDWB_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMB_END_CNTL2_R                                                                    0x32d8\n#define mmDWB_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                                           2\n#define mmDWB_OGAM_RAMB_OFFSET_B                                                                       0x32d9\n#define mmDWB_OGAM_RAMB_OFFSET_B_BASE_IDX                                                              2\n#define mmDWB_OGAM_RAMB_OFFSET_G                                                                       0x32da\n#define mmDWB_OGAM_RAMB_OFFSET_G_BASE_IDX                                                              2\n#define mmDWB_OGAM_RAMB_OFFSET_R                                                                       0x32db\n#define mmDWB_OGAM_RAMB_OFFSET_R_BASE_IDX                                                              2\n#define mmDWB_OGAM_RAMB_REGION_0_1                                                                     0x32dc\n#define mmDWB_OGAM_RAMB_REGION_0_1_BASE_IDX                                                            2\n#define mmDWB_OGAM_RAMB_REGION_2_3                                                                     0x32dd\n#define mmDWB_OGAM_RAMB_REGION_2_3_BASE_IDX                                                            2\n#define mmDWB_OGAM_RAMB_REGION_4_5                                                                     0x32de\n#define mmDWB_OGAM_RAMB_REGION_4_5_BASE_IDX                                                            2\n#define mmDWB_OGAM_RAMB_REGION_6_7                                                                     0x32df\n#define mmDWB_OGAM_RAMB_REGION_6_7_BASE_IDX                                                            2\n#define mmDWB_OGAM_RAMB_REGION_8_9                                                                     0x32e0\n#define mmDWB_OGAM_RAMB_REGION_8_9_BASE_IDX                                                            2\n#define mmDWB_OGAM_RAMB_REGION_10_11                                                                   0x32e1\n#define mmDWB_OGAM_RAMB_REGION_10_11_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_REGION_12_13                                                                   0x32e2\n#define mmDWB_OGAM_RAMB_REGION_12_13_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_REGION_14_15                                                                   0x32e3\n#define mmDWB_OGAM_RAMB_REGION_14_15_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_REGION_16_17                                                                   0x32e4\n#define mmDWB_OGAM_RAMB_REGION_16_17_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_REGION_18_19                                                                   0x32e5\n#define mmDWB_OGAM_RAMB_REGION_18_19_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_REGION_20_21                                                                   0x32e6\n#define mmDWB_OGAM_RAMB_REGION_20_21_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_REGION_22_23                                                                   0x32e7\n#define mmDWB_OGAM_RAMB_REGION_22_23_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_REGION_24_25                                                                   0x32e8\n#define mmDWB_OGAM_RAMB_REGION_24_25_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_REGION_26_27                                                                   0x32e9\n#define mmDWB_OGAM_RAMB_REGION_26_27_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_REGION_28_29                                                                   0x32ea\n#define mmDWB_OGAM_RAMB_REGION_28_29_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_REGION_30_31                                                                   0x32eb\n#define mmDWB_OGAM_RAMB_REGION_30_31_BASE_IDX                                                          2\n#define mmDWB_OGAM_RAMB_REGION_32_33                                                                   0x32ec\n#define mmDWB_OGAM_RAMB_REGION_32_33_BASE_IDX                                                          2\n\n\n\n\n#define mmMPCC0_MPCC_TOP_SEL                                                                           0x0000\n#define mmMPCC0_MPCC_TOP_SEL_BASE_IDX                                                                  3\n#define mmMPCC0_MPCC_BOT_SEL                                                                           0x0001\n#define mmMPCC0_MPCC_BOT_SEL_BASE_IDX                                                                  3\n#define mmMPCC0_MPCC_OPP_ID                                                                            0x0002\n#define mmMPCC0_MPCC_OPP_ID_BASE_IDX                                                                   3\n#define mmMPCC0_MPCC_CONTROL                                                                           0x0003\n#define mmMPCC0_MPCC_CONTROL_BASE_IDX                                                                  3\n#define mmMPCC0_MPCC_SM_CONTROL                                                                        0x0004\n#define mmMPCC0_MPCC_SM_CONTROL_BASE_IDX                                                               3\n#define mmMPCC0_MPCC_UPDATE_LOCK_SEL                                                                   0x0005\n#define mmMPCC0_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          3\n#define mmMPCC0_MPCC_TOP_GAIN                                                                          0x0006\n#define mmMPCC0_MPCC_TOP_GAIN_BASE_IDX                                                                 3\n#define mmMPCC0_MPCC_BOT_GAIN_INSIDE                                                                   0x0007\n#define mmMPCC0_MPCC_BOT_GAIN_INSIDE_BASE_IDX                                                          3\n#define mmMPCC0_MPCC_BOT_GAIN_OUTSIDE                                                                  0x0008\n#define mmMPCC0_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX                                                         3\n#define mmMPCC0_MPCC_BG_R_CR                                                                           0x0009\n#define mmMPCC0_MPCC_BG_R_CR_BASE_IDX                                                                  3\n#define mmMPCC0_MPCC_BG_G_Y                                                                            0x000a\n#define mmMPCC0_MPCC_BG_G_Y_BASE_IDX                                                                   3\n#define mmMPCC0_MPCC_BG_B_CB                                                                           0x000b\n#define mmMPCC0_MPCC_BG_B_CB_BASE_IDX                                                                  3\n#define mmMPCC0_MPCC_MEM_PWR_CTRL                                                                      0x000c\n#define mmMPCC0_MPCC_MEM_PWR_CTRL_BASE_IDX                                                             3\n#define mmMPCC0_MPCC_STATUS                                                                            0x000d\n#define mmMPCC0_MPCC_STATUS_BASE_IDX                                                                   3\n\n\n\n\n#define mmMPCC1_MPCC_TOP_SEL                                                                           0x0020\n#define mmMPCC1_MPCC_TOP_SEL_BASE_IDX                                                                  3\n#define mmMPCC1_MPCC_BOT_SEL                                                                           0x0021\n#define mmMPCC1_MPCC_BOT_SEL_BASE_IDX                                                                  3\n#define mmMPCC1_MPCC_OPP_ID                                                                            0x0022\n#define mmMPCC1_MPCC_OPP_ID_BASE_IDX                                                                   3\n#define mmMPCC1_MPCC_CONTROL                                                                           0x0023\n#define mmMPCC1_MPCC_CONTROL_BASE_IDX                                                                  3\n#define mmMPCC1_MPCC_SM_CONTROL                                                                        0x0024\n#define mmMPCC1_MPCC_SM_CONTROL_BASE_IDX                                                               3\n#define mmMPCC1_MPCC_UPDATE_LOCK_SEL                                                                   0x0025\n#define mmMPCC1_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          3\n#define mmMPCC1_MPCC_TOP_GAIN                                                                          0x0026\n#define mmMPCC1_MPCC_TOP_GAIN_BASE_IDX                                                                 3\n#define mmMPCC1_MPCC_BOT_GAIN_INSIDE                                                                   0x0027\n#define mmMPCC1_MPCC_BOT_GAIN_INSIDE_BASE_IDX                                                          3\n#define mmMPCC1_MPCC_BOT_GAIN_OUTSIDE                                                                  0x0028\n#define mmMPCC1_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX                                                         3\n#define mmMPCC1_MPCC_BG_R_CR                                                                           0x0029\n#define mmMPCC1_MPCC_BG_R_CR_BASE_IDX                                                                  3\n#define mmMPCC1_MPCC_BG_G_Y                                                                            0x002a\n#define mmMPCC1_MPCC_BG_G_Y_BASE_IDX                                                                   3\n#define mmMPCC1_MPCC_BG_B_CB                                                                           0x002b\n#define mmMPCC1_MPCC_BG_B_CB_BASE_IDX                                                                  3\n#define mmMPCC1_MPCC_MEM_PWR_CTRL                                                                      0x002c\n#define mmMPCC1_MPCC_MEM_PWR_CTRL_BASE_IDX                                                             3\n#define mmMPCC1_MPCC_STATUS                                                                            0x002d\n#define mmMPCC1_MPCC_STATUS_BASE_IDX                                                                   3\n\n\n\n\n#define mmMPCC_OGAM0_MPCC_OGAM_CONTROL                                                                 0x0100\n#define mmMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX                                                        3\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_INDEX                                                               0x0101\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_INDEX_BASE_IDX                                                      3\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_DATA                                                                0x0102\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_DATA_BASE_IDX                                                       3\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_CONTROL                                                             0x0103\n#define mmMPCC_OGAM0_MPCC_OGAM_LUT_CONTROL_BASE_IDX                                                    3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B                                                       0x0104\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_G                                                       0x0105\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R                                                       0x0106\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B                                                 0x0107\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G                                                 0x0108\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R                                                 0x0109\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_B                                                  0x010a\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                         3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_G                                                  0x010b\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                         3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_R                                                  0x010c\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                         3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B                                                        0x010d\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B                                                        0x010e\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_G                                                        0x010f\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_G                                                        0x0110\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R                                                        0x0111\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R                                                        0x0112\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_B                                                           0x0113\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_B_BASE_IDX                                                  3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G                                                           0x0114\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G_BASE_IDX                                                  3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_R                                                           0x0115\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_R_BASE_IDX                                                  3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1                                                         0x0116\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_2_3                                                         0x0117\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_4_5                                                         0x0118\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_6_7                                                         0x0119\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_8_9                                                         0x011a\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_10_11                                                       0x011b\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_12_13                                                       0x011c\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_14_15                                                       0x011d\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_16_17                                                       0x011e\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_18_19                                                       0x011f\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_20_21                                                       0x0120\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_22_23                                                       0x0121\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_24_25                                                       0x0122\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_26_27                                                       0x0123\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_28_29                                                       0x0124\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_30_31                                                       0x0125\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_32_33                                                       0x0126\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_B                                                       0x0127\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_G                                                       0x0128\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_R                                                       0x0129\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B                                                 0x012a\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G                                                 0x012b\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R                                                 0x012c\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_B                                                  0x012d\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                         3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_G                                                  0x012e\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                         3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_R                                                  0x012f\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                         3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_B                                                        0x0130\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_B                                                        0x0131\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_G                                                        0x0132\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_G                                                        0x0133\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R                                                        0x0134\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_R                                                        0x0135\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                               3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_B                                                           0x0136\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_B_BASE_IDX                                                  3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_G                                                           0x0137\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_G_BASE_IDX                                                  3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_R                                                           0x0138\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX                                                  3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1                                                         0x0139\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_2_3                                                         0x013a\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_4_5                                                         0x013b\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_6_7                                                         0x013c\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_8_9                                                         0x013d\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_10_11                                                       0x013e\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_12_13                                                       0x013f\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_14_15                                                       0x0140\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_16_17                                                       0x0141\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_18_19                                                       0x0142\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_20_21                                                       0x0143\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_22_23                                                       0x0144\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_24_25                                                       0x0145\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_26_27                                                       0x0146\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_28_29                                                       0x0147\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_30_31                                                       0x0148\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_32_33                                                       0x0149\n#define mmMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX                                              3\n#define mmMPCC_OGAM0_MPCC_GAMUT_REMAP_COEF_FORMAT                                                      0x014a\n#define mmMPCC_OGAM0_MPCC_GAMUT_REMAP_COEF_FORMAT_BASE_IDX                                             3\n#define mmMPCC_OGAM0_MPCC_GAMUT_REMAP_MODE                                                             0x014b\n#define mmMPCC_OGAM0_MPCC_GAMUT_REMAP_MODE_BASE_IDX                                                    3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A                                                         0x014c\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_A                                                         0x014d\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_A_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_A                                                         0x014e\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_A_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_A                                                         0x014f\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_A_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_A                                                         0x0150\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_A_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_A                                                         0x0151\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_A_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_B                                                         0x0152\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_B_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_B                                                         0x0153\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_B_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_B                                                         0x0154\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_B_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_B                                                         0x0155\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_B_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_B                                                         0x0156\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_B_BASE_IDX                                                3\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_B                                                         0x0157\n#define mmMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_B_BASE_IDX                                                3\n\n\n\n\n#define mmMPCC_OGAM1_MPCC_OGAM_CONTROL                                                                 0x0180\n#define mmMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX                                                        3\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_INDEX                                                               0x0181\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_INDEX_BASE_IDX                                                      3\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_DATA                                                                0x0182\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_DATA_BASE_IDX                                                       3\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_CONTROL                                                             0x0183\n#define mmMPCC_OGAM1_MPCC_OGAM_LUT_CONTROL_BASE_IDX                                                    3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_B                                                       0x0184\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_G                                                       0x0185\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_R                                                       0x0186\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B                                                 0x0187\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G                                                 0x0188\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R                                                 0x0189\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B                                                  0x018a\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                         3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G                                                  0x018b\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                         3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_R                                                  0x018c\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                         3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B                                                        0x018d\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_B                                                        0x018e\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_G                                                        0x018f\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_G                                                        0x0190\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_R                                                        0x0191\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_R                                                        0x0192\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_B                                                           0x0193\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_B_BASE_IDX                                                  3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_G                                                           0x0194\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_G_BASE_IDX                                                  3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_R                                                           0x0195\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_R_BASE_IDX                                                  3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_0_1                                                         0x0196\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_2_3                                                         0x0197\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_4_5                                                         0x0198\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_6_7                                                         0x0199\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_8_9                                                         0x019a\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_10_11                                                       0x019b\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_12_13                                                       0x019c\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_14_15                                                       0x019d\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_16_17                                                       0x019e\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_18_19                                                       0x019f\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_20_21                                                       0x01a0\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_22_23                                                       0x01a1\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_24_25                                                       0x01a2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_26_27                                                       0x01a3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_28_29                                                       0x01a4\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_30_31                                                       0x01a5\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_32_33                                                       0x01a6\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_B                                                       0x01a7\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_G                                                       0x01a8\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_R                                                       0x01a9\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B                                                 0x01aa\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G                                                 0x01ab\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R                                                 0x01ac\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_B                                                  0x01ad\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                         3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G                                                  0x01ae\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                         3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_R                                                  0x01af\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                         3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_B                                                        0x01b0\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_B                                                        0x01b1\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_G                                                        0x01b2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_G                                                        0x01b3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_R                                                        0x01b4\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_R                                                        0x01b5\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                               3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_B                                                           0x01b6\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_B_BASE_IDX                                                  3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_G                                                           0x01b7\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_G_BASE_IDX                                                  3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_R                                                           0x01b8\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX                                                  3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_0_1                                                         0x01b9\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_2_3                                                         0x01ba\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_4_5                                                         0x01bb\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_6_7                                                         0x01bc\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_8_9                                                         0x01bd\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_10_11                                                       0x01be\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_12_13                                                       0x01bf\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_14_15                                                       0x01c0\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_16_17                                                       0x01c1\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_18_19                                                       0x01c2\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_20_21                                                       0x01c3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_22_23                                                       0x01c4\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_24_25                                                       0x01c5\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_26_27                                                       0x01c6\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_28_29                                                       0x01c7\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_30_31                                                       0x01c8\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_32_33                                                       0x01c9\n#define mmMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX                                              3\n#define mmMPCC_OGAM1_MPCC_GAMUT_REMAP_COEF_FORMAT                                                      0x01ca\n#define mmMPCC_OGAM1_MPCC_GAMUT_REMAP_COEF_FORMAT_BASE_IDX                                             3\n#define mmMPCC_OGAM1_MPCC_GAMUT_REMAP_MODE                                                             0x01cb\n#define mmMPCC_OGAM1_MPCC_GAMUT_REMAP_MODE_BASE_IDX                                                    3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_A                                                         0x01cc\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_A_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_A                                                         0x01cd\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_A_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_A                                                         0x01ce\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_A_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_A                                                         0x01cf\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_A_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_A                                                         0x01d0\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_A_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_A                                                         0x01d1\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_A_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_B                                                         0x01d2\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_B_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_B                                                         0x01d3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_B_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_B                                                         0x01d4\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_B_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_B                                                         0x01d5\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_B_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_B                                                         0x01d6\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_B_BASE_IDX                                                3\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_B                                                         0x01d7\n#define mmMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_B_BASE_IDX                                                3\n\n\n\n\n#define mmMPC_CLOCK_CONTROL                                                                            0x0500\n#define mmMPC_CLOCK_CONTROL_BASE_IDX                                                                   3\n#define mmMPC_SOFT_RESET                                                                               0x0501\n#define mmMPC_SOFT_RESET_BASE_IDX                                                                      3\n#define mmMPC_CRC_CTRL                                                                                 0x0502\n#define mmMPC_CRC_CTRL_BASE_IDX                                                                        3\n#define mmMPC_CRC_SEL_CONTROL                                                                          0x0503\n#define mmMPC_CRC_SEL_CONTROL_BASE_IDX                                                                 3\n#define mmMPC_CRC_RESULT_AR                                                                            0x0504\n#define mmMPC_CRC_RESULT_AR_BASE_IDX                                                                   3\n#define mmMPC_CRC_RESULT_GB                                                                            0x0505\n#define mmMPC_CRC_RESULT_GB_BASE_IDX                                                                   3\n#define mmMPC_CRC_RESULT_C                                                                             0x0506\n#define mmMPC_CRC_RESULT_C_BASE_IDX                                                                    3\n#define mmMPC_PERFMON_EVENT_CTRL                                                                       0x0509\n#define mmMPC_PERFMON_EVENT_CTRL_BASE_IDX                                                              3\n#define mmMPC_BYPASS_BG_AR                                                                             0x050a\n#define mmMPC_BYPASS_BG_AR_BASE_IDX                                                                    3\n#define mmMPC_BYPASS_BG_GB                                                                             0x050b\n#define mmMPC_BYPASS_BG_GB_BASE_IDX                                                                    3\n#define mmMPC_HOST_READ_CONTROL                                                                        0x050c\n#define mmMPC_HOST_READ_CONTROL_BASE_IDX                                                               3\n#define mmMPC_DPP_PENDING_STATUS                                                                       0x050d\n#define mmMPC_DPP_PENDING_STATUS_BASE_IDX                                                              3\n#define mmMPC_PENDING_STATUS_MISC                                                                      0x050e\n#define mmMPC_PENDING_STATUS_MISC_BASE_IDX                                                             3\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET0                                                                0x050f\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET0_BASE_IDX                                                       3\n#define mmADR_CFG_VUPDATE_LOCK_SET0                                                                    0x0510\n#define mmADR_CFG_VUPDATE_LOCK_SET0_BASE_IDX                                                           3\n#define mmADR_VUPDATE_LOCK_SET0                                                                        0x0511\n#define mmADR_VUPDATE_LOCK_SET0_BASE_IDX                                                               3\n#define mmCFG_VUPDATE_LOCK_SET0                                                                        0x0512\n#define mmCFG_VUPDATE_LOCK_SET0_BASE_IDX                                                               3\n#define mmCUR_VUPDATE_LOCK_SET0                                                                        0x0513\n#define mmCUR_VUPDATE_LOCK_SET0_BASE_IDX                                                               3\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET1                                                                0x0514\n#define mmADR_CFG_CUR_VUPDATE_LOCK_SET1_BASE_IDX                                                       3\n#define mmADR_CFG_VUPDATE_LOCK_SET1                                                                    0x0515\n#define mmADR_CFG_VUPDATE_LOCK_SET1_BASE_IDX                                                           3\n#define mmADR_VUPDATE_LOCK_SET1                                                                        0x0516\n#define mmADR_VUPDATE_LOCK_SET1_BASE_IDX                                                               3\n#define mmCFG_VUPDATE_LOCK_SET1                                                                        0x0517\n#define mmCFG_VUPDATE_LOCK_SET1_BASE_IDX                                                               3\n#define mmCUR_VUPDATE_LOCK_SET1                                                                        0x0518\n#define mmCUR_VUPDATE_LOCK_SET1_BASE_IDX                                                               3\n#define mmMPC_DWB0_MUX                                                                                 0x055c\n#define mmMPC_DWB0_MUX_BASE_IDX                                                                        3\n\n\n\n\n#define mmMPC_OUT0_MUX                                                                                 0x0580\n#define mmMPC_OUT0_MUX_BASE_IDX                                                                        3\n#define mmMPC_OUT0_DENORM_CONTROL                                                                      0x0581\n#define mmMPC_OUT0_DENORM_CONTROL_BASE_IDX                                                             3\n#define mmMPC_OUT0_DENORM_CLAMP_G_Y                                                                    0x0582\n#define mmMPC_OUT0_DENORM_CLAMP_G_Y_BASE_IDX                                                           3\n#define mmMPC_OUT0_DENORM_CLAMP_B_CB                                                                   0x0583\n#define mmMPC_OUT0_DENORM_CLAMP_B_CB_BASE_IDX                                                          3\n#define mmMPC_OUT1_MUX                                                                                 0x0584\n#define mmMPC_OUT1_MUX_BASE_IDX                                                                        3\n#define mmMPC_OUT1_DENORM_CONTROL                                                                      0x0585\n#define mmMPC_OUT1_DENORM_CONTROL_BASE_IDX                                                             3\n#define mmMPC_OUT1_DENORM_CLAMP_G_Y                                                                    0x0586\n#define mmMPC_OUT1_DENORM_CLAMP_G_Y_BASE_IDX                                                           3\n#define mmMPC_OUT1_DENORM_CLAMP_B_CB                                                                   0x0587\n#define mmMPC_OUT1_DENORM_CLAMP_B_CB_BASE_IDX                                                          3\n#define mmMPC_OUT_CSC_COEF_FORMAT                                                                      0x0598\n#define mmMPC_OUT_CSC_COEF_FORMAT_BASE_IDX                                                             3\n#define mmMPC_OUT0_CSC_MODE                                                                            0x0599\n#define mmMPC_OUT0_CSC_MODE_BASE_IDX                                                                   3\n#define mmMPC_OUT0_CSC_C11_C12_A                                                                       0x059a\n#define mmMPC_OUT0_CSC_C11_C12_A_BASE_IDX                                                              3\n#define mmMPC_OUT0_CSC_C13_C14_A                                                                       0x059b\n#define mmMPC_OUT0_CSC_C13_C14_A_BASE_IDX                                                              3\n#define mmMPC_OUT0_CSC_C21_C22_A                                                                       0x059c\n#define mmMPC_OUT0_CSC_C21_C22_A_BASE_IDX                                                              3\n#define mmMPC_OUT0_CSC_C23_C24_A                                                                       0x059d\n#define mmMPC_OUT0_CSC_C23_C24_A_BASE_IDX                                                              3\n#define mmMPC_OUT0_CSC_C31_C32_A                                                                       0x059e\n#define mmMPC_OUT0_CSC_C31_C32_A_BASE_IDX                                                              3\n#define mmMPC_OUT0_CSC_C33_C34_A                                                                       0x059f\n#define mmMPC_OUT0_CSC_C33_C34_A_BASE_IDX                                                              3\n#define mmMPC_OUT0_CSC_C11_C12_B                                                                       0x05a0\n#define mmMPC_OUT0_CSC_C11_C12_B_BASE_IDX                                                              3\n#define mmMPC_OUT0_CSC_C13_C14_B                                                                       0x05a1\n#define mmMPC_OUT0_CSC_C13_C14_B_BASE_IDX                                                              3\n#define mmMPC_OUT0_CSC_C21_C22_B                                                                       0x05a2\n#define mmMPC_OUT0_CSC_C21_C22_B_BASE_IDX                                                              3\n#define mmMPC_OUT0_CSC_C23_C24_B                                                                       0x05a3\n#define mmMPC_OUT0_CSC_C23_C24_B_BASE_IDX                                                              3\n#define mmMPC_OUT0_CSC_C31_C32_B                                                                       0x05a4\n#define mmMPC_OUT0_CSC_C31_C32_B_BASE_IDX                                                              3\n#define mmMPC_OUT0_CSC_C33_C34_B                                                                       0x05a5\n#define mmMPC_OUT0_CSC_C33_C34_B_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_MODE                                                                            0x05a6\n#define mmMPC_OUT1_CSC_MODE_BASE_IDX                                                                   3\n#define mmMPC_OUT1_CSC_C11_C12_A                                                                       0x05a7\n#define mmMPC_OUT1_CSC_C11_C12_A_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_C13_C14_A                                                                       0x05a8\n#define mmMPC_OUT1_CSC_C13_C14_A_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_C21_C22_A                                                                       0x05a9\n#define mmMPC_OUT1_CSC_C21_C22_A_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_C23_C24_A                                                                       0x05aa\n#define mmMPC_OUT1_CSC_C23_C24_A_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_C31_C32_A                                                                       0x05ab\n#define mmMPC_OUT1_CSC_C31_C32_A_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_C33_C34_A                                                                       0x05ac\n#define mmMPC_OUT1_CSC_C33_C34_A_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_C11_C12_B                                                                       0x05ad\n#define mmMPC_OUT1_CSC_C11_C12_B_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_C13_C14_B                                                                       0x05ae\n#define mmMPC_OUT1_CSC_C13_C14_B_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_C21_C22_B                                                                       0x05af\n#define mmMPC_OUT1_CSC_C21_C22_B_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_C23_C24_B                                                                       0x05b0\n#define mmMPC_OUT1_CSC_C23_C24_B_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_C31_C32_B                                                                       0x05b1\n#define mmMPC_OUT1_CSC_C31_C32_B_BASE_IDX                                                              3\n#define mmMPC_OUT1_CSC_C33_C34_B                                                                       0x05b2\n#define mmMPC_OUT1_CSC_C33_C34_B_BASE_IDX                                                              3\n\n\n\n\n#define mmMPC_RMU_CONTROL                                                                              0x0680\n#define mmMPC_RMU_CONTROL_BASE_IDX                                                                     3\n#define mmMPC_RMU_MEM_PWR_CTRL                                                                         0x0681\n#define mmMPC_RMU_MEM_PWR_CTRL_BASE_IDX                                                                3\n#define mmMPC_RMU0_SHAPER_CONTROL                                                                      0x0682\n#define mmMPC_RMU0_SHAPER_CONTROL_BASE_IDX                                                             3\n#define mmMPC_RMU0_SHAPER_OFFSET_R                                                                     0x0683\n#define mmMPC_RMU0_SHAPER_OFFSET_R_BASE_IDX                                                            3\n#define mmMPC_RMU0_SHAPER_OFFSET_G                                                                     0x0684\n#define mmMPC_RMU0_SHAPER_OFFSET_G_BASE_IDX                                                            3\n#define mmMPC_RMU0_SHAPER_OFFSET_B                                                                     0x0685\n#define mmMPC_RMU0_SHAPER_OFFSET_B_BASE_IDX                                                            3\n#define mmMPC_RMU0_SHAPER_SCALE_R                                                                      0x0686\n#define mmMPC_RMU0_SHAPER_SCALE_R_BASE_IDX                                                             3\n#define mmMPC_RMU0_SHAPER_SCALE_G_B                                                                    0x0687\n#define mmMPC_RMU0_SHAPER_SCALE_G_B_BASE_IDX                                                           3\n#define mmMPC_RMU0_SHAPER_LUT_INDEX                                                                    0x0688\n#define mmMPC_RMU0_SHAPER_LUT_INDEX_BASE_IDX                                                           3\n#define mmMPC_RMU0_SHAPER_LUT_DATA                                                                     0x0689\n#define mmMPC_RMU0_SHAPER_LUT_DATA_BASE_IDX                                                            3\n#define mmMPC_RMU0_SHAPER_LUT_WRITE_EN_MASK                                                            0x068a\n#define mmMPC_RMU0_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_START_CNTL_B                                                            0x068b\n#define mmMPC_RMU0_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_START_CNTL_G                                                            0x068c\n#define mmMPC_RMU0_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_START_CNTL_R                                                            0x068d\n#define mmMPC_RMU0_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_END_CNTL_B                                                              0x068e\n#define mmMPC_RMU0_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMA_END_CNTL_G                                                              0x068f\n#define mmMPC_RMU0_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMA_END_CNTL_R                                                              0x0690\n#define mmMPC_RMU0_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_0_1                                                              0x0691\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_2_3                                                              0x0692\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_4_5                                                              0x0693\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_6_7                                                              0x0694\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_8_9                                                              0x0695\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_10_11                                                            0x0696\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_12_13                                                            0x0697\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_14_15                                                            0x0698\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_16_17                                                            0x0699\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_18_19                                                            0x069a\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_20_21                                                            0x069b\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_22_23                                                            0x069c\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_24_25                                                            0x069d\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_26_27                                                            0x069e\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_28_29                                                            0x069f\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_30_31                                                            0x06a0\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_32_33                                                            0x06a1\n#define mmMPC_RMU0_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_START_CNTL_B                                                            0x06a2\n#define mmMPC_RMU0_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_START_CNTL_G                                                            0x06a3\n#define mmMPC_RMU0_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_START_CNTL_R                                                            0x06a4\n#define mmMPC_RMU0_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_END_CNTL_B                                                              0x06a5\n#define mmMPC_RMU0_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMB_END_CNTL_G                                                              0x06a6\n#define mmMPC_RMU0_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMB_END_CNTL_R                                                              0x06a7\n#define mmMPC_RMU0_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_0_1                                                              0x06a8\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_2_3                                                              0x06a9\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_4_5                                                              0x06aa\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_6_7                                                              0x06ab\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_8_9                                                              0x06ac\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                     3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_10_11                                                            0x06ad\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_12_13                                                            0x06ae\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_14_15                                                            0x06af\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_16_17                                                            0x06b0\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_18_19                                                            0x06b1\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_20_21                                                            0x06b2\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_22_23                                                            0x06b3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_24_25                                                            0x06b4\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_26_27                                                            0x06b5\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_28_29                                                            0x06b6\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_30_31                                                            0x06b7\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                   3\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_32_33                                                            0x06b8\n#define mmMPC_RMU0_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                   3\n#define mmMPC_RMU0_3DLUT_MODE                                                                          0x06b9\n#define mmMPC_RMU0_3DLUT_MODE_BASE_IDX                                                                 3\n#define mmMPC_RMU0_3DLUT_INDEX                                                                         0x06ba\n#define mmMPC_RMU0_3DLUT_INDEX_BASE_IDX                                                                3\n#define mmMPC_RMU0_3DLUT_DATA                                                                          0x06bb\n#define mmMPC_RMU0_3DLUT_DATA_BASE_IDX                                                                 3\n#define mmMPC_RMU0_3DLUT_DATA_30BIT                                                                    0x06bc\n#define mmMPC_RMU0_3DLUT_DATA_30BIT_BASE_IDX                                                           3\n#define mmMPC_RMU0_3DLUT_READ_WRITE_CONTROL                                                            0x06bd\n#define mmMPC_RMU0_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                   3\n#define mmMPC_RMU0_3DLUT_OUT_NORM_FACTOR                                                               0x06be\n#define mmMPC_RMU0_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                      3\n#define mmMPC_RMU0_3DLUT_OUT_OFFSET_R                                                                  0x06bf\n#define mmMPC_RMU0_3DLUT_OUT_OFFSET_R_BASE_IDX                                                         3\n#define mmMPC_RMU0_3DLUT_OUT_OFFSET_G                                                                  0x06c0\n#define mmMPC_RMU0_3DLUT_OUT_OFFSET_G_BASE_IDX                                                         3\n#define mmMPC_RMU0_3DLUT_OUT_OFFSET_B                                                                  0x06c1\n#define mmMPC_RMU0_3DLUT_OUT_OFFSET_B_BASE_IDX                                                         3\n\n\n#define mmDC_PERFMON15_PERFCOUNTER_CNTL                                                                0x08c7\n#define mmDC_PERFMON15_PERFCOUNTER_CNTL_BASE_IDX                                                       3\n#define mmDC_PERFMON15_PERFCOUNTER_CNTL2                                                               0x08c8\n#define mmDC_PERFMON15_PERFCOUNTER_CNTL2_BASE_IDX                                                      3\n#define mmDC_PERFMON15_PERFCOUNTER_STATE                                                               0x08c9\n#define mmDC_PERFMON15_PERFCOUNTER_STATE_BASE_IDX                                                      3\n#define mmDC_PERFMON15_PERFMON_CNTL                                                                    0x08ca\n#define mmDC_PERFMON15_PERFMON_CNTL_BASE_IDX                                                           3\n#define mmDC_PERFMON15_PERFMON_CNTL2                                                                   0x08cb\n#define mmDC_PERFMON15_PERFMON_CNTL2_BASE_IDX                                                          3\n#define mmDC_PERFMON15_PERFMON_CVALUE_INT_MISC                                                         0x08cc\n#define mmDC_PERFMON15_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                3\n#define mmDC_PERFMON15_PERFMON_CVALUE_LOW                                                              0x08cd\n#define mmDC_PERFMON15_PERFMON_CVALUE_LOW_BASE_IDX                                                     3\n#define mmDC_PERFMON15_PERFMON_HI                                                                      0x08ce\n#define mmDC_PERFMON15_PERFMON_HI_BASE_IDX                                                             3\n#define mmDC_PERFMON15_PERFMON_LOW                                                                     0x08cf\n#define mmDC_PERFMON15_PERFMON_LOW_BASE_IDX                                                            3\n\n\n\n\n#define mmAFMT2_AFMT_VBI_PACKET_CONTROL                                                                0x091c\n#define mmAFMT2_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                       3\n#define mmAFMT2_AFMT_AUDIO_PACKET_CONTROL2                                                             0x091d\n#define mmAFMT2_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                    3\n#define mmAFMT2_AFMT_60958_0                                                                           0x0920\n#define mmAFMT2_AFMT_60958_0_BASE_IDX                                                                  3\n#define mmAFMT2_AFMT_60958_1                                                                           0x0921\n#define mmAFMT2_AFMT_60958_1_BASE_IDX                                                                  3\n#define mmAFMT2_AFMT_60958_2                                                                           0x0927\n#define mmAFMT2_AFMT_60958_2_BASE_IDX                                                                  3\n#define mmAFMT2_AFMT_AUDIO_PACKET_CONTROL                                                              0x092a\n#define mmAFMT2_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                     3\n#define mmAFMT2_AFMT_INFOFRAME_CONTROL0                                                                0x092b\n#define mmAFMT2_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                       3\n#define mmAFMT2_AFMT_AUDIO_SRC_CONTROL                                                                 0x092d\n#define mmAFMT2_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                        3\n#define mmAFMT2_AFMT_MEM_PWR                                                                           0x092f\n#define mmAFMT2_AFMT_MEM_PWR_BASE_IDX                                                                  3\n\n\n\n\n#define mmVPG2_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x0931\n#define mmVPG2_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 3\n#define mmVPG2_VPG_GENERIC_PACKET_DATA                                                                 0x0932\n#define mmVPG2_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        3\n#define mmVPG2_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x0933\n#define mmVPG2_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      3\n#define mmVPG2_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x0934\n#define mmVPG2_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  3\n#define mmVPG2_VPG_GENERIC_STATUS                                                                      0x0935\n#define mmVPG2_VPG_GENERIC_STATUS_BASE_IDX                                                             3\n\n\n\n\n#define mmDME2_DME_CONTROL                                                                             0x093c\n#define mmDME2_DME_CONTROL_BASE_IDX                                                                    3\n#define mmDME2_DME_MEMORY_CONTROL                                                                      0x093d\n#define mmDME2_DME_MEMORY_CONTROL_BASE_IDX                                                             3\n\n\n\n\n#define mmHPO_TOP_CLOCK_CONTROL                                                                        0x0e43\n#define mmHPO_TOP_CLOCK_CONTROL_BASE_IDX                                                               3\n\n\n\n\n#define mmDC_PERFMON16_PERFCOUNTER_CNTL                                                                0x0e66\n#define mmDC_PERFMON16_PERFCOUNTER_CNTL_BASE_IDX                                                       3\n#define mmDC_PERFMON16_PERFCOUNTER_CNTL2                                                               0x0e67\n#define mmDC_PERFMON16_PERFCOUNTER_CNTL2_BASE_IDX                                                      3\n#define mmDC_PERFMON16_PERFCOUNTER_STATE                                                               0x0e68\n#define mmDC_PERFMON16_PERFCOUNTER_STATE_BASE_IDX                                                      3\n#define mmDC_PERFMON16_PERFMON_CNTL                                                                    0x0e69\n#define mmDC_PERFMON16_PERFMON_CNTL_BASE_IDX                                                           3\n#define mmDC_PERFMON16_PERFMON_CNTL2                                                                   0x0e6a\n#define mmDC_PERFMON16_PERFMON_CNTL2_BASE_IDX                                                          3\n#define mmDC_PERFMON16_PERFMON_CVALUE_INT_MISC                                                         0x0e6b\n#define mmDC_PERFMON16_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                3\n#define mmDC_PERFMON16_PERFMON_CVALUE_LOW                                                              0x0e6c\n#define mmDC_PERFMON16_PERFMON_CVALUE_LOW_BASE_IDX                                                     3\n#define mmDC_PERFMON16_PERFMON_HI                                                                      0x0e6d\n#define mmDC_PERFMON16_PERFMON_HI_BASE_IDX                                                             3\n#define mmDC_PERFMON16_PERFMON_LOW                                                                     0x0e6e\n#define mmDC_PERFMON16_PERFMON_LOW_BASE_IDX                                                            3\n\n\n\n\n#define mmABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL                                                             0x0e7a\n#define mmABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX                                                    3\n#define mmABM0_BL1_PWM_USER_LEVEL                                                                      0x0e7b\n#define mmABM0_BL1_PWM_USER_LEVEL_BASE_IDX                                                             3\n#define mmABM0_BL1_PWM_TARGET_ABM_LEVEL                                                                0x0e7c\n#define mmABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX                                                       3\n#define mmABM0_BL1_PWM_CURRENT_ABM_LEVEL                                                               0x0e7d\n#define mmABM0_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX                                                      3\n#define mmABM0_BL1_PWM_FINAL_DUTY_CYCLE                                                                0x0e7e\n#define mmABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX                                                       3\n#define mmABM0_BL1_PWM_MINIMUM_DUTY_CYCLE                                                              0x0e7f\n#define mmABM0_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX                                                     3\n#define mmABM0_BL1_PWM_ABM_CNTL                                                                        0x0e80\n#define mmABM0_BL1_PWM_ABM_CNTL_BASE_IDX                                                               3\n#define mmABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE                                                           0x0e81\n#define mmABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX                                                  3\n#define mmABM0_BL1_PWM_GRP2_REG_LOCK                                                                   0x0e82\n#define mmABM0_BL1_PWM_GRP2_REG_LOCK_BASE_IDX                                                          3\n#define mmABM0_DC_ABM1_CNTL                                                                            0x0e83\n#define mmABM0_DC_ABM1_CNTL_BASE_IDX                                                                   3\n#define mmABM0_DC_ABM1_IPCSC_COEFF_SEL                                                                 0x0e84\n#define mmABM0_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX                                                        3\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_0                                                              0x0e85\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_0_BASE_IDX                                                     3\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_1                                                              0x0e86\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_1_BASE_IDX                                                     3\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_2                                                              0x0e87\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_2_BASE_IDX                                                     3\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_3                                                              0x0e88\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_3_BASE_IDX                                                     3\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_4                                                              0x0e89\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_4_BASE_IDX                                                     3\n#define mmABM0_DC_ABM1_ACE_THRES_12                                                                    0x0e8a\n#define mmABM0_DC_ABM1_ACE_THRES_12_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_ACE_THRES_34                                                                    0x0e8b\n#define mmABM0_DC_ABM1_ACE_THRES_34_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_ACE_CNTL_MISC                                                                   0x0e8c\n#define mmABM0_DC_ABM1_ACE_CNTL_MISC_BASE_IDX                                                          3\n#define mmABM0_DC_ABM1_HGLS_REG_READ_PROGRESS                                                          0x0e8e\n#define mmABM0_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX                                                 3\n#define mmABM0_DC_ABM1_HG_MISC_CTRL                                                                    0x0e8f\n#define mmABM0_DC_ABM1_HG_MISC_CTRL_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_LS_SUM_OF_LUMA                                                                  0x0e90\n#define mmABM0_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX                                                         3\n#define mmABM0_DC_ABM1_LS_MIN_MAX_LUMA                                                                 0x0e91\n#define mmABM0_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX                                                        3\n#define mmABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                                        0x0e92\n#define mmABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX                                               3\n#define mmABM0_DC_ABM1_LS_PIXEL_COUNT                                                                  0x0e93\n#define mmABM0_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX                                                         3\n#define mmABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                                    0x0e94\n#define mmABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX                                           3\n#define mmABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                                        0x0e95\n#define mmABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define mmABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                                        0x0e96\n#define mmABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define mmABM0_DC_ABM1_HG_SAMPLE_RATE                                                                  0x0e97\n#define mmABM0_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX                                                         3\n#define mmABM0_DC_ABM1_LS_SAMPLE_RATE                                                                  0x0e98\n#define mmABM0_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX                                                         3\n#define mmABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                                          0x0e99\n#define mmABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX                                                 3\n#define mmABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                                          0x0e9a\n#define mmABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX                                                 3\n#define mmABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                                         0x0e9b\n#define mmABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX                                                3\n#define mmABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                                        0x0e9c\n#define mmABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX                                               3\n#define mmABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                                        0x0e9d\n#define mmABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX                                               3\n#define mmABM0_DC_ABM1_HG_RESULT_1                                                                     0x0e9e\n#define mmABM0_DC_ABM1_HG_RESULT_1_BASE_IDX                                                            3\n#define mmABM0_DC_ABM1_HG_RESULT_2                                                                     0x0e9f\n#define mmABM0_DC_ABM1_HG_RESULT_2_BASE_IDX                                                            3\n#define mmABM0_DC_ABM1_HG_RESULT_3                                                                     0x0ea0\n#define mmABM0_DC_ABM1_HG_RESULT_3_BASE_IDX                                                            3\n#define mmABM0_DC_ABM1_HG_RESULT_4                                                                     0x0ea1\n#define mmABM0_DC_ABM1_HG_RESULT_4_BASE_IDX                                                            3\n#define mmABM0_DC_ABM1_HG_RESULT_5                                                                     0x0ea2\n#define mmABM0_DC_ABM1_HG_RESULT_5_BASE_IDX                                                            3\n#define mmABM0_DC_ABM1_HG_RESULT_6                                                                     0x0ea3\n#define mmABM0_DC_ABM1_HG_RESULT_6_BASE_IDX                                                            3\n#define mmABM0_DC_ABM1_HG_RESULT_7                                                                     0x0ea4\n#define mmABM0_DC_ABM1_HG_RESULT_7_BASE_IDX                                                            3\n#define mmABM0_DC_ABM1_HG_RESULT_8                                                                     0x0ea5\n#define mmABM0_DC_ABM1_HG_RESULT_8_BASE_IDX                                                            3\n#define mmABM0_DC_ABM1_HG_RESULT_9                                                                     0x0ea6\n#define mmABM0_DC_ABM1_HG_RESULT_9_BASE_IDX                                                            3\n#define mmABM0_DC_ABM1_HG_RESULT_10                                                                    0x0ea7\n#define mmABM0_DC_ABM1_HG_RESULT_10_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_11                                                                    0x0ea8\n#define mmABM0_DC_ABM1_HG_RESULT_11_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_12                                                                    0x0ea9\n#define mmABM0_DC_ABM1_HG_RESULT_12_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_13                                                                    0x0eaa\n#define mmABM0_DC_ABM1_HG_RESULT_13_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_14                                                                    0x0eab\n#define mmABM0_DC_ABM1_HG_RESULT_14_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_15                                                                    0x0eac\n#define mmABM0_DC_ABM1_HG_RESULT_15_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_16                                                                    0x0ead\n#define mmABM0_DC_ABM1_HG_RESULT_16_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_17                                                                    0x0eae\n#define mmABM0_DC_ABM1_HG_RESULT_17_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_18                                                                    0x0eaf\n#define mmABM0_DC_ABM1_HG_RESULT_18_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_19                                                                    0x0eb0\n#define mmABM0_DC_ABM1_HG_RESULT_19_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_20                                                                    0x0eb1\n#define mmABM0_DC_ABM1_HG_RESULT_20_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_21                                                                    0x0eb2\n#define mmABM0_DC_ABM1_HG_RESULT_21_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_22                                                                    0x0eb3\n#define mmABM0_DC_ABM1_HG_RESULT_22_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_23                                                                    0x0eb4\n#define mmABM0_DC_ABM1_HG_RESULT_23_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_HG_RESULT_24                                                                    0x0eb5\n#define mmABM0_DC_ABM1_HG_RESULT_24_BASE_IDX                                                           3\n#define mmABM0_DC_ABM1_BL_MASTER_LOCK                                                                  0x0eb6\n#define mmABM0_DC_ABM1_BL_MASTER_LOCK_BASE_IDX                                                         3\n\n\n\n\n#define mmABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL                                                             0x0ebb\n#define mmABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX                                                    3\n#define mmABM1_BL1_PWM_USER_LEVEL                                                                      0x0ebc\n#define mmABM1_BL1_PWM_USER_LEVEL_BASE_IDX                                                             3\n#define mmABM1_BL1_PWM_TARGET_ABM_LEVEL                                                                0x0ebd\n#define mmABM1_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX                                                       3\n#define mmABM1_BL1_PWM_CURRENT_ABM_LEVEL                                                               0x0ebe\n#define mmABM1_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX                                                      3\n#define mmABM1_BL1_PWM_FINAL_DUTY_CYCLE                                                                0x0ebf\n#define mmABM1_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX                                                       3\n#define mmABM1_BL1_PWM_MINIMUM_DUTY_CYCLE                                                              0x0ec0\n#define mmABM1_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX                                                     3\n#define mmABM1_BL1_PWM_ABM_CNTL                                                                        0x0ec1\n#define mmABM1_BL1_PWM_ABM_CNTL_BASE_IDX                                                               3\n#define mmABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE                                                           0x0ec2\n#define mmABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX                                                  3\n#define mmABM1_BL1_PWM_GRP2_REG_LOCK                                                                   0x0ec3\n#define mmABM1_BL1_PWM_GRP2_REG_LOCK_BASE_IDX                                                          3\n#define mmABM1_DC_ABM1_CNTL                                                                            0x0ec4\n#define mmABM1_DC_ABM1_CNTL_BASE_IDX                                                                   3\n#define mmABM1_DC_ABM1_IPCSC_COEFF_SEL                                                                 0x0ec5\n#define mmABM1_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX                                                        3\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_0                                                              0x0ec6\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_0_BASE_IDX                                                     3\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_1                                                              0x0ec7\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_1_BASE_IDX                                                     3\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_2                                                              0x0ec8\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_2_BASE_IDX                                                     3\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_3                                                              0x0ec9\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_3_BASE_IDX                                                     3\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_4                                                              0x0eca\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_4_BASE_IDX                                                     3\n#define mmABM1_DC_ABM1_ACE_THRES_12                                                                    0x0ecb\n#define mmABM1_DC_ABM1_ACE_THRES_12_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_ACE_THRES_34                                                                    0x0ecc\n#define mmABM1_DC_ABM1_ACE_THRES_34_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_ACE_CNTL_MISC                                                                   0x0ecd\n#define mmABM1_DC_ABM1_ACE_CNTL_MISC_BASE_IDX                                                          3\n#define mmABM1_DC_ABM1_HGLS_REG_READ_PROGRESS                                                          0x0ecf\n#define mmABM1_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX                                                 3\n#define mmABM1_DC_ABM1_HG_MISC_CTRL                                                                    0x0ed0\n#define mmABM1_DC_ABM1_HG_MISC_CTRL_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_LS_SUM_OF_LUMA                                                                  0x0ed1\n#define mmABM1_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX                                                         3\n#define mmABM1_DC_ABM1_LS_MIN_MAX_LUMA                                                                 0x0ed2\n#define mmABM1_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX                                                        3\n#define mmABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                                        0x0ed3\n#define mmABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX                                               3\n#define mmABM1_DC_ABM1_LS_PIXEL_COUNT                                                                  0x0ed4\n#define mmABM1_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX                                                         3\n#define mmABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                                    0x0ed5\n#define mmABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX                                           3\n#define mmABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                                        0x0ed6\n#define mmABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define mmABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                                        0x0ed7\n#define mmABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define mmABM1_DC_ABM1_HG_SAMPLE_RATE                                                                  0x0ed8\n#define mmABM1_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX                                                         3\n#define mmABM1_DC_ABM1_LS_SAMPLE_RATE                                                                  0x0ed9\n#define mmABM1_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX                                                         3\n#define mmABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                                          0x0eda\n#define mmABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX                                                 3\n#define mmABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                                          0x0edb\n#define mmABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX                                                 3\n#define mmABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                                         0x0edc\n#define mmABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX                                                3\n#define mmABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                                        0x0edd\n#define mmABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX                                               3\n#define mmABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                                        0x0ede\n#define mmABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX                                               3\n#define mmABM1_DC_ABM1_HG_RESULT_1                                                                     0x0edf\n#define mmABM1_DC_ABM1_HG_RESULT_1_BASE_IDX                                                            3\n#define mmABM1_DC_ABM1_HG_RESULT_2                                                                     0x0ee0\n#define mmABM1_DC_ABM1_HG_RESULT_2_BASE_IDX                                                            3\n#define mmABM1_DC_ABM1_HG_RESULT_3                                                                     0x0ee1\n#define mmABM1_DC_ABM1_HG_RESULT_3_BASE_IDX                                                            3\n#define mmABM1_DC_ABM1_HG_RESULT_4                                                                     0x0ee2\n#define mmABM1_DC_ABM1_HG_RESULT_4_BASE_IDX                                                            3\n#define mmABM1_DC_ABM1_HG_RESULT_5                                                                     0x0ee3\n#define mmABM1_DC_ABM1_HG_RESULT_5_BASE_IDX                                                            3\n#define mmABM1_DC_ABM1_HG_RESULT_6                                                                     0x0ee4\n#define mmABM1_DC_ABM1_HG_RESULT_6_BASE_IDX                                                            3\n#define mmABM1_DC_ABM1_HG_RESULT_7                                                                     0x0ee5\n#define mmABM1_DC_ABM1_HG_RESULT_7_BASE_IDX                                                            3\n#define mmABM1_DC_ABM1_HG_RESULT_8                                                                     0x0ee6\n#define mmABM1_DC_ABM1_HG_RESULT_8_BASE_IDX                                                            3\n#define mmABM1_DC_ABM1_HG_RESULT_9                                                                     0x0ee7\n#define mmABM1_DC_ABM1_HG_RESULT_9_BASE_IDX                                                            3\n#define mmABM1_DC_ABM1_HG_RESULT_10                                                                    0x0ee8\n#define mmABM1_DC_ABM1_HG_RESULT_10_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_11                                                                    0x0ee9\n#define mmABM1_DC_ABM1_HG_RESULT_11_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_12                                                                    0x0eea\n#define mmABM1_DC_ABM1_HG_RESULT_12_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_13                                                                    0x0eeb\n#define mmABM1_DC_ABM1_HG_RESULT_13_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_14                                                                    0x0eec\n#define mmABM1_DC_ABM1_HG_RESULT_14_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_15                                                                    0x0eed\n#define mmABM1_DC_ABM1_HG_RESULT_15_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_16                                                                    0x0eee\n#define mmABM1_DC_ABM1_HG_RESULT_16_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_17                                                                    0x0eef\n#define mmABM1_DC_ABM1_HG_RESULT_17_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_18                                                                    0x0ef0\n#define mmABM1_DC_ABM1_HG_RESULT_18_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_19                                                                    0x0ef1\n#define mmABM1_DC_ABM1_HG_RESULT_19_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_20                                                                    0x0ef2\n#define mmABM1_DC_ABM1_HG_RESULT_20_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_21                                                                    0x0ef3\n#define mmABM1_DC_ABM1_HG_RESULT_21_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_22                                                                    0x0ef4\n#define mmABM1_DC_ABM1_HG_RESULT_22_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_23                                                                    0x0ef5\n#define mmABM1_DC_ABM1_HG_RESULT_23_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_HG_RESULT_24                                                                    0x0ef6\n#define mmABM1_DC_ABM1_HG_RESULT_24_BASE_IDX                                                           3\n#define mmABM1_DC_ABM1_BL_MASTER_LOCK                                                                  0x0ef7\n#define mmABM1_DC_ABM1_BL_MASTER_LOCK_BASE_IDX                                                         3\n\n\n\n\n#define mmCORB_WRITE_POINTER                                                                           0x0000\n#define mmCORB_WRITE_POINTER_BASE_IDX                                                                  0\n#define mmCORB_READ_POINTER                                                                            0x0000\n#define mmCORB_READ_POINTER_BASE_IDX                                                                   0\n#define mmCORB_CONTROL                                                                                 0x0001\n#define mmCORB_CONTROL_BASE_IDX                                                                        0\n#define mmCORB_STATUS                                                                                  0x0001\n#define mmCORB_STATUS_BASE_IDX                                                                         0\n#define mmCORB_SIZE                                                                                    0x0001\n#define mmCORB_SIZE_BASE_IDX                                                                           0\n#define mmRIRB_LOWER_BASE_ADDRESS                                                                      0x0002\n#define mmRIRB_LOWER_BASE_ADDRESS_BASE_IDX                                                             0\n#define mmRIRB_UPPER_BASE_ADDRESS                                                                      0x0003\n#define mmRIRB_UPPER_BASE_ADDRESS_BASE_IDX                                                             0\n#define mmRIRB_WRITE_POINTER                                                                           0x0004\n#define mmRIRB_WRITE_POINTER_BASE_IDX                                                                  0\n#define mmRESPONSE_INTERRUPT_COUNT                                                                     0x0004\n#define mmRESPONSE_INTERRUPT_COUNT_BASE_IDX                                                            0\n#define mmRIRB_CONTROL                                                                                 0x0005\n#define mmRIRB_CONTROL_BASE_IDX                                                                        0\n#define mmRIRB_STATUS                                                                                  0x0005\n#define mmRIRB_STATUS_BASE_IDX                                                                         0\n#define mmRIRB_SIZE                                                                                    0x0005\n#define mmRIRB_SIZE_BASE_IDX                                                                           0\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE                                                           0x0006\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_BASE_IDX                                                  0\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                                      0x0006\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                             0\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                                     0x0006\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                            0\n#define mmIMMEDIATE_RESPONSE_INPUT_INTERFACE                                                           0x0007\n#define mmIMMEDIATE_RESPONSE_INPUT_INTERFACE_BASE_IDX                                                  0\n#define mmIMMEDIATE_COMMAND_STATUS                                                                     0x0008\n#define mmIMMEDIATE_COMMAND_STATUS_BASE_IDX                                                            0\n#define mmDMA_POSITION_LOWER_BASE_ADDRESS                                                              0x000a\n#define mmDMA_POSITION_LOWER_BASE_ADDRESS_BASE_IDX                                                     0\n#define mmDMA_POSITION_UPPER_BASE_ADDRESS                                                              0x000b\n#define mmDMA_POSITION_UPPER_BASE_ADDRESS_BASE_IDX                                                     0\n#define mmWALL_CLOCK_COUNTER_ALIAS                                                                     0x074c\n#define mmWALL_CLOCK_COUNTER_ALIAS_BASE_IDX                                                            1\n\n\n\n\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                           0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                  0\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                          0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                 0\n\n\n\n\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA                                            0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA_BASE_IDX                                   0\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX                                           0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX_BASE_IDX                                  0\n\n\n\n\n\n#define ixSEQ00                                                                                        0x0000\n#define ixSEQ01                                                                                        0x0001\n#define ixSEQ02                                                                                        0x0002\n#define ixSEQ03                                                                                        0x0003\n#define ixSEQ04                                                                                        0x0004\n\n\n\n\n#define ixCRT00                                                                                        0x0000\n#define ixCRT01                                                                                        0x0001\n#define ixCRT02                                                                                        0x0002\n#define ixCRT03                                                                                        0x0003\n#define ixCRT04                                                                                        0x0004\n#define ixCRT05                                                                                        0x0005\n#define ixCRT06                                                                                        0x0006\n#define ixCRT07                                                                                        0x0007\n#define ixCRT08                                                                                        0x0008\n#define ixCRT09                                                                                        0x0009\n#define ixCRT0A                                                                                        0x000a\n#define ixCRT0B                                                                                        0x000b\n#define ixCRT0C                                                                                        0x000c\n#define ixCRT0D                                                                                        0x000d\n#define ixCRT0E                                                                                        0x000e\n#define ixCRT0F                                                                                        0x000f\n#define ixCRT10                                                                                        0x0010\n#define ixCRT11                                                                                        0x0011\n#define ixCRT12                                                                                        0x0012\n#define ixCRT13                                                                                        0x0013\n#define ixCRT14                                                                                        0x0014\n#define ixCRT15                                                                                        0x0015\n#define ixCRT16                                                                                        0x0016\n#define ixCRT17                                                                                        0x0017\n#define ixCRT18                                                                                        0x0018\n#define ixCRT1E                                                                                        0x001e\n#define ixCRT1F                                                                                        0x001f\n#define ixCRT22                                                                                        0x0022\n\n\n\n\n#define ixGRA00                                                                                        0x0000\n#define ixGRA01                                                                                        0x0001\n#define ixGRA02                                                                                        0x0002\n#define ixGRA03                                                                                        0x0003\n#define ixGRA04                                                                                        0x0004\n#define ixGRA05                                                                                        0x0005\n#define ixGRA06                                                                                        0x0006\n#define ixGRA07                                                                                        0x0007\n#define ixGRA08                                                                                        0x0008\n\n\n\n\n#define ixATTR00                                                                                       0x0000\n#define ixATTR01                                                                                       0x0001\n#define ixATTR02                                                                                       0x0002\n#define ixATTR03                                                                                       0x0003\n#define ixATTR04                                                                                       0x0004\n#define ixATTR05                                                                                       0x0005\n#define ixATTR06                                                                                       0x0006\n#define ixATTR07                                                                                       0x0007\n#define ixATTR08                                                                                       0x0008\n#define ixATTR09                                                                                       0x0009\n#define ixATTR0A                                                                                       0x000a\n#define ixATTR0B                                                                                       0x000b\n#define ixATTR0C                                                                                       0x000c\n#define ixATTR0D                                                                                       0x000d\n#define ixATTR0E                                                                                       0x000e\n#define ixATTR0F                                                                                       0x000f\n#define ixATTR10                                                                                       0x0010\n#define ixATTR11                                                                                       0x0011\n#define ixATTR12                                                                                       0x0012\n#define ixATTR13                                                                                       0x0013\n#define ixATTR14                                                                                       0x0014\n\n\n\n\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                                           0x2200\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                                          0x2706\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                                          0x270d\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2                                        0x270e\n#define ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL                                                     0x2724\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3                                        0x273e\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE                                                  0x2770\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                              0x2771\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                0x2f09\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                                     0x2f0a\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                                           0x2f0b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY                                   0x3702\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL                                                   0x3707\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                                             0x3708\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                               0x3709\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                                   0x371c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2                                 0x371d\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3                                 0x371e\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4                                 0x371f\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION                                      0x3770\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION                                               0x3771\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO                                                    0x3772\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR                                                 0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA                                            0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE                                            0x3777\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE                                            0x3778\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE                                            0x3779\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE                                            0x377a\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC                                                          0x377b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_HBR                                                              0x377c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX                                            0x3780\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA                                             0x3781\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE                                             0x3785\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE                                             0x3786\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE                                             0x3787\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE                                             0x3788\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                                0x3789\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                                    0x378a\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                                    0x378b\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                                    0x378c\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                                    0x378d\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                                    0x378e\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                                    0x378f\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                                    0x3790\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                                    0x3791\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                                    0x3792\n#define ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO                                                         0x3793\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                                            0x3797\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                                            0x3798\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB                                                             0x3799\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                              0x379a\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE                                                      0x379b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED                                                   0x379c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                                  0x379d\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                                 0x379e\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                      0x3f09\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES                                                   0x3f0c\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH                                         0x3f0e\n\n\n\n\n#define ixAUDIO_DESCRIPTOR0                                                                            0x0001\n#define ixAUDIO_DESCRIPTOR1                                                                            0x0002\n#define ixAUDIO_DESCRIPTOR2                                                                            0x0003\n#define ixAUDIO_DESCRIPTOR3                                                                            0x0004\n#define ixAUDIO_DESCRIPTOR4                                                                            0x0005\n#define ixAUDIO_DESCRIPTOR5                                                                            0x0006\n#define ixAUDIO_DESCRIPTOR6                                                                            0x0007\n#define ixAUDIO_DESCRIPTOR7                                                                            0x0008\n#define ixAUDIO_DESCRIPTOR8                                                                            0x0009\n#define ixAUDIO_DESCRIPTOR9                                                                            0x000a\n#define ixAUDIO_DESCRIPTOR10                                                                           0x000b\n#define ixAUDIO_DESCRIPTOR11                                                                           0x000c\n#define ixAUDIO_DESCRIPTOR12                                                                           0x000d\n#define ixAUDIO_DESCRIPTOR13                                                                           0x000e\n\n\n\n\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID                                                  0x0000\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID                                                       0x0001\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN                                             0x0002\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0                                                          0x0003\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1                                                          0x0004\n#define ixSINK_DESCRIPTION0                                                                            0x0005\n#define ixSINK_DESCRIPTION1                                                                            0x0006\n#define ixSINK_DESCRIPTION2                                                                            0x0007\n#define ixSINK_DESCRIPTION3                                                                            0x0008\n#define ixSINK_DESCRIPTION4                                                                            0x0009\n#define ixSINK_DESCRIPTION5                                                                            0x000a\n#define ixSINK_DESCRIPTION6                                                                            0x000b\n#define ixSINK_DESCRIPTION7                                                                            0x000c\n#define ixSINK_DESCRIPTION8                                                                            0x000d\n#define ixSINK_DESCRIPTION9                                                                            0x000e\n#define ixSINK_DESCRIPTION10                                                                           0x000f\n#define ixSINK_DESCRIPTION11                                                                           0x0010\n#define ixSINK_DESCRIPTION12                                                                           0x0011\n#define ixSINK_DESCRIPTION13                                                                           0x0012\n#define ixSINK_DESCRIPTION14                                                                           0x0013\n#define ixSINK_DESCRIPTION15                                                                           0x0014\n#define ixSINK_DESCRIPTION16                                                                           0x0015\n#define ixSINK_DESCRIPTION17                                                                           0x0016\n\n\n\n\n#define ixAZALIA_INPUT_CRC0_CHANNEL0                                                                   0x0000\n#define ixAZALIA_INPUT_CRC0_CHANNEL1                                                                   0x0001\n#define ixAZALIA_INPUT_CRC0_CHANNEL2                                                                   0x0002\n#define ixAZALIA_INPUT_CRC0_CHANNEL3                                                                   0x0003\n#define ixAZALIA_INPUT_CRC0_CHANNEL4                                                                   0x0004\n#define ixAZALIA_INPUT_CRC0_CHANNEL5                                                                   0x0005\n#define ixAZALIA_INPUT_CRC0_CHANNEL6                                                                   0x0006\n#define ixAZALIA_INPUT_CRC0_CHANNEL7                                                                   0x0007\n\n\n\n\n#define ixAZALIA_INPUT_CRC1_CHANNEL0                                                                   0x0000\n#define ixAZALIA_INPUT_CRC1_CHANNEL1                                                                   0x0001\n#define ixAZALIA_INPUT_CRC1_CHANNEL2                                                                   0x0002\n#define ixAZALIA_INPUT_CRC1_CHANNEL3                                                                   0x0003\n#define ixAZALIA_INPUT_CRC1_CHANNEL4                                                                   0x0004\n#define ixAZALIA_INPUT_CRC1_CHANNEL5                                                                   0x0005\n#define ixAZALIA_INPUT_CRC1_CHANNEL6                                                                   0x0006\n#define ixAZALIA_INPUT_CRC1_CHANNEL7                                                                   0x0007\n\n\n\n\n#define ixAZALIA_CRC0_CHANNEL0                                                                         0x0000\n#define ixAZALIA_CRC0_CHANNEL1                                                                         0x0001\n#define ixAZALIA_CRC0_CHANNEL2                                                                         0x0002\n#define ixAZALIA_CRC0_CHANNEL3                                                                         0x0003\n#define ixAZALIA_CRC0_CHANNEL4                                                                         0x0004\n#define ixAZALIA_CRC0_CHANNEL5                                                                         0x0005\n#define ixAZALIA_CRC0_CHANNEL6                                                                         0x0006\n#define ixAZALIA_CRC0_CHANNEL7                                                                         0x0007\n\n\n\n\n#define ixAZALIA_CRC1_CHANNEL0                                                                         0x0000\n#define ixAZALIA_CRC1_CHANNEL1                                                                         0x0001\n#define ixAZALIA_CRC1_CHANNEL2                                                                         0x0002\n#define ixAZALIA_CRC1_CHANNEL3                                                                         0x0003\n#define ixAZALIA_CRC1_CHANNEL4                                                                         0x0004\n#define ixAZALIA_CRC1_CHANNEL5                                                                         0x0005\n#define ixAZALIA_CRC1_CHANNEL6                                                                         0x0006\n#define ixAZALIA_CRC1_CHANNEL7                                                                         0x0007\n\n\n\n\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                                     0x6200\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                                    0x6706\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                                    0x670d\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                          0x6f09\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                               0x6f0a\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                                     0x6f0b\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                                             0x7707\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                                       0x7708\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE                                         0x7709\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                             0x771c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2                           0x771d\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3                           0x771e\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4                           0x771f\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                                         0x7771\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE                                       0x7777\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE                                       0x7778\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE                                       0x7779\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE                                       0x777a\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR                                                        0x777c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE                                       0x7785\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE                                       0x7786\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE                                       0x7787\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE                                       0x7788\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                                      0x7798\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB                                                       0x7799\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                        0x779a\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                                       0x779b\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME                                                  0x779c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L                                           0x779d\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H                                           0x779e\n#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                0x7f09\n#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                                             0x7f0c\n\n\n\n\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                                          0x0f00\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID                                                   0x0f02\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT                                        0x0f04\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE                                                 0x1705\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                                       0x1720\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2                                     0x1721\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3                                     0x1722\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4                                     0x1723\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION                                   0x1770\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET                                                       0x17ff\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT                                    0x1f04\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                                                0x1f05\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES                                      0x1f0a\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                                            0x1f0b\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES                                              0x1f0f\n\n\n\n\n#define ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}