{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541603332530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541603332531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  7 12:08:52 2018 " "Processing started: Wed Nov  7 12:08:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541603332531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541603332531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off consequence -c consequence " "Command: quartus_map --read_settings_files=on --write_settings_files=off consequence -c consequence" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541603332531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541603332799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541603332799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ir_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/ir_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IRDriver-behaviour " "Found design unit 1: IRDriver-behaviour" {  } { { "modules/ir_driver.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/ir_driver.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349771 ""} { "Info" "ISGN_ENTITY_NAME" "1 IRDriver " "Found entity 1: IRDriver" {  } { { "modules/ir_driver.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/ir_driver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541603349771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/shift_register.vhd 3 1 " "Found 3 design units, including 1 entities, in source file modules/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-SIPO " "Found design unit 1: shift_register-SIPO" {  } { { "modules/shift_register.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/shift_register.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349773 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shift_register-PIPO " "Found design unit 2: shift_register-PIPO" {  } { { "modules/shift_register.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/shift_register.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349773 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "modules/shift_register.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/shift_register.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541603349773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/xorshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/xorshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorshift-x32bits " "Found design unit 1: xorshift-x32bits" {  } { { "modules/xorshift.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/xorshift.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349773 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorshift " "Found entity 1: xorshift" {  } { { "modules/xorshift.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/xorshift.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541603349773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorshift_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xorshift_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xorshift_test " "Found entity 1: xorshift_test" {  } { { "xorshift_test.bdf" "" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/xorshift_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541603349774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_test " "Found entity 1: shift_register_test" {  } { { "shift_register_test.bdf" "" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/shift_register_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541603349774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ClockGenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/ClockGenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGenerator-behaviour " "Found design unit 1: ClockGenerator-behaviour" {  } { { "modules/ClockGenerator.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/ClockGenerator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349775 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "modules/ClockGenerator.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/ClockGenerator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541603349775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_driver_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ir_driver_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ir_driver_test " "Found entity 1: ir_driver_test" {  } { { "ir_driver_test.bdf" "" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/ir_driver_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541603349776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541603349776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ir_driver_test " "Elaborating entity \"ir_driver_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541603349857 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[17..0\] " "Not all bits in bus \"LEDR\[17..0\]\" are used" {  } { { "ir_driver_test.bdf" "" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/ir_driver_test.bdf" { { 192 552 728 208 "LEDR\[0\]" "" } { 216 552 728 232 "LEDR\[17..14\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1541603349859 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LEDR " "Converted elements in bus name \"LEDR\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[0\] LEDR0 " "Converted element name(s) from \"LEDR\[0\]\" to \"LEDR0\"" {  } { { "ir_driver_test.bdf" "" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/ir_driver_test.bdf" { { 192 552 728 208 "LEDR\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1541603349859 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[17..14\] LEDR17..14 " "Converted element name(s) from \"LEDR\[17..14\]\" to \"LEDR17..14\"" {  } { { "ir_driver_test.bdf" "" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/ir_driver_test.bdf" { { 216 552 728 232 "LEDR\[17..14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1541603349859 ""}  } { { "ir_driver_test.bdf" "" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/ir_driver_test.bdf" { { 192 552 728 208 "LEDR\[0\]" "" } { 216 552 728 232 "LEDR\[17..14\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1541603349859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRDriver IRDriver:inst " "Elaborating entity \"IRDriver\" for hierarchy \"IRDriver:inst\"" {  } { { "ir_driver_test.bdf" "inst" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/ir_driver_test.bdf" { { 144 352 544 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541603349863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541603350884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541603351731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541603351731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541603351804 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541603351804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541603351804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541603351804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541603351839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  7 12:09:11 2018 " "Processing ended: Wed Nov  7 12:09:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541603351839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541603351839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541603351839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541603351839 ""}
