# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MyHexDecoder.srcs/sources_1/new/MyHexDecoder.vhd" \
"../../../../MyHexDecoder.srcs/sim_1/new/MyHexDecoder_TB.vhd" \

# Do not sort compile order
nosort
