{
  "trisc_map": {
    "l1": {
      "START": "0x0",
      "END": "0x7fffff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "local_regs": {
      "START": "0x800000",
      "END": "0x80a05b",
      "REGISTERS": {
        "PERF_CNT_INSTRN_THREAD0": "0x800000",
        "PERF_CNT_INSTRN_THREAD1": "0x800004",
        "PERF_CNT_INSTRN_THREAD2": "0x800008",
        "PERF_CNT_TDMA_UNPACK0": "0x80000c",
        "PERF_CNT_TDMA_UNPACK1": "0x800010",
        "PERF_CNT_TDMA_UNPACK2": "0x800014",
        "PERF_CNT_FPU0": "0x800018",
        "PERF_CNT_FPU1": "0x80001c",
        "PERF_CNT_FPU2": "0x800020",
        "PERF_CNT_ALL": "0x800024",
        "DBG_BUS_CTRL": "0x800028",
        "TENSIX_CREG_READ": "0x80002c",
        "DBG_RD_DATA": "0x800030",
        "DBG_ARRAY_RD_EN": "0x800034",
        "DBG_ARRAY_RD_CMD": "0x800038",
        "DBG_FEATURE_DISABLE": "0x80003c",
        "DBG_ARRAY_RD_DATA": "0x800040",
        "CG_CTRL_HYST0": "0x800044",
        "CG_CTRL_HYST1": "0x800048",
        "TENSIX_CREG_RDDATA": "0x80004c",
        "CG_CTRL_HYST2": "0x800050",
        "RISC_DBG_CNTL_0": "0x800054",
        "RISC_DBG_CNTL_1": "0x800058",
        "RISC_DBG_STATUS_0": "0x80005c",
        "RISC_DBG_STATUS_1": "0x800060",
        "TRISC_PC_BUF_OVERRIDE": "0x800064",
        "DBG_INVALID_INSTRN": "0x800068",
        "DBG_INSTRN_BUF_CTRL0": "0x80006c",
        "DBG_INSTRN_BUF_CTRL1": "0x800070",
        "DBG_INSTRN_BUF_STATUS": "0x800074",
        "STOCH_RND_MASK0": "0x800078",
        "STOCH_RND_MASK1": "0x80007c",
        "FPU_STICKY_BITS": "0x800080",
        "PERF_CNT_TDMA_PACK0": "0x800084",
        "PERF_CNT_TDMA_PACK1": "0x800088",
        "PERF_CNT_TDMA_PACK2": "0x80008c",
        "PERF_CNT_OUT_L_INSTRN_THREAD": "0x800090",
        "PERF_CNT_OUT_H_INSTRN_THREAD": "0x800094",
        "PERF_CNT_OUT_L_TDMA_UNPACK": "0x800098",
        "PERF_CNT_OUT_H_TDMA_UNPACK": "0x80009c",
        "PERF_CNT_OUT_L_TDMA_PACK": "0x8000a0",
        "PERF_CNT_OUT_H_TDMA_PACK": "0x8000a4",
        "PERF_CNT_OUT_L_FPU": "0x8000a8",
        "PERF_CNT_OUT_H_FPU": "0x8000ac",
        "SOFT_RESET_0": "0x8000b0",
        "SOFT_RESET_1": "0x8000b4",
        "WATCHDOG_TIMER": "0x8000b8",
        "WDT_CNTL": "0x8000bc",
        "WDT_STATUS": "0x8000c0",
        "WALL_CLOCK_0": "0x8000c4",
        "WALL_CLOCK_1": "0x8000c8",
        "WALL_CLOCK_1_AT": "0x8000cc",
        "TIMESTAMP_DUMP_CMD": "0x8000d0",
        "TIMESTAMP_DUMP_CNTL": "0x8000d4",
        "TIMESTAMP_DUMP_STATUS": "0x8000d8",
        "TIMESTAMP_DUMP_BUF0_START_ADDR": "0x8000dc",
        "TIMESTAMP_DUMP_BUF0_END_ADDR": "0x8000e0",
        "TIMESTAMP_DUMP_BUF1_START_ADDR": "0x8000e4",
        "TIMESTAMP_DUMP_BUF1_END_ADDR": "0x8000e8",
        "PERF_CNT_MUX_CTRL": "0x8000ec",
        "LFSR_HIT_MASK": "0x8000f0",
        "DISABLE_RESET": "0x8000f4",
        "TRISC0_RESET_PC": "0x8000f8",
        "TRISC1_RESET_PC": "0x8000fc",
        "TRISC2_RESET_PC": "0x800100",
        "TRISC3_RESET_PC": "0x800104",
        "TRISC_RESET_PC_OVERRIDE": "0x800108",
        "DEST_CG_CTRL": "0x80010c",
        "CG_CTRL_EN": "0x800110",
        "CG_KICK": "0x800114",
        "DBG_IBUFFER_TIMEOUT": "0x800118",
        "DBG_IBUFFER_CNT_EN": "0x80011c",
        "TRISC0_BAR[0]": "0x800120",
        "TRISC0_BAR[1]": "0x800124",
        "TRISC0_BAR[2]": "0x800128",
        "TRISC0_BAR[3]": "0x80012c",
        "TRISC0_BAR_SELECT": "0x800130",
        "TRISC1_BAR[0]": "0x800134",
        "TRISC1_BAR[1]": "0x800138",
        "TRISC1_BAR[2]": "0x80013c",
        "TRISC1_BAR[3]": "0x800140",
        "TRISC1_BAR_SELECT": "0x800144",
        "TRISC2_BAR[0]": "0x800148",
        "TRISC2_BAR[1]": "0x80014c",
        "TRISC2_BAR[2]": "0x800150",
        "TRISC2_BAR[3]": "0x800154",
        "TRISC2_BAR_SELECT": "0x800158",
        "TRISC3_BAR[0]": "0x80015c",
        "TRISC3_BAR[1]": "0x800160",
        "TRISC3_BAR[2]": "0x800164",
        "TRISC3_BAR[3]": "0x800168",
        "TRISC3_BAR_SELECT": "0x80016c",
        "TRISC_MAILBOX[0]": "0x800170",
        "TRISC_MAILBOX[1]": "0x800174",
        "TRISC_MAILBOX[2]": "0x800178",
        "TRISC_MAILBOX[3]": "0x80017c",
        "TRISC_MAILBOX[4]": "0x800180",
        "TRISC_MAILBOX[5]": "0x800184",
        "TRISC_MAILBOX[6]": "0x800188",
        "TRISC_MAILBOX[7]": "0x80018c",
        "TRISC_MAILBOX[8]": "0x800190",
        "TRISC_MAILBOX[9]": "0x800194",
        "TRISC_MAILBOX[10]": "0x800198",
        "TRISC_MAILBOX[11]": "0x80019c",
        "TRISC_MAILBOX[12]": "0x8001a0",
        "TRISC_MAILBOX[13]": "0x8001a4",
        "TRISC_MAILBOX[14]": "0x8001a8",
        "TRISC_MAILBOX[15]": "0x8001ac",
        "DBG_HALT_CLR": "0x8001b0",
        "DBG_MOV2D_ADDR": "0x8001b4",
        "DBG_MOV2D": "0x8001b8",
        "DBG_TEMP_REGS[0]": "0x8001bc",
        "DBG_TEMP_REGS[1]": "0x8001c0",
        "DBG_TEMP_REGS[2]": "0x8001c4",
        "DBG_TEMP_REGS[3]": "0x8001c8",
        "DBG_TEMP_REGS[4]": "0x8001cc",
        "DBG_TEMP_REGS[5]": "0x8001d0",
        "DBG_TEMP_REGS[6]": "0x8001d4",
        "DBG_TEMP_REGS[7]": "0x8001d8",
        "DBG_TEMP_REGS[8]": "0x8001dc",
        "DBG_TEMP_REGS[9]": "0x8001e0",
        "DBG_TEMP_REGS[10]": "0x8001e4",
        "DBG_TEMP_REGS[11]": "0x8001e8",
        "DBG_TEMP_REGS[12]": "0x8001ec",
        "DBG_TEMP_REGS[13]": "0x8001f0",
        "DBG_TEMP_REGS[14]": "0x8001f4",
        "DBG_TEMP_REGS[15]": "0x8001f8",
        "DBG_TEMP_REGS[16]": "0x8001fc",
        "DBG_TEMP_REGS[17]": "0x800200",
        "DBG_TEMP_REGS[18]": "0x800204",
        "DBG_TEMP_REGS[19]": "0x800208",
        "DBG_TEMP_REGS[20]": "0x80020c",
        "DBG_TEMP_REGS[21]": "0x800210",
        "DBG_TEMP_REGS[22]": "0x800214",
        "DBG_TEMP_REGS[23]": "0x800218",
        "DBG_TEMP_REGS[24]": "0x80021c",
        "DBG_TEMP_REGS[25]": "0x800220",
        "DBG_TEMP_REGS[26]": "0x800224",
        "DBG_TEMP_REGS[27]": "0x800228",
        "DBG_TEMP_REGS[28]": "0x80022c",
        "DBG_TEMP_REGS[29]": "0x800230",
        "DBG_TEMP_REGS[30]": "0x800234",
        "DBG_TEMP_REGS[31]": "0x800238",
        "DBG_BACKDOOR_INST": "0x80023c",
        "DBG_BACKDOOR_INST_ISSUE": "0x800240",
        "DBG_TRISC_STACK_LIMIT": "0x800244",
        "RISCV_IC_INVALIDATE": "0x800248",
        "TRISC_END_PC[0]": "0x80024c",
        "TRISC_END_PC[1]": "0x800250",
        "TRISC_END_PC[2]": "0x800254",
        "TRISC_END_PC[3]": "0x800258",
        "RISC_PREFETCH_CTRL": "0x80025c",
        "RISC_BRANCH_PREDICTION_CTRL": "0x800260",
        "CHICKEN_BITS": "0x800264",
        "TENSIX_TRISC_SYNC[0]": "0x800268",
        "TENSIX_TRISC_SYNC[1]": "0x80026c",
        "TENSIX_TRISC_SYNC[2]": "0x800270",
        "TENSIX_TRISC_SYNC[3]": "0x800274",
        "TENSIX_CSR_CONFIG[0]": "0x800278",
        "TENSIX_CSR_CONFIG[1]": "0x80027c",
        "TENSIX_CSR_CONFIG[2]": "0x800280",
        "TENSIX_CSR_CONFIG[3]": "0x800284",
        "POWER_RAMP_PROFILE_CTRL": "0x800288",
        "POWER_RAMP_MISC_CTRL": "0x80028c",
        "ERR_MASK": "0x800290",
        "ERR_DATA": "0x800294",
        "FPU_SAFETY": "0x800298",
        "GROUP_CTRL": "0x80a000",
        "GROUP_HASH_FN_ADDR4": "0x80a004",
        "GROUP_HASH_FN_ADDR5": "0x80a008",
        "GROUP_HASH_FN_ADDR6": "0x80a00c",
        "GROUP_HASH_FN_ADDR7": "0x80a010",
        "GROUP_HASH_FN_ADDR8": "0x80a014",
        "GROUP_HASH_FN_ADDR9": "0x80a018",
        "GROUP_HASH_FN_ADDR10": "0x80a01c",
        "GROUP_HASH_FN_ADDR11": "0x80a020",
        "IN_ORDER_HIGH_ADDR": "0x80a024",
        "IN_ORDER_LOW_ADDR": "0x80a028",
        "TRISC_PORT_CTRL": "0x80a02c",
        "TRISC_PORT_STATUS": "0x80a030",
        "PACK_PORT_CTRL[0]": "0x80a034",
        "PACK_PORT_CTRL[1]": "0x80a038",
        "PACK_PORT_STATUS[0]": "0x80a03c",
        "PACK_PORT_STATUS[1]": "0x80a040",
        "UNPACK_PORT_CTRL[0]": "0x80a044",
        "UNPACK_PORT_CTRL[1]": "0x80a048",
        "UNPACK_PORT_CTRL[2]": "0x80a04c",
        "UNPACK_PORT_STATUS[0]": "0x80a050",
        "UNPACK_PORT_STATUS[1]": "0x80a054",
        "UNPACK_PORT_STATUS[2]": "0x80a058"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "tile_counters": {
      "START": "0x80b000",
      "END": "0x80bfff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "gprs": {
      "START": "0x80c000",
      "END": "0x80cfff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "mop_cfg": {
      "START": "0x80d000",
      "END": "0x80d083",
      "REGISTERS": {
        "BANK0_LOOP0_LEN": "0x80d000",
        "BANK0_LOOP1_LEN": "0x80d004",
        "BANK0_LOOP_START_INSTR0": "0x80d008",
        "BANK0_LOOP_END_INSTR0": "0x80d00c",
        "BANK0_LOOP_END_INSTR1": "0x80d010",
        "BANK0_LOOP_INSTR0": "0x80d014",
        "BANK0_LOOP_INSTR1": "0x80d018",
        "BANK0_LOOP0_LAST_INSTR": "0x80d01c",
        "BANK0_LOOP1_LAST_INSTR": "0x80d020",
        "BANK1_LOOP0_LEN": "0x80d030",
        "BANK1_LOOP1_LEN": "0x80d034",
        "BANK1_LOOP_START_INSTR0": "0x80d038",
        "BANK1_LOOP_END_INSTR0": "0x80d03c",
        "BANK1_LOOP_END_INSTR1": "0x80d040",
        "BANK1_LOOP_INSTR0": "0x80d044",
        "BANK1_LOOP_INSTR1": "0x80d048",
        "BANK1_LOOP0_LAST_INSTR": "0x80d04c",
        "BANK1_LOOP1_LAST_INSTR": "0x80d050",
        "MOP_CONFIG": "0x80d080"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "ibuffer": {
      "START": "0x80e000",
      "END": "0x80efff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "pcbuffer": {
      "START": "0x80f000",
      "END": "0x80ffff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "trisc_mailbox[0]": {
      "START": "0x810000",
      "END": "0x8103ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "trisc_mailbox[1]": {
      "START": "0x810400",
      "END": "0x8107ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "trisc_mailbox[2]": {
      "START": "0x810800",
      "END": "0x810bff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "trisc_mailbox[3]": {
      "START": "0x810c00",
      "END": "0x810fff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "unpacker_arg_mailbox[0]": {
      "START": "0x811000",
      "END": "0x8113ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "unpacker_arg_mailbox[1]": {
      "START": "0x811400",
      "END": "0x8117ff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "unpacker_arg_mailbox[2]": {
      "START": "0x811800",
      "END": "0x811bff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "dest_regs": {
      "START": "0x818000",
      "END": "0x81ffff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "cfg_regs": {
      "START": "0x820000",
      "END": "0x820def",
      "REGISTERS": {
        "REG0": "0x820800",
        "REG1": "0x820810",
        "REG2": "0x820820",
        "UNPACKER0_REG0": "0x820830",
        "UNPACKER0_REG1": "0x820840",
        "UNPACKER0_REG2": "0x820850",
        "UNPACKER1_REG0": "0x820860",
        "UNPACKER1_REG1": "0x820870",
        "UNPACKER1_REG2": "0x820880",
        "UNPACKER2_REG0": "0x820890",
        "UNPACKER2_REG1": "0x8208a0",
        "UNPACKER2_REG2": "0x8208b0",
        "PACKER0_REG0": "0x8208c0",
        "PACKER0_REG1": "0x8208d0",
        "PACKER0_REG2": "0x8208e0",
        "PACKER0_REG3": "0x8208f0",
        "PACKER1_REG0": "0x820900",
        "PACKER1_REG1": "0x820910",
        "PACKER1_REG2": "0x820920",
        "PACKER1_REG3": "0x820930",
        "MOVER_REG0": "0x820940",
        "PRNG_SEED": "0x820950",
        "PRNG_SEED_OVERRIDE_CTRL": "0x820958",
        "PRNG_SEED_OVERRIDE_DATA": "0x82095c",
        "INT_DESCALE_VALUES[0]": "0x820960",
        "INT_DESCALE_VALUES[1]": "0x820964",
        "INT_DESCALE_VALUES[2]": "0x820968",
        "INT_DESCALE_VALUES[3]": "0x82096c",
        "INT_DESCALE_VALUES[4]": "0x820970",
        "INT_DESCALE_VALUES[5]": "0x820974",
        "INT_DESCALE_VALUES[6]": "0x820978",
        "INT_DESCALE_VALUES[7]": "0x82097c",
        "INT_DESCALE_VALUES[8]": "0x820980",
        "INT_DESCALE_VALUES[9]": "0x820984",
        "INT_DESCALE_VALUES[10]": "0x820988",
        "INT_DESCALE_VALUES[11]": "0x82098c",
        "INT_DESCALE_VALUES[12]": "0x820990",
        "INT_DESCALE_VALUES[13]": "0x820994",
        "INT_DESCALE_VALUES[14]": "0x820998",
        "INT_DESCALE_VALUES[15]": "0x82099c",
        "SCRATCH[0]": "0x8209a0",
        "SCRATCH[1]": "0x8209a4",
        "SCRATCH[2]": "0x8209a8",
        "SCRATCH[3]": "0x8209ac",
        "DEST_ACCESS_CFG": "0x8209b0",
        "SRC_ACCESS_CFG": "0x8209b4",
        "FMT_CTRL": "0x8209b8",
        "BUFFER_DESCRIPTOR_TABLE[0]": "0x8209c0",
        "BUFFER_DESCRIPTOR_TABLE[1]": "0x8209d0",
        "BUFFER_DESCRIPTOR_TABLE[2]": "0x8209e0",
        "BUFFER_DESCRIPTOR_TABLE[3]": "0x8209f0",
        "BUFFER_DESCRIPTOR_TABLE[4]": "0x820a00",
        "BUFFER_DESCRIPTOR_TABLE[5]": "0x820a10",
        "BUFFER_DESCRIPTOR_TABLE[6]": "0x820a20",
        "BUFFER_DESCRIPTOR_TABLE[7]": "0x820a30",
        "BUFFER_DESCRIPTOR_TABLE[8]": "0x820a40",
        "BUFFER_DESCRIPTOR_TABLE[9]": "0x820a50",
        "BUFFER_DESCRIPTOR_TABLE[10]": "0x820a60",
        "BUFFER_DESCRIPTOR_TABLE[11]": "0x820a70",
        "BUFFER_DESCRIPTOR_TABLE[12]": "0x820a80",
        "BUFFER_DESCRIPTOR_TABLE[13]": "0x820a90",
        "BUFFER_DESCRIPTOR_TABLE[14]": "0x820aa0",
        "BUFFER_DESCRIPTOR_TABLE[15]": "0x820ab0",
        "BUFFER_DESCRIPTOR_TABLE[16]": "0x820ac0",
        "BUFFER_DESCRIPTOR_TABLE[17]": "0x820ad0",
        "BUFFER_DESCRIPTOR_TABLE[18]": "0x820ae0",
        "BUFFER_DESCRIPTOR_TABLE[19]": "0x820af0",
        "BUFFER_DESCRIPTOR_TABLE[20]": "0x820b00",
        "BUFFER_DESCRIPTOR_TABLE[21]": "0x820b10",
        "BUFFER_DESCRIPTOR_TABLE[22]": "0x820b20",
        "BUFFER_DESCRIPTOR_TABLE[23]": "0x820b30",
        "BUFFER_DESCRIPTOR_TABLE[24]": "0x820b40",
        "BUFFER_DESCRIPTOR_TABLE[25]": "0x820b50",
        "BUFFER_DESCRIPTOR_TABLE[26]": "0x820b60",
        "BUFFER_DESCRIPTOR_TABLE[27]": "0x820b70",
        "BUFFER_DESCRIPTOR_TABLE[28]": "0x820b80",
        "BUFFER_DESCRIPTOR_TABLE[29]": "0x820b90",
        "BUFFER_DESCRIPTOR_TABLE[30]": "0x820ba0",
        "BUFFER_DESCRIPTOR_TABLE[31]": "0x820bb0",
        "UNPACK_TO_DEST_DVALID_CTRL": "0x820bc0",
        "MATH_DEST_DVALID_CTRL": "0x820bc4",
        "SFPU_DEST_DVALID_CTRL": "0x820bc8",
        "PACK_DEST_DVALID_CTRL": "0x820bcc",
        "CFG_WATCHPOINTS[0]": "0x820bd0",
        "CFG_WATCHPOINTS[1]": "0x820bd4",
        "CFG_WATCHPOINTS[2]": "0x820bd8",
        "CFG_WATCHPOINTS[3]": "0x820bdc",
        "DISABLE_IMPLIED_SRCA_FMT[0]": "0x820be0",
        "DISABLE_IMPLIED_SRCA_FMT[1]": "0x820be4",
        "DISABLE_IMPLIED_SRCA_FMT[2]": "0x820be8",
        "DISABLE_IMPLIED_SRCA_FMT[3]": "0x820bec",
        "DISABLE_IMPLIED_SRCB_FMT[0]": "0x820bf0",
        "DISABLE_IMPLIED_SRCB_FMT[1]": "0x820bf4",
        "DISABLE_IMPLIED_SRCB_FMT[2]": "0x820bf8",
        "DISABLE_IMPLIED_SRCB_FMT[3]": "0x820bfc",
        "SFPU_DEST_FMT[0]": "0x820c00",
        "SFPU_DEST_FMT[1]": "0x820c04",
        "SFPU_DEST_FMT[2]": "0x820c08",
        "SFPU_DEST_FMT[3]": "0x820c0c",
        "CLR_DVALID[0]": "0x820c10",
        "CLR_DVALID[1]": "0x820c14",
        "CLR_DVALID[2]": "0x820c18",
        "CLR_DVALID[3]": "0x820c1c",
        "FIDELITY_BASE[0]": "0x820c20",
        "FIDELITY_BASE[1]": "0x820c24",
        "FIDELITY_BASE[2]": "0x820c28",
        "FIDELITY_BASE[3]": "0x820c2c",
        "ADDR_MOD_AB[0]": "0x820c30",
        "ADDR_MOD_AB[1]": "0x820c34",
        "ADDR_MOD_AB[2]": "0x820c38",
        "ADDR_MOD_AB[3]": "0x820c3c",
        "ADDR_MOD_AB[4]": "0x820c40",
        "ADDR_MOD_AB[5]": "0x820c44",
        "ADDR_MOD_AB[6]": "0x820c48",
        "ADDR_MOD_AB[7]": "0x820c4c",
        "ADDR_MOD_AB[8]": "0x820c50",
        "ADDR_MOD_AB[9]": "0x820c54",
        "ADDR_MOD_AB[10]": "0x820c58",
        "ADDR_MOD_AB[11]": "0x820c5c",
        "ADDR_MOD_AB[12]": "0x820c60",
        "ADDR_MOD_AB[13]": "0x820c64",
        "ADDR_MOD_AB[14]": "0x820c68",
        "ADDR_MOD_AB[15]": "0x820c6c",
        "ADDR_MOD_AB[16]": "0x820c70",
        "ADDR_MOD_AB[17]": "0x820c74",
        "ADDR_MOD_AB[18]": "0x820c78",
        "ADDR_MOD_AB[19]": "0x820c7c",
        "ADDR_MOD_AB[20]": "0x820c80",
        "ADDR_MOD_AB[21]": "0x820c84",
        "ADDR_MOD_AB[22]": "0x820c88",
        "ADDR_MOD_AB[23]": "0x820c8c",
        "ADDR_MOD_AB[24]": "0x820c90",
        "ADDR_MOD_AB[25]": "0x820c94",
        "ADDR_MOD_AB[26]": "0x820c98",
        "ADDR_MOD_AB[27]": "0x820c9c",
        "ADDR_MOD_AB[28]": "0x820ca0",
        "ADDR_MOD_AB[29]": "0x820ca4",
        "ADDR_MOD_AB[30]": "0x820ca8",
        "ADDR_MOD_AB[31]": "0x820cac",
        "ADDR_MOD_AB2[0]": "0x820cb0",
        "ADDR_MOD_AB2[1]": "0x820cb4",
        "ADDR_MOD_AB2[2]": "0x820cb8",
        "ADDR_MOD_AB2[3]": "0x820cbc",
        "ADDR_MOD_AB2[4]": "0x820cc0",
        "ADDR_MOD_AB2[5]": "0x820cc4",
        "ADDR_MOD_AB2[6]": "0x820cc8",
        "ADDR_MOD_AB2[7]": "0x820ccc",
        "ADDR_MOD_AB2[8]": "0x820cd0",
        "ADDR_MOD_AB2[9]": "0x820cd4",
        "ADDR_MOD_AB2[10]": "0x820cd8",
        "ADDR_MOD_AB2[11]": "0x820cdc",
        "ADDR_MOD_AB2[12]": "0x820ce0",
        "ADDR_MOD_AB2[13]": "0x820ce4",
        "ADDR_MOD_AB2[14]": "0x820ce8",
        "ADDR_MOD_AB2[15]": "0x820cec",
        "ADDR_MOD_AB2[16]": "0x820cf0",
        "ADDR_MOD_AB2[17]": "0x820cf4",
        "ADDR_MOD_AB2[18]": "0x820cf8",
        "ADDR_MOD_AB2[19]": "0x820cfc",
        "ADDR_MOD_AB2[20]": "0x820d00",
        "ADDR_MOD_AB2[21]": "0x820d04",
        "ADDR_MOD_AB2[22]": "0x820d08",
        "ADDR_MOD_AB2[23]": "0x820d0c",
        "ADDR_MOD_AB2[24]": "0x820d10",
        "ADDR_MOD_AB2[25]": "0x820d14",
        "ADDR_MOD_AB2[26]": "0x820d18",
        "ADDR_MOD_AB2[27]": "0x820d1c",
        "ADDR_MOD_AB2[28]": "0x820d20",
        "ADDR_MOD_AB2[29]": "0x820d24",
        "ADDR_MOD_AB2[30]": "0x820d28",
        "ADDR_MOD_AB2[31]": "0x820d2c",
        "ADDR_MOD_DST[0]": "0x820d30",
        "ADDR_MOD_DST[1]": "0x820d34",
        "ADDR_MOD_DST[2]": "0x820d38",
        "ADDR_MOD_DST[3]": "0x820d3c",
        "ADDR_MOD_DST[4]": "0x820d40",
        "ADDR_MOD_DST[5]": "0x820d44",
        "ADDR_MOD_DST[6]": "0x820d48",
        "ADDR_MOD_DST[7]": "0x820d4c",
        "ADDR_MOD_DST[8]": "0x820d50",
        "ADDR_MOD_DST[9]": "0x820d54",
        "ADDR_MOD_DST[10]": "0x820d58",
        "ADDR_MOD_DST[11]": "0x820d5c",
        "ADDR_MOD_DST[12]": "0x820d60",
        "ADDR_MOD_DST[13]": "0x820d64",
        "ADDR_MOD_DST[14]": "0x820d68",
        "ADDR_MOD_DST[15]": "0x820d6c",
        "ADDR_MOD_DST[16]": "0x820d70",
        "ADDR_MOD_DST[17]": "0x820d74",
        "ADDR_MOD_DST[18]": "0x820d78",
        "ADDR_MOD_DST[19]": "0x820d7c",
        "ADDR_MOD_DST[20]": "0x820d80",
        "ADDR_MOD_DST[21]": "0x820d84",
        "ADDR_MOD_DST[22]": "0x820d88",
        "ADDR_MOD_DST[23]": "0x820d8c",
        "ADDR_MOD_DST[24]": "0x820d90",
        "ADDR_MOD_DST[25]": "0x820d94",
        "ADDR_MOD_DST[26]": "0x820d98",
        "ADDR_MOD_DST[27]": "0x820d9c",
        "ADDR_MOD_DST[28]": "0x820da0",
        "ADDR_MOD_DST[29]": "0x820da4",
        "ADDR_MOD_DST[30]": "0x820da8",
        "ADDR_MOD_DST[31]": "0x820dac",
        "SFPU_STACK[0]": "0x820db0",
        "SFPU_STACK[1]": "0x820db4",
        "SFPU_STACK[2]": "0x820db8",
        "SFPU_STACK[3]": "0x820dbc",
        "PERF_CNT_CMD[0]": "0x820dc0",
        "PERF_CNT_CMD[1]": "0x820dc4",
        "PERF_CNT_CMD[2]": "0x820dc8",
        "PERF_CNT_CMD[3]": "0x820dcc",
        "ENABLE_ACC_STATS[0]": "0x820dd0",
        "ENABLE_ACC_STATS[1]": "0x820dd4",
        "ENABLE_ACC_STATS[2]": "0x820dd8",
        "ENABLE_ACC_STATS[3]": "0x820ddc",
        "FP16A_FORCE[0]": "0x820de0",
        "FP16A_FORCE[1]": "0x820de4",
        "FP16A_FORCE[2]": "0x820de8",
        "FP16A_FORCE[3]": "0x820dec"
      },
      "OFFSETS": {
        "ALU_CFGREG_BASE_ADDR32": 0,
        "ALU_FORMAT_SPEC_REG0_SrcA_ADDR32": 1,
        "ALU_ACC_CTRL_Fp32_enabled_ADDR32": 2,
        "ALU_ACC_CTRL_Zero_Flag_disabled_dst_ADDR32": 3,
        "STATE_RESET_EN_ADDR32": 4,
        "DEST_REGW_BASE_Base_ADDR32": 6,
        "DEST_SP_BASE_Base_ADDR32": 7,
        "DEST_TARGET_REG_CFG_MATH_SEC0_Offset_ADDR32": 8,
        "DEST_TARGET_REG_CFG_MATH_SEC1_Offset_ADDR32": 9,
        "DEST_TARGET_REG_CFG_MATH_SEC2_Offset_ADDR32": 10,
        "DEST_TARGET_REG_CFG_MATH_SEC3_Offset_ADDR32": 11,
        "THCON_CFGREG_BASE_ADDR32": 12,
        "THCON_UNPACKER0_REG0_UNUSED1_ADDR32": 13,
        "THCON_UNPACKER0_REG0_UNPACK_STRIDE_COL_MASK_ADDR32": 14,
        "THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32": 16,
        "THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32": 17,
        "THCON_UNPACKER0_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32": 18,
        "THCON_UNPACKER0_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32": 19,
        "THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32": 20,
        "THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32": 21,
        "THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32": 22,
        "THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32": 23,
        "THCON_UNPACKER1_REG0_ARG_FIFO_MODE_ADDR32": 24,
        "THCON_UNPACKER1_REG0_UNUSED1_ADDR32": 25,
        "THCON_UNPACKER1_REG0_UNPACK_STRIDE_COL_MASK_ADDR32": 26,
        "THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32": 28,
        "THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32": 29,
        "THCON_UNPACKER1_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32": 30,
        "THCON_UNPACKER1_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32": 31,
        "THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32": 32,
        "THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32": 33,
        "THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32": 34,
        "THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32": 35,
        "THCON_UNPACKER2_REG0_ARG_FIFO_MODE_ADDR32": 36,
        "THCON_UNPACKER2_REG0_INSTRN_COUNT_ADDR32": 37,
        "THCON_UNPACKER2_REG0_UNPACK_STRIDE_COL_MASK_ADDR32": 38,
        "THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32": 40,
        "THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32": 41,
        "THCON_UNPACKER2_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32": 42,
        "THCON_UNPACKER2_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32": 43,
        "THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32": 44,
        "THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32": 45,
        "THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32": 46,
        "THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32": 47,
        "THCON_PACKER0_REG0_DEST_REG_WRAP_MODE_ADDR32": 48,
        "THCON_PACKER0_REG0_SRC_ADDR_OFFSET_ADDR32": 49,
        "THCON_PACKER0_REG0_UNTILIZE_DST_ADDR_OFFSET_ADDR32": 50,
        "THCON_PACKER0_REG0_WRAP_TILE_DIM_ADDR32": 51,
        "THCON_PACKER0_REG1_EDGE_MASK0_ADDR32": 52,
        "THCON_PACKER0_REG1_EDGE_MASK2_ADDR32": 53,
        "THCON_PACKER0_REG1_EDGE_MASK_MODE_ADDR32": 54,
        "THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_0_ADDR32": 55,
        "THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE0_ADDR32": 56,
        "THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE1_ADDR32": 57,
        "THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE2_ADDR32": 58,
        "THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE3_ADDR32": 59,
        "THCON_PACKER0_REG3_PACK_STRIDE_COL_MASK_ADDR32": 60,
        "THCON_PACKER0_REG3_RELU_THRESHOLD_ADDR32": 61,
        "THCON_PACKER0_REG3_PACK_STRIDE_MASK_VAL_ADDR32": 62,
        "THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_2_ADDR32": 63,
        "THCON_PACKER1_REG0_EXP_THRESHOLD_ADDR32": 64,
        "THCON_PACKER1_REG0_DISABLE_SRCS_OFFSET_ADDR32": 65,
        "THCON_PACKER1_REG0_WRAP_TILE_DIM_ADDR32": 66,
        "THCON_PACKER1_REG1_EDGE_MASK0_ADDR32": 68,
        "THCON_PACKER1_REG1_EDGE_MASK2_ADDR32": 69,
        "THCON_PACKER1_REG1_EDGE_MASK_MODE_ADDR32": 70,
        "THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_0_ADDR32": 71,
        "THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE0_ADDR32": 72,
        "THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE1_ADDR32": 73,
        "THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE2_ADDR32": 74,
        "THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE3_ADDR32": 75,
        "THCON_PACKER1_REG3_PACK_STRIDE_COL_MASK_ADDR32": 76,
        "THCON_PACKER1_REG3_RELU_THRESHOLD_ADDR32": 77,
        "THCON_PACKER1_REG3_PACK_STRIDE_MASK_VAL_ADDR32": 78,
        "THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_2_ADDR32": 79,
        "THCON_MOVER_REG0_SOURCE_ADDRESS_ADDR32": 80,
        "THCON_MOVER_REG0_DESTINATION_ADDRESS_ADDR32": 81,
        "THCON_MOVER_REG0_BUFFER_SIZE_ADDR32": 82,
        "THCON_MOVER_REG0_UNUSED0_ADDR32": 83,
        "GLOBAL_CFGREG_BASE_ADDR32": 84,
        "PRNG_SEED_OVERRIDE_CTRL_override_en_ADDR32": 86,
        "PRNG_SEED_OVERRIDE_DATA_seed_override_ADDR32": 87,
        "INT_DESCALE_VALUES_SEC0_Value_ADDR32": 88,
        "INT_DESCALE_VALUES_SEC1_Value_ADDR32": 89,
        "INT_DESCALE_VALUES_SEC2_Value_ADDR32": 90,
        "INT_DESCALE_VALUES_SEC3_Value_ADDR32": 91,
        "INT_DESCALE_VALUES_SEC4_Value_ADDR32": 92,
        "INT_DESCALE_VALUES_SEC5_Value_ADDR32": 93,
        "INT_DESCALE_VALUES_SEC6_Value_ADDR32": 94,
        "INT_DESCALE_VALUES_SEC7_Value_ADDR32": 95,
        "INT_DESCALE_VALUES_SEC8_Value_ADDR32": 96,
        "INT_DESCALE_VALUES_SEC9_Value_ADDR32": 97,
        "INT_DESCALE_VALUES_SEC10_Value_ADDR32": 98,
        "INT_DESCALE_VALUES_SEC11_Value_ADDR32": 99,
        "INT_DESCALE_VALUES_SEC12_Value_ADDR32": 100,
        "INT_DESCALE_VALUES_SEC13_Value_ADDR32": 101,
        "INT_DESCALE_VALUES_SEC14_Value_ADDR32": 102,
        "INT_DESCALE_VALUES_SEC15_Value_ADDR32": 103,
        "SCRATCH_SEC0_val_ADDR32": 104,
        "SCRATCH_SEC1_val_ADDR32": 105,
        "SCRATCH_SEC2_val_ADDR32": 106,
        "SCRATCH_SEC3_val_ADDR32": 107,
        "DEST_ACCESS_CFG_zeroacc_absolute_tile_mode_ADDR32": 108,
        "SRC_ACCESS_CFG_disable_contig_srca_dvalid_phase_ADDR32": 109,
        "FMT_CTRL_FP8_OVF_EN_ADDR32": 110,
        "BUFFER_DESCRIPTOR_TABLE_REG0_L1_BASE_ADDR_ADDR32": 112,
        "BUFFER_DESCRIPTOR_TABLE_REG0_L1_LIMIT_ADDR_ADDR32": 113,
        "BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Y_DIM_ADDR32": 114,
        "BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED3_ADDR32": 115,
        "BUFFER_DESCRIPTOR_TABLE_REG1_L1_BASE_ADDR_ADDR32": 116,
        "BUFFER_DESCRIPTOR_TABLE_REG1_L1_LIMIT_ADDR_ADDR32": 117,
        "BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Y_DIM_ADDR32": 118,
        "BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED3_ADDR32": 119,
        "BUFFER_DESCRIPTOR_TABLE_REG2_L1_BASE_ADDR_ADDR32": 120,
        "BUFFER_DESCRIPTOR_TABLE_REG2_L1_LIMIT_ADDR_ADDR32": 121,
        "BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Y_DIM_ADDR32": 122,
        "BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED3_ADDR32": 123,
        "BUFFER_DESCRIPTOR_TABLE_REG3_L1_BASE_ADDR_ADDR32": 124,
        "BUFFER_DESCRIPTOR_TABLE_REG3_L1_LIMIT_ADDR_ADDR32": 125,
        "BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Y_DIM_ADDR32": 126,
        "BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED3_ADDR32": 127,
        "BUFFER_DESCRIPTOR_TABLE_REG4_L1_BASE_ADDR_ADDR32": 128,
        "BUFFER_DESCRIPTOR_TABLE_REG4_L1_LIMIT_ADDR_ADDR32": 129,
        "BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Y_DIM_ADDR32": 130,
        "BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED3_ADDR32": 131,
        "BUFFER_DESCRIPTOR_TABLE_REG5_L1_BASE_ADDR_ADDR32": 132,
        "BUFFER_DESCRIPTOR_TABLE_REG5_L1_LIMIT_ADDR_ADDR32": 133,
        "BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Y_DIM_ADDR32": 134,
        "BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED3_ADDR32": 135,
        "BUFFER_DESCRIPTOR_TABLE_REG6_L1_BASE_ADDR_ADDR32": 136,
        "BUFFER_DESCRIPTOR_TABLE_REG6_L1_LIMIT_ADDR_ADDR32": 137,
        "BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Y_DIM_ADDR32": 138,
        "BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED3_ADDR32": 139,
        "BUFFER_DESCRIPTOR_TABLE_REG7_L1_BASE_ADDR_ADDR32": 140,
        "BUFFER_DESCRIPTOR_TABLE_REG7_L1_LIMIT_ADDR_ADDR32": 141,
        "BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Y_DIM_ADDR32": 142,
        "BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED3_ADDR32": 143,
        "BUFFER_DESCRIPTOR_TABLE_REG8_L1_BASE_ADDR_ADDR32": 144,
        "BUFFER_DESCRIPTOR_TABLE_REG8_L1_LIMIT_ADDR_ADDR32": 145,
        "BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Y_DIM_ADDR32": 146,
        "BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED3_ADDR32": 147,
        "BUFFER_DESCRIPTOR_TABLE_REG9_L1_BASE_ADDR_ADDR32": 148,
        "BUFFER_DESCRIPTOR_TABLE_REG9_L1_LIMIT_ADDR_ADDR32": 149,
        "BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Y_DIM_ADDR32": 150,
        "BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED3_ADDR32": 151,
        "BUFFER_DESCRIPTOR_TABLE_REG10_L1_BASE_ADDR_ADDR32": 152,
        "BUFFER_DESCRIPTOR_TABLE_REG10_L1_LIMIT_ADDR_ADDR32": 153,
        "BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Y_DIM_ADDR32": 154,
        "BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED3_ADDR32": 155,
        "BUFFER_DESCRIPTOR_TABLE_REG11_L1_BASE_ADDR_ADDR32": 156,
        "BUFFER_DESCRIPTOR_TABLE_REG11_L1_LIMIT_ADDR_ADDR32": 157,
        "BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Y_DIM_ADDR32": 158,
        "BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED3_ADDR32": 159,
        "BUFFER_DESCRIPTOR_TABLE_REG12_L1_BASE_ADDR_ADDR32": 160,
        "BUFFER_DESCRIPTOR_TABLE_REG12_L1_LIMIT_ADDR_ADDR32": 161,
        "BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Y_DIM_ADDR32": 162,
        "BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED3_ADDR32": 163,
        "BUFFER_DESCRIPTOR_TABLE_REG13_L1_BASE_ADDR_ADDR32": 164,
        "BUFFER_DESCRIPTOR_TABLE_REG13_L1_LIMIT_ADDR_ADDR32": 165,
        "BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Y_DIM_ADDR32": 166,
        "BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED3_ADDR32": 167,
        "BUFFER_DESCRIPTOR_TABLE_REG14_L1_BASE_ADDR_ADDR32": 168,
        "BUFFER_DESCRIPTOR_TABLE_REG14_L1_LIMIT_ADDR_ADDR32": 169,
        "BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Y_DIM_ADDR32": 170,
        "BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED3_ADDR32": 171,
        "BUFFER_DESCRIPTOR_TABLE_REG15_L1_BASE_ADDR_ADDR32": 172,
        "BUFFER_DESCRIPTOR_TABLE_REG15_L1_LIMIT_ADDR_ADDR32": 173,
        "BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Y_DIM_ADDR32": 174,
        "BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED3_ADDR32": 175,
        "BUFFER_DESCRIPTOR_TABLE_REG16_L1_BASE_ADDR_ADDR32": 176,
        "BUFFER_DESCRIPTOR_TABLE_REG16_L1_LIMIT_ADDR_ADDR32": 177,
        "BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Y_DIM_ADDR32": 178,
        "BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED3_ADDR32": 179,
        "BUFFER_DESCRIPTOR_TABLE_REG17_L1_BASE_ADDR_ADDR32": 180,
        "BUFFER_DESCRIPTOR_TABLE_REG17_L1_LIMIT_ADDR_ADDR32": 181,
        "BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Y_DIM_ADDR32": 182,
        "BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED3_ADDR32": 183,
        "BUFFER_DESCRIPTOR_TABLE_REG18_L1_BASE_ADDR_ADDR32": 184,
        "BUFFER_DESCRIPTOR_TABLE_REG18_L1_LIMIT_ADDR_ADDR32": 185,
        "BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Y_DIM_ADDR32": 186,
        "BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED3_ADDR32": 187,
        "BUFFER_DESCRIPTOR_TABLE_REG19_L1_BASE_ADDR_ADDR32": 188,
        "BUFFER_DESCRIPTOR_TABLE_REG19_L1_LIMIT_ADDR_ADDR32": 189,
        "BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Y_DIM_ADDR32": 190,
        "BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED3_ADDR32": 191,
        "BUFFER_DESCRIPTOR_TABLE_REG20_L1_BASE_ADDR_ADDR32": 192,
        "BUFFER_DESCRIPTOR_TABLE_REG20_L1_LIMIT_ADDR_ADDR32": 193,
        "BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Y_DIM_ADDR32": 194,
        "BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED3_ADDR32": 195,
        "BUFFER_DESCRIPTOR_TABLE_REG21_L1_BASE_ADDR_ADDR32": 196,
        "BUFFER_DESCRIPTOR_TABLE_REG21_L1_LIMIT_ADDR_ADDR32": 197,
        "BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Y_DIM_ADDR32": 198,
        "BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED3_ADDR32": 199,
        "BUFFER_DESCRIPTOR_TABLE_REG22_L1_BASE_ADDR_ADDR32": 200,
        "BUFFER_DESCRIPTOR_TABLE_REG22_L1_LIMIT_ADDR_ADDR32": 201,
        "BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Y_DIM_ADDR32": 202,
        "BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED3_ADDR32": 203,
        "BUFFER_DESCRIPTOR_TABLE_REG23_L1_BASE_ADDR_ADDR32": 204,
        "BUFFER_DESCRIPTOR_TABLE_REG23_L1_LIMIT_ADDR_ADDR32": 205,
        "BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Y_DIM_ADDR32": 206,
        "BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED3_ADDR32": 207,
        "BUFFER_DESCRIPTOR_TABLE_REG24_L1_BASE_ADDR_ADDR32": 208,
        "BUFFER_DESCRIPTOR_TABLE_REG24_L1_LIMIT_ADDR_ADDR32": 209,
        "BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Y_DIM_ADDR32": 210,
        "BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED3_ADDR32": 211,
        "BUFFER_DESCRIPTOR_TABLE_REG25_L1_BASE_ADDR_ADDR32": 212,
        "BUFFER_DESCRIPTOR_TABLE_REG25_L1_LIMIT_ADDR_ADDR32": 213,
        "BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Y_DIM_ADDR32": 214,
        "BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED3_ADDR32": 215,
        "BUFFER_DESCRIPTOR_TABLE_REG26_L1_BASE_ADDR_ADDR32": 216,
        "BUFFER_DESCRIPTOR_TABLE_REG26_L1_LIMIT_ADDR_ADDR32": 217,
        "BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Y_DIM_ADDR32": 218,
        "BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED3_ADDR32": 219,
        "BUFFER_DESCRIPTOR_TABLE_REG27_L1_BASE_ADDR_ADDR32": 220,
        "BUFFER_DESCRIPTOR_TABLE_REG27_L1_LIMIT_ADDR_ADDR32": 221,
        "BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Y_DIM_ADDR32": 222,
        "BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED3_ADDR32": 223,
        "BUFFER_DESCRIPTOR_TABLE_REG28_L1_BASE_ADDR_ADDR32": 224,
        "BUFFER_DESCRIPTOR_TABLE_REG28_L1_LIMIT_ADDR_ADDR32": 225,
        "BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Y_DIM_ADDR32": 226,
        "BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED3_ADDR32": 227,
        "BUFFER_DESCRIPTOR_TABLE_REG29_L1_BASE_ADDR_ADDR32": 228,
        "BUFFER_DESCRIPTOR_TABLE_REG29_L1_LIMIT_ADDR_ADDR32": 229,
        "BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Y_DIM_ADDR32": 230,
        "BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED3_ADDR32": 231,
        "BUFFER_DESCRIPTOR_TABLE_REG30_L1_BASE_ADDR_ADDR32": 232,
        "BUFFER_DESCRIPTOR_TABLE_REG30_L1_LIMIT_ADDR_ADDR32": 233,
        "BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Y_DIM_ADDR32": 234,
        "BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED3_ADDR32": 235,
        "BUFFER_DESCRIPTOR_TABLE_REG31_L1_BASE_ADDR_ADDR32": 236,
        "BUFFER_DESCRIPTOR_TABLE_REG31_L1_LIMIT_ADDR_ADDR32": 237,
        "BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Y_DIM_ADDR32": 238,
        "BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED3_ADDR32": 239,
        "UNPACK_TO_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32": 240,
        "MATH_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32": 241,
        "SFPU_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32": 242,
        "PACK_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32": 243,
        "CFG_WATCHPOINTS_0_enable_ADDR32": 244,
        "CFG_WATCHPOINTS_1_enable_ADDR32": 245,
        "CFG_WATCHPOINTS_2_enable_ADDR32": 246,
        "CFG_WATCHPOINTS_3_enable_ADDR32": 247,
        "DISABLE_IMPLIED_SRCA_FMT_SEC0_Base_ADDR32": 248,
        "DISABLE_IMPLIED_SRCA_FMT_SEC1_Base_ADDR32": 249,
        "DISABLE_IMPLIED_SRCA_FMT_SEC2_Base_ADDR32": 250,
        "DISABLE_IMPLIED_SRCA_FMT_SEC3_Base_ADDR32": 251,
        "DISABLE_IMPLIED_SRCB_FMT_SEC0_Base_ADDR32": 252,
        "DISABLE_IMPLIED_SRCB_FMT_SEC1_Base_ADDR32": 253,
        "DISABLE_IMPLIED_SRCB_FMT_SEC2_Base_ADDR32": 254,
        "DISABLE_IMPLIED_SRCB_FMT_SEC3_Base_ADDR32": 255,
        "SFPU_DEST_FMT_SEC0_Base_ADDR32": 256,
        "SFPU_DEST_FMT_SEC1_Base_ADDR32": 257,
        "SFPU_DEST_FMT_SEC2_Base_ADDR32": 258,
        "SFPU_DEST_FMT_SEC3_Base_ADDR32": 259,
        "CLR_DVALID_SEC0_SrcA_Disable_ADDR32": 260,
        "CLR_DVALID_SEC1_SrcA_Disable_ADDR32": 261,
        "CLR_DVALID_SEC2_SrcA_Disable_ADDR32": 262,
        "CLR_DVALID_SEC3_SrcA_Disable_ADDR32": 263,
        "FIDELITY_BASE_SEC0_Phase_ADDR32": 264,
        "FIDELITY_BASE_SEC1_Phase_ADDR32": 265,
        "FIDELITY_BASE_SEC2_Phase_ADDR32": 266,
        "FIDELITY_BASE_SEC3_Phase_ADDR32": 267,
        "ADDR_MOD_AB_SEC0_SrcACR_ADDR32": 268,
        "ADDR_MOD_AB_SEC1_SrcACR_ADDR32": 269,
        "ADDR_MOD_AB_SEC2_SrcACR_ADDR32": 270,
        "ADDR_MOD_AB_SEC3_SrcACR_ADDR32": 271,
        "ADDR_MOD_AB_SEC4_SrcACR_ADDR32": 272,
        "ADDR_MOD_AB_SEC5_SrcACR_ADDR32": 273,
        "ADDR_MOD_AB_SEC6_SrcACR_ADDR32": 274,
        "ADDR_MOD_AB_SEC7_SrcACR_ADDR32": 275,
        "ADDR_MOD_AB_SEC8_SrcACR_ADDR32": 276,
        "ADDR_MOD_AB_SEC9_SrcACR_ADDR32": 277,
        "ADDR_MOD_AB_SEC10_SrcACR_ADDR32": 278,
        "ADDR_MOD_AB_SEC11_SrcACR_ADDR32": 279,
        "ADDR_MOD_AB_SEC12_SrcACR_ADDR32": 280,
        "ADDR_MOD_AB_SEC13_SrcACR_ADDR32": 281,
        "ADDR_MOD_AB_SEC14_SrcACR_ADDR32": 282,
        "ADDR_MOD_AB_SEC15_SrcACR_ADDR32": 283,
        "ADDR_MOD_AB_SEC16_SrcACR_ADDR32": 284,
        "ADDR_MOD_AB_SEC17_SrcACR_ADDR32": 285,
        "ADDR_MOD_AB_SEC18_SrcACR_ADDR32": 286,
        "ADDR_MOD_AB_SEC19_SrcACR_ADDR32": 287,
        "ADDR_MOD_AB_SEC20_SrcACR_ADDR32": 288,
        "ADDR_MOD_AB_SEC21_SrcACR_ADDR32": 289,
        "ADDR_MOD_AB_SEC22_SrcACR_ADDR32": 290,
        "ADDR_MOD_AB_SEC23_SrcACR_ADDR32": 291,
        "ADDR_MOD_AB_SEC24_SrcACR_ADDR32": 292,
        "ADDR_MOD_AB_SEC25_SrcACR_ADDR32": 293,
        "ADDR_MOD_AB_SEC26_SrcACR_ADDR32": 294,
        "ADDR_MOD_AB_SEC27_SrcACR_ADDR32": 295,
        "ADDR_MOD_AB_SEC28_SrcACR_ADDR32": 296,
        "ADDR_MOD_AB_SEC29_SrcACR_ADDR32": 297,
        "ADDR_MOD_AB_SEC30_SrcACR_ADDR32": 298,
        "ADDR_MOD_AB_SEC31_SrcACR_ADDR32": 299,
        "ADDR_MOD_AB2_SEC0_SrcAIncr_ADDR32": 300,
        "ADDR_MOD_AB2_SEC1_SrcAIncr_ADDR32": 301,
        "ADDR_MOD_AB2_SEC2_SrcAIncr_ADDR32": 302,
        "ADDR_MOD_AB2_SEC3_SrcAIncr_ADDR32": 303,
        "ADDR_MOD_AB2_SEC4_SrcAIncr_ADDR32": 304,
        "ADDR_MOD_AB2_SEC5_SrcAIncr_ADDR32": 305,
        "ADDR_MOD_AB2_SEC6_SrcAIncr_ADDR32": 306,
        "ADDR_MOD_AB2_SEC7_SrcAIncr_ADDR32": 307,
        "ADDR_MOD_AB2_SEC8_SrcAIncr_ADDR32": 308,
        "ADDR_MOD_AB2_SEC9_SrcAIncr_ADDR32": 309,
        "ADDR_MOD_AB2_SEC10_SrcAIncr_ADDR32": 310,
        "ADDR_MOD_AB2_SEC11_SrcAIncr_ADDR32": 311,
        "ADDR_MOD_AB2_SEC12_SrcAIncr_ADDR32": 312,
        "ADDR_MOD_AB2_SEC13_SrcAIncr_ADDR32": 313,
        "ADDR_MOD_AB2_SEC14_SrcAIncr_ADDR32": 314,
        "ADDR_MOD_AB2_SEC15_SrcAIncr_ADDR32": 315,
        "ADDR_MOD_AB2_SEC16_SrcAIncr_ADDR32": 316,
        "ADDR_MOD_AB2_SEC17_SrcAIncr_ADDR32": 317,
        "ADDR_MOD_AB2_SEC18_SrcAIncr_ADDR32": 318,
        "ADDR_MOD_AB2_SEC19_SrcAIncr_ADDR32": 319,
        "ADDR_MOD_AB2_SEC20_SrcAIncr_ADDR32": 320,
        "ADDR_MOD_AB2_SEC21_SrcAIncr_ADDR32": 321,
        "ADDR_MOD_AB2_SEC22_SrcAIncr_ADDR32": 322,
        "ADDR_MOD_AB2_SEC23_SrcAIncr_ADDR32": 323,
        "ADDR_MOD_AB2_SEC24_SrcAIncr_ADDR32": 324,
        "ADDR_MOD_AB2_SEC25_SrcAIncr_ADDR32": 325,
        "ADDR_MOD_AB2_SEC26_SrcAIncr_ADDR32": 326,
        "ADDR_MOD_AB2_SEC27_SrcAIncr_ADDR32": 327,
        "ADDR_MOD_AB2_SEC28_SrcAIncr_ADDR32": 328,
        "ADDR_MOD_AB2_SEC29_SrcAIncr_ADDR32": 329,
        "ADDR_MOD_AB2_SEC30_SrcAIncr_ADDR32": 330,
        "ADDR_MOD_AB2_SEC31_SrcAIncr_ADDR32": 331,
        "ADDR_MOD_DST_SEC0_DestCR_ADDR32": 332,
        "ADDR_MOD_DST_SEC1_DestCR_ADDR32": 333,
        "ADDR_MOD_DST_SEC2_DestCR_ADDR32": 334,
        "ADDR_MOD_DST_SEC3_DestCR_ADDR32": 335,
        "ADDR_MOD_DST_SEC4_DestCR_ADDR32": 336,
        "ADDR_MOD_DST_SEC5_DestCR_ADDR32": 337,
        "ADDR_MOD_DST_SEC6_DestCR_ADDR32": 338,
        "ADDR_MOD_DST_SEC7_DestCR_ADDR32": 339,
        "ADDR_MOD_DST_SEC8_DestCR_ADDR32": 340,
        "ADDR_MOD_DST_SEC9_DestCR_ADDR32": 341,
        "ADDR_MOD_DST_SEC10_DestCR_ADDR32": 342,
        "ADDR_MOD_DST_SEC11_DestCR_ADDR32": 343,
        "ADDR_MOD_DST_SEC12_DestCR_ADDR32": 344,
        "ADDR_MOD_DST_SEC13_DestCR_ADDR32": 345,
        "ADDR_MOD_DST_SEC14_DestCR_ADDR32": 346,
        "ADDR_MOD_DST_SEC15_DestCR_ADDR32": 347,
        "ADDR_MOD_DST_SEC16_DestCR_ADDR32": 348,
        "ADDR_MOD_DST_SEC17_DestCR_ADDR32": 349,
        "ADDR_MOD_DST_SEC18_DestCR_ADDR32": 350,
        "ADDR_MOD_DST_SEC19_DestCR_ADDR32": 351,
        "ADDR_MOD_DST_SEC20_DestCR_ADDR32": 352,
        "ADDR_MOD_DST_SEC21_DestCR_ADDR32": 353,
        "ADDR_MOD_DST_SEC22_DestCR_ADDR32": 354,
        "ADDR_MOD_DST_SEC23_DestCR_ADDR32": 355,
        "ADDR_MOD_DST_SEC24_DestCR_ADDR32": 356,
        "ADDR_MOD_DST_SEC25_DestCR_ADDR32": 357,
        "ADDR_MOD_DST_SEC26_DestCR_ADDR32": 358,
        "ADDR_MOD_DST_SEC27_DestCR_ADDR32": 359,
        "ADDR_MOD_DST_SEC28_DestCR_ADDR32": 360,
        "ADDR_MOD_DST_SEC29_DestCR_ADDR32": 361,
        "ADDR_MOD_DST_SEC30_DestCR_ADDR32": 362,
        "ADDR_MOD_DST_SEC31_DestCR_ADDR32": 363,
        "SFPU_STACK_SEC0_Incr_ADDR32": 364,
        "SFPU_STACK_SEC1_Incr_ADDR32": 365,
        "SFPU_STACK_SEC2_Incr_ADDR32": 366,
        "SFPU_STACK_SEC3_Incr_ADDR32": 367,
        "PERF_CNT_CMD_SEC0_Cmd0Start_ADDR32": 368,
        "PERF_CNT_CMD_SEC1_Cmd0Start_ADDR32": 369,
        "PERF_CNT_CMD_SEC2_Cmd0Start_ADDR32": 370,
        "PERF_CNT_CMD_SEC3_Cmd0Start_ADDR32": 371,
        "ENABLE_ACC_STATS_SEC0_Enable_ADDR32": 372,
        "ENABLE_ACC_STATS_SEC1_Enable_ADDR32": 373,
        "ENABLE_ACC_STATS_SEC2_Enable_ADDR32": 374,
        "ENABLE_ACC_STATS_SEC3_Enable_ADDR32": 375,
        "FP16A_FORCE_SEC0_Enable_ADDR32": 376,
        "FP16A_FORCE_SEC1_Enable_ADDR32": 377,
        "FP16A_FORCE_SEC2_Enable_ADDR32": 378,
        "FP16A_FORCE_SEC3_Enable_ADDR32": 379
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "global_regs": {
      "START": "0x1840000",
      "END": "0x18420ff",
      "REGISTERS": {
        "SEMAPHORE[0]": "0x1840000",
        "SEMAPHORE[1]": "0x1840040",
        "SEMAPHORE[2]": "0x1840080",
        "SEMAPHORE[3]": "0x18400c0",
        "SEMAPHORE[4]": "0x1840100",
        "SEMAPHORE[5]": "0x1840140",
        "SEMAPHORE[6]": "0x1840180",
        "SEMAPHORE[7]": "0x18401c0",
        "SEMAPHORE[8]": "0x1840200",
        "SEMAPHORE[9]": "0x1840240",
        "SEMAPHORE[10]": "0x1840280",
        "SEMAPHORE[11]": "0x18402c0",
        "SEMAPHORE[12]": "0x1840300",
        "SEMAPHORE[13]": "0x1840340",
        "SEMAPHORE[14]": "0x1840380",
        "SEMAPHORE[15]": "0x18403c0",
        "SEMAPHORE[16]": "0x1840400",
        "SEMAPHORE[17]": "0x1840440",
        "SEMAPHORE[18]": "0x1840480",
        "SEMAPHORE[19]": "0x18404c0",
        "SEMAPHORE[20]": "0x1840500",
        "SEMAPHORE[21]": "0x1840540",
        "SEMAPHORE[22]": "0x1840580",
        "SEMAPHORE[23]": "0x18405c0",
        "SEMAPHORE[24]": "0x1840600",
        "SEMAPHORE[25]": "0x1840640",
        "SEMAPHORE[26]": "0x1840680",
        "SEMAPHORE[27]": "0x18406c0",
        "SEMAPHORE[28]": "0x1840700",
        "SEMAPHORE[29]": "0x1840740",
        "SEMAPHORE[30]": "0x1840780",
        "SEMAPHORE[31]": "0x18407c0",
        "ID": "0x1842000",
        "STAT": "0x1842004",
        "CTRL": "0x1842008",
        "IRQ_EN": "0x184200c",
        "RSP_HDR0": "0x1842010",
        "RSP_HDR1": "0x1842014",
        "RSP_DATA[0]": "0x1842018",
        "RSP_DATA[1]": "0x184201c",
        "RSP_DATA[2]": "0x1842020",
        "RSP_DATA[3]": "0x1842024",
        "REQ_HDR0": "0x1842028",
        "REQ_HDR1": "0x184202c",
        "REQ_DATA[0]": "0x1842030",
        "REQ_DATA[1]": "0x1842034",
        "REQ_DATA[2]": "0x1842038",
        "REQ_DATA[3]": "0x184203c",
        "REG[0]": "0x1842080",
        "REG[1]": "0x1842084",
        "REG[2]": "0x1842088",
        "REG[3]": "0x184208c",
        "REG[4]": "0x1842090",
        "REG[5]": "0x1842094",
        "REG[6]": "0x1842098",
        "REG[7]": "0x184209c",
        "REG[8]": "0x18420a0",
        "REG[9]": "0x18420a4",
        "REG[10]": "0x18420a8",
        "REG[11]": "0x18420ac",
        "REG[12]": "0x18420b0",
        "REG[13]": "0x18420b4",
        "REG[14]": "0x18420b8",
        "REG[15]": "0x18420bc",
        "REG[16]": "0x18420c0",
        "REG[17]": "0x18420c4",
        "REG[18]": "0x18420c8",
        "REG[19]": "0x18420cc",
        "REG[20]": "0x18420d0",
        "REG[21]": "0x18420d4",
        "REG[22]": "0x18420d8",
        "REG[23]": "0x18420dc",
        "REG[24]": "0x18420e0",
        "REG[25]": "0x18420e4",
        "REG[26]": "0x18420e8",
        "REG[27]": "0x18420ec",
        "REG[28]": "0x18420f0",
        "REG[29]": "0x18420f4",
        "REG[30]": "0x18420f8",
        "REG[31]": "0x18420fc"
      },
      "NUM_BYTES_PER_REGISTER": 4
    }
  },
  "n1_cluster_map": {
    "tensix_l1": {
      "START": "0x0",
      "END": "0x7fffff",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[0]": {
      "START": "0x1800000",
      "END": "0x180a05b",
      "REGISTERS": {
        "PERF_CNT_INSTRN_THREAD0": "0x1800000",
        "PERF_CNT_INSTRN_THREAD1": "0x1800004",
        "PERF_CNT_INSTRN_THREAD2": "0x1800008",
        "PERF_CNT_TDMA_UNPACK0": "0x180000c",
        "PERF_CNT_TDMA_UNPACK1": "0x1800010",
        "PERF_CNT_TDMA_UNPACK2": "0x1800014",
        "PERF_CNT_FPU0": "0x1800018",
        "PERF_CNT_FPU1": "0x180001c",
        "PERF_CNT_FPU2": "0x1800020",
        "PERF_CNT_ALL": "0x1800024",
        "DBG_BUS_CTRL": "0x1800028",
        "TENSIX_CREG_READ": "0x180002c",
        "DBG_RD_DATA": "0x1800030",
        "DBG_ARRAY_RD_EN": "0x1800034",
        "DBG_ARRAY_RD_CMD": "0x1800038",
        "DBG_FEATURE_DISABLE": "0x180003c",
        "DBG_ARRAY_RD_DATA": "0x1800040",
        "CG_CTRL_HYST0": "0x1800044",
        "CG_CTRL_HYST1": "0x1800048",
        "TENSIX_CREG_RDDATA": "0x180004c",
        "CG_CTRL_HYST2": "0x1800050",
        "RISC_DBG_CNTL_0": "0x1800054",
        "RISC_DBG_CNTL_1": "0x1800058",
        "RISC_DBG_STATUS_0": "0x180005c",
        "RISC_DBG_STATUS_1": "0x1800060",
        "TRISC_PC_BUF_OVERRIDE": "0x1800064",
        "DBG_INVALID_INSTRN": "0x1800068",
        "DBG_INSTRN_BUF_CTRL0": "0x180006c",
        "DBG_INSTRN_BUF_CTRL1": "0x1800070",
        "DBG_INSTRN_BUF_STATUS": "0x1800074",
        "STOCH_RND_MASK0": "0x1800078",
        "STOCH_RND_MASK1": "0x180007c",
        "FPU_STICKY_BITS": "0x1800080",
        "PERF_CNT_TDMA_PACK0": "0x1800084",
        "PERF_CNT_TDMA_PACK1": "0x1800088",
        "PERF_CNT_TDMA_PACK2": "0x180008c",
        "PERF_CNT_OUT_L_INSTRN_THREAD": "0x1800090",
        "PERF_CNT_OUT_H_INSTRN_THREAD": "0x1800094",
        "PERF_CNT_OUT_L_TDMA_UNPACK": "0x1800098",
        "PERF_CNT_OUT_H_TDMA_UNPACK": "0x180009c",
        "PERF_CNT_OUT_L_TDMA_PACK": "0x18000a0",
        "PERF_CNT_OUT_H_TDMA_PACK": "0x18000a4",
        "PERF_CNT_OUT_L_FPU": "0x18000a8",
        "PERF_CNT_OUT_H_FPU": "0x18000ac",
        "SOFT_RESET_0": "0x18000b0",
        "SOFT_RESET_1": "0x18000b4",
        "WATCHDOG_TIMER": "0x18000b8",
        "WDT_CNTL": "0x18000bc",
        "WDT_STATUS": "0x18000c0",
        "WALL_CLOCK_0": "0x18000c4",
        "WALL_CLOCK_1": "0x18000c8",
        "WALL_CLOCK_1_AT": "0x18000cc",
        "TIMESTAMP_DUMP_CMD": "0x18000d0",
        "TIMESTAMP_DUMP_CNTL": "0x18000d4",
        "TIMESTAMP_DUMP_STATUS": "0x18000d8",
        "TIMESTAMP_DUMP_BUF0_START_ADDR": "0x18000dc",
        "TIMESTAMP_DUMP_BUF0_END_ADDR": "0x18000e0",
        "TIMESTAMP_DUMP_BUF1_START_ADDR": "0x18000e4",
        "TIMESTAMP_DUMP_BUF1_END_ADDR": "0x18000e8",
        "PERF_CNT_MUX_CTRL": "0x18000ec",
        "LFSR_HIT_MASK": "0x18000f0",
        "DISABLE_RESET": "0x18000f4",
        "TRISC0_RESET_PC": "0x18000f8",
        "TRISC1_RESET_PC": "0x18000fc",
        "TRISC2_RESET_PC": "0x1800100",
        "TRISC3_RESET_PC": "0x1800104",
        "TRISC_RESET_PC_OVERRIDE": "0x1800108",
        "DEST_CG_CTRL": "0x180010c",
        "CG_CTRL_EN": "0x1800110",
        "CG_KICK": "0x1800114",
        "DBG_IBUFFER_TIMEOUT": "0x1800118",
        "DBG_IBUFFER_CNT_EN": "0x180011c",
        "TRISC0_BAR[0]": "0x1800120",
        "TRISC0_BAR[1]": "0x1800124",
        "TRISC0_BAR[2]": "0x1800128",
        "TRISC0_BAR[3]": "0x180012c",
        "TRISC0_BAR_SELECT": "0x1800130",
        "TRISC1_BAR[0]": "0x1800134",
        "TRISC1_BAR[1]": "0x1800138",
        "TRISC1_BAR[2]": "0x180013c",
        "TRISC1_BAR[3]": "0x1800140",
        "TRISC1_BAR_SELECT": "0x1800144",
        "TRISC2_BAR[0]": "0x1800148",
        "TRISC2_BAR[1]": "0x180014c",
        "TRISC2_BAR[2]": "0x1800150",
        "TRISC2_BAR[3]": "0x1800154",
        "TRISC2_BAR_SELECT": "0x1800158",
        "TRISC3_BAR[0]": "0x180015c",
        "TRISC3_BAR[1]": "0x1800160",
        "TRISC3_BAR[2]": "0x1800164",
        "TRISC3_BAR[3]": "0x1800168",
        "TRISC3_BAR_SELECT": "0x180016c",
        "TRISC_MAILBOX[0]": "0x1800170",
        "TRISC_MAILBOX[1]": "0x1800174",
        "TRISC_MAILBOX[2]": "0x1800178",
        "TRISC_MAILBOX[3]": "0x180017c",
        "TRISC_MAILBOX[4]": "0x1800180",
        "TRISC_MAILBOX[5]": "0x1800184",
        "TRISC_MAILBOX[6]": "0x1800188",
        "TRISC_MAILBOX[7]": "0x180018c",
        "TRISC_MAILBOX[8]": "0x1800190",
        "TRISC_MAILBOX[9]": "0x1800194",
        "TRISC_MAILBOX[10]": "0x1800198",
        "TRISC_MAILBOX[11]": "0x180019c",
        "TRISC_MAILBOX[12]": "0x18001a0",
        "TRISC_MAILBOX[13]": "0x18001a4",
        "TRISC_MAILBOX[14]": "0x18001a8",
        "TRISC_MAILBOX[15]": "0x18001ac",
        "DBG_HALT_CLR": "0x18001b0",
        "DBG_MOV2D_ADDR": "0x18001b4",
        "DBG_MOV2D": "0x18001b8",
        "DBG_TEMP_REGS[0]": "0x18001bc",
        "DBG_TEMP_REGS[1]": "0x18001c0",
        "DBG_TEMP_REGS[2]": "0x18001c4",
        "DBG_TEMP_REGS[3]": "0x18001c8",
        "DBG_TEMP_REGS[4]": "0x18001cc",
        "DBG_TEMP_REGS[5]": "0x18001d0",
        "DBG_TEMP_REGS[6]": "0x18001d4",
        "DBG_TEMP_REGS[7]": "0x18001d8",
        "DBG_TEMP_REGS[8]": "0x18001dc",
        "DBG_TEMP_REGS[9]": "0x18001e0",
        "DBG_TEMP_REGS[10]": "0x18001e4",
        "DBG_TEMP_REGS[11]": "0x18001e8",
        "DBG_TEMP_REGS[12]": "0x18001ec",
        "DBG_TEMP_REGS[13]": "0x18001f0",
        "DBG_TEMP_REGS[14]": "0x18001f4",
        "DBG_TEMP_REGS[15]": "0x18001f8",
        "DBG_TEMP_REGS[16]": "0x18001fc",
        "DBG_TEMP_REGS[17]": "0x1800200",
        "DBG_TEMP_REGS[18]": "0x1800204",
        "DBG_TEMP_REGS[19]": "0x1800208",
        "DBG_TEMP_REGS[20]": "0x180020c",
        "DBG_TEMP_REGS[21]": "0x1800210",
        "DBG_TEMP_REGS[22]": "0x1800214",
        "DBG_TEMP_REGS[23]": "0x1800218",
        "DBG_TEMP_REGS[24]": "0x180021c",
        "DBG_TEMP_REGS[25]": "0x1800220",
        "DBG_TEMP_REGS[26]": "0x1800224",
        "DBG_TEMP_REGS[27]": "0x1800228",
        "DBG_TEMP_REGS[28]": "0x180022c",
        "DBG_TEMP_REGS[29]": "0x1800230",
        "DBG_TEMP_REGS[30]": "0x1800234",
        "DBG_TEMP_REGS[31]": "0x1800238",
        "DBG_BACKDOOR_INST": "0x180023c",
        "DBG_BACKDOOR_INST_ISSUE": "0x1800240",
        "DBG_TRISC_STACK_LIMIT": "0x1800244",
        "RISCV_IC_INVALIDATE": "0x1800248",
        "TRISC_END_PC[0]": "0x180024c",
        "TRISC_END_PC[1]": "0x1800250",
        "TRISC_END_PC[2]": "0x1800254",
        "TRISC_END_PC[3]": "0x1800258",
        "RISC_PREFETCH_CTRL": "0x180025c",
        "RISC_BRANCH_PREDICTION_CTRL": "0x1800260",
        "CHICKEN_BITS": "0x1800264",
        "TENSIX_TRISC_SYNC[0]": "0x1800268",
        "TENSIX_TRISC_SYNC[1]": "0x180026c",
        "TENSIX_TRISC_SYNC[2]": "0x1800270",
        "TENSIX_TRISC_SYNC[3]": "0x1800274",
        "TENSIX_CSR_CONFIG[0]": "0x1800278",
        "TENSIX_CSR_CONFIG[1]": "0x180027c",
        "TENSIX_CSR_CONFIG[2]": "0x1800280",
        "TENSIX_CSR_CONFIG[3]": "0x1800284",
        "POWER_RAMP_PROFILE_CTRL": "0x1800288",
        "POWER_RAMP_MISC_CTRL": "0x180028c",
        "ERR_MASK": "0x1800290",
        "ERR_DATA": "0x1800294",
        "FPU_SAFETY": "0x1800298",
        "GROUP_CTRL": "0x180a000",
        "GROUP_HASH_FN_ADDR4": "0x180a004",
        "GROUP_HASH_FN_ADDR5": "0x180a008",
        "GROUP_HASH_FN_ADDR6": "0x180a00c",
        "GROUP_HASH_FN_ADDR7": "0x180a010",
        "GROUP_HASH_FN_ADDR8": "0x180a014",
        "GROUP_HASH_FN_ADDR9": "0x180a018",
        "GROUP_HASH_FN_ADDR10": "0x180a01c",
        "GROUP_HASH_FN_ADDR11": "0x180a020",
        "IN_ORDER_HIGH_ADDR": "0x180a024",
        "IN_ORDER_LOW_ADDR": "0x180a028",
        "TRISC_PORT_CTRL": "0x180a02c",
        "TRISC_PORT_STATUS": "0x180a030",
        "PACK_PORT_CTRL[0]": "0x180a034",
        "PACK_PORT_CTRL[1]": "0x180a038",
        "PACK_PORT_STATUS[0]": "0x180a03c",
        "PACK_PORT_STATUS[1]": "0x180a040",
        "UNPACK_PORT_CTRL[0]": "0x180a044",
        "UNPACK_PORT_CTRL[1]": "0x180a048",
        "UNPACK_PORT_CTRL[2]": "0x180a04c",
        "UNPACK_PORT_STATUS[0]": "0x180a050",
        "UNPACK_PORT_STATUS[1]": "0x180a054",
        "UNPACK_PORT_STATUS[2]": "0x180a058"
      },
      "NUM_BYTES_PER_REGISTER": 4
    },
    "tensix_global_regs": {
      "START": "0x1840000",
      "END": "0x18420ff",
      "REGISTERS": {
        "SEMAPHORE[0]": "0x1840000",
        "SEMAPHORE[1]": "0x1840040",
        "SEMAPHORE[2]": "0x1840080",
        "SEMAPHORE[3]": "0x18400c0",
        "SEMAPHORE[4]": "0x1840100",
        "SEMAPHORE[5]": "0x1840140",
        "SEMAPHORE[6]": "0x1840180",
        "SEMAPHORE[7]": "0x18401c0",
        "SEMAPHORE[8]": "0x1840200",
        "SEMAPHORE[9]": "0x1840240",
        "SEMAPHORE[10]": "0x1840280",
        "SEMAPHORE[11]": "0x18402c0",
        "SEMAPHORE[12]": "0x1840300",
        "SEMAPHORE[13]": "0x1840340",
        "SEMAPHORE[14]": "0x1840380",
        "SEMAPHORE[15]": "0x18403c0",
        "SEMAPHORE[16]": "0x1840400",
        "SEMAPHORE[17]": "0x1840440",
        "SEMAPHORE[18]": "0x1840480",
        "SEMAPHORE[19]": "0x18404c0",
        "SEMAPHORE[20]": "0x1840500",
        "SEMAPHORE[21]": "0x1840540",
        "SEMAPHORE[22]": "0x1840580",
        "SEMAPHORE[23]": "0x18405c0",
        "SEMAPHORE[24]": "0x1840600",
        "SEMAPHORE[25]": "0x1840640",
        "SEMAPHORE[26]": "0x1840680",
        "SEMAPHORE[27]": "0x18406c0",
        "SEMAPHORE[28]": "0x1840700",
        "SEMAPHORE[29]": "0x1840740",
        "SEMAPHORE[30]": "0x1840780",
        "SEMAPHORE[31]": "0x18407c0",
        "ID": "0x1842000",
        "STAT": "0x1842004",
        "CTRL": "0x1842008",
        "IRQ_EN": "0x184200c",
        "RSP_HDR0": "0x1842010",
        "RSP_HDR1": "0x1842014",
        "RSP_DATA[0]": "0x1842018",
        "RSP_DATA[1]": "0x184201c",
        "RSP_DATA[2]": "0x1842020",
        "RSP_DATA[3]": "0x1842024",
        "REQ_HDR0": "0x1842028",
        "REQ_HDR1": "0x184202c",
        "REQ_DATA[0]": "0x1842030",
        "REQ_DATA[1]": "0x1842034",
        "REQ_DATA[2]": "0x1842038",
        "REQ_DATA[3]": "0x184203c",
        "REG[0]": "0x1842080",
        "REG[1]": "0x1842084",
        "REG[2]": "0x1842088",
        "REG[3]": "0x184208c",
        "REG[4]": "0x1842090",
        "REG[5]": "0x1842094",
        "REG[6]": "0x1842098",
        "REG[7]": "0x184209c",
        "REG[8]": "0x18420a0",
        "REG[9]": "0x18420a4",
        "REG[10]": "0x18420a8",
        "REG[11]": "0x18420ac",
        "REG[12]": "0x18420b0",
        "REG[13]": "0x18420b4",
        "REG[14]": "0x18420b8",
        "REG[15]": "0x18420bc",
        "REG[16]": "0x18420c0",
        "REG[17]": "0x18420c4",
        "REG[18]": "0x18420c8",
        "REG[19]": "0x18420cc",
        "REG[20]": "0x18420d0",
        "REG[21]": "0x18420d4",
        "REG[22]": "0x18420d8",
        "REG[23]": "0x18420dc",
        "REG[24]": "0x18420e0",
        "REG[25]": "0x18420e4",
        "REG[26]": "0x18420e8",
        "REG[27]": "0x18420ec",
        "REG[28]": "0x18420f0",
        "REG[29]": "0x18420f4",
        "REG[30]": "0x18420f8",
        "REG[31]": "0x18420fc"
      },
      "NUM_BYTES_PER_REGISTER": 4
    }
  },
  "n4_cluster_map": {
    "neo_regs[0]": {
      "START": "0x1800000",
      "END": "0x180a05b",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[1]": {
      "START": "0x1810000",
      "END": "0x181a05b",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[2]": {
      "START": "0x1820000",
      "END": "0x182a05b",
      "NUM_BYTES_PER_REGISTER": 4
    },
    "neo_regs[3]": {
      "START": "0x1830000",
      "END": "0x183a05b",
      "REGISTERS": {
        "PERF_CNT_INSTRN_THREAD0": "0x1830000",
        "PERF_CNT_INSTRN_THREAD1": "0x1830004",
        "PERF_CNT_INSTRN_THREAD2": "0x1830008",
        "PERF_CNT_TDMA_UNPACK0": "0x183000c",
        "PERF_CNT_TDMA_UNPACK1": "0x1830010",
        "PERF_CNT_TDMA_UNPACK2": "0x1830014",
        "PERF_CNT_FPU0": "0x1830018",
        "PERF_CNT_FPU1": "0x183001c",
        "PERF_CNT_FPU2": "0x1830020",
        "PERF_CNT_ALL": "0x1830024",
        "DBG_BUS_CTRL": "0x1830028",
        "TENSIX_CREG_READ": "0x183002c",
        "DBG_RD_DATA": "0x1830030",
        "DBG_ARRAY_RD_EN": "0x1830034",
        "DBG_ARRAY_RD_CMD": "0x1830038",
        "DBG_FEATURE_DISABLE": "0x183003c",
        "DBG_ARRAY_RD_DATA": "0x1830040",
        "CG_CTRL_HYST0": "0x1830044",
        "CG_CTRL_HYST1": "0x1830048",
        "TENSIX_CREG_RDDATA": "0x183004c",
        "CG_CTRL_HYST2": "0x1830050",
        "RISC_DBG_CNTL_0": "0x1830054",
        "RISC_DBG_CNTL_1": "0x1830058",
        "RISC_DBG_STATUS_0": "0x183005c",
        "RISC_DBG_STATUS_1": "0x1830060",
        "TRISC_PC_BUF_OVERRIDE": "0x1830064",
        "DBG_INVALID_INSTRN": "0x1830068",
        "DBG_INSTRN_BUF_CTRL0": "0x183006c",
        "DBG_INSTRN_BUF_CTRL1": "0x1830070",
        "DBG_INSTRN_BUF_STATUS": "0x1830074",
        "STOCH_RND_MASK0": "0x1830078",
        "STOCH_RND_MASK1": "0x183007c",
        "FPU_STICKY_BITS": "0x1830080",
        "PERF_CNT_TDMA_PACK0": "0x1830084",
        "PERF_CNT_TDMA_PACK1": "0x1830088",
        "PERF_CNT_TDMA_PACK2": "0x183008c",
        "PERF_CNT_OUT_L_INSTRN_THREAD": "0x1830090",
        "PERF_CNT_OUT_H_INSTRN_THREAD": "0x1830094",
        "PERF_CNT_OUT_L_TDMA_UNPACK": "0x1830098",
        "PERF_CNT_OUT_H_TDMA_UNPACK": "0x183009c",
        "PERF_CNT_OUT_L_TDMA_PACK": "0x18300a0",
        "PERF_CNT_OUT_H_TDMA_PACK": "0x18300a4",
        "PERF_CNT_OUT_L_FPU": "0x18300a8",
        "PERF_CNT_OUT_H_FPU": "0x18300ac",
        "SOFT_RESET_0": "0x18300b0",
        "SOFT_RESET_1": "0x18300b4",
        "WATCHDOG_TIMER": "0x18300b8",
        "WDT_CNTL": "0x18300bc",
        "WDT_STATUS": "0x18300c0",
        "WALL_CLOCK_0": "0x18300c4",
        "WALL_CLOCK_1": "0x18300c8",
        "WALL_CLOCK_1_AT": "0x18300cc",
        "TIMESTAMP_DUMP_CMD": "0x18300d0",
        "TIMESTAMP_DUMP_CNTL": "0x18300d4",
        "TIMESTAMP_DUMP_STATUS": "0x18300d8",
        "TIMESTAMP_DUMP_BUF0_START_ADDR": "0x18300dc",
        "TIMESTAMP_DUMP_BUF0_END_ADDR": "0x18300e0",
        "TIMESTAMP_DUMP_BUF1_START_ADDR": "0x18300e4",
        "TIMESTAMP_DUMP_BUF1_END_ADDR": "0x18300e8",
        "PERF_CNT_MUX_CTRL": "0x18300ec",
        "LFSR_HIT_MASK": "0x18300f0",
        "DISABLE_RESET": "0x18300f4",
        "TRISC0_RESET_PC": "0x18300f8",
        "TRISC1_RESET_PC": "0x18300fc",
        "TRISC2_RESET_PC": "0x1830100",
        "TRISC3_RESET_PC": "0x1830104",
        "TRISC_RESET_PC_OVERRIDE": "0x1830108",
        "DEST_CG_CTRL": "0x183010c",
        "CG_CTRL_EN": "0x1830110",
        "CG_KICK": "0x1830114",
        "DBG_IBUFFER_TIMEOUT": "0x1830118",
        "DBG_IBUFFER_CNT_EN": "0x183011c",
        "TRISC0_BAR[0]": "0x1830120",
        "TRISC0_BAR[1]": "0x1830124",
        "TRISC0_BAR[2]": "0x1830128",
        "TRISC0_BAR[3]": "0x183012c",
        "TRISC0_BAR_SELECT": "0x1830130",
        "TRISC1_BAR[0]": "0x1830134",
        "TRISC1_BAR[1]": "0x1830138",
        "TRISC1_BAR[2]": "0x183013c",
        "TRISC1_BAR[3]": "0x1830140",
        "TRISC1_BAR_SELECT": "0x1830144",
        "TRISC2_BAR[0]": "0x1830148",
        "TRISC2_BAR[1]": "0x183014c",
        "TRISC2_BAR[2]": "0x1830150",
        "TRISC2_BAR[3]": "0x1830154",
        "TRISC2_BAR_SELECT": "0x1830158",
        "TRISC3_BAR[0]": "0x183015c",
        "TRISC3_BAR[1]": "0x1830160",
        "TRISC3_BAR[2]": "0x1830164",
        "TRISC3_BAR[3]": "0x1830168",
        "TRISC3_BAR_SELECT": "0x183016c",
        "TRISC_MAILBOX[0]": "0x1830170",
        "TRISC_MAILBOX[1]": "0x1830174",
        "TRISC_MAILBOX[2]": "0x1830178",
        "TRISC_MAILBOX[3]": "0x183017c",
        "TRISC_MAILBOX[4]": "0x1830180",
        "TRISC_MAILBOX[5]": "0x1830184",
        "TRISC_MAILBOX[6]": "0x1830188",
        "TRISC_MAILBOX[7]": "0x183018c",
        "TRISC_MAILBOX[8]": "0x1830190",
        "TRISC_MAILBOX[9]": "0x1830194",
        "TRISC_MAILBOX[10]": "0x1830198",
        "TRISC_MAILBOX[11]": "0x183019c",
        "TRISC_MAILBOX[12]": "0x18301a0",
        "TRISC_MAILBOX[13]": "0x18301a4",
        "TRISC_MAILBOX[14]": "0x18301a8",
        "TRISC_MAILBOX[15]": "0x18301ac",
        "DBG_HALT_CLR": "0x18301b0",
        "DBG_MOV2D_ADDR": "0x18301b4",
        "DBG_MOV2D": "0x18301b8",
        "DBG_TEMP_REGS[0]": "0x18301bc",
        "DBG_TEMP_REGS[1]": "0x18301c0",
        "DBG_TEMP_REGS[2]": "0x18301c4",
        "DBG_TEMP_REGS[3]": "0x18301c8",
        "DBG_TEMP_REGS[4]": "0x18301cc",
        "DBG_TEMP_REGS[5]": "0x18301d0",
        "DBG_TEMP_REGS[6]": "0x18301d4",
        "DBG_TEMP_REGS[7]": "0x18301d8",
        "DBG_TEMP_REGS[8]": "0x18301dc",
        "DBG_TEMP_REGS[9]": "0x18301e0",
        "DBG_TEMP_REGS[10]": "0x18301e4",
        "DBG_TEMP_REGS[11]": "0x18301e8",
        "DBG_TEMP_REGS[12]": "0x18301ec",
        "DBG_TEMP_REGS[13]": "0x18301f0",
        "DBG_TEMP_REGS[14]": "0x18301f4",
        "DBG_TEMP_REGS[15]": "0x18301f8",
        "DBG_TEMP_REGS[16]": "0x18301fc",
        "DBG_TEMP_REGS[17]": "0x1830200",
        "DBG_TEMP_REGS[18]": "0x1830204",
        "DBG_TEMP_REGS[19]": "0x1830208",
        "DBG_TEMP_REGS[20]": "0x183020c",
        "DBG_TEMP_REGS[21]": "0x1830210",
        "DBG_TEMP_REGS[22]": "0x1830214",
        "DBG_TEMP_REGS[23]": "0x1830218",
        "DBG_TEMP_REGS[24]": "0x183021c",
        "DBG_TEMP_REGS[25]": "0x1830220",
        "DBG_TEMP_REGS[26]": "0x1830224",
        "DBG_TEMP_REGS[27]": "0x1830228",
        "DBG_TEMP_REGS[28]": "0x183022c",
        "DBG_TEMP_REGS[29]": "0x1830230",
        "DBG_TEMP_REGS[30]": "0x1830234",
        "DBG_TEMP_REGS[31]": "0x1830238",
        "DBG_BACKDOOR_INST": "0x183023c",
        "DBG_BACKDOOR_INST_ISSUE": "0x1830240",
        "DBG_TRISC_STACK_LIMIT": "0x1830244",
        "RISCV_IC_INVALIDATE": "0x1830248",
        "TRISC_END_PC[0]": "0x183024c",
        "TRISC_END_PC[1]": "0x1830250",
        "TRISC_END_PC[2]": "0x1830254",
        "TRISC_END_PC[3]": "0x1830258",
        "RISC_PREFETCH_CTRL": "0x183025c",
        "RISC_BRANCH_PREDICTION_CTRL": "0x1830260",
        "CHICKEN_BITS": "0x1830264",
        "TENSIX_TRISC_SYNC[0]": "0x1830268",
        "TENSIX_TRISC_SYNC[1]": "0x183026c",
        "TENSIX_TRISC_SYNC[2]": "0x1830270",
        "TENSIX_TRISC_SYNC[3]": "0x1830274",
        "TENSIX_CSR_CONFIG[0]": "0x1830278",
        "TENSIX_CSR_CONFIG[1]": "0x183027c",
        "TENSIX_CSR_CONFIG[2]": "0x1830280",
        "TENSIX_CSR_CONFIG[3]": "0x1830284",
        "POWER_RAMP_PROFILE_CTRL": "0x1830288",
        "POWER_RAMP_MISC_CTRL": "0x183028c",
        "ERR_MASK": "0x1830290",
        "ERR_DATA": "0x1830294",
        "FPU_SAFETY": "0x1830298",
        "GROUP_CTRL": "0x183a000",
        "GROUP_HASH_FN_ADDR4": "0x183a004",
        "GROUP_HASH_FN_ADDR5": "0x183a008",
        "GROUP_HASH_FN_ADDR6": "0x183a00c",
        "GROUP_HASH_FN_ADDR7": "0x183a010",
        "GROUP_HASH_FN_ADDR8": "0x183a014",
        "GROUP_HASH_FN_ADDR9": "0x183a018",
        "GROUP_HASH_FN_ADDR10": "0x183a01c",
        "GROUP_HASH_FN_ADDR11": "0x183a020",
        "IN_ORDER_HIGH_ADDR": "0x183a024",
        "IN_ORDER_LOW_ADDR": "0x183a028",
        "TRISC_PORT_CTRL": "0x183a02c",
        "TRISC_PORT_STATUS": "0x183a030",
        "PACK_PORT_CTRL[0]": "0x183a034",
        "PACK_PORT_CTRL[1]": "0x183a038",
        "PACK_PORT_STATUS[0]": "0x183a03c",
        "PACK_PORT_STATUS[1]": "0x183a040",
        "UNPACK_PORT_CTRL[0]": "0x183a044",
        "UNPACK_PORT_CTRL[1]": "0x183a048",
        "UNPACK_PORT_CTRL[2]": "0x183a04c",
        "UNPACK_PORT_STATUS[0]": "0x183a050",
        "UNPACK_PORT_STATUS[1]": "0x183a054",
        "UNPACK_PORT_STATUS[2]": "0x183a058"
      },
      "NUM_BYTES_PER_REGISTER": 4
    }
  }
}