// Seed: 2224211820
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wor id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  case (-1)
    id_3: assign id_4 = id_3 * 1'b0 - 1 ? -1 : 1'b0;
    default:
    assign id_1 = id_2;
  endcase
endmodule
module module_1 #(
    parameter id_10 = 32'd84,
    parameter id_5  = 32'd76,
    parameter id_7  = 32'd42,
    parameter id_9  = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    _id_10,
    id_11
);
  output wire id_11;
  inout wire _id_10;
  inout wire _id_9;
  output supply0 id_8;
  input wire _id_7;
  output wire id_6;
  output wire _id_5;
  output logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_8 = 1 ? -1 : id_10;
  assign id_4[id_7] = id_1;
  assign id_1[id_10^id_9] = -1'h0 - id_9;
  logic [1 : id_5] id_12;
  parameter id_13 = 1;
  assign id_12 = id_9;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_12,
      id_8,
      id_13
  );
endmodule
