<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICD_NSACR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICD_NSACR&lt;n&gt;, Non-secure Access Control Registers, n =
      0 - 63</h1><p>The GICD_NSACR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Enables Secure software to permit Non-secure software on a particular PE to create and control Group 0 interrupts.</p>
        <p>This 
        register
       is part of the GIC Distributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RAZ/WI</td><td>RW</td><td>RAZ/WI</td></tr></table>
          <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==1, this register is RAZ/WI.</p>
        
          <p>These registers are Secure, and are RAZ/WI to Non-secure accesses.</p>
        
          <p>These registers are always used when affinity routing is not enabled. When affinity routing is enabled for the Secure state, GICD_NSACR0 is <span class="arm-defined-word">RES0</span> and <a href="ext-gicr_nsacr.html">GICR_NSACR</a> provides equivalent functionality for SGIs.</p>
        
          <p>These registers do not support PPIs, therefore GICD_NSACR1 is RAZ/WI.</p>
        <h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p>
          <p>The concept of selective enabling of Non-secure access to Group 0 and Secure Group 1 interrupts applies to SGIs and SPIs.</p>
        
          <p>GICD_NSACR0 is a Banked register used for SGIs. A copy is provided for every PE that has a CPU interface and that supports this feature.</p>
        <h2>Attributes</h2>
          <p>GICD_NSACR&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICD_NSACR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#NS_access">NS_access&lt;x&gt;, bits [2x+1:2x], for x = 0 to 15</a></td></tr></tbody></table><h4 id="NS_access">NS_access&lt;x&gt;, bits [2x+1:2x], for x = 0 to 15</h4>
              <p>Controls Non-secure access of the interrupt with ID 16n + x.</p>
            
              <p>If the corresponding interrupt does not support configurable Non-secure access, the field is RAZ/WI.</p>
            
              <p>Otherwise, the field is RW and determines the level of Non-secure control permitted if the interrupt is a Secure interrupt. If the interrupt is a Non-secure interrupt, this field is ignored.</p>
            
              <p>The possible values of each 2-bit field are:</p>
            <table class="valuetable"><tr><th>NS_access&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>No Non-secure access is permitted to fields associated with the corresponding interrupt.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Non-secure read and write access is permitted to set-pending bits in <a href="ext-gicd_ispendrn.html">GICD_ISPENDR&lt;n&gt;</a> associated with the corresponding interrupt. A Non-secure write access to <a href="ext-gicd_setspi_nsr.html">GICD_SETSPI_NSR</a> is permitted to set the pending state of the corresponding interrupt. A Non-secure write access to <a href="ext-gicd_sgir.html">GICD_SGIR</a> is permitted to generate a Secure SGI for the corresponding interrupt.</p>
                
                  <p>An implementation might also provide read access to clear-pending bits in <a href="ext-gicd_icpendrn.html">GICD_ICPENDR&lt;n&gt;</a> associated with the corresponding interrupt.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>As <span class="binarynumber">01</span>, but adds Non-secure read and write access permission to fields associated with the corresponding interrupt in the <a href="ext-gicd_icpendrn.html">GICD_ICPENDR&lt;n&gt;</a> registers. A Non-secure write access to <a href="ext-gicd_clrspi_nsr.html">GICD_CLRSPI_NSR</a> is permitted to clear the pending state of the corresponding interrupt. Also adds Non-secure read access permission to fields associated with the corresponding interrupt in the <a href="ext-gicd_isactivern.html">GICD_ISACTIVER&lt;n&gt;</a> and <a href="ext-gicd_icactivern.html">GICD_ICACTIVER&lt;n&gt;</a> registers.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>For GICD_NSACR0 this encoding is reserved and treated as <span class="binarynumber">10</span>.</p>
                
                  <p>For all other GICD_NSACR&lt;n&gt; registers this encoding is treated as <span class="binarynumber">10</span>, but adds Non-secure read and write access permission to <a href="ext-gicd_itargetsrn.html">GICD_ITARGETSR&lt;n&gt;</a> and <a href="ext-gicd_iroutern.html">GICD_IROUTER&lt;n&gt;</a> fields associated with the corresponding interrupt.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><div class="text_after_fields">
            <p>For interrupt ID m, when DIV and MOD are the integer division and modulo operations:</p>
            <ul>
              <li>
                The corresponding GICD_NSACR&lt;n&gt; number, n, is given by n = m DIV 16.
              </li>
              <li>
                The offset of the required GICD_NSACR&lt;n&gt; register is (<span class="hexnumber">0xE00</span> + (4*n)).
              </li>
            </ul>
            <div class="note"><span class="note-header">Note</span>
              <p>Because each field in this register comprises two bits, GICD_NSACR0 controls access rights to SGI registers, GICD_NSACR1 controls access to PPI registers (and is always RAZ/WI), and all other GICD_NSACR&lt;n&gt; registers control access to SPI registers.</p>
            </div>
            <p>For compatibility with GICv2, writes to GICD_NSACR0 for a particular PE must be coordinated within the Distributor and must update <a href="ext-gicr_nsacr.html">GICR_NSACR</a> for the Redistributor associated with that PE.</p>
          </div><h2>Accessing the GICD_NSACR&lt;n&gt;</h2><p>GICD_NSACR&lt;n&gt; can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Distributor</td><td><span class="hexnumber">0x0E00</span> + 4n</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
