

================================================================
== Vitis HLS Report for 'runTrainAfterInit'
================================================================
* Date:           Tue Sep 27 15:13:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.597 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       25|      389|  0.500 us|  7.780 us|   21|  369|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 4 [2/2] (2.32ns)   --->   "%call_ret = call i262 @read_train.1, i320 %trainStream" [detector_solid/abs_solid_detector.cpp:579]   --->   Operation 4 'call' 'call_ret' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 5 [1/2] (0.00ns)   --->   "%call_ret = call i262 @read_train.1, i320 %trainStream" [detector_solid/abs_solid_detector.cpp:579]   --->   Operation 5 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%checkId_V = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:579]   --->   Operation 6 'extractvalue' 'checkId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%data = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:579]   --->   Operation 7 'extractvalue' 'data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_1 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:579]   --->   Operation 8 'extractvalue' 'data_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_2 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:579]   --->   Operation 9 'extractvalue' 'data_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_3 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:579]   --->   Operation 10 'extractvalue' 'data_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_4 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:579]   --->   Operation 11 'extractvalue' 'data_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_5 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:579]   --->   Operation 12 'extractvalue' 'data_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_6 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:579]   --->   Operation 13 'extractvalue' 'data_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%data_7 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:579]   --->   Operation 14 'extractvalue' 'data_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 15 [2/2] (3.63ns)   --->   "%call_ln582 = call void @insert_point, i32 %regions, i6 %checkId_V, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i32 %regions_48, i8 %n_regions_V, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:582]   --->   Operation 15 'call' 'call_ln582' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_9"   --->   Operation 16 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %trainStream, void @empty_19, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 18 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_10, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 19 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_11, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 20 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_12, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 21 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_13, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 22 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_14, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 23 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_15, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 24 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_16, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 25 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_17, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 26 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_18, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 27 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_19, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 28 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 29 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_20, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 30 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_21, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 31 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_22, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 32 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_23, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 33 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_24, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 34 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_25, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 35 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_26, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 36 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_27, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 37 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_28, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 38 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_29, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 39 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 40 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_30, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 41 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_31, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 42 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_32, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 43 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_33, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 44 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_34, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 45 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_35, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 46 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_36, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 47 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_37, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 48 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_38, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 49 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_39, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 50 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 51 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_40, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 52 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_41, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 53 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_42, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 54 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_43, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 55 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_44, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 56 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_45, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 57 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_46, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 58 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_47, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 59 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_48, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 60 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 61 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 62 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 63 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_8, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 64 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_9, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 65 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln582 = call void @insert_point, i32 %regions, i6 %checkId_V, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i32 %regions_48, i8 %n_regions_V, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:582]   --->   Operation 66 'call' 'call_ln582' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln585 = ret" [detector_solid/abs_solid_detector.cpp:585]   --->   Operation 67 'ret' 'ret_ln585' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ret', detector_solid/abs_solid_detector.cpp:579) to 'read_train.1' [101]  (2.32 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret', detector_solid/abs_solid_detector.cpp:579) to 'read_train.1' [101]  (0 ns)
	'call' operation ('call_ln582', detector_solid/abs_solid_detector.cpp:582) to 'insert_point' [111]  (3.63 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
