library ieee;
use std_logic_1164.all;

entity three_eightdecoder is
	port(
		a, b, c: in std_logic;
		x: out std_logic_vector(7 downto 0)
	);	
end entity three_eightdecoder;

architecture three_eightdecoder of three_eightdecoder is
	signal s: std_logic_vector(2 downto 0);
	begin
		s <= a&b&c;
		with s select
			x <= "00000001" when "000",
				 "00000010" when "001",
                 "00000100" when "010",
                 "00001000" when "011",
                 "00010000" when "100",
                 "00100000" when "101",
                 "01000000" when "110",
                 "10000000" when "111";
end architecture three_eightdecoder;