{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513177800157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513177800163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 16:09:59 2017 " "Processing started: Wed Dec 13 16:09:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513177800163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513177800163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lauflicht -c lauflicht " "Command: quartus_map --read_settings_files=on --write_settings_files=off lauflicht -c lauflicht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513177800164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1513177801326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/entprellmodul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/entprellmodul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entprellmodul-behav " "Found design unit 1: Entprellmodul-behav" {  } { { "other symbols/Entprellmodul.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/Entprellmodul.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177801804 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entprellmodul " "Found entity 1: Entprellmodul" {  } { { "other symbols/Entprellmodul.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/Entprellmodul.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177801804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177801804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/seven_segment_coder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/seven_segment_coder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_coder-display_count " "Found design unit 1: seven_segment_coder-display_count" {  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/seven_segment_coder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177801868 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_coder " "Found entity 1: seven_segment_coder" {  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/seven_segment_coder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177801868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177801868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/scaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/scaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scaler-speed_control " "Found design unit 1: scaler-speed_control" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/scaler.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177801918 ""} { "Info" "ISGN_ENTITY_NAME" "1 scaler " "Found entity 1: scaler" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/scaler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177801918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177801918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/run_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/run_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 run_control-run " "Found design unit 1: run_control-run" {  } { { "other symbols/run_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/run_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177802000 ""} { "Info" "ISGN_ENTITY_NAME" "1 run_control " "Found entity 1: run_control" {  } { { "other symbols/run_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/run_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177802000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177802000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/reverse_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/reverse_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_control-switch " "Found design unit 1: reverse_control-switch" {  } { { "other symbols/reverse_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/reverse_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177802046 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_control " "Found entity 1: reverse_control" {  } { { "other symbols/reverse_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/reverse_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177802046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177802046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/muster_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/muster_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muster_control-set_template " "Found design unit 1: muster_control-set_template" {  } { { "other symbols/muster_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/muster_control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177802088 ""} { "Info" "ISGN_ENTITY_NAME" "1 muster_control " "Found entity 1: muster_control" {  } { { "other symbols/muster_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/muster_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177802088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177802088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/leds_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/leds_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds_controller-control " "Found design unit 1: leds_controller-control" {  } { { "other symbols/leds_controller.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/leds_controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177802131 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds_controller " "Found entity 1: leds_controller" {  } { { "other symbols/leds_controller.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/leds_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177802131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177802131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/final_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other symbols/final_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_counter-count " "Found design unit 1: final_counter-count" {  } { { "other symbols/final_counter.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/final_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177802188 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_counter " "Found entity 1: final_counter" {  } { { "other symbols/final_counter.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/final_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177802188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177802188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other symbols/lauflicht.bdf 1 1 " "Found 1 design units, including 1 entities, in source file other symbols/lauflicht.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lauflicht " "Found entity 1: lauflicht" {  } { { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177802244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177802244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lauflicht " "Elaborating entity \"lauflicht\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513177802373 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Entprellmodul inst8 " "Block or symbol \"Entprellmodul\" of instance \"inst8\" overlaps another block or symbol" {  } { { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { { 256 16 152 336 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1513177802375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_controller leds_controller:inst1 " "Elaborating entity \"leds_controller\" for hierarchy \"leds_controller:inst1\"" {  } { { "other symbols/lauflicht.bdf" "inst1" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { { 128 808 992 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177802378 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state leds_controller.vhd(37) " "VHDL Process Statement warning at leds_controller.vhd(37): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/leds_controller.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/leds_controller.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513177802380 "|lauflicht|leds_controller:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state leds_controller.vhd(48) " "VHDL Process Statement warning at leds_controller.vhd(48): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "other symbols/leds_controller.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/leds_controller.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513177802380 "|lauflicht|leds_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entprellmodul Entprellmodul:inst10 " "Elaborating entity \"Entprellmodul\" for hierarchy \"Entprellmodul:inst10\"" {  } { { "other symbols/lauflicht.bdf" "inst10" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { { 80 -64 72 160 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177802383 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button Entprellmodul.vhd(23) " "VHDL Process Statement warning at Entprellmodul.vhd(23): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/Entprellmodul.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/Entprellmodul.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513177802393 "|lauflicht|Entprellmodul:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_control reverse_control:inst3 " "Elaborating entity \"reverse_control\" for hierarchy \"reverse_control:inst3\"" {  } { { "other symbols/lauflicht.bdf" "inst3" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { { 16 256 472 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177802397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "run_control run_control:inst4 " "Elaborating entity \"run_control\" for hierarchy \"run_control:inst4\"" {  } { { "other symbols/lauflicht.bdf" "inst4" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { { 136 344 536 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177802405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaler scaler:inst5 " "Elaborating entity \"scaler\" for hierarchy \"scaler:inst5\"" {  } { { "other symbols/lauflicht.bdf" "inst5" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { { 360 592 768 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177802412 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_temp scaler.vhd(26) " "VHDL Process Statement warning at scaler.vhd(26): signal \"counter_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/scaler.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513177802414 "|lauflicht|scaler:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state scaler.vhd(27) " "VHDL Process Statement warning at scaler.vhd(27): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/scaler.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513177802414 "|lauflicht|scaler:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muster_control muster_control:inst2 " "Elaborating entity \"muster_control\" for hierarchy \"muster_control:inst2\"" {  } { { "other symbols/lauflicht.bdf" "inst2" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { { 272 272 504 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177802420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_coder seven_segment_coder:inst6 " "Elaborating entity \"seven_segment_coder\" for hierarchy \"seven_segment_coder:inst6\"" {  } { { "other symbols/lauflicht.bdf" "inst6" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { { 336 1168 1328 416 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177802427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_counter final_counter:inst " "Elaborating entity \"final_counter\" for hierarchy \"final_counter:inst\"" {  } { { "other symbols/lauflicht.bdf" "inst" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { { 336 912 1048 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177802523 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scaler final_counter.vhd(38) " "VHDL Process Statement warning at final_counter.vhd(38): signal \"scaler\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "other symbols/final_counter.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/final_counter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513177802526 "|lauflicht|final_counter:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_coder:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_coder:inst6\|Div0\"" {  } { { "other symbols/seven_segment_coder.vhd" "Div0" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/seven_segment_coder.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513177803411 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1513177803411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_coder:inst6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_segment_coder:inst6\|lpm_divide:Div0\"" {  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/seven_segment_coder.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513177803489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_coder:inst6\|lpm_divide:Div0 " "Instantiated megafunction \"seven_segment_coder:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177803490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177803490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177803490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513177803490 ""}  } { { "other symbols/seven_segment_coder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/seven_segment_coder.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513177803490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177803586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177803586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177803664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177803664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177803741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177803741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177803841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177803841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513177803947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513177803947 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "other symbols/muster_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/muster_control.vhd" 20 -1 0 } } { "other symbols/Entprellmodul.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/Entprellmodul.vhd" 9 -1 0 } } { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/scaler.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1513177804570 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1513177804571 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "scaler:inst5\|counter_temp\[0\] High " "Register scaler:inst5\|counter_temp\[0\] will power up to High" {  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/scaler.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1513177804674 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1513177804674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513177806027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513177806027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "449 " "Implemented 449 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513177806669 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513177806669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "411 " "Implemented 411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513177806669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513177806669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513177807057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 16:10:07 2017 " "Processing ended: Wed Dec 13 16:10:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513177807057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513177807057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513177807057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513177807057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513177808626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513177808631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 16:10:08 2017 " "Processing started: Wed Dec 13 16:10:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513177808631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513177808631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lauflicht -c lauflicht " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lauflicht -c lauflicht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513177808632 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513177808750 ""}
{ "Info" "0" "" "Project  = lauflicht" {  } {  } 0 0 "Project  = lauflicht" 0 0 "Fitter" 0 0 1513177808750 ""}
{ "Info" "0" "" "Revision = lauflicht" {  } {  } 0 0 "Revision = lauflicht" 0 0 "Fitter" 0 0 1513177808750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513177809007 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lauflicht EP2C70F672C6 " "Selected device EP2C70F672C6 for design \"lauflicht\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513177809125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513177809151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513177809151 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513177809290 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513177810161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513177810161 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513177810161 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht/lauflicht/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513177810163 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht/lauflicht/" { { 0 { 0 ""} 0 941 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513177810163 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht/lauflicht/" { { 0 { 0 ""} 0 942 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513177810163 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513177810163 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lauflicht.sdc " "Synopsys Design Constraints File file not found: 'lauflicht.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513177810437 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513177810437 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513177810442 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node clk (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513177810467 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { { 384 -328 -160 400 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht/lauflicht/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513177810467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scaler:inst5\|rythm_temp  " "Automatically promoted node scaler:inst5\|rythm_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513177810468 ""}  } { { "other symbols/scaler.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/scaler.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scaler:inst5|rythm_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht/lauflicht/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513177810468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_counter:inst\|tick_temp  " "Automatically promoted node final_counter:inst\|tick_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513177810468 ""}  } { { "other symbols/final_counter.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/final_counter.vhd" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_counter:inst|tick_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht/lauflicht/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513177810468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_switch (placed in PIN AE14 (CLK12, LVDSCLK6n, Input)) " "Automatically promoted node start_switch (placed in PIN AE14 (CLK12, LVDSCLK6n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513177810475 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { start_switch } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_switch" } } } } { "other symbols/lauflicht.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht/lauflicht/other symbols/lauflicht.bdf" { { 216 -336 -168 232 "start_switch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start_switch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht/lauflicht/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513177810475 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513177810569 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513177810570 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513177810570 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513177810571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513177810572 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513177810573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513177810573 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513177810574 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513177810574 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1513177810575 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513177810575 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513177810596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513177811853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513177812170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513177812179 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513177813577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513177813577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513177813664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X48_Y13 X59_Y25 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } { { "loc" "" { Generic "E:/FPGA Praktikum/Lauflicht/lauflicht/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} 48 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1513177814803 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513177814803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513177815640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1513177815642 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513177815642 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1513177815658 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513177815661 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[7\] 0 " "Pin \"leds_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[6\] 0 " "Pin \"leds_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[5\] 0 " "Pin \"leds_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[4\] 0 " "Pin \"leds_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[3\] 0 " "Pin \"leds_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[2\] 0 " "Pin \"leds_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[1\] 0 " "Pin \"leds_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_out\[0\] 0 " "Pin \"leds_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[7\] 0 " "Pin \"u_32\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[6\] 0 " "Pin \"u_32\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[5\] 0 " "Pin \"u_32\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[4\] 0 " "Pin \"u_32\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[3\] 0 " "Pin \"u_32\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[2\] 0 " "Pin \"u_32\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[1\] 0 " "Pin \"u_32\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_32\[0\] 0 " "Pin \"u_32\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[7\] 0 " "Pin \"u_33\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[6\] 0 " "Pin \"u_33\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[5\] 0 " "Pin \"u_33\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[4\] 0 " "Pin \"u_33\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[3\] 0 " "Pin \"u_33\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[2\] 0 " "Pin \"u_33\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[1\] 0 " "Pin \"u_33\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "u_33\[0\] 0 " "Pin \"u_33\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1513177815677 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1513177815677 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513177815836 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513177815862 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513177816020 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513177816509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA Praktikum/Lauflicht/lauflicht/output_files/lauflicht.fit.smsg " "Generated suppressed messages file E:/FPGA Praktikum/Lauflicht/lauflicht/output_files/lauflicht.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513177816990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1284 " "Peak virtual memory: 1284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513177818920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 16:10:18 2017 " "Processing ended: Wed Dec 13 16:10:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513177818920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513177818920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513177818920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513177818920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513177820310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513177820316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 16:10:20 2017 " "Processing started: Wed Dec 13 16:10:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513177820316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513177820316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lauflicht -c lauflicht " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lauflicht -c lauflicht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513177820316 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513177822571 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513177822712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513177824329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 16:10:24 2017 " "Processing ended: Wed Dec 13 16:10:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513177824329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513177824329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513177824329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513177824329 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513177825158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513177825776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513177825780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 16:10:25 2017 " "Processing started: Wed Dec 13 16:10:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513177825780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513177825780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lauflicht -c lauflicht " "Command: quartus_sta lauflicht -c lauflicht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513177825781 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1513177825903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1513177826219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513177826274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513177826274 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lauflicht.sdc " "Synopsys Design Constraints File file not found: 'lauflicht.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1513177826702 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1513177826704 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final_counter:inst\|tick_temp final_counter:inst\|tick_temp " "create_clock -period 1.000 -name final_counter:inst\|tick_temp final_counter:inst\|tick_temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1513177826709 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1513177826709 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name scaler:inst5\|rythm_temp scaler:inst5\|rythm_temp " "create_clock -period 1.000 -name scaler:inst5\|rythm_temp scaler:inst5\|rythm_temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1513177826709 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1513177826709 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1513177826717 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1513177826817 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1513177826898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.881 " "Worst-case setup slack is -4.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177826964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177826964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.881      -414.963 clk  " "   -4.881      -414.963 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177826964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.146        -8.022 final_counter:inst\|tick_temp  " "   -1.146        -8.022 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177826964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.968        -7.450 scaler:inst5\|rythm_temp  " "   -0.968        -7.450 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177826964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513177826964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 scaler:inst5\|rythm_temp  " "    0.391         0.000 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533         0.000 final_counter:inst\|tick_temp  " "    0.533         0.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513177827028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.826 " "Worst-case recovery slack is -0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826       -24.412 clk  " "   -0.826       -24.412 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120        -1.680 scaler:inst5\|rythm_temp  " "   -0.120        -1.680 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081         0.000 final_counter:inst\|tick_temp  " "    0.081         0.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513177827083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564         0.000 scaler:inst5\|rythm_temp  " "    0.564         0.000 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689         0.000 final_counter:inst\|tick_temp  " "    0.689         0.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077         0.000 clk  " "    1.077         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513177827148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -148.380 clk  " "   -1.380      -148.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -19.000 scaler:inst5\|rythm_temp  " "   -0.500       -19.000 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 final_counter:inst\|tick_temp  " "   -0.500        -7.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177827216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513177827216 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1513177828522 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1513177828527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1513177828570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.576 " "Worst-case setup slack is -1.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576      -115.472 clk  " "   -1.576      -115.472 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030        -0.210 final_counter:inst\|tick_temp  " "   -0.030        -0.210 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100         0.000 scaler:inst5\|rythm_temp  " "    0.100         0.000 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513177828634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189         0.000 scaler:inst5\|rythm_temp  " "    0.189         0.000 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244         0.000 final_counter:inst\|tick_temp  " "    0.244         0.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513177828697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.022 " "Worst-case recovery slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022         0.000 clk  " "    0.022         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 scaler:inst5\|rythm_temp  " "    0.337         0.000 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477         0.000 final_counter:inst\|tick_temp  " "    0.477         0.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513177828792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.384 " "Worst-case removal slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 scaler:inst5\|rythm_temp  " "    0.384         0.000 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 final_counter:inst\|tick_temp  " "    0.403         0.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606         0.000 clk  " "    0.606         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513177828860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -148.380 clk  " "   -1.380      -148.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -19.000 scaler:inst5\|rythm_temp  " "   -0.500       -19.000 scaler:inst5\|rythm_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 final_counter:inst\|tick_temp  " "   -0.500        -7.000 final_counter:inst\|tick_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513177828937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513177828937 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1513177830333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513177830568 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513177830570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513177832134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 16:10:32 2017 " "Processing ended: Wed Dec 13 16:10:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513177832134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513177832134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513177832134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513177832134 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513177833582 ""}
