INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amruth/Documents/vivado/bin_int/bin_int.srcs/sources_1/new/bi_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amruth/Documents/vivado/bin_int/bin_int.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
