Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/GIT/Pracs_Microprocesadores/VHDL/Practica3/tb_Display7Seg_isim_beh.exe -prj D:/GIT/Pracs_Microprocesadores/VHDL/Practica3/tb_Display7Seg_beh.prj work.tb_Display7Seg 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/GIT/Pracs_Microprocesadores/VHDL/Practica3/Display7Seg.vhd" into library work
Parsing VHDL file "D:/GIT/Pracs_Microprocesadores/VHDL/Practica3/tb_Display7Seg.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Display7Seg [display7seg_default]
Compiling architecture behavior of entity tb_display7seg
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/GIT/Pracs_Microprocesadores/VHDL/Practica3/tb_Display7Seg_isim_beh.exe
Fuse Memory Usage: 35260 KB
Fuse CPU Usage: 577 ms
