// Seed: 3253573582
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    output wire id_4,
    input uwire id_5,
    output tri0 id_6,
    input wand id_7,
    input wand id_8,
    input wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    output tri id_12,
    output tri id_13,
    input supply0 id_14,
    input uwire id_15,
    input tri id_16,
    input tri1 id_17,
    output tri0 id_18,
    input uwire id_19,
    input supply1 id_20,
    output tri1 id_21,
    output wor id_22,
    input wand id_23,
    output tri id_24
    , id_29,
    output tri1 id_25,
    output supply1 id_26,
    output wire id_27
);
  logic [1 'b0 : 1] id_30;
  wire id_31;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input wire id_2,
    output uwire id_3,
    input wand id_4,
    input wand id_5,
    output uwire id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri id_9,
    input wand id_10,
    output wand id_11,
    input uwire id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wand id_15,
    input supply1 id_16,
    output uwire id_17,
    input uwire id_18
);
  wire id_20;
  assign id_3 = id_13;
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_0,
      id_8,
      id_3,
      id_18,
      id_6,
      id_18,
      id_14,
      id_16,
      id_12,
      id_12,
      id_9,
      id_11,
      id_10,
      id_7,
      id_12,
      id_7,
      id_11,
      id_8,
      id_8,
      id_6,
      id_0,
      id_4,
      id_6,
      id_3,
      id_6,
      id_6
  );
  assign modCall_1.id_12 = 0;
  assign id_6 = id_13;
endmodule
