
*** Running vivado
    with args -log Encryption_AXI_Com.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Encryption_AXI_Com.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Encryption_AXI_Com.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/ip_repo/encryptor0506_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/ip_repo/AES_Encryptor_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top Encryption_AXI_Com -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 349.707 ; gain = 102.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Encryption_AXI_Com' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_AXI_Com.vhd:18]
INFO: [Synth 8-3491] module 'AES_Encryption' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:9' bound to instance 'encryptor' of component 'AES_Encryption' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_AXI_Com.vhd:38]
INFO: [Synth 8-638] synthesizing module 'AES_Encryption' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:20]
INFO: [Synth 8-3491] module 'sub_bytes' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:9' bound to instance 'sub_bytes_module' of component 'sub_bytes' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sub_bytes' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:18]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'sbox_LUT' of component 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:38]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'sbox_LUT' of component 'design_1_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sub_bytes' (3#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:18]
INFO: [Synth 8-3491] module 'shift_rows' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:9' bound to instance 'shift_rows_module' of component 'shift_rows' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:147]
INFO: [Synth 8-638] synthesizing module 'shift_rows' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'shift_rows' (4#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:18]
INFO: [Synth 8-3491] module 'mix_cols' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:9' bound to instance 'mix_cols_module' of component 'mix_cols' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:156]
INFO: [Synth 8-638] synthesizing module 'mix_cols' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:18]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:14' bound to instance 'gf_mul_2_LUT_component' of component 'gf_mul_2_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:49]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:14' bound to instance 'gf_mul_2_LUT_i' of component 'gf_mul_2_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:27]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/realtime/gf_mul_2_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'gf_mul_2_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/realtime/gf_mul_2_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_2_LUT' (5#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_2_LUT_wrapper' (6#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:14' bound to instance 'gf_mul_3_LUT_component' of component 'gf_mul_3_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:56]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:14' bound to instance 'gf_mul_3_LUT_i' of component 'gf_mul_3_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:27]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/realtime/gf_mul_3_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'gf_mul_3_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/realtime/gf_mul_3_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_3_LUT' (7#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_3_LUT_wrapper' (8#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mix_cols' (9#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:18]
INFO: [Synth 8-3491] module 'add_round_key' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:9' bound to instance 'add_round_key_module' of component 'add_round_key' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:165]
INFO: [Synth 8-638] synthesizing module 'add_round_key' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'add_round_key' (10#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:19]
INFO: [Synth 8-3491] module 'key_expansion' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:9' bound to instance 'key_expansion_module' of component 'key_expansion' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:175]
INFO: [Synth 8-638] synthesizing module 'key_expansion' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:18]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'sbox_LUT' of component 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:56]
INFO: [Synth 8-3491] module 'rcon_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:14' bound to instance 'rcon_LUT' of component 'rcon_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:64]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'rcon_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:14' bound to instance 'rcon_LUT_i' of component 'rcon_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:27]
INFO: [Synth 8-3491] module 'rcon_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/realtime/rcon_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'rcon_LUT' of component 'rcon_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/realtime/rcon_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rcon_LUT' (11#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'rcon_LUT_wrapper' (12#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'expanded_key_buf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "expanded_key_buf_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'key_expansion' (13#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'AES_Encryption' (14#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Encryption_AXI_Com' (15#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_AXI_Com.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 679.258 ; gain = 431.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 679.258 ; gain = 431.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/dcp4/rcon_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/dcp4/rcon_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/sbox_LUT/design_1_i/sbox_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/sbox_LUT/design_1_i/sbox_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/dcp6/gf_mul_3_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/dcp6/gf_mul_3_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/dcp7/gf_mul_2_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-9600-DESKTOP-OBGOP5H/dcp7/gf_mul_2_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnLR[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'btnLR[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'btnLR[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'btnLR[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led70[5]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'led70[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sw30[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'led70[4]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'led70[6]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw30[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'led70[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'led70[7]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'led70[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw30[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw30[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'led70[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'led70[5]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led70[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw30[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led70[4]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'led70[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw30[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw30[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led70[7]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led70[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led70[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw30[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led70[6]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw60[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw60[6]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw60[4]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw60[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw60[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw60[5]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw60[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'sw60[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw60[6]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw60[4]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'btn'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw60[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw60[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'sw60[5]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw60[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'btn'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:49]
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Encryption_AXI_Com_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Encryption_AXI_Com_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Encryption_AXI_Com_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1049.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1079.477 ; gain = 831.840
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'key_expansion'
INFO: [Synth 8-5545] ROM "temp_vals[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SBOX_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RCON_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "key_expansion_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "add_round_key_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sub_bytes_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_rows_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mix_cols_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i_enable_enc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ready_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "out_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 | 00000000000000000000000000000000
                 iSTATE0 |                             0001 | 00000000000000000000000000000001
                 iSTATE1 |                             0010 | 00000000000000000000000000000010
                 iSTATE2 |                             0011 | 00000000000000000000000000000011
                 iSTATE4 |                             0100 | 00000000000000000000000000000101
                 iSTATE5 |                             0101 | 00000000000000000000000000000110
                 iSTATE6 |                             0110 | 00000000000000000000000000000111
                 iSTATE3 |                             0111 | 00000000000000000000000000000100
                 iSTATE7 |                             1000 | 00000000000000000000000000001000
                 iSTATE8 |                             1001 | 00000000000000000000000000001001
                 iSTATE9 |                             1010 | 00000000000000000000000000001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'key_expansion'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1079.477 ; gain = 831.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |key_expansion__GB0       |           1|     44606|
|2     |key_expansion__GB1       |           1|     33342|
|3     |key_expansion__GB2       |           1|     18125|
|4     |key_expansion__GB3       |           1|     23736|
|5     |key_expansion__GB4       |           1|     37733|
|6     |key_expansion__GB5       |           1|     37230|
|7     |key_expansion__GB6       |           1|     21244|
|8     |key_expansion__GB7       |           1|     21883|
|9     |key_expansion__GB8       |           1|     48743|
|10    |key_expansion__GB9       |           1|     30919|
|11    |key_expansion__GB10      |           1|     57233|
|12    |key_expansion__GB11      |           1|     14804|
|13    |key_expansion__GB12      |           1|     18533|
|14    |AES_Encryption__GCB0     |           1|     30711|
|15    |AES_Encryption__GCB1     |           1|     23912|
|16    |Encryption_AXI_Com__GCB0 |           1|     54468|
|17    |Encryption_AXI_Com__GCB1 |           1|     14742|
|18    |Encryption_AXI_Com__GCB2 |           1|     18596|
|19    |Encryption_AXI_Com__GCB3 |           1|     15171|
|20    |Encryption_AXI_Com__GCB4 |           1|     12454|
|21    |Encryption_AXI_Com__GCB5 |           1|     19147|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 18    
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 745   
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 303   
	  16 Input      8 Bit        Muxes := 124   
	   4 Input      8 Bit        Muxes := 7     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 30    
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 124   
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 612   
	  17 Input      1 Bit        Muxes := 225   
	  16 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 253   
	   7 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 42    
	   6 Input      1 Bit        Muxes := 85    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Encryption_AXI_Com 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 48    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 74    
	   6 Input      8 Bit        Muxes := 30    
	   4 Input      8 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 94    
	   6 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 12    
Module key_expansion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 487   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 228   
	  16 Input      8 Bit        Muxes := 124   
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 5     
	  16 Input      4 Bit        Muxes := 124   
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 486   
	  17 Input      1 Bit        Muxes := 225   
	  16 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 253   
Module add_round_key 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module mix_cols 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 49    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 16    
Module shift_rows 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module sub_bytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 17    
Module AES_Encryption 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 112   
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'counter_reg[31:0]' into 'counter_reg[31:0]' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:191]
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'STATE_reg[21]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[20]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[19]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[22]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[24]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[23]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[29]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[28]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[31]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[30]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[27]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[26]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[25]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[9]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[7]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[8]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[10]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[12]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[11]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[18]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[17]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[16]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[15]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[14]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[13]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[4]' (FDRE) to 'STATE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_reg[3] )
INFO: [Synth 8-3886] merging instance 'STATE_reg[5]' (FDSE) to 'STATE_reg[6]'
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[31] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[30] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[29] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[28] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[27] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[26] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[25] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[24] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[23] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[22] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[21] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[20] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[19] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[18] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[17] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[16] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[15] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[14] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[13] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[12] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[11] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[10] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[9] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[8] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[7] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[6] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[5] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[4] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[3] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[2] driven by constant 0
WARNING: [Synth 8-3917] design Encryption_AXI_Com__GCB4 has port ready_reg[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:39 . Memory (MB): peak = 1079.477 ; gain = 831.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |key_expansion__GB0       |           1|      7633|
|2     |key_expansion__GB1       |           1|      2208|
|3     |key_expansion__GB2       |           1|      4177|
|4     |key_expansion__GB3       |           1|      4654|
|5     |key_expansion__GB4       |           1|       184|
|6     |key_expansion__GB5       |           1|      5867|
|7     |key_expansion__GB6       |           1|      8244|
|8     |key_expansion__GB7       |           1|     13595|
|9     |key_expansion__GB8       |           1|       171|
|10    |key_expansion__GB9       |           1|       178|
|11    |key_expansion__GB10      |           1|        95|
|12    |key_expansion__GB11      |           1|        79|
|13    |key_expansion__GB12      |           1|        30|
|14    |AES_Encryption__GCB0     |           1|      9819|
|15    |AES_Encryption__GCB1     |           1|      3307|
|16    |Encryption_AXI_Com__GCB0 |           1|       844|
|17    |Encryption_AXI_Com__GCB1 |           1|        26|
|18    |Encryption_AXI_Com__GCB2 |           1|       217|
|19    |Encryption_AXI_Com__GCB3 |           1|        32|
|20    |Encryption_AXI_Com__GCB4 |           1|       161|
|21    |Encryption_AXI_Com__GCB5 |           1|        68|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:41 ; elapsed = 00:02:47 . Memory (MB): peak = 1137.863 ; gain = 890.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:48 . Memory (MB): peak = 1140.090 ; gain = 892.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |key_expansion__GB0       |           1|      7417|
|2     |key_expansion__GB1       |           1|      2203|
|3     |key_expansion__GB2       |           1|      4129|
|4     |key_expansion__GB3       |           1|      4638|
|5     |key_expansion__GB4       |           1|       184|
|6     |key_expansion__GB5       |           1|      5819|
|7     |key_expansion__GB6       |           1|      8244|
|8     |key_expansion__GB7       |           1|     13595|
|9     |key_expansion__GB8       |           1|       171|
|10    |key_expansion__GB9       |           1|       178|
|11    |key_expansion__GB10      |           1|        95|
|12    |key_expansion__GB11      |           1|        79|
|13    |key_expansion__GB12      |           1|        30|
|14    |AES_Encryption__GCB0     |           1|      1990|
|15    |AES_Encryption__GCB1     |           1|      3307|
|16    |Encryption_AXI_Com__GCB0 |           1|       819|
|17    |Encryption_AXI_Com__GCB1 |           1|        26|
|18    |Encryption_AXI_Com__GCB2 |           1|       217|
|19    |Encryption_AXI_Com__GCB3 |           1|        32|
|20    |Encryption_AXI_Com__GCB4 |           1|       132|
|21    |Encryption_AXI_Com__GCB5 |           1|        40|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:47 ; elapsed = 00:02:59 . Memory (MB): peak = 1163.352 ; gain = 915.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |key_expansion__GB7 |           1|      7681|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:03:03 . Memory (MB): peak = 1163.352 ; gain = 915.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:03:03 . Memory (MB): peak = 1163.352 ; gain = 915.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:03:04 . Memory (MB): peak = 1163.352 ; gain = 915.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:52 ; elapsed = 00:03:04 . Memory (MB): peak = 1163.352 ; gain = 915.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:53 ; elapsed = 00:03:06 . Memory (MB): peak = 1163.352 ; gain = 915.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:53 ; elapsed = 00:03:06 . Memory (MB): peak = 1163.352 ; gain = 915.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |rcon_LUT_blk_mem_gen_0_0     |         1|
|2     |design_1_blk_mem_gen_0_0     |         2|
|3     |gf_mul_2_LUT_blk_mem_gen_0_0 |         1|
|4     |gf_mul_3_LUT_blk_mem_gen_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_blk_mem_gen_0_0_bbox_0     |     1|
|2     |design_1_blk_mem_gen_0_0_bbox_0__2  |     1|
|3     |gf_mul_2_LUT_blk_mem_gen_0_0_bbox_1 |     1|
|4     |gf_mul_3_LUT_blk_mem_gen_0_0_bbox_2 |     1|
|5     |rcon_LUT_blk_mem_gen_0_0_bbox_3     |     1|
|6     |BUFG                                |     1|
|7     |CARRY4                              |    73|
|8     |LUT1                                |    60|
|9     |LUT2                                |   515|
|10    |LUT3                                |  2463|
|11    |LUT4                                |   609|
|12    |LUT5                                |  1725|
|13    |LUT6                                | 10369|
|14    |MUXF7                               |  2920|
|15    |MUXF8                               |   784|
|16    |FDRE                                |  6232|
|17    |FDSE                                |     5|
|18    |IBUF                                |    66|
|19    |OBUF                                |    64|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------------+------+
|      |Instance                     |Module                      |Cells |
+------+-----------------------------+----------------------------+------+
|1     |top                          |                            | 25926|
|2     |  encryptor                  |AES_Encryption              | 25143|
|3     |    add_round_key_module     |add_round_key               |   265|
|4     |    key_expansion_module     |key_expansion               | 22576|
|5     |      rcon_LUT               |rcon_LUT_wrapper            |    24|
|6     |        rcon_LUT_i           |rcon_LUT                    |     8|
|7     |      sbox_LUT               |design_1_wrapper__xdcDup__1 |    32|
|8     |        design_1_i           |design_1__xdcDup__1         |     8|
|9     |    mix_cols_module          |mix_cols                    |   755|
|10    |      gf_mul_2_LUT_component |gf_mul_2_LUT_wrapper        |     8|
|11    |        gf_mul_2_LUT_i       |gf_mul_2_LUT                |     8|
|12    |      gf_mul_3_LUT_component |gf_mul_3_LUT_wrapper        |     8|
|13    |        gf_mul_3_LUT_i       |gf_mul_3_LUT                |     8|
|14    |    shift_rows_module        |shift_rows                  |   268|
|15    |    sub_bytes_module         |sub_bytes                   |   233|
|16    |      sbox_LUT               |design_1_wrapper            |     8|
|17    |        design_1_i           |design_1                    |     8|
+------+-----------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:53 ; elapsed = 00:03:06 . Memory (MB): peak = 1163.352 ; gain = 915.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:53 . Memory (MB): peak = 1163.352 ; gain = 515.496
Synthesis Optimization Complete : Time (s): cpu = 00:02:53 ; elapsed = 00:03:06 . Memory (MB): peak = 1163.352 ; gain = 915.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3843 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Encryption_AXI_Com' is not ideal for floorplanning, since the cellview 'key_expansion' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
267 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:03:16 . Memory (MB): peak = 1163.352 ; gain = 927.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/Encryption_AXI_Com.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Encryption_AXI_Com_utilization_synth.rpt -pb Encryption_AXI_Com_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1163.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun  5 17:47:15 2018...

*** Running vivado
    with args -log AES_Encryption.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_Encryption.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source AES_Encryption.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/ip_repo/encryptor0506_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/ip_repo/AES_Encryptor_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top AES_Encryption -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 348.711 ; gain = 101.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AES_Encryption' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:20]
INFO: [Synth 8-3491] module 'sub_bytes' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:9' bound to instance 'sub_bytes_module' of component 'sub_bytes' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sub_bytes' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:18]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'sbox_LUT' of component 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:38]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'sbox_LUT' of component 'design_1_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sub_bytes' (3#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:18]
INFO: [Synth 8-3491] module 'shift_rows' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:9' bound to instance 'shift_rows_module' of component 'shift_rows' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:147]
INFO: [Synth 8-638] synthesizing module 'shift_rows' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'shift_rows' (4#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:18]
INFO: [Synth 8-3491] module 'mix_cols' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:9' bound to instance 'mix_cols_module' of component 'mix_cols' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:156]
INFO: [Synth 8-638] synthesizing module 'mix_cols' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:18]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:14' bound to instance 'gf_mul_2_LUT_component' of component 'gf_mul_2_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:49]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:14' bound to instance 'gf_mul_2_LUT_i' of component 'gf_mul_2_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:27]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/realtime/gf_mul_2_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'gf_mul_2_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/realtime/gf_mul_2_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_2_LUT' (5#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_2_LUT_wrapper' (6#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:14' bound to instance 'gf_mul_3_LUT_component' of component 'gf_mul_3_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:56]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:14' bound to instance 'gf_mul_3_LUT_i' of component 'gf_mul_3_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:27]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/realtime/gf_mul_3_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'gf_mul_3_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/realtime/gf_mul_3_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_3_LUT' (7#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_3_LUT_wrapper' (8#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mix_cols' (9#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:18]
INFO: [Synth 8-3491] module 'add_round_key' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:9' bound to instance 'add_round_key_module' of component 'add_round_key' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:165]
INFO: [Synth 8-638] synthesizing module 'add_round_key' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'add_round_key' (10#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:19]
INFO: [Synth 8-3491] module 'key_expansion' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:9' bound to instance 'key_expansion_module' of component 'key_expansion' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:175]
INFO: [Synth 8-638] synthesizing module 'key_expansion' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:18]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'sbox_LUT' of component 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:56]
INFO: [Synth 8-3491] module 'rcon_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:14' bound to instance 'rcon_LUT' of component 'rcon_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:64]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'rcon_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:14' bound to instance 'rcon_LUT_i' of component 'rcon_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:27]
INFO: [Synth 8-3491] module 'rcon_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/realtime/rcon_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'rcon_LUT' of component 'rcon_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/realtime/rcon_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rcon_LUT' (11#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'rcon_LUT_wrapper' (12#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'expanded_key_buf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "expanded_key_buf_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'key_expansion' (13#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'AES_Encryption' (14#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 673.871 ; gain = 426.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 673.871 ; gain = 426.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/dcp4/rcon_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/dcp4/rcon_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'key_expansion_module/sbox_LUT/design_1_i/sbox_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'key_expansion_module/sbox_LUT/design_1_i/sbox_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/dcp6/gf_mul_3_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/dcp6/gf_mul_3_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/dcp7/gf_mul_2_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6020-DESKTOP-OBGOP5H/dcp7/gf_mul_2_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnLR[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'btnLR[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'btnLR[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'btnLR[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led70[5]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'led70[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sw30[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'led70[4]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'led70[6]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw30[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'led70[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'led70[7]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'led70[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw30[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw30[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'led70[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'led70[5]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led70[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw30[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led70[4]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'led70[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw30[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw30[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led70[7]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led70[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led70[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw30[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led70[6]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw60[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw60[6]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw60[4]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw60[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw60[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw60[5]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw60[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'sw60[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw60[6]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw60[4]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'btn'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw60[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw60[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'sw60[5]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw60[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'btn'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:49]
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/AES_Encryption_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AES_Encryption_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AES_Encryption_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1042.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1069.910 ; gain = 822.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1069.910 ; gain = 822.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for key_expansion_module/rcon_LUT/rcon_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for key_expansion_module/sbox_LUT/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for key_expansion_module/sbox_LUT/design_1_i/sbox_LUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_bytes_module/sbox_LUT/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1069.910 ; gain = 822.652
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_state_arr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gf_mul_3_port_addr_reg[7:0]' into 'gf_mul_2_port_addr_reg[7:0]' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element gf_mul_3_port_addr_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:58]
INFO: [Synth 8-5546] ROM "o_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'key_expansion'
INFO: [Synth 8-5545] ROM "temp_vals[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SBOX_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RCON_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i_data[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "key_expansion_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "add_round_key_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sub_bytes_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_rows_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mix_cols_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 | 00000000000000000000000000000000
                 iSTATE0 |                             0001 | 00000000000000000000000000000001
                 iSTATE1 |                             0010 | 00000000000000000000000000000010
                 iSTATE2 |                             0011 | 00000000000000000000000000000011
                 iSTATE4 |                             0100 | 00000000000000000000000000000101
                 iSTATE5 |                             0101 | 00000000000000000000000000000110
                 iSTATE6 |                             0110 | 00000000000000000000000000000111
                 iSTATE3 |                             0111 | 00000000000000000000000000000100
                 iSTATE7 |                             1000 | 00000000000000000000000000001000
                 iSTATE8 |                             1001 | 00000000000000000000000000001001
                 iSTATE9 |                             1010 | 00000000000000000000000000001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'key_expansion'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1069.910 ; gain = 822.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |key_expansion__GB0   |           1|     44606|
|2     |key_expansion__GB1   |           1|     33342|
|3     |key_expansion__GB2   |           1|     18125|
|4     |key_expansion__GB3   |           1|     23736|
|5     |key_expansion__GB4   |           1|     37733|
|6     |key_expansion__GB5   |           1|     37230|
|7     |key_expansion__GB6   |           1|     21244|
|8     |key_expansion__GB7   |           1|     21883|
|9     |key_expansion__GB8   |           1|     48743|
|10    |key_expansion__GB9   |           1|     30919|
|11    |key_expansion__GB10  |           1|     57233|
|12    |key_expansion__GB11  |           1|     14804|
|13    |key_expansion__GB12  |           1|     18533|
|14    |AES_Encryption__GCB0 |           1|     30711|
|15    |AES_Encryption__GCB1 |           1|     24758|
|16    |AES_Encryption__GCB2 |           1|       128|
|17    |AES_Encryption__GCB3 |           1|       128|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 18    
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 745   
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 229   
	  16 Input      8 Bit        Muxes := 124   
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 124   
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 519   
	  17 Input      1 Bit        Muxes := 225   
	  16 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 253   
	   7 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AES_Encryption 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 160   
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 13    
Module key_expansion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 487   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 228   
	  16 Input      8 Bit        Muxes := 124   
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 5     
	  16 Input      4 Bit        Muxes := 124   
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 486   
	  17 Input      1 Bit        Muxes := 225   
	  16 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 253   
Module add_round_key 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module mix_cols 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 49    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 16    
Module shift_rows 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module sub_bytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'counter_reg[31:0]' into 'counter_reg[31:0]' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:191]
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'STATE_reg[3]' (FDRE) to 'STATE_reg[4]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[4]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[5]' (FDSE) to 'STATE_reg[6]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[21]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[20]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[19]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[22]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[24]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[23]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[29]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[28]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[31]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[30]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[27]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[26]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[25]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[9]' (FDRE) to 'STATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[7]' (FDRE) to 'STATE_reg[8]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[8]' (FDRE) to 'STATE_reg[10]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[10]' (FDRE) to 'STATE_reg[11]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[12]' (FDRE) to 'STATE_reg[11]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[11]' (FDRE) to 'STATE_reg[13]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[18]' (FDRE) to 'STATE_reg[13]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[17]' (FDRE) to 'STATE_reg[13]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[16]' (FDRE) to 'STATE_reg[13]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[15]' (FDRE) to 'STATE_reg[13]'
INFO: [Synth 8-3886] merging instance 'STATE_reg[14]' (FDRE) to 'STATE_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_reg[13] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:38 . Memory (MB): peak = 1069.910 ; gain = 822.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |key_expansion__GB0   |           1|      7633|
|2     |key_expansion__GB1   |           1|      2208|
|3     |key_expansion__GB2   |           1|      4177|
|4     |key_expansion__GB3   |           1|      4654|
|5     |key_expansion__GB4   |           1|       184|
|6     |key_expansion__GB5   |           1|      5867|
|7     |key_expansion__GB6   |           1|      8244|
|8     |key_expansion__GB7   |           1|     13595|
|9     |key_expansion__GB8   |           1|       171|
|10    |key_expansion__GB9   |           1|       178|
|11    |key_expansion__GB10  |           1|        95|
|12    |key_expansion__GB11  |           1|        79|
|13    |key_expansion__GB12  |           1|        30|
|14    |AES_Encryption__GCB0 |           1|      9819|
|15    |AES_Encryption__GCB1 |           1|      3563|
|16    |AES_Encryption__GCB2 |           1|       128|
|17    |AES_Encryption__GCB3 |           1|       128|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:47 . Memory (MB): peak = 1117.914 ; gain = 870.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:47 . Memory (MB): peak = 1120.453 ; gain = 873.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |key_expansion__GB0   |           1|      7417|
|2     |key_expansion__GB1   |           1|      2203|
|3     |key_expansion__GB2   |           1|      4129|
|4     |key_expansion__GB3   |           1|      4638|
|5     |key_expansion__GB4   |           1|       184|
|6     |key_expansion__GB5   |           1|      5819|
|7     |key_expansion__GB6   |           1|      8244|
|8     |key_expansion__GB7   |           1|     13595|
|9     |key_expansion__GB8   |           1|       171|
|10    |key_expansion__GB9   |           1|       178|
|11    |key_expansion__GB10  |           1|        95|
|12    |key_expansion__GB11  |           1|        79|
|13    |key_expansion__GB12  |           1|        30|
|14    |AES_Encryption__GCB0 |           1|      1990|
|15    |AES_Encryption__GCB1 |           1|      3563|
|16    |AES_Encryption__GCB2 |           1|       128|
|17    |AES_Encryption__GCB3 |           1|       128|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:29 ; elapsed = 00:02:58 . Memory (MB): peak = 1143.633 ; gain = 896.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |key_expansion__GB7 |           1|      7681|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:03:02 . Memory (MB): peak = 1143.633 ; gain = 896.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:03:02 . Memory (MB): peak = 1143.633 ; gain = 896.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:34 ; elapsed = 00:03:03 . Memory (MB): peak = 1143.633 ; gain = 896.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:34 ; elapsed = 00:03:03 . Memory (MB): peak = 1143.633 ; gain = 896.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:03:04 . Memory (MB): peak = 1143.633 ; gain = 896.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:03:04 . Memory (MB): peak = 1143.633 ; gain = 896.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |rcon_LUT_blk_mem_gen_0_0     |         1|
|2     |design_1_blk_mem_gen_0_0     |         2|
|3     |gf_mul_2_LUT_blk_mem_gen_0_0 |         1|
|4     |gf_mul_3_LUT_blk_mem_gen_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_blk_mem_gen_0_0_bbox_0     |     1|
|2     |design_1_blk_mem_gen_0_0_bbox_0__2  |     1|
|3     |gf_mul_2_LUT_blk_mem_gen_0_0_bbox_1 |     1|
|4     |gf_mul_3_LUT_blk_mem_gen_0_0_bbox_2 |     1|
|5     |rcon_LUT_blk_mem_gen_0_0_bbox_3     |     1|
|6     |BUFG                                |     1|
|7     |CARRY4                              |    57|
|8     |LUT1                                |     4|
|9     |LUT2                                |   508|
|10    |LUT3                                |  2433|
|11    |LUT4                                |   540|
|12    |LUT5                                |  1713|
|13    |LUT6                                | 10293|
|14    |MUXF7                               |  2920|
|15    |MUXF8                               |   784|
|16    |FDRE                                |  6326|
|17    |FDSE                                |     5|
|18    |IBUF                                |   387|
|19    |OBUF                                |   129|
+------+------------------------------------+------+

Report Instance Areas: 
+------+---------------------------+----------------------------+------+
|      |Instance                   |Module                      |Cells |
+------+---------------------------+----------------------------+------+
|1     |top                        |                            | 26140|
|2     |  add_round_key_module     |add_round_key               |   265|
|3     |  key_expansion_module     |key_expansion               | 22576|
|4     |    rcon_LUT               |rcon_LUT_wrapper            |    24|
|5     |      rcon_LUT_i           |rcon_LUT                    |     8|
|6     |    sbox_LUT               |design_1_wrapper__xdcDup__1 |    32|
|7     |      design_1_i           |design_1__xdcDup__1         |     8|
|8     |  mix_cols_module          |mix_cols                    |   758|
|9     |    gf_mul_2_LUT_component |gf_mul_2_LUT_wrapper        |     8|
|10    |      gf_mul_2_LUT_i       |gf_mul_2_LUT                |     8|
|11    |    gf_mul_3_LUT_component |gf_mul_3_LUT_wrapper        |     8|
|12    |      gf_mul_3_LUT_i       |gf_mul_3_LUT                |     8|
|13    |  shift_rows_module        |shift_rows                  |   265|
|14    |  sub_bytes_module         |sub_bytes                   |   233|
|15    |    sbox_LUT               |design_1_wrapper            |     8|
|16    |      design_1_i           |design_1                    |     8|
+------+---------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:03:04 . Memory (MB): peak = 1143.633 ; gain = 896.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:02 ; elapsed = 00:02:52 . Memory (MB): peak = 1143.633 ; gain = 500.336
Synthesis Optimization Complete : Time (s): cpu = 00:02:35 ; elapsed = 00:03:05 . Memory (MB): peak = 1143.633 ; gain = 896.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'AES_Encryption' is not ideal for floorplanning, since the cellview 'key_expansion' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
256 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:40 ; elapsed = 00:03:15 . Memory (MB): peak = 1143.633 ; gain = 907.844
INFO: [Common 17-1381] The checkpoint 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/AES_Encryption.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES_Encryption_utilization_synth.rpt -pb AES_Encryption_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1143.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 03:25:39 2018...

*** Running vivado
    with args -log Encryption_IO_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Encryption_IO_Wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Encryption_IO_Wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/ip_repo/encryptor0506_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/ip_repo/AES_Encryptor_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top Encryption_IO_Wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 349.066 ; gain = 101.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Encryption_IO_Wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:16]
INFO: [Synth 8-3491] module 'AES_Encryption' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:9' bound to instance 'encryptor' of component 'AES_Encryption' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:65]
INFO: [Synth 8-638] synthesizing module 'AES_Encryption' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:20]
INFO: [Synth 8-3491] module 'sub_bytes' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:9' bound to instance 'sub_bytes_module' of component 'sub_bytes' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sub_bytes' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:18]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'sbox_LUT' of component 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:38]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'sbox_LUT' of component 'design_1_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sub_bytes' (3#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:18]
INFO: [Synth 8-3491] module 'shift_rows' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:9' bound to instance 'shift_rows_module' of component 'shift_rows' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:147]
INFO: [Synth 8-638] synthesizing module 'shift_rows' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'shift_rows' (4#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:18]
INFO: [Synth 8-3491] module 'mix_cols' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:9' bound to instance 'mix_cols_module' of component 'mix_cols' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:156]
INFO: [Synth 8-638] synthesizing module 'mix_cols' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:18]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:14' bound to instance 'gf_mul_2_LUT_component' of component 'gf_mul_2_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:49]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:14' bound to instance 'gf_mul_2_LUT_i' of component 'gf_mul_2_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:27]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/realtime/gf_mul_2_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'gf_mul_2_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/realtime/gf_mul_2_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_2_LUT' (5#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_2_LUT_wrapper' (6#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:14' bound to instance 'gf_mul_3_LUT_component' of component 'gf_mul_3_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:56]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:14' bound to instance 'gf_mul_3_LUT_i' of component 'gf_mul_3_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:27]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/realtime/gf_mul_3_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'gf_mul_3_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/realtime/gf_mul_3_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_3_LUT' (7#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_3_LUT_wrapper' (8#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mix_cols' (9#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:18]
INFO: [Synth 8-3491] module 'add_round_key' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:9' bound to instance 'add_round_key_module' of component 'add_round_key' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:165]
INFO: [Synth 8-638] synthesizing module 'add_round_key' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'add_round_key' (10#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:19]
INFO: [Synth 8-3491] module 'key_expansion' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:9' bound to instance 'key_expansion_module' of component 'key_expansion' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:175]
INFO: [Synth 8-638] synthesizing module 'key_expansion' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:18]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'sbox_LUT' of component 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:56]
INFO: [Synth 8-3491] module 'rcon_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:14' bound to instance 'rcon_LUT' of component 'rcon_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:64]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'rcon_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:14' bound to instance 'rcon_LUT_i' of component 'rcon_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:27]
INFO: [Synth 8-3491] module 'rcon_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/realtime/rcon_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'rcon_LUT' of component 'rcon_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/realtime/rcon_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rcon_LUT' (11#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'rcon_LUT_wrapper' (12#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'expanded_key_buf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "expanded_key_buf_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'key_expansion' (13#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'AES_Encryption' (14#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:20]
WARNING: [Synth 8-614] signal 'initial' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:76]
WARNING: [Synth 8-614] signal 'msg1' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'msg2' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'msg3' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'key1' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'key2' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'key3' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'o_data_enc' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'Encryption_IO_Wrapper' (15#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 672.895 ; gain = 425.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 672.895 ; gain = 425.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/dcp4/rcon_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/dcp4/rcon_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/sbox_LUT/design_1_i/sbox_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/sbox_LUT/design_1_i/sbox_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/dcp6/gf_mul_3_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/dcp6/gf_mul_3_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/dcp7/gf_mul_2_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-6244-DESKTOP-OBGOP5H/dcp7/gf_mul_2_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'btnLR[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'btnLR[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'btnLR[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'btnLR[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw30[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sw30[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw30[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw30[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw30[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw30[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw30[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw30[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:31]
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Encryption_IO_Wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Encryption_IO_Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Encryption_IO_Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1047.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1075.691 ; gain = 827.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1075.691 ; gain = 827.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/sbox_LUT/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/sbox_LUT/design_1_i/sbox_LUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/sub_bytes_module/sbox_LUT/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1075.691 ; gain = 827.922
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_state_arr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gf_mul_3_port_addr_reg[7:0]' into 'gf_mul_2_port_addr_reg[7:0]' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element gf_mul_3_port_addr_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:58]
INFO: [Synth 8-5546] ROM "o_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'key_expansion'
INFO: [Synth 8-5545] ROM "temp_vals[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SBOX_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RCON_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i_data[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "key_expansion_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "add_round_key_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sub_bytes_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_rows_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mix_cols_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_counter2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "divided_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:119]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 | 00000000000000000000000000000000
                 iSTATE0 |                             0001 | 00000000000000000000000000000001
                 iSTATE1 |                             0010 | 00000000000000000000000000000010
                 iSTATE2 |                             0011 | 00000000000000000000000000000011
                 iSTATE4 |                             0100 | 00000000000000000000000000000101
                 iSTATE5 |                             0101 | 00000000000000000000000000000110
                 iSTATE6 |                             0110 | 00000000000000000000000000000111
                 iSTATE3 |                             0111 | 00000000000000000000000000000100
                 iSTATE7 |                             1000 | 00000000000000000000000000001000
                 iSTATE8 |                             1001 | 00000000000000000000000000001001
                 iSTATE9 |                             1010 | 00000000000000000000000000001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'key_expansion'
WARNING: [Synth 8-327] inferring latch for variable 'i_data_enc_reg' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'i_cipher_enc_reg' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1075.691 ; gain = 827.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |key_expansion__GB0         |           1|     44606|
|2     |key_expansion__GB1         |           1|     33342|
|3     |key_expansion__GB2         |           1|     18125|
|4     |key_expansion__GB3         |           1|     23736|
|5     |key_expansion__GB4         |           1|     37733|
|6     |key_expansion__GB5         |           1|     37230|
|7     |key_expansion__GB6         |           1|     21244|
|8     |key_expansion__GB7         |           1|     21883|
|9     |key_expansion__GB8         |           1|     48743|
|10    |key_expansion__GB9         |           1|     30919|
|11    |key_expansion__GB10        |           1|     57233|
|12    |key_expansion__GB11        |           1|     14804|
|13    |key_expansion__GB12        |           1|     18533|
|14    |AES_Encryption__GCB0       |           1|     30711|
|15    |AES_Encryption__GCB1       |           1|     24779|
|16    |AES_Encryption__GCB2       |           1|       128|
|17    |AES_Encryption__GCB3       |           1|       128|
|18    |Encryption_IO_Wrapper__GC0 |           1|      2794|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 18    
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 745   
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 229   
	  16 Input      8 Bit        Muxes := 124   
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 124   
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 521   
	  17 Input      1 Bit        Muxes := 225   
	  16 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 253   
	   7 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Encryption_IO_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module key_expansion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 487   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 228   
	  16 Input      8 Bit        Muxes := 124   
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 5     
	  16 Input      4 Bit        Muxes := 124   
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 486   
	  17 Input      1 Bit        Muxes := 225   
	  16 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 253   
Module add_round_key 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module mix_cols 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 49    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 16    
Module shift_rows 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module sub_bytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 17    
Module AES_Encryption 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 160   
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_counter2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "divided_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:119]
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[0]' (LD) to 'i_17/i_cipher_enc_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[1]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[2]' (LD) to 'i_17/i_cipher_enc_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[3]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[4]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[5]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[6]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[7]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[8]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[9]' (LD) to 'i_17/i_cipher_enc_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[10]' (LD) to 'i_17/i_cipher_enc_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[11]' (LD) to 'i_17/i_cipher_enc_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[12]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[13]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[14]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[15]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[16]' (LD) to 'i_17/i_cipher_enc_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[17]' (LD) to 'i_17/i_cipher_enc_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[18]' (LD) to 'i_17/i_cipher_enc_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[19]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[20]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[21]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[22]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[23]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[24]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[25]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[26]' (LD) to 'i_17/i_cipher_enc_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[27]' (LD) to 'i_17/i_cipher_enc_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[28]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[29]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[30]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[31]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[32]' (LD) to 'i_17/i_cipher_enc_reg[41]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[33]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[34]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[35]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[36]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[37]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[38]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[39]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[40]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[41]' (LD) to 'i_17/i_cipher_enc_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[42]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[43]' (LD) to 'i_17/i_cipher_enc_reg[48]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[44]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[45]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[46]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[47]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[48]' (LD) to 'i_17/i_cipher_enc_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[49]' (LD) to 'i_17/i_cipher_enc_reg[67]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[50]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[51]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[52]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[53]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[54]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[55]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[56]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[57]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[58]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[59]' (LD) to 'i_17/i_cipher_enc_reg[64]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[60]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[61]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[62]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[63]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[64]' (LD) to 'i_17/i_cipher_enc_reg[66]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[65]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[66]' (LD) to 'i_17/i_cipher_enc_reg[73]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[67]' (LD) to 'i_17/i_cipher_enc_reg[81]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[68]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[69]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[70]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[71]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[72]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[73]' (LD) to 'i_17/i_cipher_enc_reg[74]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[74]' (LD) to 'i_17/i_cipher_enc_reg[80]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[75]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[76]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[77]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[78]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[79]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[80]' (LD) to 'i_17/i_cipher_enc_reg[82]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[81]' (LD) to 'i_17/i_cipher_enc_reg[83]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[82]' (LD) to 'i_17/i_cipher_enc_reg[90]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[83]' (LD) to 'i_17/i_cipher_enc_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[84]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[85]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[86]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[87]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[88]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[89]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[90]' (LD) to 'i_17/i_cipher_enc_reg[96]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[91]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[92]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[93]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[94]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[95]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[96]' (LD) to 'i_17/i_cipher_enc_reg[105]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[97]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[98]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[99]' (LD) to 'i_17/i_cipher_enc_reg[113]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_17/\i_cipher_enc_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\i_cipher_enc_reg[255] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_17/\i_data_enc_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\i_data_enc_reg[127] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (encryptori_16/\i_cipher_reg[31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encryptori_16/\i_cipher_reg[31][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (encryptori_15/\i_cipher_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encryptori_15/\i_cipher_reg[22][7] )
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'counter_reg[31:0]' into 'counter_reg[31:0]' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:191]
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:39 . Memory (MB): peak = 1075.691 ; gain = 827.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |key_expansion__GB0         |           1|      7633|
|2     |key_expansion__GB1         |           1|      2208|
|3     |key_expansion__GB2         |           1|      4177|
|4     |key_expansion__GB3         |           1|      4654|
|5     |key_expansion__GB4         |           1|       184|
|6     |key_expansion__GB5         |           1|      5867|
|7     |key_expansion__GB6         |           1|      8244|
|8     |key_expansion__GB7         |           1|     13595|
|9     |key_expansion__GB8         |           1|       171|
|10    |key_expansion__GB9         |           1|       178|
|11    |key_expansion__GB10        |           1|        95|
|12    |key_expansion__GB11        |           1|        79|
|13    |key_expansion__GB12        |           1|        30|
|14    |AES_Encryption__GCB0       |           1|      9819|
|15    |AES_Encryption__GCB1       |           1|      3563|
|16    |AES_Encryption__GCB2       |           1|         3|
|17    |AES_Encryption__GCB3       |           1|         3|
|18    |Encryption_IO_Wrapper__GC0 |           1|      1300|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:48 . Memory (MB): peak = 1141.012 ; gain = 893.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (encryptori_14/\i_data_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encryptori_14/\i_data_reg[9][7] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:48 . Memory (MB): peak = 1142.926 ; gain = 895.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |key_expansion__GB0         |           1|      7388|
|2     |key_expansion__GB1         |           1|      1767|
|3     |key_expansion__GB2         |           1|      4129|
|4     |key_expansion__GB3         |           1|      4638|
|5     |key_expansion__GB4         |           1|       184|
|6     |key_expansion__GB5         |           1|      5819|
|7     |key_expansion__GB6         |           1|      8244|
|8     |key_expansion__GB7         |           1|     13595|
|9     |key_expansion__GB8         |           1|       171|
|10    |key_expansion__GB9         |           1|       178|
|11    |key_expansion__GB10        |           1|        95|
|12    |key_expansion__GB11        |           1|        79|
|13    |key_expansion__GB12        |           1|        30|
|14    |AES_Encryption__GCB0       |           1|      1990|
|15    |AES_Encryption__GCB1       |           1|      3288|
|16    |AES_Encryption__GCB2       |           1|         3|
|17    |AES_Encryption__GCB3       |           1|         3|
|18    |Encryption_IO_Wrapper__GC0 |           1|      1300|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:32 ; elapsed = 00:02:59 . Memory (MB): peak = 1166.754 ; gain = 918.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |key_expansion__GB7 |           1|      7681|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:36 ; elapsed = 00:03:03 . Memory (MB): peak = 1166.754 ; gain = 918.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:03:03 . Memory (MB): peak = 1166.754 ; gain = 918.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:37 ; elapsed = 00:03:04 . Memory (MB): peak = 1166.754 ; gain = 918.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:37 ; elapsed = 00:03:04 . Memory (MB): peak = 1166.754 ; gain = 918.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:03:06 . Memory (MB): peak = 1166.754 ; gain = 918.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:03:06 . Memory (MB): peak = 1166.754 ; gain = 918.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |rcon_LUT_blk_mem_gen_0_0     |         1|
|2     |design_1_blk_mem_gen_0_0     |         2|
|3     |gf_mul_2_LUT_blk_mem_gen_0_0 |         1|
|4     |gf_mul_3_LUT_blk_mem_gen_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_blk_mem_gen_0_0_bbox_0     |     1|
|2     |design_1_blk_mem_gen_0_0_bbox_0__2  |     1|
|3     |gf_mul_2_LUT_blk_mem_gen_0_0_bbox_1 |     1|
|4     |gf_mul_3_LUT_blk_mem_gen_0_0_bbox_2 |     1|
|5     |rcon_LUT_blk_mem_gen_0_0_bbox_3     |     1|
|6     |BUFG                                |     2|
|7     |CARRY4                              |   127|
|8     |LUT1                                |    82|
|9     |LUT2                                |   371|
|10    |LUT3                                |  2731|
|11    |LUT4                                |   381|
|12    |LUT5                                |  1857|
|13    |LUT6                                | 10319|
|14    |MUXF7                               |  2897|
|15    |MUXF8                               |   784|
|16    |FDRE                                |  5860|
|17    |LD                                  |     9|
|18    |IBUF                                |     9|
|19    |OBUF                                |     8|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------------+------+
|      |Instance                     |Module                      |Cells |
+------+-----------------------------+----------------------------+------+
|1     |top                          |                            | 25477|
|2     |  encryptor                  |AES_Encryption              | 24882|
|3     |    add_round_key_module     |add_round_key               |   263|
|4     |    key_expansion_module     |key_expansion               | 22359|
|5     |      rcon_LUT               |rcon_LUT_wrapper            |    24|
|6     |        rcon_LUT_i           |rcon_LUT                    |     8|
|7     |      sbox_LUT               |design_1_wrapper__xdcDup__1 |    32|
|8     |        design_1_i           |design_1__xdcDup__1         |     8|
|9     |    mix_cols_module          |mix_cols                    |   758|
|10    |      gf_mul_2_LUT_component |gf_mul_2_LUT_wrapper        |     8|
|11    |        gf_mul_2_LUT_i       |gf_mul_2_LUT                |     8|
|12    |      gf_mul_3_LUT_component |gf_mul_3_LUT_wrapper        |     8|
|13    |        gf_mul_3_LUT_i       |gf_mul_3_LUT                |     8|
|14    |    shift_rows_module        |shift_rows                  |   264|
|15    |    sub_bytes_module         |sub_bytes                   |   232|
|16    |      sbox_LUT               |design_1_wrapper            |     8|
|17    |        design_1_i           |design_1                    |     8|
+------+-----------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:03:06 . Memory (MB): peak = 1166.754 ; gain = 918.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:04 ; elapsed = 00:02:53 . Memory (MB): peak = 1166.754 ; gain = 516.188
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:03:06 . Memory (MB): peak = 1166.754 ; gain = 918.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3826 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Encryption_IO_Wrapper' is not ideal for floorplanning, since the cellview 'key_expansion' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
345 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:03:16 . Memory (MB): peak = 1166.754 ; gain = 930.457
INFO: [Common 17-1381] The checkpoint 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/Encryption_IO_Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Encryption_IO_Wrapper_utilization_synth.rpt -pb Encryption_IO_Wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1166.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 03:46:33 2018...

*** Running vivado
    with args -log Encryption_IO_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Encryption_IO_Wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Encryption_IO_Wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/ip_repo/encryptor0506_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/ip_repo/AES_Encryptor_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top Encryption_IO_Wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 348.418 ; gain = 101.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Encryption_IO_Wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:16]
INFO: [Synth 8-3491] module 'AES_Encryption' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:9' bound to instance 'encryptor' of component 'AES_Encryption' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:65]
INFO: [Synth 8-638] synthesizing module 'AES_Encryption' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:20]
INFO: [Synth 8-3491] module 'sub_bytes' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:9' bound to instance 'sub_bytes_module' of component 'sub_bytes' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sub_bytes' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:18]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'sbox_LUT' of component 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:38]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'sbox_LUT' of component 'design_1_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sub_bytes' (3#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:18]
INFO: [Synth 8-3491] module 'shift_rows' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:9' bound to instance 'shift_rows_module' of component 'shift_rows' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:147]
INFO: [Synth 8-638] synthesizing module 'shift_rows' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'shift_rows' (4#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:18]
INFO: [Synth 8-3491] module 'mix_cols' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:9' bound to instance 'mix_cols_module' of component 'mix_cols' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:156]
INFO: [Synth 8-638] synthesizing module 'mix_cols' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:18]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:14' bound to instance 'gf_mul_2_LUT_component' of component 'gf_mul_2_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:49]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:14' bound to instance 'gf_mul_2_LUT_i' of component 'gf_mul_2_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:27]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/realtime/gf_mul_2_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'gf_mul_2_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/realtime/gf_mul_2_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_2_LUT' (5#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_2_LUT_wrapper' (6#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:14' bound to instance 'gf_mul_3_LUT_component' of component 'gf_mul_3_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:56]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:14' bound to instance 'gf_mul_3_LUT_i' of component 'gf_mul_3_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:27]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/realtime/gf_mul_3_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'gf_mul_3_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/realtime/gf_mul_3_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_3_LUT' (7#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_3_LUT_wrapper' (8#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mix_cols' (9#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:18]
INFO: [Synth 8-3491] module 'add_round_key' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:9' bound to instance 'add_round_key_module' of component 'add_round_key' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:165]
INFO: [Synth 8-638] synthesizing module 'add_round_key' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'add_round_key' (10#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:19]
INFO: [Synth 8-3491] module 'key_expansion' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:9' bound to instance 'key_expansion_module' of component 'key_expansion' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:175]
INFO: [Synth 8-638] synthesizing module 'key_expansion' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:18]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'sbox_LUT' of component 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:56]
INFO: [Synth 8-3491] module 'rcon_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:14' bound to instance 'rcon_LUT' of component 'rcon_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:64]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'rcon_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:14' bound to instance 'rcon_LUT_i' of component 'rcon_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:27]
INFO: [Synth 8-3491] module 'rcon_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/realtime/rcon_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'rcon_LUT' of component 'rcon_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/realtime/rcon_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rcon_LUT' (11#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'rcon_LUT_wrapper' (12#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'expanded_key_buf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "expanded_key_buf_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'key_expansion' (13#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'AES_Encryption' (14#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:20]
WARNING: [Synth 8-614] signal 'initial' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:76]
WARNING: [Synth 8-614] signal 'msg1' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'msg2' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'msg3' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'key1' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'key2' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'key3' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'o_data_enc' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'Encryption_IO_Wrapper' (15#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 672.621 ; gain = 425.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 672.621 ; gain = 425.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/dcp4/rcon_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/dcp4/rcon_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/sbox_LUT/design_1_i/sbox_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/sbox_LUT/design_1_i/sbox_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/dcp6/gf_mul_3_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/dcp6/gf_mul_3_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/dcp7/gf_mul_2_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-12716-DESKTOP-OBGOP5H/dcp7/gf_mul_2_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw30[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'sw30[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw30[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw30[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw30[2]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw30[0]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw30[3]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw30[1]'. [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc:25]
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Encryption_IO_Wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Encryption_IO_Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Encryption_IO_Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1046.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1074.066 ; gain = 826.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1074.066 ; gain = 826.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/sbox_LUT/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/sbox_LUT/design_1_i/sbox_LUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/sub_bytes_module/sbox_LUT/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1074.066 ; gain = 826.809
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_state_arr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gf_mul_3_port_addr_reg[7:0]' into 'gf_mul_2_port_addr_reg[7:0]' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element gf_mul_3_port_addr_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:58]
INFO: [Synth 8-5546] ROM "o_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'key_expansion'
INFO: [Synth 8-5545] ROM "temp_vals[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SBOX_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RCON_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i_data[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "key_expansion_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "add_round_key_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sub_bytes_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_rows_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mix_cols_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_counter2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "divided_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:119]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 | 00000000000000000000000000000000
                 iSTATE0 |                             0001 | 00000000000000000000000000000001
                 iSTATE1 |                             0010 | 00000000000000000000000000000010
                 iSTATE2 |                             0011 | 00000000000000000000000000000011
                 iSTATE4 |                             0100 | 00000000000000000000000000000101
                 iSTATE5 |                             0101 | 00000000000000000000000000000110
                 iSTATE6 |                             0110 | 00000000000000000000000000000111
                 iSTATE3 |                             0111 | 00000000000000000000000000000100
                 iSTATE7 |                             1000 | 00000000000000000000000000001000
                 iSTATE8 |                             1001 | 00000000000000000000000000001001
                 iSTATE9 |                             1010 | 00000000000000000000000000001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'key_expansion'
WARNING: [Synth 8-327] inferring latch for variable 'i_data_enc_reg' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'i_cipher_enc_reg' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1074.066 ; gain = 826.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |key_expansion__GB0         |           1|     44606|
|2     |key_expansion__GB1         |           1|     33342|
|3     |key_expansion__GB2         |           1|     18125|
|4     |key_expansion__GB3         |           1|     23736|
|5     |key_expansion__GB4         |           1|     37733|
|6     |key_expansion__GB5         |           1|     37230|
|7     |key_expansion__GB6         |           1|     21244|
|8     |key_expansion__GB7         |           1|     21883|
|9     |key_expansion__GB8         |           1|     48743|
|10    |key_expansion__GB9         |           1|     30919|
|11    |key_expansion__GB10        |           1|     57233|
|12    |key_expansion__GB11        |           1|     14804|
|13    |key_expansion__GB12        |           1|     18533|
|14    |AES_Encryption__GCB0       |           1|     30711|
|15    |AES_Encryption__GCB1       |           1|     24779|
|16    |AES_Encryption__GCB2       |           1|       128|
|17    |AES_Encryption__GCB3       |           1|       128|
|18    |Encryption_IO_Wrapper__GC0 |           1|      2794|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 18    
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 745   
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 229   
	  16 Input      8 Bit        Muxes := 124   
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 124   
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 521   
	  17 Input      1 Bit        Muxes := 225   
	  16 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 253   
	   7 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Encryption_IO_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module key_expansion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 487   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 228   
	  16 Input      8 Bit        Muxes := 124   
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 5     
	  16 Input      4 Bit        Muxes := 124   
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 486   
	  17 Input      1 Bit        Muxes := 225   
	  16 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 253   
Module add_round_key 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module mix_cols 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 49    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 16    
Module shift_rows 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module sub_bytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 17    
Module AES_Encryption 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 160   
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_counter2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "divided_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:119]
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[0]' (LD) to 'i_17/i_cipher_enc_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[1]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[2]' (LD) to 'i_17/i_cipher_enc_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[3]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[4]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[5]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[6]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[7]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[8]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[9]' (LD) to 'i_17/i_cipher_enc_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[10]' (LD) to 'i_17/i_cipher_enc_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[11]' (LD) to 'i_17/i_cipher_enc_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[12]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[13]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[14]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[15]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[16]' (LD) to 'i_17/i_cipher_enc_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[17]' (LD) to 'i_17/i_cipher_enc_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[18]' (LD) to 'i_17/i_cipher_enc_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[19]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[20]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[21]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[22]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[23]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[24]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[25]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[26]' (LD) to 'i_17/i_cipher_enc_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[27]' (LD) to 'i_17/i_cipher_enc_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[28]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[29]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[30]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[31]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[32]' (LD) to 'i_17/i_cipher_enc_reg[41]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[33]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[34]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[35]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[36]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[37]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[38]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[39]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[40]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[41]' (LD) to 'i_17/i_cipher_enc_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[42]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[43]' (LD) to 'i_17/i_cipher_enc_reg[48]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[44]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[45]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[46]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[47]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[48]' (LD) to 'i_17/i_cipher_enc_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[49]' (LD) to 'i_17/i_cipher_enc_reg[67]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[50]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[51]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[52]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[53]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[54]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[55]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[56]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[57]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[58]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[59]' (LD) to 'i_17/i_cipher_enc_reg[64]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[60]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[61]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[62]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[63]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[64]' (LD) to 'i_17/i_cipher_enc_reg[66]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[65]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[66]' (LD) to 'i_17/i_cipher_enc_reg[73]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[67]' (LD) to 'i_17/i_cipher_enc_reg[81]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[68]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[69]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[70]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[71]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[72]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[73]' (LD) to 'i_17/i_cipher_enc_reg[74]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[74]' (LD) to 'i_17/i_cipher_enc_reg[80]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[75]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[76]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[77]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[78]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[79]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[80]' (LD) to 'i_17/i_cipher_enc_reg[82]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[81]' (LD) to 'i_17/i_cipher_enc_reg[83]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[82]' (LD) to 'i_17/i_cipher_enc_reg[90]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[83]' (LD) to 'i_17/i_cipher_enc_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[84]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[85]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[86]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[87]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[88]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[89]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[90]' (LD) to 'i_17/i_cipher_enc_reg[96]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[91]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[92]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[93]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[94]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[95]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[96]' (LD) to 'i_17/i_cipher_enc_reg[105]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[97]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[98]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[99]' (LD) to 'i_17/i_cipher_enc_reg[113]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_17/\i_cipher_enc_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\i_cipher_enc_reg[255] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_17/\i_data_enc_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\i_data_enc_reg[127] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (encryptori_16/\i_cipher_reg[31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encryptori_16/\i_cipher_reg[31][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (encryptori_15/\i_cipher_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encryptori_15/\i_cipher_reg[22][7] )
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'counter_reg[31:0]' into 'counter_reg[31:0]' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:191]
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:39 . Memory (MB): peak = 1074.066 ; gain = 826.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |key_expansion__GB0         |           1|      7633|
|2     |key_expansion__GB1         |           1|      2208|
|3     |key_expansion__GB2         |           1|      4177|
|4     |key_expansion__GB3         |           1|      4654|
|5     |key_expansion__GB4         |           1|       184|
|6     |key_expansion__GB5         |           1|      5867|
|7     |key_expansion__GB6         |           1|      8244|
|8     |key_expansion__GB7         |           1|     13595|
|9     |key_expansion__GB8         |           1|       171|
|10    |key_expansion__GB9         |           1|       178|
|11    |key_expansion__GB10        |           1|        95|
|12    |key_expansion__GB11        |           1|        79|
|13    |key_expansion__GB12        |           1|        30|
|14    |AES_Encryption__GCB0       |           1|      9819|
|15    |AES_Encryption__GCB1       |           1|      3563|
|16    |AES_Encryption__GCB2       |           1|         3|
|17    |AES_Encryption__GCB3       |           1|         3|
|18    |Encryption_IO_Wrapper__GC0 |           1|      1300|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:47 . Memory (MB): peak = 1135.109 ; gain = 887.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (encryptori_14/\i_data_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encryptori_14/\i_data_reg[9][7] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:48 . Memory (MB): peak = 1137.152 ; gain = 889.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |key_expansion__GB0         |           1|      7388|
|2     |key_expansion__GB1         |           1|      1767|
|3     |key_expansion__GB2         |           1|      4129|
|4     |key_expansion__GB3         |           1|      4638|
|5     |key_expansion__GB4         |           1|       184|
|6     |key_expansion__GB5         |           1|      5819|
|7     |key_expansion__GB6         |           1|      8244|
|8     |key_expansion__GB7         |           1|     13595|
|9     |key_expansion__GB8         |           1|       171|
|10    |key_expansion__GB9         |           1|       178|
|11    |key_expansion__GB10        |           1|        95|
|12    |key_expansion__GB11        |           1|        79|
|13    |key_expansion__GB12        |           1|        30|
|14    |AES_Encryption__GCB0       |           1|      1990|
|15    |AES_Encryption__GCB1       |           1|      3288|
|16    |AES_Encryption__GCB2       |           1|         3|
|17    |AES_Encryption__GCB3       |           1|         3|
|18    |Encryption_IO_Wrapper__GC0 |           1|      1300|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:32 ; elapsed = 00:02:59 . Memory (MB): peak = 1161.023 ; gain = 913.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |key_expansion__GB7 |           1|      7681|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:36 ; elapsed = 00:03:03 . Memory (MB): peak = 1161.023 ; gain = 913.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:03:03 . Memory (MB): peak = 1161.023 ; gain = 913.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:37 ; elapsed = 00:03:04 . Memory (MB): peak = 1161.023 ; gain = 913.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:37 ; elapsed = 00:03:04 . Memory (MB): peak = 1161.023 ; gain = 913.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:03:06 . Memory (MB): peak = 1161.023 ; gain = 913.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:03:06 . Memory (MB): peak = 1161.023 ; gain = 913.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |rcon_LUT_blk_mem_gen_0_0     |         1|
|2     |design_1_blk_mem_gen_0_0     |         2|
|3     |gf_mul_2_LUT_blk_mem_gen_0_0 |         1|
|4     |gf_mul_3_LUT_blk_mem_gen_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_blk_mem_gen_0_0_bbox_0     |     1|
|2     |design_1_blk_mem_gen_0_0_bbox_0__2  |     1|
|3     |gf_mul_2_LUT_blk_mem_gen_0_0_bbox_1 |     1|
|4     |gf_mul_3_LUT_blk_mem_gen_0_0_bbox_2 |     1|
|5     |rcon_LUT_blk_mem_gen_0_0_bbox_3     |     1|
|6     |BUFG                                |     2|
|7     |CARRY4                              |   127|
|8     |LUT1                                |    82|
|9     |LUT2                                |   371|
|10    |LUT3                                |  2731|
|11    |LUT4                                |   381|
|12    |LUT5                                |  1857|
|13    |LUT6                                | 10319|
|14    |MUXF7                               |  2897|
|15    |MUXF8                               |   784|
|16    |FDRE                                |  5860|
|17    |LD                                  |     9|
|18    |IBUF                                |     9|
|19    |OBUF                                |     8|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------------+------+
|      |Instance                     |Module                      |Cells |
+------+-----------------------------+----------------------------+------+
|1     |top                          |                            | 25477|
|2     |  encryptor                  |AES_Encryption              | 24882|
|3     |    add_round_key_module     |add_round_key               |   263|
|4     |    key_expansion_module     |key_expansion               | 22359|
|5     |      rcon_LUT               |rcon_LUT_wrapper            |    24|
|6     |        rcon_LUT_i           |rcon_LUT                    |     8|
|7     |      sbox_LUT               |design_1_wrapper__xdcDup__1 |    32|
|8     |        design_1_i           |design_1__xdcDup__1         |     8|
|9     |    mix_cols_module          |mix_cols                    |   758|
|10    |      gf_mul_2_LUT_component |gf_mul_2_LUT_wrapper        |     8|
|11    |        gf_mul_2_LUT_i       |gf_mul_2_LUT                |     8|
|12    |      gf_mul_3_LUT_component |gf_mul_3_LUT_wrapper        |     8|
|13    |        gf_mul_3_LUT_i       |gf_mul_3_LUT                |     8|
|14    |    shift_rows_module        |shift_rows                  |   264|
|15    |    sub_bytes_module         |sub_bytes                   |   232|
|16    |      sbox_LUT               |design_1_wrapper            |     8|
|17    |        design_1_i           |design_1                    |     8|
+------+-----------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:03:06 . Memory (MB): peak = 1161.023 ; gain = 913.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:03:01 . Memory (MB): peak = 1161.023 ; gain = 512.320
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:03:14 . Memory (MB): peak = 1161.023 ; gain = 913.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3826 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Encryption_IO_Wrapper' is not ideal for floorplanning, since the cellview 'key_expansion' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
345 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:03:24 . Memory (MB): peak = 1161.023 ; gain = 925.238
INFO: [Common 17-1381] The checkpoint 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/Encryption_IO_Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Encryption_IO_Wrapper_utilization_synth.rpt -pb Encryption_IO_Wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 1161.023 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 04:02:32 2018...

*** Running vivado
    with args -log Encryption_IO_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Encryption_IO_Wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Encryption_IO_Wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/ip_repo/encryptor0506_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/ip_repo/AES_Encryptor_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top Encryption_IO_Wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 348.828 ; gain = 100.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Encryption_IO_Wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:16]
INFO: [Synth 8-3491] module 'AES_Encryption' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:9' bound to instance 'encryptor' of component 'AES_Encryption' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:65]
INFO: [Synth 8-638] synthesizing module 'AES_Encryption' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:20]
INFO: [Synth 8-3491] module 'sub_bytes' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:9' bound to instance 'sub_bytes_module' of component 'sub_bytes' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sub_bytes' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:18]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'sbox_LUT' of component 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:38]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'sbox_LUT' of component 'design_1_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sub_bytes' (3#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/sub_bytes.vhd:18]
INFO: [Synth 8-3491] module 'shift_rows' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:9' bound to instance 'shift_rows_module' of component 'shift_rows' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:147]
INFO: [Synth 8-638] synthesizing module 'shift_rows' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'shift_rows' (4#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/shift_rows.vhd:18]
INFO: [Synth 8-3491] module 'mix_cols' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:9' bound to instance 'mix_cols_module' of component 'mix_cols' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:156]
INFO: [Synth 8-638] synthesizing module 'mix_cols' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:18]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:14' bound to instance 'gf_mul_2_LUT_component' of component 'gf_mul_2_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:49]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:14' bound to instance 'gf_mul_2_LUT_i' of component 'gf_mul_2_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:27]
INFO: [Synth 8-3491] module 'gf_mul_2_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/realtime/gf_mul_2_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'gf_mul_2_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'gf_mul_2_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/realtime/gf_mul_2_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_2_LUT' (5#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_2_LUT/synth/gf_mul_2_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_2_LUT_wrapper' (6#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:14' bound to instance 'gf_mul_3_LUT_component' of component 'gf_mul_3_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:56]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:14' bound to instance 'gf_mul_3_LUT_i' of component 'gf_mul_3_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:27]
INFO: [Synth 8-3491] module 'gf_mul_3_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/realtime/gf_mul_3_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'gf_mul_3_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'gf_mul_3_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/realtime/gf_mul_3_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_3_LUT' (7#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/gf_mul_3_LUT/synth/gf_mul_3_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gf_mul_3_LUT_wrapper' (8#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mix_cols' (9#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:18]
INFO: [Synth 8-3491] module 'add_round_key' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:9' bound to instance 'add_round_key_module' of component 'add_round_key' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:165]
INFO: [Synth 8-638] synthesizing module 'add_round_key' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'add_round_key' (10#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/add_round_key.vhd:19]
INFO: [Synth 8-3491] module 'key_expansion' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:9' bound to instance 'key_expansion_module' of component 'key_expansion' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:175]
INFO: [Synth 8-638] synthesizing module 'key_expansion' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:18]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'sbox_LUT' of component 'design_1_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:56]
INFO: [Synth 8-3491] module 'rcon_LUT_wrapper' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:14' bound to instance 'rcon_LUT' of component 'rcon_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:64]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT_wrapper' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'rcon_LUT' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:14' bound to instance 'rcon_LUT_i' of component 'rcon_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:27]
INFO: [Synth 8-3491] module 'rcon_LUT_blk_mem_gen_0_0' declared at 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/realtime/rcon_LUT_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'rcon_LUT' of component 'rcon_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rcon_LUT_blk_mem_gen_0_0' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/realtime/rcon_LUT_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rcon_LUT' (11#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/synth/rcon_LUT.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'rcon_LUT_wrapper' (12#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/bd/rcon_LUT/hdl/rcon_LUT_wrapper.vhd:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'expanded_key_buf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "expanded_key_buf_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'key_expansion' (13#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/key_expansion.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'AES_Encryption' (14#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:20]
WARNING: [Synth 8-614] signal 'initial' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:76]
WARNING: [Synth 8-614] signal 'msg1' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'msg2' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'msg3' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'key1' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'key2' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'key3' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
WARNING: [Synth 8-614] signal 'o_data_enc' is read in the process but is not in the sensitivity list [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'Encryption_IO_Wrapper' (15#1) [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 674.504 ; gain = 426.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 674.504 ; gain = 426.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/dcp4/rcon_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/dcp4/rcon_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/sbox_LUT/design_1_i/sbox_LUT'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/key_expansion_module/sbox_LUT/design_1_i/sbox_LUT'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/dcp6/gf_mul_3_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/dcp6/gf_mul_3_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/dcp7/gf_mul_2_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/.Xil/Vivado-16180-DESKTOP-OBGOP5H/dcp7/gf_mul_2_LUT_blk_mem_gen_0_0_in_context.xdc] for cell 'encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Encryption_IO_Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Encryption_IO_Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1046.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1073.777 ; gain = 825.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1073.777 ; gain = 825.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/rcon_LUT/rcon_LUT_i/rcon_LUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/sbox_LUT/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/key_expansion_module/sbox_LUT/design_1_i/sbox_LUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_2_LUT_component/gf_mul_2_LUT_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/mix_cols_module/gf_mul_3_LUT_component/gf_mul_3_LUT_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/sub_bytes_module/sbox_LUT/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for encryptor/sub_bytes_module/sbox_LUT/design_1_i/sbox_LUT. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1073.777 ; gain = 825.809
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_state_arr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gf_mul_3_port_addr_reg[7:0]' into 'gf_mul_2_port_addr_reg[7:0]' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element gf_mul_3_port_addr_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/mix_cols.vhd:58]
INFO: [Synth 8-5546] ROM "o_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gf_mul_2_res_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_state_arr[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'key_expansion'
INFO: [Synth 8-5545] ROM "temp_vals[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SBOX_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RCON_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i_data[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "key_expansion_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "add_round_key_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sub_bytes_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_rows_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mix_cols_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_counter2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "divided_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:119]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 | 00000000000000000000000000000000
                 iSTATE0 |                             0001 | 00000000000000000000000000000001
                 iSTATE1 |                             0010 | 00000000000000000000000000000010
                 iSTATE2 |                             0011 | 00000000000000000000000000000011
                 iSTATE4 |                             0100 | 00000000000000000000000000000101
                 iSTATE5 |                             0101 | 00000000000000000000000000000110
                 iSTATE6 |                             0110 | 00000000000000000000000000000111
                 iSTATE3 |                             0111 | 00000000000000000000000000000100
                 iSTATE7 |                             1000 | 00000000000000000000000000001000
                 iSTATE8 |                             1001 | 00000000000000000000000000001001
                 iSTATE9 |                             1010 | 00000000000000000000000000001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'key_expansion'
WARNING: [Synth 8-327] inferring latch for variable 'i_data_enc_reg' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'i_cipher_enc_reg' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1073.777 ; gain = 825.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |key_expansion__GB0         |           1|     44606|
|2     |key_expansion__GB1         |           1|     33342|
|3     |key_expansion__GB2         |           1|     18125|
|4     |key_expansion__GB3         |           1|     23736|
|5     |key_expansion__GB4         |           1|     37733|
|6     |key_expansion__GB5         |           1|     37230|
|7     |key_expansion__GB6         |           1|     21244|
|8     |key_expansion__GB7         |           1|     21883|
|9     |key_expansion__GB8         |           1|     48743|
|10    |key_expansion__GB9         |           1|     30919|
|11    |key_expansion__GB10        |           1|     57233|
|12    |key_expansion__GB11        |           1|     14804|
|13    |key_expansion__GB12        |           1|     18533|
|14    |AES_Encryption__GCB0       |           1|     30711|
|15    |AES_Encryption__GCB1       |           1|     24779|
|16    |AES_Encryption__GCB2       |           1|       128|
|17    |AES_Encryption__GCB3       |           1|       128|
|18    |Encryption_IO_Wrapper__GC0 |           1|      2794|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 18    
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 745   
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 229   
	  16 Input      8 Bit        Muxes := 124   
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 124   
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 521   
	  17 Input      1 Bit        Muxes := 225   
	  16 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 253   
	   7 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Encryption_IO_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module key_expansion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 487   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 228   
	  16 Input      8 Bit        Muxes := 124   
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 5     
	  16 Input      4 Bit        Muxes := 124   
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 486   
	  17 Input      1 Bit        Muxes := 225   
	  16 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 253   
Module add_round_key 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module mix_cols 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 49    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 16    
Module shift_rows 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module sub_bytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 17    
Module AES_Encryption 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 160   
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_counter2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "divided_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/Encryption_IO_Wrapper.vhd:119]
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[0]' (LD) to 'i_17/i_cipher_enc_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[1]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[2]' (LD) to 'i_17/i_cipher_enc_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[3]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[4]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[5]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[6]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[7]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[8]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[9]' (LD) to 'i_17/i_cipher_enc_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[10]' (LD) to 'i_17/i_cipher_enc_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[11]' (LD) to 'i_17/i_cipher_enc_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[12]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[13]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[14]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[15]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[16]' (LD) to 'i_17/i_cipher_enc_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[17]' (LD) to 'i_17/i_cipher_enc_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[18]' (LD) to 'i_17/i_cipher_enc_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[19]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[20]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[21]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[22]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[23]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[24]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[25]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[26]' (LD) to 'i_17/i_cipher_enc_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[27]' (LD) to 'i_17/i_cipher_enc_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[28]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[29]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[30]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[31]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[32]' (LD) to 'i_17/i_cipher_enc_reg[41]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[33]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[34]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[35]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[36]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[37]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[38]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[39]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[40]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[41]' (LD) to 'i_17/i_cipher_enc_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[42]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[43]' (LD) to 'i_17/i_cipher_enc_reg[48]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[44]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[45]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[46]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[47]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[48]' (LD) to 'i_17/i_cipher_enc_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[49]' (LD) to 'i_17/i_cipher_enc_reg[67]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[50]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[51]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[52]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[53]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[54]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[55]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[56]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[57]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[58]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[59]' (LD) to 'i_17/i_cipher_enc_reg[64]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[60]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[61]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[62]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[63]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[64]' (LD) to 'i_17/i_cipher_enc_reg[66]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[65]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[66]' (LD) to 'i_17/i_cipher_enc_reg[73]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[67]' (LD) to 'i_17/i_cipher_enc_reg[81]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[68]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[69]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[70]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[71]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[72]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[73]' (LD) to 'i_17/i_cipher_enc_reg[74]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[74]' (LD) to 'i_17/i_cipher_enc_reg[80]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[75]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[76]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[77]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[78]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[79]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[80]' (LD) to 'i_17/i_cipher_enc_reg[82]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[81]' (LD) to 'i_17/i_cipher_enc_reg[83]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[82]' (LD) to 'i_17/i_cipher_enc_reg[90]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[83]' (LD) to 'i_17/i_cipher_enc_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[84]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[85]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[86]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[87]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[88]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[89]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[90]' (LD) to 'i_17/i_cipher_enc_reg[96]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[91]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[92]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[93]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[94]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[95]' (LD) to 'i_17/i_cipher_enc_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[96]' (LD) to 'i_17/i_cipher_enc_reg[105]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[97]' (LD) to 'i_17/i_cipher_enc_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[98]' (LD) to 'i_17/i_cipher_enc_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_17/i_cipher_enc_reg[99]' (LD) to 'i_17/i_cipher_enc_reg[113]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_17/\i_cipher_enc_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\i_cipher_enc_reg[255] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_17/\i_data_enc_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\i_data_enc_reg[127] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (encryptori_16/\i_cipher_reg[31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encryptori_16/\i_cipher_reg[31][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (encryptori_15/\i_cipher_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encryptori_15/\i_cipher_reg[22][7] )
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vals_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'counter_reg[31:0]' into 'counter_reg[31:0]' [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.srcs/sources_1/new/AES_Encryption.vhd:191]
INFO: [Synth 8-5545] ROM "STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encryption__GCB1 has port P[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:44 . Memory (MB): peak = 1073.777 ; gain = 825.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |key_expansion__GB0         |           1|      7633|
|2     |key_expansion__GB1         |           1|      2208|
|3     |key_expansion__GB2         |           1|      4177|
|4     |key_expansion__GB3         |           1|      4654|
|5     |key_expansion__GB4         |           1|       184|
|6     |key_expansion__GB5         |           1|      5867|
|7     |key_expansion__GB6         |           1|      8244|
|8     |key_expansion__GB7         |           1|     13595|
|9     |key_expansion__GB8         |           1|       171|
|10    |key_expansion__GB9         |           1|       178|
|11    |key_expansion__GB10        |           1|        95|
|12    |key_expansion__GB11        |           1|        79|
|13    |key_expansion__GB12        |           1|        30|
|14    |AES_Encryption__GCB0       |           1|      9819|
|15    |AES_Encryption__GCB1       |           1|      3563|
|16    |AES_Encryption__GCB2       |           1|         3|
|17    |AES_Encryption__GCB3       |           1|         3|
|18    |Encryption_IO_Wrapper__GC0 |           1|      1300|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:02:52 . Memory (MB): peak = 1138.051 ; gain = 890.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (encryptori_14/\i_data_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encryptori_14/\i_data_reg[7][7] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:02:53 . Memory (MB): peak = 1139.816 ; gain = 891.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |key_expansion__GB0         |           1|      7388|
|2     |key_expansion__GB1         |           1|      1767|
|3     |key_expansion__GB2         |           1|      4129|
|4     |key_expansion__GB3         |           1|      4638|
|5     |key_expansion__GB4         |           1|       184|
|6     |key_expansion__GB5         |           1|      5819|
|7     |key_expansion__GB6         |           1|      8244|
|8     |key_expansion__GB7         |           1|     13595|
|9     |key_expansion__GB8         |           1|       171|
|10    |key_expansion__GB9         |           1|       178|
|11    |key_expansion__GB10        |           1|        95|
|12    |key_expansion__GB11        |           1|        79|
|13    |key_expansion__GB12        |           1|        30|
|14    |AES_Encryption__GCB0       |           1|      1990|
|15    |AES_Encryption__GCB1       |           1|      3302|
|16    |AES_Encryption__GCB2       |           1|         3|
|17    |AES_Encryption__GCB3       |           1|         3|
|18    |Encryption_IO_Wrapper__GC0 |           1|      1300|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:03:04 . Memory (MB): peak = 1163.629 ; gain = 915.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |key_expansion__GB7 |           1|      7681|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:41 ; elapsed = 00:03:08 . Memory (MB): peak = 1163.629 ; gain = 915.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:41 ; elapsed = 00:03:08 . Memory (MB): peak = 1163.629 ; gain = 915.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:42 ; elapsed = 00:03:09 . Memory (MB): peak = 1163.629 ; gain = 915.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:42 ; elapsed = 00:03:09 . Memory (MB): peak = 1163.629 ; gain = 915.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:43 ; elapsed = 00:03:11 . Memory (MB): peak = 1163.629 ; gain = 915.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:44 ; elapsed = 00:03:11 . Memory (MB): peak = 1163.629 ; gain = 915.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |rcon_LUT_blk_mem_gen_0_0     |         1|
|2     |design_1_blk_mem_gen_0_0     |         2|
|3     |gf_mul_2_LUT_blk_mem_gen_0_0 |         1|
|4     |gf_mul_3_LUT_blk_mem_gen_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_blk_mem_gen_0_0_bbox_0     |     1|
|2     |design_1_blk_mem_gen_0_0_bbox_0__2  |     1|
|3     |gf_mul_2_LUT_blk_mem_gen_0_0_bbox_1 |     1|
|4     |gf_mul_3_LUT_blk_mem_gen_0_0_bbox_2 |     1|
|5     |rcon_LUT_blk_mem_gen_0_0_bbox_3     |     1|
|6     |BUFG                                |     2|
|7     |CARRY4                              |   127|
|8     |LUT1                                |    82|
|9     |LUT2                                |   371|
|10    |LUT3                                |  2731|
|11    |LUT4                                |   381|
|12    |LUT5                                |  1857|
|13    |LUT6                                | 10319|
|14    |MUXF7                               |  2897|
|15    |MUXF8                               |   784|
|16    |FDRE                                |  5875|
|17    |LD                                  |     9|
|18    |IBUF                                |     9|
|19    |OBUF                                |     8|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------------+------+
|      |Instance                     |Module                      |Cells |
+------+-----------------------------+----------------------------+------+
|1     |top                          |                            | 25492|
|2     |  encryptor                  |AES_Encryption              | 24897|
|3     |    add_round_key_module     |add_round_key               |   263|
|4     |    key_expansion_module     |key_expansion               | 22360|
|5     |      rcon_LUT               |rcon_LUT_wrapper            |    24|
|6     |        rcon_LUT_i           |rcon_LUT                    |     8|
|7     |      sbox_LUT               |design_1_wrapper__xdcDup__1 |    32|
|8     |        design_1_i           |design_1__xdcDup__1         |     8|
|9     |    mix_cols_module          |mix_cols                    |   758|
|10    |      gf_mul_2_LUT_component |gf_mul_2_LUT_wrapper        |     8|
|11    |        gf_mul_2_LUT_i       |gf_mul_2_LUT                |     8|
|12    |      gf_mul_3_LUT_component |gf_mul_3_LUT_wrapper        |     8|
|13    |        gf_mul_3_LUT_i       |gf_mul_3_LUT                |     8|
|14    |    shift_rows_module        |shift_rows                  |   264|
|15    |    sub_bytes_module         |sub_bytes                   |   232|
|16    |      sbox_LUT               |design_1_wrapper            |     8|
|17    |        design_1_i           |design_1                    |     8|
+------+-----------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:44 ; elapsed = 00:03:11 . Memory (MB): peak = 1163.629 ; gain = 915.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:03:06 . Memory (MB): peak = 1163.629 ; gain = 516.387
Synthesis Optimization Complete : Time (s): cpu = 00:02:44 ; elapsed = 00:03:19 . Memory (MB): peak = 1163.629 ; gain = 915.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3826 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Encryption_IO_Wrapper' is not ideal for floorplanning, since the cellview 'key_expansion' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
345 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:49 ; elapsed = 00:03:30 . Memory (MB): peak = 1163.629 ; gain = 927.133
INFO: [Common 17-1381] The checkpoint 'C:/Users/OmerFarukPC/Desktop/Ders/vivado_projects/AES_TEST_1/AES_TEST_1.runs/synth_1/Encryption_IO_Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Encryption_IO_Wrapper_utilization_synth.rpt -pb Encryption_IO_Wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1163.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 04:21:25 2018...
