package require openlane
set script_dir [file dirname [file normalize [info script]]]

prep -design $script_dir -tag user_project_wrapper -overwrite
set save_path $script_dir/../..	

run_synthesis
init_floorplan
add_macro_placement mprj.brqrv_top.mem.Gen_dccm_enable.dccm.mem_bank\[0\].dccm.sram 150 150 N
add_macro_placement mprj.brqrv_top.mem.Gen_dccm_enable.dccm.mem_bank\[1\].dccm.sram 775 150 N
add_macro_placement mprj.brqrv_top.mem.Gen_dccm_enable.dccm.mem_bank\[2\].dccm.sram 1400 150 N
add_macro_placement mprj.brqrv_top.mem.Gen_dccm_enable.dccm.mem_bank\[3\].dccm.sram 2650 150 N

add_macro_placement mprj.brqrv_top.mem.iccm.iccm.mem_bank\[0\].iccm.sram 150 2975 N
add_macro_placement mprj.brqrv_top.mem.iccm.iccm.mem_bank\[1\].iccm.sram 775 2975 N
add_macro_placement mprj.brqrv_top.mem.iccm.iccm.mem_bank\[2\].iccm.sram 1400 2975 N
add_macro_placement mprj.brqrv_top.mem.iccm.iccm.mem_bank\[3\].iccm.sram 2650 2975 N

manual_macro_placement f

place_io_ol
tap_decap_or
run_power_grid_generation
set ::env(YOSYS_REWRITE_VERILOG) 1
global_placement_or
detailed_placement_or
run_cts
run_routing
write_powered_verilog -power vccd1 -ground vssd1
set_netlist $::env(lvs_result_file_tag).powered.v
run_magic
run_magic_drc
run_magic_spice_export

save_views 	-lef_path $::env(magic_result_file_tag).lef \
		-def_path $::env(tritonRoute_result_file_tag).def \
		-gds_path $::env(magic_result_file_tag).gds \
		-mag_path $::env(magic_result_file_tag).mag \
		-maglef_path $::env(magic_result_file_tag).lef.mag \
		-spice_path $::env(magic_result_file_tag).spice \
		-verilog_path $::env(CURRENT_NETLIST)\
	        -save_path $save_path \
                -tag $::env(RUN_TAG)	
	
run_lvs
run_antenna_check
calc_total_runtime
generate_final_summary_report
puts_success "Flow Completed Without Fatal Errors."


