<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_ll_pwr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__ll__pwr_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32l4xx_ll_pwr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of PWR LL module.  
<a href="#details">More...</a></p>

<p><a href="stm32l4xx__ll__pwr_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga77ef1df38edbf007db4383177666ffdf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga77ef1df38edbf007db4383177666ffdf">LL_PWR_EnableLowPowerRunMode</a> (void)</td></tr>
<tr class="memdesc:ga77ef1df38edbf007db4383177666ffdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch the regulator from main mode to low-power mode @rmtoll CR1 LPR LL_PWR_EnableLowPowerRunMode.  <a href="group__PWR__LL__EF__Configuration.html#ga77ef1df38edbf007db4383177666ffdf">More...</a><br /></td></tr>
<tr class="separator:ga77ef1df38edbf007db4383177666ffdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c372d7b8faee3a6e9fafe1bacc828c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaa7c372d7b8faee3a6e9fafe1bacc828c">LL_PWR_DisableLowPowerRunMode</a> (void)</td></tr>
<tr class="memdesc:gaa7c372d7b8faee3a6e9fafe1bacc828c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch the regulator from low-power mode to main mode @rmtoll CR1 LPR LL_PWR_DisableLowPowerRunMode.  <a href="group__PWR__LL__EF__Configuration.html#gaa7c372d7b8faee3a6e9fafe1bacc828c">More...</a><br /></td></tr>
<tr class="separator:gaa7c372d7b8faee3a6e9fafe1bacc828c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb59a12d86f8ef69557e229410542e06"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gadb59a12d86f8ef69557e229410542e06">LL_PWR_EnterLowPowerRunMode</a> (void)</td></tr>
<tr class="memdesc:gadb59a12d86f8ef69557e229410542e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch from run main mode to run low-power mode. @rmtoll CR1 LPR LL_PWR_EnterLowPowerRunMode.  <a href="group__PWR__LL__EF__Configuration.html#gadb59a12d86f8ef69557e229410542e06">More...</a><br /></td></tr>
<tr class="separator:gadb59a12d86f8ef69557e229410542e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d134b012842ed9b3b45685fd6bb8d33"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga1d134b012842ed9b3b45685fd6bb8d33">LL_PWR_ExitLowPowerRunMode</a> (void)</td></tr>
<tr class="memdesc:ga1d134b012842ed9b3b45685fd6bb8d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch from run main mode to low-power mode. @rmtoll CR1 LPR LL_PWR_ExitLowPowerRunMode.  <a href="group__PWR__LL__EF__Configuration.html#ga1d134b012842ed9b3b45685fd6bb8d33">More...</a><br /></td></tr>
<tr class="separator:ga1d134b012842ed9b3b45685fd6bb8d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b63190fddfea9dd2b1f0d3cc5eeb4f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaf5b63190fddfea9dd2b1f0d3cc5eeb4f">LL_PWR_IsEnabledLowPowerRunMode</a> (void)</td></tr>
<tr class="memdesc:gaf5b63190fddfea9dd2b1f0d3cc5eeb4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the regulator is in low-power mode @rmtoll CR1 LPR LL_PWR_IsEnabledLowPowerRunMode.  <a href="group__PWR__LL__EF__Configuration.html#gaf5b63190fddfea9dd2b1f0d3cc5eeb4f">More...</a><br /></td></tr>
<tr class="separator:gaf5b63190fddfea9dd2b1f0d3cc5eeb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca167d25e86bcf02ff8ebfa0dfa36f8d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaca167d25e86bcf02ff8ebfa0dfa36f8d">LL_PWR_SetRegulVoltageScaling</a> (uint32_t VoltageScaling)</td></tr>
<tr class="memdesc:gaca167d25e86bcf02ff8ebfa0dfa36f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the main internal regulator output voltage.  <a href="group__PWR__LL__EF__Configuration.html#gaca167d25e86bcf02ff8ebfa0dfa36f8d">More...</a><br /></td></tr>
<tr class="separator:gaca167d25e86bcf02ff8ebfa0dfa36f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ed844d4f691c88a1102453331ce470"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga36ed844d4f691c88a1102453331ce470">LL_PWR_GetRegulVoltageScaling</a> (void)</td></tr>
<tr class="memdesc:ga36ed844d4f691c88a1102453331ce470"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the main internal regulator output voltage @rmtoll CR1 VOS LL_PWR_GetRegulVoltageScaling.  <a href="group__PWR__LL__EF__Configuration.html#ga36ed844d4f691c88a1102453331ce470">More...</a><br /></td></tr>
<tr class="separator:ga36ed844d4f691c88a1102453331ce470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50c278970bb30410ed676bebdee3eca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gad50c278970bb30410ed676bebdee3eca">LL_PWR_EnableRange1BoostMode</a> (void)</td></tr>
<tr class="memdesc:gad50c278970bb30410ed676bebdee3eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable main regulator voltage range 1 boost mode @rmtoll CR5 R1MODE LL_PWR_EnableRange1BoostMode.  <a href="group__PWR__LL__EF__Configuration.html#gad50c278970bb30410ed676bebdee3eca">More...</a><br /></td></tr>
<tr class="separator:gad50c278970bb30410ed676bebdee3eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9898281ad1cd35e7182cb0755cae069c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga9898281ad1cd35e7182cb0755cae069c">LL_PWR_DisableRange1BoostMode</a> (void)</td></tr>
<tr class="memdesc:ga9898281ad1cd35e7182cb0755cae069c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable main regulator voltage range 1 boost mode @rmtoll CR5 R1MODE LL_PWR_DisableRange1BoostMode.  <a href="group__PWR__LL__EF__Configuration.html#ga9898281ad1cd35e7182cb0755cae069c">More...</a><br /></td></tr>
<tr class="separator:ga9898281ad1cd35e7182cb0755cae069c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784e3c82bb7c35e6d63bd625bb322c4b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga784e3c82bb7c35e6d63bd625bb322c4b">LL_PWR_IsEnabledRange1BoostMode</a> (void)</td></tr>
<tr class="memdesc:ga784e3c82bb7c35e6d63bd625bb322c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the main regulator voltage range 1 boost mode is enabled @rmtoll CR5 R1MODE LL_PWR_IsEnabledRange1BoostMode.  <a href="group__PWR__LL__EF__Configuration.html#ga784e3c82bb7c35e6d63bd625bb322c4b">More...</a><br /></td></tr>
<tr class="separator:ga784e3c82bb7c35e6d63bd625bb322c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cbf3eda55b076a29311084b030ff04"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga86cbf3eda55b076a29311084b030ff04">LL_PWR_EnableBkUpAccess</a> (void)</td></tr>
<tr class="memdesc:ga86cbf3eda55b076a29311084b030ff04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to the backup domain @rmtoll CR1 DBP LL_PWR_EnableBkUpAccess.  <a href="group__PWR__LL__EF__Configuration.html#ga86cbf3eda55b076a29311084b030ff04">More...</a><br /></td></tr>
<tr class="separator:ga86cbf3eda55b076a29311084b030ff04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511c064ce14b997ef8621c6cd9045a1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga511c064ce14b997ef8621c6cd9045a1c">LL_PWR_DisableBkUpAccess</a> (void)</td></tr>
<tr class="memdesc:ga511c064ce14b997ef8621c6cd9045a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable access to the backup domain @rmtoll CR1 DBP LL_PWR_DisableBkUpAccess.  <a href="group__PWR__LL__EF__Configuration.html#ga511c064ce14b997ef8621c6cd9045a1c">More...</a><br /></td></tr>
<tr class="separator:ga511c064ce14b997ef8621c6cd9045a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e8ac53f8820ae7669e737eb217cbf6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga19e8ac53f8820ae7669e737eb217cbf6">LL_PWR_IsEnabledBkUpAccess</a> (void)</td></tr>
<tr class="memdesc:ga19e8ac53f8820ae7669e737eb217cbf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the backup domain is enabled @rmtoll CR1 DBP LL_PWR_IsEnabledBkUpAccess.  <a href="group__PWR__LL__EF__Configuration.html#ga19e8ac53f8820ae7669e737eb217cbf6">More...</a><br /></td></tr>
<tr class="separator:ga19e8ac53f8820ae7669e737eb217cbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86638c3902d54837c3321e8412636d6c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga86638c3902d54837c3321e8412636d6c">LL_PWR_SetPowerMode</a> (uint32_t LowPowerMode)</td></tr>
<tr class="memdesc:ga86638c3902d54837c3321e8412636d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Low-Power mode @rmtoll CR1 LPMS LL_PWR_SetPowerMode.  <a href="group__PWR__LL__EF__Configuration.html#ga86638c3902d54837c3321e8412636d6c">More...</a><br /></td></tr>
<tr class="separator:ga86638c3902d54837c3321e8412636d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478e1dcd1e211b76c8e849843ae880b3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga478e1dcd1e211b76c8e849843ae880b3">LL_PWR_GetPowerMode</a> (void)</td></tr>
<tr class="memdesc:ga478e1dcd1e211b76c8e849843ae880b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Low-Power mode @rmtoll CR1 LPMS LL_PWR_GetPowerMode.  <a href="group__PWR__LL__EF__Configuration.html#ga478e1dcd1e211b76c8e849843ae880b3">More...</a><br /></td></tr>
<tr class="separator:ga478e1dcd1e211b76c8e849843ae880b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2117e61ee5d973e5db31504ef7c6403"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gae2117e61ee5d973e5db31504ef7c6403">LL_PWR_EnableSRAM3Retention</a> (void)</td></tr>
<tr class="memdesc:gae2117e61ee5d973e5db31504ef7c6403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SRAM3 content retention in Stop mode @rmtoll CR1 RRSTP LL_PWR_EnableSRAM3Retention.  <a href="group__PWR__LL__EF__Configuration.html#gae2117e61ee5d973e5db31504ef7c6403">More...</a><br /></td></tr>
<tr class="separator:gae2117e61ee5d973e5db31504ef7c6403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac830b54301f16e10141b1f38e09f1c22"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gac830b54301f16e10141b1f38e09f1c22">LL_PWR_DisableSRAM3Retention</a> (void)</td></tr>
<tr class="memdesc:gac830b54301f16e10141b1f38e09f1c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SRAM3 content retention in Stop mode @rmtoll CR1 RRSTP LL_PWR_DisableSRAM3Retention.  <a href="group__PWR__LL__EF__Configuration.html#gac830b54301f16e10141b1f38e09f1c22">More...</a><br /></td></tr>
<tr class="separator:gac830b54301f16e10141b1f38e09f1c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0fed62f82af30d6320a6350c619ca5f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaf0fed62f82af30d6320a6350c619ca5f">LL_PWR_IsEnabledSRAM3Retention</a> (void)</td></tr>
<tr class="memdesc:gaf0fed62f82af30d6320a6350c619ca5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SRAM3 content retention in Stop mode is enabled @rmtoll CR1 RRSTP LL_PWR_IsEnabledSRAM3Retention.  <a href="group__PWR__LL__EF__Configuration.html#gaf0fed62f82af30d6320a6350c619ca5f">More...</a><br /></td></tr>
<tr class="separator:gaf0fed62f82af30d6320a6350c619ca5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126358f2e00fa43c1e8971a34462a111"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga126358f2e00fa43c1e8971a34462a111">LL_PWR_EnableDSIPinsPDActivation</a> (void)</td></tr>
<tr class="memdesc:ga126358f2e00fa43c1e8971a34462a111"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pull-down activation on DSI pins @rmtoll CR3 DSIPDEN LL_PWR_EnableDSIPinsPDActivation.  <a href="group__PWR__LL__EF__Configuration.html#ga126358f2e00fa43c1e8971a34462a111">More...</a><br /></td></tr>
<tr class="separator:ga126358f2e00fa43c1e8971a34462a111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c3bec897d69e9e63a81889fc4dc912"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga22c3bec897d69e9e63a81889fc4dc912">LL_PWR_DisableDSIPinsPDActivation</a> (void)</td></tr>
<tr class="memdesc:ga22c3bec897d69e9e63a81889fc4dc912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable pull-down activation on DSI pins @rmtoll CR3 DSIPDEN LL_PWR_DisableDSIPinsPDActivation.  <a href="group__PWR__LL__EF__Configuration.html#ga22c3bec897d69e9e63a81889fc4dc912">More...</a><br /></td></tr>
<tr class="separator:ga22c3bec897d69e9e63a81889fc4dc912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae474bc98531364773d706a3a5de1a405"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gae474bc98531364773d706a3a5de1a405">LL_PWR_IsEnabledDSIPinsPDActivation</a> (void)</td></tr>
<tr class="memdesc:gae474bc98531364773d706a3a5de1a405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if pull-down activation on DSI pins is enabled @rmtoll CR3 DSIPDEN LL_PWR_IsEnabledDSIPinsPDActivation.  <a href="group__PWR__LL__EF__Configuration.html#gae474bc98531364773d706a3a5de1a405">More...</a><br /></td></tr>
<tr class="separator:gae474bc98531364773d706a3a5de1a405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584bf3f3921946f21cdc89115335135f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga584bf3f3921946f21cdc89115335135f">LL_PWR_EnableVddUSB</a> (void)</td></tr>
<tr class="memdesc:ga584bf3f3921946f21cdc89115335135f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable VDDUSB supply @rmtoll CR2 USV LL_PWR_EnableVddUSB.  <a href="group__PWR__LL__EF__Configuration.html#ga584bf3f3921946f21cdc89115335135f">More...</a><br /></td></tr>
<tr class="separator:ga584bf3f3921946f21cdc89115335135f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf5be68cb2ae26c365fcb24502d1c22"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaaaf5be68cb2ae26c365fcb24502d1c22">LL_PWR_DisableVddUSB</a> (void)</td></tr>
<tr class="memdesc:gaaaf5be68cb2ae26c365fcb24502d1c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable VDDUSB supply @rmtoll CR2 USV LL_PWR_DisableVddUSB.  <a href="group__PWR__LL__EF__Configuration.html#gaaaf5be68cb2ae26c365fcb24502d1c22">More...</a><br /></td></tr>
<tr class="separator:gaaaf5be68cb2ae26c365fcb24502d1c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76fd5dfe53067593013db1854d98a388"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga76fd5dfe53067593013db1854d98a388">LL_PWR_IsEnabledVddUSB</a> (void)</td></tr>
<tr class="memdesc:ga76fd5dfe53067593013db1854d98a388"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if VDDUSB supply is enabled @rmtoll CR2 USV LL_PWR_IsEnabledVddUSB.  <a href="group__PWR__LL__EF__Configuration.html#ga76fd5dfe53067593013db1854d98a388">More...</a><br /></td></tr>
<tr class="separator:ga76fd5dfe53067593013db1854d98a388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba510208e5025dc173b846f952e0ecb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaba510208e5025dc173b846f952e0ecb9">LL_PWR_EnableVddIO2</a> (void)</td></tr>
<tr class="memdesc:gaba510208e5025dc173b846f952e0ecb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable VDDIO2 supply @rmtoll CR2 IOSV LL_PWR_EnableVddIO2.  <a href="group__PWR__LL__EF__Configuration.html#gaba510208e5025dc173b846f952e0ecb9">More...</a><br /></td></tr>
<tr class="separator:gaba510208e5025dc173b846f952e0ecb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05dd3c8b263728feab2fbcba8e861e02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga05dd3c8b263728feab2fbcba8e861e02">LL_PWR_DisableVddIO2</a> (void)</td></tr>
<tr class="memdesc:ga05dd3c8b263728feab2fbcba8e861e02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable VDDIO2 supply @rmtoll CR2 IOSV LL_PWR_DisableVddIO2.  <a href="group__PWR__LL__EF__Configuration.html#ga05dd3c8b263728feab2fbcba8e861e02">More...</a><br /></td></tr>
<tr class="separator:ga05dd3c8b263728feab2fbcba8e861e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae723ca8e7751fc620ade0e7cc8e22e43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gae723ca8e7751fc620ade0e7cc8e22e43">LL_PWR_IsEnabledVddIO2</a> (void)</td></tr>
<tr class="memdesc:gae723ca8e7751fc620ade0e7cc8e22e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if VDDIO2 supply is enabled @rmtoll CR2 IOSV LL_PWR_IsEnabledVddIO2.  <a href="group__PWR__LL__EF__Configuration.html#gae723ca8e7751fc620ade0e7cc8e22e43">More...</a><br /></td></tr>
<tr class="separator:gae723ca8e7751fc620ade0e7cc8e22e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06220b8793ea656d6c14f0ed247ac994"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga06220b8793ea656d6c14f0ed247ac994">LL_PWR_EnablePVM</a> (uint32_t PeriphVoltage)</td></tr>
<tr class="memdesc:ga06220b8793ea656d6c14f0ed247ac994"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Power Voltage Monitoring on a peripheral @rmtoll CR2 PVME1 LL_PWR_EnablePVM<br  />
 CR2 PVME2 LL_PWR_EnablePVM<br  />
 CR2 PVME3 LL_PWR_EnablePVM<br  />
 CR2 PVME4 LL_PWR_EnablePVM.  <a href="group__PWR__LL__EF__Configuration.html#ga06220b8793ea656d6c14f0ed247ac994">More...</a><br /></td></tr>
<tr class="separator:ga06220b8793ea656d6c14f0ed247ac994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e40a8c4e4d20839585437a27809786"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gac9e40a8c4e4d20839585437a27809786">LL_PWR_DisablePVM</a> (uint32_t PeriphVoltage)</td></tr>
<tr class="memdesc:gac9e40a8c4e4d20839585437a27809786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the Power Voltage Monitoring on a peripheral @rmtoll CR2 PVME1 LL_PWR_DisablePVM<br  />
 CR2 PVME2 LL_PWR_DisablePVM<br  />
 CR2 PVME3 LL_PWR_DisablePVM<br  />
 CR2 PVME4 LL_PWR_DisablePVM.  <a href="group__PWR__LL__EF__Configuration.html#gac9e40a8c4e4d20839585437a27809786">More...</a><br /></td></tr>
<tr class="separator:gac9e40a8c4e4d20839585437a27809786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9735773a7c8198455e0ce62d15814218"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga9735773a7c8198455e0ce62d15814218">LL_PWR_IsEnabledPVM</a> (uint32_t PeriphVoltage)</td></tr>
<tr class="memdesc:ga9735773a7c8198455e0ce62d15814218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Power Voltage Monitoring is enabled on a peripheral @rmtoll CR2 PVME1 LL_PWR_IsEnabledPVM<br  />
 CR2 PVME2 LL_PWR_IsEnabledPVM<br  />
 CR2 PVME3 LL_PWR_IsEnabledPVM<br  />
 CR2 PVME4 LL_PWR_IsEnabledPVM.  <a href="group__PWR__LL__EF__Configuration.html#ga9735773a7c8198455e0ce62d15814218">More...</a><br /></td></tr>
<tr class="separator:ga9735773a7c8198455e0ce62d15814218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df6ed95e52f0004ad63cd3c30a8a7a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga0df6ed95e52f0004ad63cd3c30a8a7a5">LL_PWR_SetPVDLevel</a> (uint32_t PVDLevel)</td></tr>
<tr class="memdesc:ga0df6ed95e52f0004ad63cd3c30a8a7a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the voltage threshold detected by the Power Voltage Detector @rmtoll CR2 PLS LL_PWR_SetPVDLevel.  <a href="group__PWR__LL__EF__Configuration.html#ga0df6ed95e52f0004ad63cd3c30a8a7a5">More...</a><br /></td></tr>
<tr class="separator:ga0df6ed95e52f0004ad63cd3c30a8a7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8348e4afbe6436ee5d7bfdee8dd39c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaa8348e4afbe6436ee5d7bfdee8dd39c8">LL_PWR_GetPVDLevel</a> (void)</td></tr>
<tr class="memdesc:gaa8348e4afbe6436ee5d7bfdee8dd39c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the voltage threshold detection @rmtoll CR2 PLS LL_PWR_GetPVDLevel.  <a href="group__PWR__LL__EF__Configuration.html#gaa8348e4afbe6436ee5d7bfdee8dd39c8">More...</a><br /></td></tr>
<tr class="separator:gaa8348e4afbe6436ee5d7bfdee8dd39c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43379adf0201ef24f173044ba733179e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga43379adf0201ef24f173044ba733179e">LL_PWR_EnablePVD</a> (void)</td></tr>
<tr class="memdesc:ga43379adf0201ef24f173044ba733179e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Power Voltage Detector @rmtoll CR2 PVDE LL_PWR_EnablePVD.  <a href="group__PWR__LL__EF__Configuration.html#ga43379adf0201ef24f173044ba733179e">More...</a><br /></td></tr>
<tr class="separator:ga43379adf0201ef24f173044ba733179e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9e6b5ef1494035bd8063eb0fa418d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga7ab9e6b5ef1494035bd8063eb0fa418d">LL_PWR_DisablePVD</a> (void)</td></tr>
<tr class="memdesc:ga7ab9e6b5ef1494035bd8063eb0fa418d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Power Voltage Detector @rmtoll CR2 PVDE LL_PWR_DisablePVD.  <a href="group__PWR__LL__EF__Configuration.html#ga7ab9e6b5ef1494035bd8063eb0fa418d">More...</a><br /></td></tr>
<tr class="separator:ga7ab9e6b5ef1494035bd8063eb0fa418d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b334c62331b206689d9e800152b455"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gae9b334c62331b206689d9e800152b455">LL_PWR_IsEnabledPVD</a> (void)</td></tr>
<tr class="memdesc:gae9b334c62331b206689d9e800152b455"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Power Voltage Detector is enabled @rmtoll CR2 PVDE LL_PWR_IsEnabledPVD.  <a href="group__PWR__LL__EF__Configuration.html#gae9b334c62331b206689d9e800152b455">More...</a><br /></td></tr>
<tr class="separator:gae9b334c62331b206689d9e800152b455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88695408f41d0afe13b3e43e636551dd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga88695408f41d0afe13b3e43e636551dd">LL_PWR_EnableInternWU</a> (void)</td></tr>
<tr class="memdesc:ga88695408f41d0afe13b3e43e636551dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Internal Wake-up line @rmtoll CR3 EIWF LL_PWR_EnableInternWU.  <a href="group__PWR__LL__EF__Configuration.html#ga88695408f41d0afe13b3e43e636551dd">More...</a><br /></td></tr>
<tr class="separator:ga88695408f41d0afe13b3e43e636551dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e9949ecdde85ff82a527acdb3ebd7c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gad4e9949ecdde85ff82a527acdb3ebd7c">LL_PWR_DisableInternWU</a> (void)</td></tr>
<tr class="memdesc:gad4e9949ecdde85ff82a527acdb3ebd7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Internal Wake-up line @rmtoll CR3 EIWF LL_PWR_DisableInternWU.  <a href="group__PWR__LL__EF__Configuration.html#gad4e9949ecdde85ff82a527acdb3ebd7c">More...</a><br /></td></tr>
<tr class="separator:gad4e9949ecdde85ff82a527acdb3ebd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0b068753625581764a9ab95c926e9d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga1d0b068753625581764a9ab95c926e9d">LL_PWR_IsEnabledInternWU</a> (void)</td></tr>
<tr class="memdesc:ga1d0b068753625581764a9ab95c926e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Internal Wake-up line is enabled @rmtoll CR3 EIWF LL_PWR_IsEnabledInternWU.  <a href="group__PWR__LL__EF__Configuration.html#ga1d0b068753625581764a9ab95c926e9d">More...</a><br /></td></tr>
<tr class="separator:ga1d0b068753625581764a9ab95c926e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62466c6d07451c5c2e423fa3d299b665"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga62466c6d07451c5c2e423fa3d299b665">LL_PWR_EnablePUPDCfg</a> (void)</td></tr>
<tr class="memdesc:ga62466c6d07451c5c2e423fa3d299b665"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pull-up and pull-down configuration @rmtoll CR3 APC LL_PWR_EnablePUPDCfg.  <a href="group__PWR__LL__EF__Configuration.html#ga62466c6d07451c5c2e423fa3d299b665">More...</a><br /></td></tr>
<tr class="separator:ga62466c6d07451c5c2e423fa3d299b665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58e3fc21cc109b3f417ac999b709484"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaf58e3fc21cc109b3f417ac999b709484">LL_PWR_DisablePUPDCfg</a> (void)</td></tr>
<tr class="memdesc:gaf58e3fc21cc109b3f417ac999b709484"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable pull-up and pull-down configuration @rmtoll CR3 APC LL_PWR_DisablePUPDCfg.  <a href="group__PWR__LL__EF__Configuration.html#gaf58e3fc21cc109b3f417ac999b709484">More...</a><br /></td></tr>
<tr class="separator:gaf58e3fc21cc109b3f417ac999b709484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27283115d9d4362949de9a68ac81fce8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga27283115d9d4362949de9a68ac81fce8">LL_PWR_IsEnabledPUPDCfg</a> (void)</td></tr>
<tr class="memdesc:ga27283115d9d4362949de9a68ac81fce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if pull-up and pull-down configuration is enabled @rmtoll CR3 APC LL_PWR_IsEnabledPUPDCfg.  <a href="group__PWR__LL__EF__Configuration.html#ga27283115d9d4362949de9a68ac81fce8">More...</a><br /></td></tr>
<tr class="separator:ga27283115d9d4362949de9a68ac81fce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f42c925bd7090a6859bf62f52977983"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga4f42c925bd7090a6859bf62f52977983">LL_PWR_EnableDSIPullDown</a> (void)</td></tr>
<tr class="memdesc:ga4f42c925bd7090a6859bf62f52977983"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pull-down activation on DSI pins @rmtoll CR3 DSIPDEN LL_PWR_EnableDSIPullDown.  <a href="group__PWR__LL__EF__Configuration.html#ga4f42c925bd7090a6859bf62f52977983">More...</a><br /></td></tr>
<tr class="separator:ga4f42c925bd7090a6859bf62f52977983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d11041dc5af54ca0f0df1baeabc9bbc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga4d11041dc5af54ca0f0df1baeabc9bbc">LL_PWR_DisableDSIPullDown</a> (void)</td></tr>
<tr class="memdesc:ga4d11041dc5af54ca0f0df1baeabc9bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable pull-down activation on DSI pins @rmtoll CR3 DSIPDEN LL_PWR_DisableDSIPullDown.  <a href="group__PWR__LL__EF__Configuration.html#ga4d11041dc5af54ca0f0df1baeabc9bbc">More...</a><br /></td></tr>
<tr class="separator:ga4d11041dc5af54ca0f0df1baeabc9bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657e6dc8fe7960e07fe3695ac9fc1089"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga657e6dc8fe7960e07fe3695ac9fc1089">LL_PWR_IsEnabledDSIPullDown</a> (void)</td></tr>
<tr class="memdesc:ga657e6dc8fe7960e07fe3695ac9fc1089"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if pull-down activation on DSI pins is enabled @rmtoll CR3 DSIPDEN LL_PWR_IsEnabledDSIPullDown.  <a href="group__PWR__LL__EF__Configuration.html#ga657e6dc8fe7960e07fe3695ac9fc1089">More...</a><br /></td></tr>
<tr class="separator:ga657e6dc8fe7960e07fe3695ac9fc1089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b63d02ae9393fa9692a035cc8b57dfe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga5b63d02ae9393fa9692a035cc8b57dfe">LL_PWR_EnableBORPVD_ULP</a> (void)</td></tr>
<tr class="memdesc:ga5b63d02ae9393fa9692a035cc8b57dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes @rmtoll CR3 ENULP LL_PWR_EnableBORPVD_ULP.  <a href="group__PWR__LL__EF__Configuration.html#ga5b63d02ae9393fa9692a035cc8b57dfe">More...</a><br /></td></tr>
<tr class="separator:ga5b63d02ae9393fa9692a035cc8b57dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009b49e5cbd31105d3be9224f7d2feda"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga009b49e5cbd31105d3be9224f7d2feda">LL_PWR_DisableBORPVD_ULP</a> (void)</td></tr>
<tr class="memdesc:ga009b49e5cbd31105d3be9224f7d2feda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes @rmtoll CR3 ENULP LL_PWR_DisableBORPVD_ULP.  <a href="group__PWR__LL__EF__Configuration.html#ga009b49e5cbd31105d3be9224f7d2feda">More...</a><br /></td></tr>
<tr class="separator:ga009b49e5cbd31105d3be9224f7d2feda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9338d9a3a911466246769fd63dfd26ab"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga9338d9a3a911466246769fd63dfd26ab">LL_PWR_IsEnabledBORPVD_ULP</a> (void)</td></tr>
<tr class="memdesc:ga9338d9a3a911466246769fd63dfd26ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes is enabled @rmtoll CR3 ENULP LL_PWR_IsEnabledBORPVD_ULP.  <a href="group__PWR__LL__EF__Configuration.html#ga9338d9a3a911466246769fd63dfd26ab">More...</a><br /></td></tr>
<tr class="separator:ga9338d9a3a911466246769fd63dfd26ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf131343839bc7e4d8540517cdc233883"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaf131343839bc7e4d8540517cdc233883">LL_PWR_EnableSRAM2Retention</a> (void)</td></tr>
<tr class="memdesc:gaf131343839bc7e4d8540517cdc233883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SRAM2 content retention in Standby mode @rmtoll CR3 RRS LL_PWR_EnableSRAM2Retention.  <a href="group__PWR__LL__EF__Configuration.html#gaf131343839bc7e4d8540517cdc233883">More...</a><br /></td></tr>
<tr class="separator:gaf131343839bc7e4d8540517cdc233883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad0c7008985695ac16f4f0cb72817ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga3ad0c7008985695ac16f4f0cb72817ce">LL_PWR_DisableSRAM2Retention</a> (void)</td></tr>
<tr class="memdesc:ga3ad0c7008985695ac16f4f0cb72817ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SRAM2 content retention in Standby mode @rmtoll CR3 RRS LL_PWR_DisableSRAM2Retention.  <a href="group__PWR__LL__EF__Configuration.html#ga3ad0c7008985695ac16f4f0cb72817ce">More...</a><br /></td></tr>
<tr class="separator:ga3ad0c7008985695ac16f4f0cb72817ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5816a233e7328ca769529c51649ce3e5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga5816a233e7328ca769529c51649ce3e5">LL_PWR_IsEnabledSRAM2Retention</a> (void)</td></tr>
<tr class="memdesc:ga5816a233e7328ca769529c51649ce3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SRAM2 content retention in Standby mode is enabled @rmtoll CR3 RRS LL_PWR_IsEnabledSRAM2Retention.  <a href="group__PWR__LL__EF__Configuration.html#ga5816a233e7328ca769529c51649ce3e5">More...</a><br /></td></tr>
<tr class="separator:ga5816a233e7328ca769529c51649ce3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6be28dfed1944b1c8a63a443a0ddf61"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaf6be28dfed1944b1c8a63a443a0ddf61">LL_PWR_EnableWakeUpPin</a> (uint32_t WakeUpPin)</td></tr>
<tr class="memdesc:gaf6be28dfed1944b1c8a63a443a0ddf61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the WakeUp PINx functionality @rmtoll CR3 EWUP1 LL_PWR_EnableWakeUpPin<br  />
 CR3 EWUP2 LL_PWR_EnableWakeUpPin<br  />
 CR3 EWUP3 LL_PWR_EnableWakeUpPin<br  />
 CR3 EWUP4 LL_PWR_EnableWakeUpPin<br  />
 CR3 EWUP5 LL_PWR_EnableWakeUpPin<br  />
.  <a href="group__PWR__LL__EF__Configuration.html#gaf6be28dfed1944b1c8a63a443a0ddf61">More...</a><br /></td></tr>
<tr class="separator:gaf6be28dfed1944b1c8a63a443a0ddf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48cf38650334e732bf6affcf39384aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gab48cf38650334e732bf6affcf39384aa">LL_PWR_DisableWakeUpPin</a> (uint32_t WakeUpPin)</td></tr>
<tr class="memdesc:gab48cf38650334e732bf6affcf39384aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the WakeUp PINx functionality @rmtoll CR3 EWUP1 LL_PWR_DisableWakeUpPin<br  />
 CR3 EWUP2 LL_PWR_DisableWakeUpPin<br  />
 CR3 EWUP3 LL_PWR_DisableWakeUpPin<br  />
 CR3 EWUP4 LL_PWR_DisableWakeUpPin<br  />
 CR3 EWUP5 LL_PWR_DisableWakeUpPin<br  />
.  <a href="group__PWR__LL__EF__Configuration.html#gab48cf38650334e732bf6affcf39384aa">More...</a><br /></td></tr>
<tr class="separator:gab48cf38650334e732bf6affcf39384aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab626a239693b73a6f825a0ca80dc1422"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gab626a239693b73a6f825a0ca80dc1422">LL_PWR_IsEnabledWakeUpPin</a> (uint32_t WakeUpPin)</td></tr>
<tr class="memdesc:gab626a239693b73a6f825a0ca80dc1422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the WakeUp PINx functionality is enabled @rmtoll CR3 EWUP1 LL_PWR_IsEnabledWakeUpPin<br  />
 CR3 EWUP2 LL_PWR_IsEnabledWakeUpPin<br  />
 CR3 EWUP3 LL_PWR_IsEnabledWakeUpPin<br  />
 CR3 EWUP4 LL_PWR_IsEnabledWakeUpPin<br  />
 CR3 EWUP5 LL_PWR_IsEnabledWakeUpPin<br  />
.  <a href="group__PWR__LL__EF__Configuration.html#gab626a239693b73a6f825a0ca80dc1422">More...</a><br /></td></tr>
<tr class="separator:gab626a239693b73a6f825a0ca80dc1422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1983006df5b3b083ac1ca505563bd9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga3c1983006df5b3b083ac1ca505563bd9">LL_PWR_EnableExtSMPS_0V95</a> (void)</td></tr>
<tr class="memdesc:ga3c1983006df5b3b083ac1ca505563bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the CFLDO working @ 0.95V.  <a href="group__PWR__LL__EF__Configuration.html#ga3c1983006df5b3b083ac1ca505563bd9">More...</a><br /></td></tr>
<tr class="separator:ga3c1983006df5b3b083ac1ca505563bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b12f8e6e31d451fd8d001e0374e7be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga34b12f8e6e31d451fd8d001e0374e7be">LL_PWR_DisableExtSMPS_0V95</a> (void)</td></tr>
<tr class="memdesc:ga34b12f8e6e31d451fd8d001e0374e7be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the CFLDO working @ 0.95V.  <a href="group__PWR__LL__EF__Configuration.html#ga34b12f8e6e31d451fd8d001e0374e7be">More...</a><br /></td></tr>
<tr class="separator:ga34b12f8e6e31d451fd8d001e0374e7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29cd24e749fefcc08a7bc2ad2354cf39"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga29cd24e749fefcc08a7bc2ad2354cf39">LL_PWR_IsEnabledExtSMPS_0V95</a> (void)</td></tr>
<tr class="memdesc:ga29cd24e749fefcc08a7bc2ad2354cf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if CFLDO is working @ 0.95V.  <a href="group__PWR__LL__EF__Configuration.html#ga29cd24e749fefcc08a7bc2ad2354cf39">More...</a><br /></td></tr>
<tr class="separator:ga29cd24e749fefcc08a7bc2ad2354cf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966a130556110924bace2e3f284f203d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga966a130556110924bace2e3f284f203d">LL_PWR_SetBattChargResistor</a> (uint32_t Resistor)</td></tr>
<tr class="memdesc:ga966a130556110924bace2e3f284f203d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the resistor impedance @rmtoll CR4 VBRS LL_PWR_SetBattChargResistor.  <a href="group__PWR__LL__EF__Configuration.html#ga966a130556110924bace2e3f284f203d">More...</a><br /></td></tr>
<tr class="separator:ga966a130556110924bace2e3f284f203d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61091dd5e9b99dd18602d267cb85f3c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaa61091dd5e9b99dd18602d267cb85f3c">LL_PWR_GetBattChargResistor</a> (void)</td></tr>
<tr class="memdesc:gaa61091dd5e9b99dd18602d267cb85f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the resistor impedance @rmtoll CR4 VBRS LL_PWR_GetBattChargResistor.  <a href="group__PWR__LL__EF__Configuration.html#gaa61091dd5e9b99dd18602d267cb85f3c">More...</a><br /></td></tr>
<tr class="separator:gaa61091dd5e9b99dd18602d267cb85f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c021a2e2a034ba4eff83593ac14427"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaf9c021a2e2a034ba4eff83593ac14427">LL_PWR_EnableBatteryCharging</a> (void)</td></tr>
<tr class="memdesc:gaf9c021a2e2a034ba4eff83593ac14427"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable battery charging @rmtoll CR4 VBE LL_PWR_EnableBatteryCharging.  <a href="group__PWR__LL__EF__Configuration.html#gaf9c021a2e2a034ba4eff83593ac14427">More...</a><br /></td></tr>
<tr class="separator:gaf9c021a2e2a034ba4eff83593ac14427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3549940a2141f17f60b4752a610763"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga3f3549940a2141f17f60b4752a610763">LL_PWR_DisableBatteryCharging</a> (void)</td></tr>
<tr class="memdesc:ga3f3549940a2141f17f60b4752a610763"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable battery charging @rmtoll CR4 VBE LL_PWR_DisableBatteryCharging.  <a href="group__PWR__LL__EF__Configuration.html#ga3f3549940a2141f17f60b4752a610763">More...</a><br /></td></tr>
<tr class="separator:ga3f3549940a2141f17f60b4752a610763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dceeb06dca8f7b492eb2320c0167fbc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga5dceeb06dca8f7b492eb2320c0167fbc">LL_PWR_IsEnabledBatteryCharging</a> (void)</td></tr>
<tr class="memdesc:ga5dceeb06dca8f7b492eb2320c0167fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if battery charging is enabled @rmtoll CR4 VBE LL_PWR_IsEnabledBatteryCharging.  <a href="group__PWR__LL__EF__Configuration.html#ga5dceeb06dca8f7b492eb2320c0167fbc">More...</a><br /></td></tr>
<tr class="separator:ga5dceeb06dca8f7b492eb2320c0167fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f898e347b0d874537ebb25424236d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga77f898e347b0d874537ebb25424236d6">LL_PWR_SetWakeUpPinPolarityLow</a> (uint32_t WakeUpPin)</td></tr>
<tr class="memdesc:ga77f898e347b0d874537ebb25424236d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Wake-Up pin polarity low for the event detection @rmtoll CR4 WP1 LL_PWR_SetWakeUpPinPolarityLow<br  />
 CR4 WP2 LL_PWR_SetWakeUpPinPolarityLow<br  />
 CR4 WP3 LL_PWR_SetWakeUpPinPolarityLow<br  />
 CR4 WP4 LL_PWR_SetWakeUpPinPolarityLow<br  />
 CR4 WP5 LL_PWR_SetWakeUpPinPolarityLow.  <a href="group__PWR__LL__EF__Configuration.html#ga77f898e347b0d874537ebb25424236d6">More...</a><br /></td></tr>
<tr class="separator:ga77f898e347b0d874537ebb25424236d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64585ac08c60a620a7db52343b294495"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga64585ac08c60a620a7db52343b294495">LL_PWR_SetWakeUpPinPolarityHigh</a> (uint32_t WakeUpPin)</td></tr>
<tr class="memdesc:ga64585ac08c60a620a7db52343b294495"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Wake-Up pin polarity high for the event detection @rmtoll CR4 WP1 LL_PWR_SetWakeUpPinPolarityHigh<br  />
 CR4 WP2 LL_PWR_SetWakeUpPinPolarityHigh<br  />
 CR4 WP3 LL_PWR_SetWakeUpPinPolarityHigh<br  />
 CR4 WP4 LL_PWR_SetWakeUpPinPolarityHigh<br  />
 CR4 WP5 LL_PWR_SetWakeUpPinPolarityHigh.  <a href="group__PWR__LL__EF__Configuration.html#ga64585ac08c60a620a7db52343b294495">More...</a><br /></td></tr>
<tr class="separator:ga64585ac08c60a620a7db52343b294495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb769a713a06b0783cd0d16ebbb5623"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaceb769a713a06b0783cd0d16ebbb5623">LL_PWR_IsWakeUpPinPolarityLow</a> (uint32_t WakeUpPin)</td></tr>
<tr class="memdesc:gaceb769a713a06b0783cd0d16ebbb5623"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Wake-Up pin polarity for the event detection @rmtoll CR4 WP1 LL_PWR_IsWakeUpPinPolarityLow<br  />
 CR4 WP2 LL_PWR_IsWakeUpPinPolarityLow<br  />
 CR4 WP3 LL_PWR_IsWakeUpPinPolarityLow<br  />
 CR4 WP4 LL_PWR_IsWakeUpPinPolarityLow<br  />
 CR4 WP5 LL_PWR_IsWakeUpPinPolarityLow.  <a href="group__PWR__LL__EF__Configuration.html#gaceb769a713a06b0783cd0d16ebbb5623">More...</a><br /></td></tr>
<tr class="separator:gaceb769a713a06b0783cd0d16ebbb5623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b55a5b259cbd6ff30bce2e309815874"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga3b55a5b259cbd6ff30bce2e309815874">LL_PWR_EnableGPIOPullUp</a> (uint32_t GPIO, uint32_t GPIONumber)</td></tr>
<tr class="memdesc:ga3b55a5b259cbd6ff30bce2e309815874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable GPIO pull-up state in Standby and Shutdown modes @rmtoll PUCRA PU0-15 LL_PWR_EnableGPIOPullUp<br  />
 PUCRB PU0-15 LL_PWR_EnableGPIOPullUp<br  />
 PUCRC PU0-15 LL_PWR_EnableGPIOPullUp<br  />
 PUCRD PU0-15 LL_PWR_EnableGPIOPullUp<br  />
 PUCRE PU0-15 LL_PWR_EnableGPIOPullUp<br  />
 PUCRF PU0-15 LL_PWR_EnableGPIOPullUp<br  />
 PUCRG PU0-15 LL_PWR_EnableGPIOPullUp<br  />
 PUCRH PU0-15 LL_PWR_EnableGPIOPullUp<br  />
 PUCRI PU0-11 LL_PWR_EnableGPIOPullUp.  <a href="group__PWR__LL__EF__Configuration.html#ga3b55a5b259cbd6ff30bce2e309815874">More...</a><br /></td></tr>
<tr class="separator:ga3b55a5b259cbd6ff30bce2e309815874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd6bfa7085382943301ab2c3b12f749"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaabd6bfa7085382943301ab2c3b12f749">LL_PWR_DisableGPIOPullUp</a> (uint32_t GPIO, uint32_t GPIONumber)</td></tr>
<tr class="memdesc:gaabd6bfa7085382943301ab2c3b12f749"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable GPIO pull-up state in Standby and Shutdown modes @rmtoll PUCRA PU0-15 LL_PWR_DisableGPIOPullUp<br  />
 PUCRB PU0-15 LL_PWR_DisableGPIOPullUp<br  />
 PUCRC PU0-15 LL_PWR_DisableGPIOPullUp<br  />
 PUCRD PU0-15 LL_PWR_DisableGPIOPullUp<br  />
 PUCRE PU0-15 LL_PWR_DisableGPIOPullUp<br  />
 PUCRF PU0-15 LL_PWR_DisableGPIOPullUp<br  />
 PUCRG PU0-15 LL_PWR_DisableGPIOPullUp<br  />
 PUCRH PU0-15 LL_PWR_DisableGPIOPullUp<br  />
 PUCRI PU0-11 LL_PWR_DisableGPIOPullUp.  <a href="group__PWR__LL__EF__Configuration.html#gaabd6bfa7085382943301ab2c3b12f749">More...</a><br /></td></tr>
<tr class="separator:gaabd6bfa7085382943301ab2c3b12f749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cf4c8c0cb132799a65aeb360de6249"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gaa9cf4c8c0cb132799a65aeb360de6249">LL_PWR_IsEnabledGPIOPullUp</a> (uint32_t GPIO, uint32_t GPIONumber)</td></tr>
<tr class="memdesc:gaa9cf4c8c0cb132799a65aeb360de6249"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if GPIO pull-up state is enabled @rmtoll PUCRA PU0-15 LL_PWR_IsEnabledGPIOPullUp<br  />
 PUCRB PU0-15 LL_PWR_IsEnabledGPIOPullUp<br  />
 PUCRC PU0-15 LL_PWR_IsEnabledGPIOPullUp<br  />
 PUCRD PU0-15 LL_PWR_IsEnabledGPIOPullUp<br  />
 PUCRE PU0-15 LL_PWR_IsEnabledGPIOPullUp<br  />
 PUCRF PU0-15 LL_PWR_IsEnabledGPIOPullUp<br  />
 PUCRG PU0-15 LL_PWR_IsEnabledGPIOPullUp<br  />
 PUCRH PU0-15 LL_PWR_IsEnabledGPIOPullUp<br  />
 PUCRI PU0-11 LL_PWR_IsEnabledGPIOPullUp.  <a href="group__PWR__LL__EF__Configuration.html#gaa9cf4c8c0cb132799a65aeb360de6249">More...</a><br /></td></tr>
<tr class="separator:gaa9cf4c8c0cb132799a65aeb360de6249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b357d1eb33e57891faca07186041ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga01b357d1eb33e57891faca07186041ad">LL_PWR_EnableGPIOPullDown</a> (uint32_t GPIO, uint32_t GPIONumber)</td></tr>
<tr class="memdesc:ga01b357d1eb33e57891faca07186041ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable GPIO pull-down state in Standby and Shutdown modes @rmtoll PDCRA PD0-15 LL_PWR_EnableGPIOPullDown<br  />
 PDCRB PD0-15 LL_PWR_EnableGPIOPullDown<br  />
 PDCRC PD0-15 LL_PWR_EnableGPIOPullDown<br  />
 PDCRD PD0-15 LL_PWR_EnableGPIOPullDown<br  />
 PDCRE PD0-15 LL_PWR_EnableGPIOPullDown<br  />
 PDCRF PD0-15 LL_PWR_EnableGPIOPullDown<br  />
 PDCRG PD0-15 LL_PWR_EnableGPIOPullDown<br  />
 PDCRH PD0-15 LL_PWR_EnableGPIOPullDown<br  />
 PDCRI PD0-11 LL_PWR_EnableGPIOPullDown.  <a href="group__PWR__LL__EF__Configuration.html#ga01b357d1eb33e57891faca07186041ad">More...</a><br /></td></tr>
<tr class="separator:ga01b357d1eb33e57891faca07186041ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81bb2847da7b4e5dec0f67c283ee5b6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#gae81bb2847da7b4e5dec0f67c283ee5b6">LL_PWR_DisableGPIOPullDown</a> (uint32_t GPIO, uint32_t GPIONumber)</td></tr>
<tr class="memdesc:gae81bb2847da7b4e5dec0f67c283ee5b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable GPIO pull-down state in Standby and Shutdown modes @rmtoll PDCRA PD0-15 LL_PWR_DisableGPIOPullDown<br  />
 PDCRB PD0-15 LL_PWR_DisableGPIOPullDown<br  />
 PDCRC PD0-15 LL_PWR_DisableGPIOPullDown<br  />
 PDCRD PD0-15 LL_PWR_DisableGPIOPullDown<br  />
 PDCRE PD0-15 LL_PWR_DisableGPIOPullDown<br  />
 PDCRF PD0-15 LL_PWR_DisableGPIOPullDown<br  />
 PDCRG PD0-15 LL_PWR_DisableGPIOPullDown<br  />
 PDCRH PD0-15 LL_PWR_DisableGPIOPullDown<br  />
 PDCRI PD0-11 LL_PWR_DisableGPIOPullDown.  <a href="group__PWR__LL__EF__Configuration.html#gae81bb2847da7b4e5dec0f67c283ee5b6">More...</a><br /></td></tr>
<tr class="separator:gae81bb2847da7b4e5dec0f67c283ee5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd035eff6bbe83f1a6658ab8396db63"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Configuration.html#ga2bd035eff6bbe83f1a6658ab8396db63">LL_PWR_IsEnabledGPIOPullDown</a> (uint32_t GPIO, uint32_t GPIONumber)</td></tr>
<tr class="memdesc:ga2bd035eff6bbe83f1a6658ab8396db63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if GPIO pull-down state is enabled @rmtoll PDCRA PD0-15 LL_PWR_IsEnabledGPIOPullDown<br  />
 PDCRB PD0-15 LL_PWR_IsEnabledGPIOPullDown<br  />
 PDCRC PD0-15 LL_PWR_IsEnabledGPIOPullDown<br  />
 PDCRD PD0-15 LL_PWR_IsEnabledGPIOPullDown<br  />
 PDCRE PD0-15 LL_PWR_IsEnabledGPIOPullDown<br  />
 PDCRF PD0-15 LL_PWR_IsEnabledGPIOPullDown<br  />
 PDCRG PD0-15 LL_PWR_IsEnabledGPIOPullDown<br  />
 PDCRH PD0-15 LL_PWR_IsEnabledGPIOPullDown<br  />
 PDCRI PD0-11 LL_PWR_IsEnabledGPIOPullDown.  <a href="group__PWR__LL__EF__Configuration.html#ga2bd035eff6bbe83f1a6658ab8396db63">More...</a><br /></td></tr>
<tr class="separator:ga2bd035eff6bbe83f1a6658ab8396db63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a3066fa507b6d38c6eecddcf3b2857"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga29a3066fa507b6d38c6eecddcf3b2857">LL_PWR_IsActiveFlag_InternWU</a> (void)</td></tr>
<tr class="memdesc:ga29a3066fa507b6d38c6eecddcf3b2857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Internal Wake-up line Flag @rmtoll SR1 WUFI LL_PWR_IsActiveFlag_InternWU.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga29a3066fa507b6d38c6eecddcf3b2857">More...</a><br /></td></tr>
<tr class="separator:ga29a3066fa507b6d38c6eecddcf3b2857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f112c1089ba64963afbd5bed524126"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga94f112c1089ba64963afbd5bed524126">LL_PWR_IsActiveFlag_ExtSMPSReady</a> (void)</td></tr>
<tr class="memdesc:ga94f112c1089ba64963afbd5bed524126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Ready Flag for switching to external SMPS @rmtoll SR1 EXT_SMPS_RDY LL_PWR_IsActiveFlag_ExtSMPSReady.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga94f112c1089ba64963afbd5bed524126">More...</a><br /></td></tr>
<tr class="separator:ga94f112c1089ba64963afbd5bed524126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9807a5083ffbb17f34346518055102b1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga9807a5083ffbb17f34346518055102b1">LL_PWR_IsActiveFlag_SB</a> (void)</td></tr>
<tr class="memdesc:ga9807a5083ffbb17f34346518055102b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stand-By Flag @rmtoll SR1 SBF LL_PWR_IsActiveFlag_SB.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga9807a5083ffbb17f34346518055102b1">More...</a><br /></td></tr>
<tr class="separator:ga9807a5083ffbb17f34346518055102b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee56cf94ae6bddc5d653f6693b07cd5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga6ee56cf94ae6bddc5d653f6693b07cd5">LL_PWR_IsActiveFlag_WU5</a> (void)</td></tr>
<tr class="memdesc:ga6ee56cf94ae6bddc5d653f6693b07cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Wake-up Flag 5 @rmtoll SR1 WUF5 LL_PWR_IsActiveFlag_WU5.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga6ee56cf94ae6bddc5d653f6693b07cd5">More...</a><br /></td></tr>
<tr class="separator:ga6ee56cf94ae6bddc5d653f6693b07cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04693db9700bcc54e8af35b38da2eda2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga04693db9700bcc54e8af35b38da2eda2">LL_PWR_IsActiveFlag_WU4</a> (void)</td></tr>
<tr class="memdesc:ga04693db9700bcc54e8af35b38da2eda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Wake-up Flag 4 @rmtoll SR1 WUF4 LL_PWR_IsActiveFlag_WU4.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga04693db9700bcc54e8af35b38da2eda2">More...</a><br /></td></tr>
<tr class="separator:ga04693db9700bcc54e8af35b38da2eda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e750535c7b22977db2758df9bb340b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga6e750535c7b22977db2758df9bb340b9">LL_PWR_IsActiveFlag_WU3</a> (void)</td></tr>
<tr class="memdesc:ga6e750535c7b22977db2758df9bb340b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Wake-up Flag 3 @rmtoll SR1 WUF3 LL_PWR_IsActiveFlag_WU3.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga6e750535c7b22977db2758df9bb340b9">More...</a><br /></td></tr>
<tr class="separator:ga6e750535c7b22977db2758df9bb340b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6acd40aba2cc072d04401b90c45609"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga6c6acd40aba2cc072d04401b90c45609">LL_PWR_IsActiveFlag_WU2</a> (void)</td></tr>
<tr class="memdesc:ga6c6acd40aba2cc072d04401b90c45609"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Wake-up Flag 2 @rmtoll SR1 WUF2 LL_PWR_IsActiveFlag_WU2.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga6c6acd40aba2cc072d04401b90c45609">More...</a><br /></td></tr>
<tr class="separator:ga6c6acd40aba2cc072d04401b90c45609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ca2b1315876a030490f546d068f070"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#gab4ca2b1315876a030490f546d068f070">LL_PWR_IsActiveFlag_WU1</a> (void)</td></tr>
<tr class="memdesc:gab4ca2b1315876a030490f546d068f070"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Wake-up Flag 1 @rmtoll SR1 WUF1 LL_PWR_IsActiveFlag_WU1.  <a href="group__PWR__LL__EF__FLAG__Management.html#gab4ca2b1315876a030490f546d068f070">More...</a><br /></td></tr>
<tr class="separator:gab4ca2b1315876a030490f546d068f070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b1e631e2aa07459a95ef7cf3b67e72"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga17b1e631e2aa07459a95ef7cf3b67e72">LL_PWR_ClearFlag_SB</a> (void)</td></tr>
<tr class="memdesc:ga17b1e631e2aa07459a95ef7cf3b67e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stand-By Flag @rmtoll SCR CSBF LL_PWR_ClearFlag_SB.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga17b1e631e2aa07459a95ef7cf3b67e72">More...</a><br /></td></tr>
<tr class="separator:ga17b1e631e2aa07459a95ef7cf3b67e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b69cf0a54debfc5e485f597efd5b0a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#gab9b69cf0a54debfc5e485f597efd5b0a">LL_PWR_ClearFlag_WU</a> (void)</td></tr>
<tr class="memdesc:gab9b69cf0a54debfc5e485f597efd5b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Wake-up Flags @rmtoll SCR CWUF LL_PWR_ClearFlag_WU.  <a href="group__PWR__LL__EF__FLAG__Management.html#gab9b69cf0a54debfc5e485f597efd5b0a">More...</a><br /></td></tr>
<tr class="separator:gab9b69cf0a54debfc5e485f597efd5b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dac1d5dcc95cdab47c6d81bef98d1da"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga4dac1d5dcc95cdab47c6d81bef98d1da">LL_PWR_ClearFlag_WU5</a> (void)</td></tr>
<tr class="memdesc:ga4dac1d5dcc95cdab47c6d81bef98d1da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Wake-up Flag 5 @rmtoll SCR CWUF5 LL_PWR_ClearFlag_WU5.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga4dac1d5dcc95cdab47c6d81bef98d1da">More...</a><br /></td></tr>
<tr class="separator:ga4dac1d5dcc95cdab47c6d81bef98d1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea45c5fd190cc5d64ed08657e5b9468"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#gaeea45c5fd190cc5d64ed08657e5b9468">LL_PWR_ClearFlag_WU4</a> (void)</td></tr>
<tr class="memdesc:gaeea45c5fd190cc5d64ed08657e5b9468"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Wake-up Flag 4 @rmtoll SCR CWUF4 LL_PWR_ClearFlag_WU4.  <a href="group__PWR__LL__EF__FLAG__Management.html#gaeea45c5fd190cc5d64ed08657e5b9468">More...</a><br /></td></tr>
<tr class="separator:gaeea45c5fd190cc5d64ed08657e5b9468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178c25c6ead9bbb70fe91bce665e7584"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga178c25c6ead9bbb70fe91bce665e7584">LL_PWR_ClearFlag_WU3</a> (void)</td></tr>
<tr class="memdesc:ga178c25c6ead9bbb70fe91bce665e7584"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Wake-up Flag 3 @rmtoll SCR CWUF3 LL_PWR_ClearFlag_WU3.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga178c25c6ead9bbb70fe91bce665e7584">More...</a><br /></td></tr>
<tr class="separator:ga178c25c6ead9bbb70fe91bce665e7584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1eef5dc3b72b7274842e6e7b1143ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga5e1eef5dc3b72b7274842e6e7b1143ac">LL_PWR_ClearFlag_WU2</a> (void)</td></tr>
<tr class="memdesc:ga5e1eef5dc3b72b7274842e6e7b1143ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Wake-up Flag 2 @rmtoll SCR CWUF2 LL_PWR_ClearFlag_WU2.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga5e1eef5dc3b72b7274842e6e7b1143ac">More...</a><br /></td></tr>
<tr class="separator:ga5e1eef5dc3b72b7274842e6e7b1143ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb8f426f1525fc1911f76b34ba59982"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga3bb8f426f1525fc1911f76b34ba59982">LL_PWR_ClearFlag_WU1</a> (void)</td></tr>
<tr class="memdesc:ga3bb8f426f1525fc1911f76b34ba59982"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Wake-up Flag 1 @rmtoll SCR CWUF1 LL_PWR_ClearFlag_WU1.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga3bb8f426f1525fc1911f76b34ba59982">More...</a><br /></td></tr>
<tr class="separator:ga3bb8f426f1525fc1911f76b34ba59982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958f3d45e99e98bbe0e30fccbf3e5654"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga958f3d45e99e98bbe0e30fccbf3e5654">LL_PWR_IsActiveFlag_PVMO4</a> (void)</td></tr>
<tr class="memdesc:ga958f3d45e99e98bbe0e30fccbf3e5654"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether VDDA voltage is below or above PVM4 threshold @rmtoll SR2 PVMO4 LL_PWR_IsActiveFlag_PVMO4.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga958f3d45e99e98bbe0e30fccbf3e5654">More...</a><br /></td></tr>
<tr class="separator:ga958f3d45e99e98bbe0e30fccbf3e5654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8259d7fec8634ef7302bc05324bea18d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga8259d7fec8634ef7302bc05324bea18d">LL_PWR_IsActiveFlag_PVMO3</a> (void)</td></tr>
<tr class="memdesc:ga8259d7fec8634ef7302bc05324bea18d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether VDDA voltage is below or above PVM3 threshold @rmtoll SR2 PVMO3 LL_PWR_IsActiveFlag_PVMO3.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga8259d7fec8634ef7302bc05324bea18d">More...</a><br /></td></tr>
<tr class="separator:ga8259d7fec8634ef7302bc05324bea18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1299c7c0d23d615c70ae03ec2622ae62"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga1299c7c0d23d615c70ae03ec2622ae62">LL_PWR_IsActiveFlag_PVMO2</a> (void)</td></tr>
<tr class="memdesc:ga1299c7c0d23d615c70ae03ec2622ae62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether VDDIO2 voltage is below or above PVM2 threshold @rmtoll SR2 PVMO2 LL_PWR_IsActiveFlag_PVMO2.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga1299c7c0d23d615c70ae03ec2622ae62">More...</a><br /></td></tr>
<tr class="separator:ga1299c7c0d23d615c70ae03ec2622ae62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a2c9079e37a22233324aa4f94847c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga68a2c9079e37a22233324aa4f94847c4">LL_PWR_IsActiveFlag_PVMO1</a> (void)</td></tr>
<tr class="memdesc:ga68a2c9079e37a22233324aa4f94847c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether VDDUSB voltage is below or above PVM1 threshold @rmtoll SR2 PVMO1 LL_PWR_IsActiveFlag_PVMO1.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga68a2c9079e37a22233324aa4f94847c4">More...</a><br /></td></tr>
<tr class="separator:ga68a2c9079e37a22233324aa4f94847c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f7ebe36181826cc0f221a45c783a343"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga4f7ebe36181826cc0f221a45c783a343">LL_PWR_IsActiveFlag_PVDO</a> (void)</td></tr>
<tr class="memdesc:ga4f7ebe36181826cc0f221a45c783a343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether VDD voltage is below or above the selected PVD threshold @rmtoll SR2 PVDO LL_PWR_IsActiveFlag_PVDO.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga4f7ebe36181826cc0f221a45c783a343">More...</a><br /></td></tr>
<tr class="separator:ga4f7ebe36181826cc0f221a45c783a343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6a47f79b276993bd8ff0a42be8220a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#gadc6a47f79b276993bd8ff0a42be8220a">LL_PWR_IsActiveFlag_VOS</a> (void)</td></tr>
<tr class="memdesc:gadc6a47f79b276993bd8ff0a42be8220a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether the regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level @rmtoll SR2 VOSF LL_PWR_IsActiveFlag_VOS.  <a href="group__PWR__LL__EF__FLAG__Management.html#gadc6a47f79b276993bd8ff0a42be8220a">More...</a><br /></td></tr>
<tr class="separator:gadc6a47f79b276993bd8ff0a42be8220a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5220c9ad43fe7977e97760c0e50820"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#gadc5220c9ad43fe7977e97760c0e50820">LL_PWR_IsActiveFlag_REGLPF</a> (void)</td></tr>
<tr class="memdesc:gadc5220c9ad43fe7977e97760c0e50820"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether the regulator is ready in main mode or is in low-power mode.  <a href="group__PWR__LL__EF__FLAG__Management.html#gadc5220c9ad43fe7977e97760c0e50820">More...</a><br /></td></tr>
<tr class="separator:gadc5220c9ad43fe7977e97760c0e50820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f46088359a28e2d2933f750369bba05"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__FLAG__Management.html#ga5f46088359a28e2d2933f750369bba05">LL_PWR_IsActiveFlag_REGLPS</a> (void)</td></tr>
<tr class="memdesc:ga5f46088359a28e2d2933f750369bba05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether or not the low-power regulator is ready @rmtoll SR2 REGLPS LL_PWR_IsActiveFlag_REGLPS.  <a href="group__PWR__LL__EF__FLAG__Management.html#ga5f46088359a28e2d2933f750369bba05">More...</a><br /></td></tr>
<tr class="separator:ga5f46088359a28e2d2933f750369bba05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e68e5ed30fd4178f6bdf16c5bf61953"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR__LL__EF__Init.html#ga1e68e5ed30fd4178f6bdf16c5bf61953">LL_PWR_DeInit</a> (void)</td></tr>
<tr class="memdesc:ga1e68e5ed30fd4178f6bdf16c5bf61953"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize the PWR registers to their default reset values.  <a href="group__PWR__LL__EF__Init.html#ga1e68e5ed30fd4178f6bdf16c5bf61953">More...</a><br /></td></tr>
<tr class="separator:ga1e68e5ed30fd4178f6bdf16c5bf61953"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of PWR LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Definition in file <a class="el" href="stm32l4xx__ll__pwr_8h_source.html">stm32l4xx_ll_pwr.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__ll__pwr_8h.html">stm32l4xx_ll_pwr.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
