# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../send_integer.srcs/sources_1/new/send_integer.v" \
"../../../../../fsd-21p/uartTX/src/uartTX.v" \
"../../../../send_integer.srcs/sources_1/new/send_integerTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
