
ubuntu-preinstalled/symcryptrun:     file format elf32-littlearm


Disassembly of section .init:

00001e2c <.init>:
    1e2c:	push	{r3, lr}
    1e30:	bl	29f0 <__assert_fail@plt+0x3b0>
    1e34:	pop	{r3, pc}

Disassembly of section .plt:

00001e38 <gcry_xmalloc@plt-0x14>:
    1e38:	push	{lr}		; (str lr, [sp, #-4]!)
    1e3c:	ldr	lr, [pc, #4]	; 1e48 <gcry_xmalloc@plt-0x4>
    1e40:	add	lr, pc, lr
    1e44:	ldr	pc, [lr, #8]!
    1e48:	andeq	lr, r1, r0, ror #29

00001e4c <gcry_xmalloc@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #122880	; 0x1e000
    1e54:	ldr	pc, [ip, #3808]!	; 0xee0

00001e58 <raise@plt>:
    1e58:			; <UNDEFINED> instruction: 0xe7fd4778
    1e5c:	add	ip, pc, #0, 12
    1e60:	add	ip, ip, #122880	; 0x1e000
    1e64:	ldr	pc, [ip, #3796]!	; 0xed4

00001e68 <gpgrt_funlockfile@plt>:
    1e68:			; <UNDEFINED> instruction: 0xe7fd4778
    1e6c:	add	ip, pc, #0, 12
    1e70:	add	ip, ip, #122880	; 0x1e000
    1e74:	ldr	pc, [ip, #3784]!	; 0xec8

00001e78 <gcry_malloc@plt>:
    1e78:	add	ip, pc, #0, 12
    1e7c:	add	ip, ip, #122880	; 0x1e000
    1e80:	ldr	pc, [ip, #3776]!	; 0xec0

00001e84 <gpgrt_write@plt>:
    1e84:	add	ip, pc, #0, 12
    1e88:	add	ip, ip, #122880	; 0x1e000
    1e8c:	ldr	pc, [ip, #3768]!	; 0xeb8

00001e90 <getpwnam@plt>:
    1e90:	add	ip, pc, #0, 12
    1e94:	add	ip, ip, #122880	; 0x1e000
    1e98:	ldr	pc, [ip, #3760]!	; 0xeb0

00001e9c <fsync@plt>:
    1e9c:	add	ip, pc, #0, 12
    1ea0:	add	ip, ip, #122880	; 0x1e000
    1ea4:	ldr	pc, [ip, #3752]!	; 0xea8

00001ea8 <iconv_close@plt>:
    1ea8:			; <UNDEFINED> instruction: 0xe7fd4778
    1eac:	add	ip, pc, #0, 12
    1eb0:	add	ip, ip, #122880	; 0x1e000
    1eb4:	ldr	pc, [ip, #3740]!	; 0xe9c

00001eb8 <iconv@plt>:
    1eb8:			; <UNDEFINED> instruction: 0xe7fd4778
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #122880	; 0x1e000
    1ec4:	ldr	pc, [ip, #3728]!	; 0xe90

00001ec8 <strcmp@plt>:
    1ec8:			; <UNDEFINED> instruction: 0xe7fd4778
    1ecc:	add	ip, pc, #0, 12
    1ed0:	add	ip, ip, #122880	; 0x1e000
    1ed4:	ldr	pc, [ip, #3716]!	; 0xe84

00001ed8 <__cxa_finalize@plt>:
    1ed8:	add	ip, pc, #0, 12
    1edc:	add	ip, ip, #122880	; 0x1e000
    1ee0:	ldr	pc, [ip, #3708]!	; 0xe7c

00001ee4 <gpgrt_vfprintf_unlocked@plt>:
    1ee4:	add	ip, pc, #0, 12
    1ee8:	add	ip, ip, #122880	; 0x1e000
    1eec:	ldr	pc, [ip, #3700]!	; 0xe74

00001ef0 <strtol@plt>:
    1ef0:			; <UNDEFINED> instruction: 0xe7fd4778
    1ef4:	add	ip, pc, #0, 12
    1ef8:	add	ip, ip, #122880	; 0x1e000
    1efc:	ldr	pc, [ip, #3688]!	; 0xe68

00001f00 <getpwuid@plt>:
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #122880	; 0x1e000
    1f08:	ldr	pc, [ip, #3680]!	; 0xe60

00001f0c <strcspn@plt>:
    1f0c:	add	ip, pc, #0, 12
    1f10:	add	ip, ip, #122880	; 0x1e000
    1f14:	ldr	pc, [ip, #3672]!	; 0xe58

00001f18 <setrlimit64@plt>:
    1f18:	add	ip, pc, #0, 12
    1f1c:	add	ip, ip, #122880	; 0x1e000
    1f20:	ldr	pc, [ip, #3664]!	; 0xe50

00001f24 <read@plt>:
    1f24:	add	ip, pc, #0, 12
    1f28:	add	ip, ip, #122880	; 0x1e000
    1f2c:	ldr	pc, [ip, #3656]!	; 0xe48

00001f30 <fflush@plt>:
    1f30:			; <UNDEFINED> instruction: 0xe7fd4778
    1f34:	add	ip, pc, #0, 12
    1f38:	add	ip, ip, #122880	; 0x1e000
    1f3c:	ldr	pc, [ip, #3644]!	; 0xe3c

00001f40 <getuid@plt>:
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #122880	; 0x1e000
    1f48:	ldr	pc, [ip, #3636]!	; 0xe34

00001f4c <sigprocmask@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #122880	; 0x1e000
    1f54:	ldr	pc, [ip, #3628]!	; 0xe2c

00001f58 <memmove@plt>:
    1f58:			; <UNDEFINED> instruction: 0xe7fd4778
    1f5c:	add	ip, pc, #0, 12
    1f60:	add	ip, ip, #122880	; 0x1e000
    1f64:	ldr	pc, [ip, #3616]!	; 0xe20

00001f68 <__memmove_chk@plt>:
    1f68:	add	ip, pc, #0, 12
    1f6c:	add	ip, ip, #122880	; 0x1e000
    1f70:	ldr	pc, [ip, #3608]!	; 0xe18

00001f74 <free@plt>:
    1f74:	add	ip, pc, #0, 12
    1f78:	add	ip, ip, #122880	; 0x1e000
    1f7c:	ldr	pc, [ip, #3600]!	; 0xe10

00001f80 <_gpgrt_putc_overflow@plt>:
    1f80:	add	ip, pc, #0, 12
    1f84:	add	ip, ip, #122880	; 0x1e000
    1f88:	ldr	pc, [ip, #3592]!	; 0xe08

00001f8c <nanosleep@plt>:
    1f8c:	add	ip, pc, #0, 12
    1f90:	add	ip, ip, #122880	; 0x1e000
    1f94:	ldr	pc, [ip, #3584]!	; 0xe00

00001f98 <ferror@plt>:
    1f98:	add	ip, pc, #0, 12
    1f9c:	add	ip, ip, #122880	; 0x1e000
    1fa0:	ldr	pc, [ip, #3576]!	; 0xdf8

00001fa4 <inet_pton@plt>:
    1fa4:	add	ip, pc, #0, 12
    1fa8:	add	ip, ip, #122880	; 0x1e000
    1fac:	ldr	pc, [ip, #3568]!	; 0xdf0

00001fb0 <_exit@plt>:
    1fb0:	add	ip, pc, #0, 12
    1fb4:	add	ip, ip, #122880	; 0x1e000
    1fb8:	ldr	pc, [ip, #3560]!	; 0xde8

00001fbc <memcpy@plt>:
    1fbc:	add	ip, pc, #0, 12
    1fc0:	add	ip, ip, #122880	; 0x1e000
    1fc4:	ldr	pc, [ip, #3552]!	; 0xde0

00001fc8 <gpgrt_read@plt>:
    1fc8:	add	ip, pc, #0, 12
    1fcc:	add	ip, ip, #122880	; 0x1e000
    1fd0:	ldr	pc, [ip, #3544]!	; 0xdd8

00001fd4 <signal@plt>:
    1fd4:	add	ip, pc, #0, 12
    1fd8:	add	ip, ip, #122880	; 0x1e000
    1fdc:	ldr	pc, [ip, #3536]!	; 0xdd0

00001fe0 <time@plt>:
    1fe0:	add	ip, pc, #0, 12
    1fe4:	add	ip, ip, #122880	; 0x1e000
    1fe8:	ldr	pc, [ip, #3528]!	; 0xdc8

00001fec <rmdir@plt>:
    1fec:	add	ip, pc, #0, 12
    1ff0:	add	ip, ip, #122880	; 0x1e000
    1ff4:	ldr	pc, [ip, #3520]!	; 0xdc0

00001ff8 <gcry_free@plt>:
    1ff8:			; <UNDEFINED> instruction: 0xe7fd4778
    1ffc:	add	ip, pc, #0, 12
    2000:	add	ip, ip, #122880	; 0x1e000
    2004:	ldr	pc, [ip, #3508]!	; 0xdb4

00002008 <memcmp@plt>:
    2008:	add	ip, pc, #0, 12
    200c:	add	ip, ip, #122880	; 0x1e000
    2010:	ldr	pc, [ip, #3500]!	; 0xdac

00002014 <select@plt>:
    2014:	add	ip, pc, #0, 12
    2018:	add	ip, ip, #122880	; 0x1e000
    201c:	ldr	pc, [ip, #3492]!	; 0xda4

00002020 <sleep@plt>:
    2020:			; <UNDEFINED> instruction: 0xe7fd4778
    2024:	add	ip, pc, #0, 12
    2028:	add	ip, ip, #122880	; 0x1e000
    202c:	ldr	pc, [ip, #3480]!	; 0xd98

00002030 <stpcpy@plt>:
    2030:	add	ip, pc, #0, 12
    2034:	add	ip, ip, #122880	; 0x1e000
    2038:	ldr	pc, [ip, #3472]!	; 0xd90

0000203c <dcgettext@plt>:
    203c:			; <UNDEFINED> instruction: 0xe7fd4778
    2040:	add	ip, pc, #0, 12
    2044:	add	ip, ip, #122880	; 0x1e000
    2048:	ldr	pc, [ip, #3460]!	; 0xd84

0000204c <__stack_chk_fail@plt>:
    204c:	add	ip, pc, #0, 12
    2050:	add	ip, ip, #122880	; 0x1e000
    2054:	ldr	pc, [ip, #3452]!	; 0xd7c

00002058 <gpgrt_set_alloc_func@plt>:
    2058:	add	ip, pc, #0, 12
    205c:	add	ip, ip, #122880	; 0x1e000
    2060:	ldr	pc, [ip, #3444]!	; 0xd74

00002064 <unlink@plt>:
    2064:	add	ip, pc, #0, 12
    2068:	add	ip, ip, #122880	; 0x1e000
    206c:	ldr	pc, [ip, #3436]!	; 0xd6c

00002070 <dup2@plt>:
    2070:	add	ip, pc, #0, 12
    2074:	add	ip, ip, #122880	; 0x1e000
    2078:	ldr	pc, [ip, #3428]!	; 0xd64

0000207c <getrlimit64@plt>:
    207c:	add	ip, pc, #0, 12
    2080:	add	ip, ip, #122880	; 0x1e000
    2084:	ldr	pc, [ip, #3420]!	; 0xd5c

00002088 <gpgrt_fflush@plt>:
    2088:			; <UNDEFINED> instruction: 0xe7fd4778
    208c:	add	ip, pc, #0, 12
    2090:	add	ip, ip, #122880	; 0x1e000
    2094:	ldr	pc, [ip, #3408]!	; 0xd50

00002098 <dup@plt>:
    2098:	add	ip, pc, #0, 12
    209c:	add	ip, ip, #122880	; 0x1e000
    20a0:	ldr	pc, [ip, #3400]!	; 0xd48

000020a4 <__fdelt_chk@plt>:
    20a4:	add	ip, pc, #0, 12
    20a8:	add	ip, ip, #122880	; 0x1e000
    20ac:	ldr	pc, [ip, #3392]!	; 0xd40

000020b0 <textdomain@plt>:
    20b0:			; <UNDEFINED> instruction: 0xe7fd4778
    20b4:	add	ip, pc, #0, 12
    20b8:	add	ip, ip, #122880	; 0x1e000
    20bc:	ldr	pc, [ip, #3380]!	; 0xd34

000020c0 <tmpfile64@plt>:
    20c0:			; <UNDEFINED> instruction: 0xe7fd4778
    20c4:	add	ip, pc, #0, 12
    20c8:	add	ip, ip, #122880	; 0x1e000
    20cc:	ldr	pc, [ip, #3368]!	; 0xd28

000020d0 <chdir@plt>:
    20d0:			; <UNDEFINED> instruction: 0xe7fd4778
    20d4:	add	ip, pc, #0, 12
    20d8:	add	ip, ip, #122880	; 0x1e000
    20dc:	ldr	pc, [ip, #3356]!	; 0xd1c

000020e0 <gpgrt_fputs_unlocked@plt>:
    20e0:	add	ip, pc, #0, 12
    20e4:	add	ip, ip, #122880	; 0x1e000
    20e8:	ldr	pc, [ip, #3348]!	; 0xd14

000020ec <__fxstat64@plt>:
    20ec:	add	ip, pc, #0, 12
    20f0:	add	ip, ip, #122880	; 0x1e000
    20f4:	ldr	pc, [ip, #3340]!	; 0xd0c

000020f8 <sigaction@plt>:
    20f8:	add	ip, pc, #0, 12
    20fc:	add	ip, ip, #122880	; 0x1e000
    2100:	ldr	pc, [ip, #3332]!	; 0xd04

00002104 <__memcpy_chk@plt>:
    2104:	add	ip, pc, #0, 12
    2108:	add	ip, ip, #122880	; 0x1e000
    210c:	ldr	pc, [ip, #3324]!	; 0xcfc

00002110 <gpg_err_code_from_errno@plt>:
    2110:	add	ip, pc, #0, 12
    2114:	add	ip, ip, #122880	; 0x1e000
    2118:	ldr	pc, [ip, #3316]!	; 0xcf4

0000211c <fwrite@plt>:
    211c:	add	ip, pc, #0, 12
    2120:	add	ip, ip, #122880	; 0x1e000
    2124:	ldr	pc, [ip, #3308]!	; 0xcec

00002128 <lseek64@plt>:
    2128:	add	ip, pc, #0, 12
    212c:	add	ip, ip, #122880	; 0x1e000
    2130:	ldr	pc, [ip, #3300]!	; 0xce4

00002134 <gcry_check_version@plt>:
    2134:	add	ip, pc, #0, 12
    2138:	add	ip, ip, #122880	; 0x1e000
    213c:	ldr	pc, [ip, #3292]!	; 0xcdc

00002140 <waitpid@plt>:
    2140:	add	ip, pc, #0, 12
    2144:	add	ip, ip, #122880	; 0x1e000
    2148:	ldr	pc, [ip, #3284]!	; 0xcd4

0000214c <strcpy@plt>:
    214c:	add	ip, pc, #0, 12
    2150:	add	ip, ip, #122880	; 0x1e000
    2154:	ldr	pc, [ip, #3276]!	; 0xccc

00002158 <fread@plt>:
    2158:	add	ip, pc, #0, 12
    215c:	add	ip, ip, #122880	; 0x1e000
    2160:	ldr	pc, [ip, #3268]!	; 0xcc4

00002164 <bind_textdomain_codeset@plt>:
    2164:	add	ip, pc, #0, 12
    2168:	add	ip, ip, #122880	; 0x1e000
    216c:	ldr	pc, [ip, #3260]!	; 0xcbc

00002170 <gpgrt_flockfile@plt>:
    2170:	add	ip, pc, #0, 12
    2174:	add	ip, ip, #122880	; 0x1e000
    2178:	ldr	pc, [ip, #3252]!	; 0xcb4

0000217c <gpgrt_fclose@plt>:
    217c:	add	ip, pc, #0, 12
    2180:	add	ip, ip, #122880	; 0x1e000
    2184:	ldr	pc, [ip, #3244]!	; 0xcac

00002188 <gpgrt_setvbuf@plt>:
    2188:	add	ip, pc, #0, 12
    218c:	add	ip, ip, #122880	; 0x1e000
    2190:	ldr	pc, [ip, #3236]!	; 0xca4

00002194 <assuan_transact@plt>:
    2194:	add	ip, pc, #0, 12
    2198:	add	ip, ip, #122880	; 0x1e000
    219c:	ldr	pc, [ip, #3228]!	; 0xc9c

000021a0 <open64@plt>:
    21a0:			; <UNDEFINED> instruction: 0xe7fd4778
    21a4:	add	ip, pc, #0, 12
    21a8:	add	ip, ip, #122880	; 0x1e000
    21ac:	ldr	pc, [ip, #3216]!	; 0xc90

000021b0 <getenv@plt>:
    21b0:	add	ip, pc, #0, 12
    21b4:	add	ip, ip, #122880	; 0x1e000
    21b8:	ldr	pc, [ip, #3208]!	; 0xc88

000021bc <gcry_malloc_secure@plt>:
    21bc:	add	ip, pc, #0, 12
    21c0:	add	ip, ip, #122880	; 0x1e000
    21c4:	ldr	pc, [ip, #3200]!	; 0xc80

000021c8 <gcry_xrealloc@plt>:
    21c8:	add	ip, pc, #0, 12
    21cc:	add	ip, ip, #122880	; 0x1e000
    21d0:	ldr	pc, [ip, #3192]!	; 0xc78

000021d4 <malloc@plt>:
    21d4:	add	ip, pc, #0, 12
    21d8:	add	ip, ip, #122880	; 0x1e000
    21dc:	ldr	pc, [ip, #3184]!	; 0xc70

000021e0 <iconv_open@plt>:
    21e0:			; <UNDEFINED> instruction: 0xe7fd4778
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #122880	; 0x1e000
    21ec:	ldr	pc, [ip, #3172]!	; 0xc64

000021f0 <__libc_start_main@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #122880	; 0x1e000
    21f8:	ldr	pc, [ip, #3164]!	; 0xc5c

000021fc <strerror@plt>:
    21fc:	add	ip, pc, #0, 12
    2200:	add	ip, ip, #122880	; 0x1e000
    2204:	ldr	pc, [ip, #3156]!	; 0xc54

00002208 <localtime@plt>:
    2208:	add	ip, pc, #0, 12
    220c:	add	ip, ip, #122880	; 0x1e000
    2210:	ldr	pc, [ip, #3148]!	; 0xc4c

00002214 <__ctype_tolower_loc@plt>:
    2214:	add	ip, pc, #0, 12
    2218:	add	ip, ip, #122880	; 0x1e000
    221c:	ldr	pc, [ip, #3140]!	; 0xc44

00002220 <__ctype_toupper_loc@plt>:
    2220:	add	ip, pc, #0, 12
    2224:	add	ip, ip, #122880	; 0x1e000
    2228:	ldr	pc, [ip, #3132]!	; 0xc3c

0000222c <__gmon_start__@plt>:
    222c:	add	ip, pc, #0, 12
    2230:	add	ip, ip, #122880	; 0x1e000
    2234:	ldr	pc, [ip, #3124]!	; 0xc34

00002238 <openpty@plt>:
    2238:	add	ip, pc, #0, 12
    223c:	add	ip, ip, #122880	; 0x1e000
    2240:	ldr	pc, [ip, #3116]!	; 0xc2c

00002244 <rename@plt>:
    2244:	add	ip, pc, #0, 12
    2248:	add	ip, ip, #122880	; 0x1e000
    224c:	ldr	pc, [ip, #3108]!	; 0xc24

00002250 <kill@plt>:
    2250:	add	ip, pc, #0, 12
    2254:	add	ip, ip, #122880	; 0x1e000
    2258:	ldr	pc, [ip, #3100]!	; 0xc1c

0000225c <__ctype_b_loc@plt>:
    225c:	add	ip, pc, #0, 12
    2260:	add	ip, ip, #122880	; 0x1e000
    2264:	ldr	pc, [ip, #3092]!	; 0xc14

00002268 <_gpgrt_get_std_stream@plt>:
    2268:	add	ip, pc, #0, 12
    226c:	add	ip, ip, #122880	; 0x1e000
    2270:	ldr	pc, [ip, #3084]!	; 0xc0c

00002274 <getcwd@plt>:
    2274:	add	ip, pc, #0, 12
    2278:	add	ip, ip, #122880	; 0x1e000
    227c:	ldr	pc, [ip, #3076]!	; 0xc04

00002280 <getpid@plt>:
    2280:	add	ip, pc, #0, 12
    2284:	add	ip, ip, #122880	; 0x1e000
    2288:	ldr	pc, [ip, #3068]!	; 0xbfc

0000228c <exit@plt>:
    228c:	add	ip, pc, #0, 12
    2290:	add	ip, ip, #122880	; 0x1e000
    2294:	ldr	pc, [ip, #3060]!	; 0xbf4

00002298 <gpgrt_fprintf_unlocked@plt>:
    2298:	add	ip, pc, #0, 12
    229c:	add	ip, ip, #122880	; 0x1e000
    22a0:	ldr	pc, [ip, #3052]!	; 0xbec

000022a4 <assuan_new@plt>:
    22a4:	add	ip, pc, #0, 12
    22a8:	add	ip, ip, #122880	; 0x1e000
    22ac:	ldr	pc, [ip, #3044]!	; 0xbe4

000022b0 <strtoul@plt>:
    22b0:	add	ip, pc, #0, 12
    22b4:	add	ip, ip, #122880	; 0x1e000
    22b8:	ldr	pc, [ip, #3036]!	; 0xbdc

000022bc <ttyname@plt>:
    22bc:	add	ip, pc, #0, 12
    22c0:	add	ip, ip, #122880	; 0x1e000
    22c4:	ldr	pc, [ip, #3028]!	; 0xbd4

000022c8 <strlen@plt>:
    22c8:	add	ip, pc, #0, 12
    22cc:	add	ip, ip, #122880	; 0x1e000
    22d0:	ldr	pc, [ip, #3020]!	; 0xbcc

000022d4 <inotify_init@plt>:
    22d4:	add	ip, pc, #0, 12
    22d8:	add	ip, ip, #122880	; 0x1e000
    22dc:	ldr	pc, [ip, #3012]!	; 0xbc4

000022e0 <strchr@plt>:
    22e0:	add	ip, pc, #0, 12
    22e4:	add	ip, ip, #122880	; 0x1e000
    22e8:	ldr	pc, [ip, #3004]!	; 0xbbc

000022ec <setenv@plt>:
    22ec:			; <UNDEFINED> instruction: 0xe7fd4778
    22f0:	add	ip, pc, #0, 12
    22f4:	add	ip, ip, #122880	; 0x1e000
    22f8:	ldr	pc, [ip, #2992]!	; 0xbb0

000022fc <gpg_err_code_from_syserror@plt>:
    22fc:	add	ip, pc, #0, 12
    2300:	add	ip, ip, #122880	; 0x1e000
    2304:	ldr	pc, [ip, #2984]!	; 0xba8

00002308 <execv@plt>:
    2308:	add	ip, pc, #0, 12
    230c:	add	ip, ip, #122880	; 0x1e000
    2310:	ldr	pc, [ip, #2976]!	; 0xba0

00002314 <sigfillset@plt>:
    2314:	add	ip, pc, #0, 12
    2318:	add	ip, ip, #122880	; 0x1e000
    231c:	ldr	pc, [ip, #2968]!	; 0xb98

00002320 <inotify_add_watch@plt>:
    2320:	add	ip, pc, #0, 12
    2324:	add	ip, ip, #122880	; 0x1e000
    2328:	ldr	pc, [ip, #2960]!	; 0xb90

0000232c <__errno_location@plt>:
    232c:	add	ip, pc, #0, 12
    2330:	add	ip, ip, #122880	; 0x1e000
    2334:	ldr	pc, [ip, #2952]!	; 0xb88

00002338 <__strcat_chk@plt>:
    2338:	add	ip, pc, #0, 12
    233c:	add	ip, ip, #122880	; 0x1e000
    2340:	ldr	pc, [ip, #2944]!	; 0xb80

00002344 <strncasecmp@plt>:
    2344:	add	ip, pc, #0, 12
    2348:	add	ip, ip, #122880	; 0x1e000
    234c:	ldr	pc, [ip, #2936]!	; 0xb78

00002350 <__sprintf_chk@plt>:
    2350:	add	ip, pc, #0, 12
    2354:	add	ip, ip, #122880	; 0x1e000
    2358:	ldr	pc, [ip, #2928]!	; 0xb70

0000235c <__cxa_atexit@plt>:
    235c:			; <UNDEFINED> instruction: 0xe7fd4778
    2360:	add	ip, pc, #0, 12
    2364:	add	ip, ip, #122880	; 0x1e000
    2368:	ldr	pc, [ip, #2916]!	; 0xb64

0000236c <mkdir@plt>:
    236c:			; <UNDEFINED> instruction: 0xe7fd4778
    2370:	add	ip, pc, #0, 12
    2374:	add	ip, ip, #122880	; 0x1e000
    2378:	ldr	pc, [ip, #2904]!	; 0xb58

0000237c <memset@plt>:
    237c:	add	ip, pc, #0, 12
    2380:	add	ip, ip, #122880	; 0x1e000
    2384:	ldr	pc, [ip, #2896]!	; 0xb50

00002388 <gcry_calloc@plt>:
    2388:	add	ip, pc, #0, 12
    238c:	add	ip, ip, #122880	; 0x1e000
    2390:	ldr	pc, [ip, #2888]!	; 0xb48

00002394 <strncpy@plt>:
    2394:	add	ip, pc, #0, 12
    2398:	add	ip, ip, #122880	; 0x1e000
    239c:	ldr	pc, [ip, #2880]!	; 0xb40

000023a0 <gpgrt_vasprintf@plt>:
    23a0:	add	ip, pc, #0, 12
    23a4:	add	ip, ip, #122880	; 0x1e000
    23a8:	ldr	pc, [ip, #2872]!	; 0xb38

000023ac <gcry_cipher_algo_name@plt>:
    23ac:	add	ip, pc, #0, 12
    23b0:	add	ip, ip, #122880	; 0x1e000
    23b4:	ldr	pc, [ip, #2864]!	; 0xb30

000023b8 <gpgrt_write_sanitized@plt>:
    23b8:	add	ip, pc, #0, 12
    23bc:	add	ip, ip, #122880	; 0x1e000
    23c0:	ldr	pc, [ip, #2856]!	; 0xb28

000023c4 <write@plt>:
    23c4:	add	ip, pc, #0, 12
    23c8:	add	ip, ip, #122880	; 0x1e000
    23cc:	ldr	pc, [ip, #2848]!	; 0xb20

000023d0 <__fprintf_chk@plt>:
    23d0:	add	ip, pc, #0, 12
    23d4:	add	ip, ip, #122880	; 0x1e000
    23d8:	ldr	pc, [ip, #2840]!	; 0xb18

000023dc <gcry_xstrdup@plt>:
    23dc:			; <UNDEFINED> instruction: 0xe7fd4778
    23e0:	add	ip, pc, #0, 12
    23e4:	add	ip, ip, #122880	; 0x1e000
    23e8:	ldr	pc, [ip, #2828]!	; 0xb0c

000023ec <access@plt>:
    23ec:	add	ip, pc, #0, 12
    23f0:	add	ip, ip, #122880	; 0x1e000
    23f4:	ldr	pc, [ip, #2820]!	; 0xb04

000023f8 <gcry_realloc@plt>:
    23f8:	add	ip, pc, #0, 12
    23fc:	add	ip, ip, #122880	; 0x1e000
    2400:	ldr	pc, [ip, #2812]!	; 0xafc

00002404 <fclose@plt>:
    2404:	add	ip, pc, #0, 12
    2408:	add	ip, ip, #122880	; 0x1e000
    240c:	ldr	pc, [ip, #2804]!	; 0xaf4

00002410 <gpgrt_fputs@plt>:
    2410:			; <UNDEFINED> instruction: 0xe7fd4778
    2414:	add	ip, pc, #0, 12
    2418:	add	ip, ip, #122880	; 0x1e000
    241c:	ldr	pc, [ip, #2792]!	; 0xae8

00002420 <pipe@plt>:
    2420:	add	ip, pc, #0, 12
    2424:	add	ip, ip, #122880	; 0x1e000
    2428:	ldr	pc, [ip, #2784]!	; 0xae0

0000242c <gpgrt_snprintf@plt>:
    242c:	add	ip, pc, #0, 12
    2430:	add	ip, ip, #122880	; 0x1e000
    2434:	ldr	pc, [ip, #2776]!	; 0xad8

00002438 <fcntl64@plt>:
    2438:	add	ip, pc, #0, 12
    243c:	add	ip, ip, #122880	; 0x1e000
    2440:	ldr	pc, [ip, #2768]!	; 0xad0

00002444 <gcry_md_hash_buffer@plt>:
    2444:	add	ip, pc, #0, 12
    2448:	add	ip, ip, #122880	; 0x1e000
    244c:	ldr	pc, [ip, #2760]!	; 0xac8

00002450 <setlocale@plt>:
    2450:	add	ip, pc, #0, 12
    2454:	add	ip, ip, #122880	; 0x1e000
    2458:	ldr	pc, [ip, #2752]!	; 0xac0

0000245c <sigemptyset@plt>:
    245c:	add	ip, pc, #0, 12
    2460:	add	ip, ip, #122880	; 0x1e000
    2464:	ldr	pc, [ip, #2744]!	; 0xab8

00002468 <fork@plt>:
    2468:	add	ip, pc, #0, 12
    246c:	add	ip, ip, #122880	; 0x1e000
    2470:	ldr	pc, [ip, #2736]!	; 0xab0

00002474 <assuan_release@plt>:
    2474:	add	ip, pc, #0, 12
    2478:	add	ip, ip, #122880	; 0x1e000
    247c:	ldr	pc, [ip, #2728]!	; 0xaa8

00002480 <__explicit_bzero_chk@plt>:
    2480:			; <UNDEFINED> instruction: 0xe7fd4778
    2484:	add	ip, pc, #0, 12
    2488:	add	ip, ip, #122880	; 0x1e000
    248c:	ldr	pc, [ip, #2716]!	; 0xa9c

00002490 <strrchr@plt>:
    2490:	add	ip, pc, #0, 12
    2494:	add	ip, ip, #122880	; 0x1e000
    2498:	ldr	pc, [ip, #2708]!	; 0xa94

0000249c <gcry_set_outofcore_handler@plt>:
    249c:			; <UNDEFINED> instruction: 0xe7fd4778
    24a0:	add	ip, pc, #0, 12
    24a4:	add	ip, ip, #122880	; 0x1e000
    24a8:	ldr	pc, [ip, #2696]!	; 0xa88

000024ac <nl_langinfo@plt>:
    24ac:	add	ip, pc, #0, 12
    24b0:	add	ip, ip, #122880	; 0x1e000
    24b4:	ldr	pc, [ip, #2688]!	; 0xa80

000024b8 <gpg_err_set_errno@plt>:
    24b8:	add	ip, pc, #0, 12
    24bc:	add	ip, ip, #122880	; 0x1e000
    24c0:	ldr	pc, [ip, #2680]!	; 0xa78

000024c4 <gpg_strerror@plt>:
    24c4:	add	ip, pc, #0, 12
    24c8:	add	ip, ip, #122880	; 0x1e000
    24cc:	ldr	pc, [ip, #2672]!	; 0xa70

000024d0 <gpgrt_fopencookie@plt>:
    24d0:	add	ip, pc, #0, 12
    24d4:	add	ip, ip, #122880	; 0x1e000
    24d8:	ldr	pc, [ip, #2664]!	; 0xa68

000024dc <putc@plt>:
    24dc:	add	ip, pc, #0, 12
    24e0:	add	ip, ip, #122880	; 0x1e000
    24e4:	ldr	pc, [ip, #2656]!	; 0xa60

000024e8 <getsockname@plt>:
    24e8:	add	ip, pc, #0, 12
    24ec:	add	ip, ip, #122880	; 0x1e000
    24f0:	ldr	pc, [ip, #2648]!	; 0xa58

000024f4 <gpg_err_init@plt>:
    24f4:	add	ip, pc, #0, 12
    24f8:	add	ip, ip, #122880	; 0x1e000
    24fc:	ldr	pc, [ip, #2640]!	; 0xa50

00002500 <remove@plt>:
    2500:			; <UNDEFINED> instruction: 0xe7fd4778
    2504:	add	ip, pc, #0, 12
    2508:	add	ip, ip, #122880	; 0x1e000
    250c:	ldr	pc, [ip, #2628]!	; 0xa44

00002510 <fopen64@plt>:
    2510:	add	ip, pc, #0, 12
    2514:	add	ip, ip, #122880	; 0x1e000
    2518:	ldr	pc, [ip, #2620]!	; 0xa3c

0000251c <gcry_create_nonce@plt>:
    251c:	add	ip, pc, #0, 12
    2520:	add	ip, ip, #122880	; 0x1e000
    2524:	ldr	pc, [ip, #2612]!	; 0xa34

00002528 <gcry_control@plt>:
    2528:	add	ip, pc, #0, 12
    252c:	add	ip, ip, #122880	; 0x1e000
    2530:	ldr	pc, [ip, #2604]!	; 0xa2c

00002534 <strpbrk@plt>:
    2534:	add	ip, pc, #0, 12
    2538:	add	ip, ip, #122880	; 0x1e000
    253c:	ldr	pc, [ip, #2596]!	; 0xa24

00002540 <socket@plt>:
    2540:	add	ip, pc, #0, 12
    2544:	add	ip, ip, #122880	; 0x1e000
    2548:	ldr	pc, [ip, #2588]!	; 0xa1c

0000254c <gpgrt_fprintf@plt>:
    254c:	add	ip, pc, #0, 12
    2550:	add	ip, ip, #122880	; 0x1e000
    2554:	ldr	pc, [ip, #2580]!	; 0xa14

00002558 <bindtextdomain@plt>:
    2558:	add	ip, pc, #0, 12
    255c:	add	ip, ip, #122880	; 0x1e000
    2560:	ldr	pc, [ip, #2572]!	; 0xa0c

00002564 <gcry_xcalloc@plt>:
    2564:	add	ip, pc, #0, 12
    2568:	add	ip, ip, #122880	; 0x1e000
    256c:	ldr	pc, [ip, #2564]!	; 0xa04

00002570 <gcry_set_log_handler@plt>:
    2570:	add	ip, pc, #0, 12
    2574:	add	ip, ip, #122880	; 0x1e000
    2578:	ldr	pc, [ip, #2556]!	; 0x9fc

0000257c <gcry_set_fatalerror_handler@plt>:
    257c:	add	ip, pc, #0, 12
    2580:	add	ip, ip, #122880	; 0x1e000
    2584:	ldr	pc, [ip, #2548]!	; 0x9f4

00002588 <chmod@plt>:
    2588:			; <UNDEFINED> instruction: 0xe7fd4778
    258c:	add	ip, pc, #0, 12
    2590:	add	ip, ip, #122880	; 0x1e000
    2594:	ldr	pc, [ip, #2536]!	; 0x9e8

00002598 <__xstat64@plt>:
    2598:	add	ip, pc, #0, 12
    259c:	add	ip, ip, #122880	; 0x1e000
    25a0:	ldr	pc, [ip, #2528]!	; 0x9e0

000025a4 <isatty@plt>:
    25a4:	add	ip, pc, #0, 12
    25a8:	add	ip, ip, #122880	; 0x1e000
    25ac:	ldr	pc, [ip, #2520]!	; 0x9d8

000025b0 <unsetenv@plt>:
    25b0:			; <UNDEFINED> instruction: 0xe7fd4778
    25b4:	add	ip, pc, #0, 12
    25b8:	add	ip, ip, #122880	; 0x1e000
    25bc:	ldr	pc, [ip, #2508]!	; 0x9cc

000025c0 <fputs@plt>:
    25c0:	add	ip, pc, #0, 12
    25c4:	add	ip, ip, #122880	; 0x1e000
    25c8:	ldr	pc, [ip, #2500]!	; 0x9c4

000025cc <strncmp@plt>:
    25cc:	add	ip, pc, #0, 12
    25d0:	add	ip, ip, #122880	; 0x1e000
    25d4:	ldr	pc, [ip, #2492]!	; 0x9bc

000025d8 <abort@plt>:
    25d8:	add	ip, pc, #0, 12
    25dc:	add	ip, ip, #122880	; 0x1e000
    25e0:	ldr	pc, [ip, #2484]!	; 0x9b4

000025e4 <getc@plt>:
    25e4:	add	ip, pc, #0, 12
    25e8:	add	ip, ip, #122880	; 0x1e000
    25ec:	ldr	pc, [ip, #2476]!	; 0x9ac

000025f0 <gpgrt_fileno@plt>:
    25f0:			; <UNDEFINED> instruction: 0xe7fd4778
    25f4:	add	ip, pc, #0, 12
    25f8:	add	ip, ip, #122880	; 0x1e000
    25fc:	ldr	pc, [ip, #2464]!	; 0x9a0

00002600 <close@plt>:
    2600:	add	ip, pc, #0, 12
    2604:	add	ip, ip, #122880	; 0x1e000
    2608:	ldr	pc, [ip, #2456]!	; 0x998

0000260c <gcry_strdup@plt>:
    260c:			; <UNDEFINED> instruction: 0xe7fd4778
    2610:	add	ip, pc, #0, 12
    2614:	add	ip, ip, #122880	; 0x1e000
    2618:	ldr	pc, [ip, #2444]!	; 0x98c

0000261c <connect@plt>:
    261c:	add	ip, pc, #0, 12
    2620:	add	ip, ip, #122880	; 0x1e000
    2624:	ldr	pc, [ip, #2436]!	; 0x984

00002628 <assuan_socket_connect@plt>:
    2628:	add	ip, pc, #0, 12
    262c:	add	ip, ip, #122880	; 0x1e000
    2630:	ldr	pc, [ip, #2428]!	; 0x97c

00002634 <login_tty@plt>:
    2634:	add	ip, pc, #0, 12
    2638:	add	ip, ip, #122880	; 0x1e000
    263c:	ldr	pc, [ip, #2420]!	; 0x974

00002640 <__assert_fail@plt>:
    2640:	add	ip, pc, #0, 12
    2644:	add	ip, ip, #122880	; 0x1e000
    2648:	ldr	pc, [ip, #2412]!	; 0x96c

Disassembly of section .text:

00002650 <.text>:
    2650:	svcmi	0x00f0e92d
    2654:	blhi	bdb10 <__assert_fail@plt+0xbb4d0>
    2658:	blmi	ff055160 <__assert_fail@plt+0xff052b20>
    265c:	mcrmi	4, 6, r4, cr1, cr10, {3}
    2660:			; <UNDEFINED> instruction: 0xf8dfb099
    2664:	stcge	3, cr8, [r6, #-16]
    2668:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    266c:			; <UNDEFINED> instruction: 0xf10d9007
    2670:	ldmpl	r3, {r2, r5, r8, r9, fp}^
    2674:	ldrbtmi	r4, [r8], #1150	; 0x47e
    2678:	tstls	r7, #1769472	; 0x1b0000
    267c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2680:			; <UNDEFINED> instruction: 0xf0059106
    2684:	ldmmi	r9!, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    2688:	movwls	r2, #21249	; 0x5301
    268c:			; <UNDEFINED> instruction: 0xf0044478
    2690:	ldmmi	r7!, {r0, r1, r2, r4, r8, fp, ip, sp, lr, pc}
    2694:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2698:			; <UNDEFINED> instruction: 0xff4af004
    269c:			; <UNDEFINED> instruction: 0xf9e2f001
    26a0:	strbmi	r4, [r9], -sl, lsr #12
    26a4:			; <UNDEFINED> instruction: 0xf0052000
    26a8:	blls	200fd4 <__assert_fail@plt+0x1fe994>
    26ac:			; <UNDEFINED> instruction: 0xa018f8dd
    26b0:	stmib	sp, {r0, r6, r9, sp}^
    26b4:	movwls	r9, #13577	; 0x3509
    26b8:	ldrtmi	r9, [r1], -fp, lsl #4
    26bc:			; <UNDEFINED> instruction: 0xf0034658
    26c0:	lsllt	pc, r5, #19	; <UNPREDICTABLE>
    26c4:			; <UNDEFINED> instruction: 0xf46f9b0d
    26c8:	ldmne	sl, {r1, r3, r4, r5, r6, r7, r9, ip, sp, lr}
    26cc:	svclt	0x009c2a01
    26d0:	movwls	r2, #21248	; 0x5300
    26d4:			; <UNDEFINED> instruction: 0xf5b3d9f1
    26d8:	strdle	r7, [lr, #252]!	; 0xfc
    26dc:			; <UNDEFINED> instruction: 0xf006980f
    26e0:	ldrtmi	pc, [r1], -r9, lsr #16	; <UNPREDICTABLE>
    26e4:			; <UNDEFINED> instruction: 0xf0034658
    26e8:	stmdacs	r0, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    26ec:	blls	176e9c <__assert_fail@plt+0x17485c>
    26f0:	cfmadd32ls	mvax0, mvfx4, mvfx5, mvfx4
    26f4:			; <UNDEFINED> instruction: 0xf0402b00
    26f8:	blmi	fe7a2ac8 <__assert_fail@plt+0xfe7a0488>
    26fc:	svcmi	0x009e2400
    2700:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2704:	ldrbtmi	r9, [pc], #-1028	; 270c <__assert_fail@plt+0xcc>
    2708:	andsge	pc, r8, sp, asr #17
    270c:	bcc	43df34 <__assert_fail@plt+0x43b8f4>
    2710:	stmib	sp, {r0, r1, r8, r9, fp, ip, pc}^
    2714:	andls	r9, fp, #37748736	; 0x2400000
    2718:	cdpcs	3, 0, cr9, cr0, cr7, {0}
    271c:	mrc	0, 0, sp, cr8, cr0, {3}
    2720:			; <UNDEFINED> instruction: 0x46301a10
    2724:	movwls	r2, #33536	; 0x8300
    2728:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
    272c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2730:	movwcs	sp, #125	; 0x7d
    2734:			; <UNDEFINED> instruction: 0xf10d9305
    2738:	vstrcs.16	s0, [r0, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    273c:	beq	7e880 <__assert_fail@plt+0x7c240>
    2740:	uadd16mi	fp, r3, r4
    2744:	movwls	r2, #13058	; 0x3302
    2748:			; <UNDEFINED> instruction: 0x464a465b
    274c:			; <UNDEFINED> instruction: 0x46284631
    2750:			; <UNDEFINED> instruction: 0xf0039700
    2754:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    2758:	stmdbls	sp, {r0, r5, r6, ip, lr, pc}
    275c:	svcvc	0x00fff5b1
    2760:			; <UNDEFINED> instruction: 0xf5b1dc50
    2764:	blle	322754 <__assert_fail@plt+0x320114>
    2768:	mvnsvc	pc, #1862270976	; 0x6f000000
    276c:	blcs	248aa0 <__assert_fail@plt+0x246460>
    2770:	rschi	pc, ip, r0, lsl #4
    2774:			; <UNDEFINED> instruction: 0xf003e8df
    2778:			; <UNDEFINED> instruction: 0x132e1312
    277c:	eorne	r1, r6, lr, lsl r6
    2780:	ldmdbcs	r1!, {r4, r8, r9, ip, sp}^
    2784:	ldmdbcs	r6!, {r0, r1, r6, ip, lr, pc}^
    2788:	blmi	1f36c80 <__assert_fail@plt+0x1f34640>
    278c:			; <UNDEFINED> instruction: 0xf8584621
    2790:	ldmdavs	r3, {r0, r1, sp}
    2794:	andsvs	r3, r3, r1, lsl #6
    2798:	ldrb	r4, [r5, ip, lsl #12]
    279c:			; <UNDEFINED> instruction: 0x4621b33d
    27a0:	ldrb	r4, [r1, ip, lsl #12]
    27a4:			; <UNDEFINED> instruction: 0x46214b75
    27a8:	strmi	r9, [ip], -pc, lsl #20
    27ac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    27b0:	bfi	r6, sl, #2, #8
    27b4:			; <UNDEFINED> instruction: 0x46214b71
    27b8:	strmi	r9, [ip], -pc, lsl #20
    27bc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    27c0:			; <UNDEFINED> instruction: 0xe7c160da
    27c4:	strtmi	r4, [r1], -sp, ror #22
    27c8:	strmi	r9, [ip], -pc, lsl #20
    27cc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    27d0:	sbfx	r6, sl, #2, #26
    27d4:	strtmi	r9, [r1], -pc, lsl #22
    27d8:	movwls	r4, #17932	; 0x460c
    27dc:	blmi	19fc6b4 <__assert_fail@plt+0x19fa074>
    27e0:	bls	3d406c <__assert_fail@plt+0x3d1a2c>
    27e4:			; <UNDEFINED> instruction: 0xf858460c
    27e8:	orrsvs	r3, sl, r3
    27ec:	ldrtmi	lr, [r0], -ip, lsr #15
    27f0:	stc	7, cr15, [r4], {255}	; 0xff
    27f4:			; <UNDEFINED> instruction: 0xf7ff980f
    27f8:			; <UNDEFINED> instruction: 0x4606edf4
    27fc:	orrle	r2, lr, r0, lsl #28
    2800:			; <UNDEFINED> instruction: 0xe7984635
    2804:	strtmi	r9, [r1], -r3, lsl #22
    2808:	movwls	r4, #50700	; 0xc60c
    280c:	blmi	16fc684 <__assert_fail@plt+0x16fa044>
    2810:	strmi	r4, [ip], -r1, lsr #12
    2814:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2818:	andge	pc, r4, r3, asr #17
    281c:			; <UNDEFINED> instruction: 0x4603e794
    2820:			; <UNDEFINED> instruction: 0x4628b175
    2824:			; <UNDEFINED> instruction: 0x462e461d
    2828:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
    282c:	blls	17c648 <__assert_fail@plt+0x17a008>
    2830:	rsbsle	r2, r8, r0, lsl #22
    2834:			; <UNDEFINED> instruction: 0x462e4630
    2838:	bl	ff84083c <__assert_fail@plt+0xff83e1fc>
    283c:	ldrb	r9, [sl, -r5, lsl #10]!
    2840:			; <UNDEFINED> instruction: 0xf7ff4630
    2844:			; <UNDEFINED> instruction: 0x2c00ebdc
    2848:	andcs	sp, r0, r2, asr r0
    284c:	cdp2	0, 4, cr15, cr4, cr4, {0}
    2850:	cmnle	r5, r0, lsl #16
    2854:	tstlt	r3, r4, lsl #22
    2858:			; <UNDEFINED> instruction: 0xf0044618
    285c:	andscs	pc, ip, pc, asr #28
    2860:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2864:	ldc2	0, cr15, [r8, #24]!
    2868:	vst1.8	{d18-d21}, [pc], r0
    286c:	andscs	r4, r8, r0, lsl #3
    2870:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
    2874:			; <UNDEFINED> instruction: 0xf908f006
    2878:	andcs	r4, r0, #1064960	; 0x104000
    287c:			; <UNDEFINED> instruction: 0xf0014479
    2880:			; <UNDEFINED> instruction: 0x4605fed9
    2884:			; <UNDEFINED> instruction: 0xff76f00a
    2888:			; <UNDEFINED> instruction: 0xf7ff4628
    288c:	blmi	efd774 <__assert_fail@plt+0xefb134>
    2890:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2894:	stmdacs	r0, {r3, r5, r6, r7, fp, sp, lr}
    2898:	ldmdbmi	sl!, {r0, r1, r2, r4, r5, ip, lr, pc}
    289c:			; <UNDEFINED> instruction: 0xf7ff4479
    28a0:	lslslt	lr, r6, fp
    28a4:	andcs	r4, r5, #56, 18	; 0xe0000
    28a8:	ldrbtmi	r2, [r9], #-0
    28ac:	bl	ff2408b0 <__assert_fail@plt+0xff23e270>
    28b0:			; <UNDEFINED> instruction: 0xf00468e9
    28b4:	andcs	pc, r1, r7, asr pc	; <UNPREDICTABLE>
    28b8:	blmi	a55190 <__assert_fail@plt+0xa52b50>
    28bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    28c0:	blls	5dc930 <__assert_fail@plt+0x5da2f0>
    28c4:	qsuble	r4, sl, r9
    28c8:	ldc	0, cr11, [sp], #100	; 0x64
    28cc:	pop	{r1, r8, r9, fp, pc}
    28d0:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    28d4:	strtmi	r2, [r0], -r6, lsl #2
    28d8:			; <UNDEFINED> instruction: 0xff6af000
    28dc:			; <UNDEFINED> instruction: 0xf005e7ec
    28e0:	stmdbmi	fp!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    28e4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    28e8:	cdp2	0, 10, cr15, cr4, cr1, {0}
    28ec:	str	r4, [r4, -r6, lsl #12]
    28f0:	andcs	r4, r5, #40, 18	; 0xa0000
    28f4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    28f8:	bl	fe8c08fc <__assert_fail@plt+0xfe8be2bc>
    28fc:	stmdbmi	r7!, {r1, r2, r5, r9, fp, lr}
    2900:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2904:			; <UNDEFINED> instruction: 0xff2ef004
    2908:	stmdbmi	r5!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    290c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2910:	bl	fe5c0914 <__assert_fail@plt+0xfe5be2d4>
    2914:			; <UNDEFINED> instruction: 0xff26f004
    2918:	strb	r2, [sp, r1]
    291c:	bl	fe5c0920 <__assert_fail@plt+0xfe5be2e0>
    2920:			; <UNDEFINED> instruction: 0xf7ff2001
    2924:	ldmdbmi	pc, {r2, r4, r5, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2928:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    292c:	bl	fe240930 <__assert_fail@plt+0xfe23e2f0>
    2930:			; <UNDEFINED> instruction: 0xf7ff4604
    2934:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    2938:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    293c:			; <UNDEFINED> instruction: 0x46024631
    2940:			; <UNDEFINED> instruction: 0xf0044620
    2944:	andcs	pc, r1, pc, lsl #30
    2948:	stc	7, cr15, [r0], #1020	; 0x3fc
    294c:	strtmi	r4, [r1], -fp, lsl #22
    2950:	strmi	r2, [ip], -r0, lsl #4
    2954:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2958:	usat	r6, #21, sl
    295c:	andeq	lr, r1, r8, asr #13
    2960:	muleq	r0, ip, r2
    2964:	muleq	r1, r0, r9
    2968:	andeq	lr, r1, lr, lsr #13
    296c:	andeq	r0, r0, r9, lsr #8
    2970:	andeq	fp, r0, r6, asr #27
    2974:	andeq	ip, r0, lr, asr r0
    2978:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    297c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2980:	andeq	fp, r0, r0, asr ip
    2984:	andeq	fp, r0, r0, asr ip
    2988:	andeq	fp, r0, lr, asr #24
    298c:	andeq	lr, r1, r8, ror #8
    2990:	andeq	fp, r0, r2, lsl #23
    2994:	muleq	r0, lr, fp
    2998:			; <UNDEFINED> instruction: 0x0000bbb4
    299c:			; <UNDEFINED> instruction: 0x0000bbbe
    29a0:	andeq	fp, r0, sl, asr #23
    29a4:	andeq	fp, r0, r2, asr fp
    29a8:	bleq	3eaec <__assert_fail@plt+0x3c4ac>
    29ac:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    29b0:	strbtmi	fp, [sl], -r2, lsl #24
    29b4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    29b8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    29bc:	ldrmi	sl, [sl], #776	; 0x308
    29c0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    29c4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    29c8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    29cc:			; <UNDEFINED> instruction: 0xf85a4b06
    29d0:	stmdami	r6, {r0, r1, ip, sp}
    29d4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    29d8:	stc	7, cr15, [sl], {255}	; 0xff
    29dc:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    29e0:	andeq	lr, r1, r8, asr #6
    29e4:	muleq	r0, r0, r2
    29e8:			; <UNDEFINED> instruction: 0x000002b0
    29ec:			; <UNDEFINED> instruction: 0x000002bc
    29f0:	ldr	r3, [pc, #20]	; 2a0c <__assert_fail@plt+0x3cc>
    29f4:	ldr	r2, [pc, #20]	; 2a10 <__assert_fail@plt+0x3d0>
    29f8:	add	r3, pc, r3
    29fc:	ldr	r2, [r3, r2]
    2a00:	cmp	r2, #0
    2a04:	bxeq	lr
    2a08:	b	222c <__gmon_start__@plt>
    2a0c:	andeq	lr, r1, r8, lsr #6
    2a10:	andeq	r0, r0, r8, lsr #5
    2a14:	blmi	1d4a34 <__assert_fail@plt+0x1d23f4>
    2a18:	bmi	1d3c00 <__assert_fail@plt+0x1d15c0>
    2a1c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2a20:	andle	r4, r3, sl, ror r4
    2a24:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2a28:	ldrmi	fp, [r8, -r3, lsl #2]
    2a2c:	svclt	0x00004770
    2a30:	andeq	lr, r1, r4, ror r7
    2a34:	andeq	lr, r1, r0, ror r7
    2a38:	andeq	lr, r1, r4, lsl #6
    2a3c:	muleq	r0, r8, r2
    2a40:	stmdbmi	r9, {r3, fp, lr}
    2a44:	bmi	253c2c <__assert_fail@plt+0x2515ec>
    2a48:	bne	253c34 <__assert_fail@plt+0x2515f4>
    2a4c:	svceq	0x00cb447a
    2a50:			; <UNDEFINED> instruction: 0x01a1eb03
    2a54:	andle	r1, r3, r9, asr #32
    2a58:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2a5c:	ldrmi	fp, [r8, -r3, lsl #2]
    2a60:	svclt	0x00004770
    2a64:	andeq	lr, r1, r8, asr #14
    2a68:	andeq	lr, r1, r4, asr #14
    2a6c:	ldrdeq	lr, [r1], -r8
    2a70:	andeq	r0, r0, r8, asr #5
    2a74:	blmi	2afe9c <__assert_fail@plt+0x2ad85c>
    2a78:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2a7c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2a80:	blmi	271034 <__assert_fail@plt+0x26e9f4>
    2a84:	ldrdlt	r5, [r3, -r3]!
    2a88:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2a8c:			; <UNDEFINED> instruction: 0xf7ff6818
    2a90:			; <UNDEFINED> instruction: 0xf7ffea24
    2a94:	blmi	1c2998 <__assert_fail@plt+0x1c0358>
    2a98:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2a9c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2aa0:	andeq	lr, r1, r2, lsl r7
    2aa4:	andeq	lr, r1, r8, lsr #5
    2aa8:	muleq	r0, r4, r2
    2aac:	andeq	lr, r1, r6, ror r5
    2ab0:	strdeq	lr, [r1], -r2
    2ab4:	svclt	0x0000e7c4
    2ab8:	stmdacs	r8!, {r0, fp, ip, sp}
    2abc:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2ac0:	ldrne	pc, [r7, #-0]
    2ac4:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2ac8:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2acc:	ldrne	r1, [r7, #-1332]!	; 0xfffffacc
    2ad0:	strne	r1, [r6, #-1301]!	; 0xfffffaeb
    2ad4:	ldrne	r1, [r5, #-1321]	; 0xfffffad7
    2ad8:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2adc:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2ae0:	strne	r3, [r3, #-559]!	; 0xfffffdd1
    2ae4:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2ae8:	andseq	r1, sp, r5, lsl r7
    2aec:	ldrbmi	r2, [r0, -r0]!
    2af0:	andcs	r4, r5, #278528	; 0x44000
    2af4:	ldrbtmi	r2, [r9], #-0
    2af8:	blt	fe840afc <__assert_fail@plt+0xfe83e4bc>
    2afc:	andcs	r4, r5, #245760	; 0x3c000
    2b00:	ldrbtmi	r2, [r9], #-0
    2b04:	blt	fe6c0b08 <__assert_fail@plt+0xfe6be4c8>
    2b08:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    2b0c:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
    2b10:			; <UNDEFINED> instruction: 0x47704478
    2b14:	andcs	r4, r5, #12, 18	; 0x30000
    2b18:	ldrbtmi	r2, [r9], #-0
    2b1c:	blt	fe3c0b20 <__assert_fail@plt+0xfe3be4e0>
    2b20:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    2b24:			; <UNDEFINED> instruction: 0xf0054770
    2b28:	stmdami	r9, {r0, r4, r5, r9, sl, fp, ip, sp, pc}
    2b2c:			; <UNDEFINED> instruction: 0x47704478
    2b30:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    2b34:	svclt	0x00004770
    2b38:	strdeq	fp, [r0], -lr
    2b3c:	andeq	fp, r0, lr, lsl r5
    2b40:	strheq	sp, [r0], -r6
    2b44:	andeq	fp, r0, r4, lsr #9
    2b48:			; <UNDEFINED> instruction: 0x0000b4b6
    2b4c:	muleq	r0, lr, r4
    2b50:	andeq	fp, r0, r0, ror r4
    2b54:	muleq	r0, r6, r4
    2b58:	blmi	dd5438 <__assert_fail@plt+0xdd2df8>
    2b5c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    2b60:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    2b64:	movwls	r6, #22555	; 0x581b
    2b68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b6c:	suble	r2, sp, r0, lsl #18
    2b70:			; <UNDEFINED> instruction: 0xf7ff4606
    2b74:	mcrne	12, 0, lr, cr4, cr10, {3}
    2b78:	svclt	0x00a8d04d
    2b7c:	ble	854538 <__assert_fail@plt+0x851ef8>
    2b80:	mvnscc	pc, #79	; 0x4f
    2b84:	pushmi	{r8, r9, ip, pc}
    2b88:	andcs	r2, r0, r5, lsl #4
    2b8c:			; <UNDEFINED> instruction: 0xf7ff4479
    2b90:	stmdbmi	fp!, {r3, r4, r6, r9, fp, sp, lr, pc}
    2b94:	ldrtmi	r9, [r2], -r0, lsl #22
    2b98:			; <UNDEFINED> instruction: 0xf0044479
    2b9c:	ldrtmi	pc, [r0], -r3, ror #27	; <UNPREDICTABLE>
    2ba0:	b	1840ba4 <__assert_fail@plt+0x183e564>
    2ba4:	bmi	9cabb0 <__assert_fail@plt+0x9c8570>
    2ba8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2bac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2bb0:	subsmi	r9, sl, r5, lsl #22
    2bb4:	andlt	sp, r6, sp, lsr #2
    2bb8:			; <UNDEFINED> instruction: 0xf7ffbd70
    2bbc:	stmdavs	r3, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2bc0:	bicsle	r2, sp, r4, lsl #22
    2bc4:	strtmi	r2, [r9], -r0, lsl #4
    2bc8:			; <UNDEFINED> instruction: 0xf7ff4620
    2bcc:	mcrrne	10, 11, lr, r3, cr10
    2bd0:	addmi	sp, r4, #243	; 0xf3
    2bd4:	blls	3732c <__assert_fail@plt+0x34cec>
    2bd8:	rsbseq	pc, pc, #19
    2bdc:			; <UNDEFINED> instruction: 0xf413d1d3
    2be0:			; <UNDEFINED> instruction: 0xf3c34f7f
    2be4:	sbcsle	r2, lr, r7
    2be8:			; <UNDEFINED> instruction: 0x46104917
    2bec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2bf0:	b	9c0bf4 <__assert_fail@plt+0x9be5b4>
    2bf4:			; <UNDEFINED> instruction: 0xf89d4915
    2bf8:	ldrtmi	r3, [r2], -r1
    2bfc:			; <UNDEFINED> instruction: 0xf0044479
    2c00:			; <UNDEFINED> instruction: 0x4630fdb1
    2c04:	b	bc0c08 <__assert_fail@plt+0xbbe5c8>
    2c08:	strb	r2, [ip, r1]
    2c0c:	b	ac0c10 <__assert_fail@plt+0xabe5d0>
    2c10:			; <UNDEFINED> instruction: 0xf7ffe7c9
    2c14:	stmdami	lr, {r2, r3, r4, r9, fp, sp, lr, pc}
    2c18:	blmi	3ad024 <__assert_fail@plt+0x3aa9e4>
    2c1c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    2c20:	ldrbtmi	r6, [fp], #-1027	; 0xfffffbfd
    2c24:	movweq	lr, #6605	; 0x19cd
    2c28:	bl	1bc0c2c <__assert_fail@plt+0x1bbe5ec>
    2c2c:			; <UNDEFINED> instruction: 0xf7ff207f
    2c30:	svclt	0x0000e9c0
    2c34:	andeq	lr, r1, r8, asr #3
    2c38:	muleq	r0, ip, r2
    2c3c:	andeq	fp, r0, r8, asr r5
    2c40:	andeq	fp, r0, r8, lsl r5
    2c44:	andeq	lr, r1, sl, ror r1
    2c48:	ldrdeq	fp, [r0], -r6
    2c4c:			; <UNDEFINED> instruction: 0x0000b4b4
    2c50:	muleq	r0, r4, r4
    2c54:	muleq	r0, lr, r4
    2c58:	svcmi	0x00f0e92d
    2c5c:	stmdavc	r3, {r7, r9, sl, lr}
    2c60:	ldmdami	r2!, {r0, r1, r2, r3, r9, sl, lr}^
    2c64:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    2c68:	addlt	r4, r5, r1, ror r9
    2c6c:	cfldrdmi	mvd4, [r1], #-480	; 0xfffffe20
    2c70:	blcs	b546c0 <__assert_fail@plt+0xb52080>
    2c74:	addpl	pc, r0, #54525952	; 0x3400000
    2c78:			; <UNDEFINED> instruction: 0xf1025841
    2c7c:	ldrbtmi	r0, [ip], #-524	; 0xfffffdf4
    2c80:	andsvs	r6, r1, r9, lsl #16
    2c84:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    2c88:			; <UNDEFINED> instruction: 0xf898d103
    2c8c:	blcs	ec98 <__assert_fail@plt+0xc658>
    2c90:	stmdbmi	r9!, {r1, r6, ip, lr, pc}^
    2c94:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2c98:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    2c9c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2ca0:	addhi	pc, pc, r0
    2ca4:	movwls	r2, #4864	; 0x1300
    2ca8:	blcs	b60d9c <__assert_fail@plt+0xb5e75c>
    2cac:	ldmdavc	fp!, {r0, r1, r2, r8, ip, lr, pc}^
    2cb0:	blmi	18b1164 <__assert_fail@plt+0x18aeb24>
    2cb4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2cb8:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    2cbc:	stmdbmi	r0!, {r1, r3, sp, lr, pc}^
    2cc0:			; <UNDEFINED> instruction: 0xf04f4638
    2cc4:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
    2cc8:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    2ccc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2cd0:	addhi	pc, sl, r0
    2cd4:	and	sl, r7, r3, lsl #24
    2cd8:			; <UNDEFINED> instruction: 0x465a4633
    2cdc:	strtmi	r2, [r0], -r1, lsl #2
    2ce0:	b	740ce4 <__assert_fail@plt+0x73e6a4>
    2ce4:	cmple	r2, r8, asr r5
    2ce8:	vst1.8	{d20-d22}, [pc :128], fp
    2cec:	smlabbcs	r1, r0, r2, r5
    2cf0:			; <UNDEFINED> instruction: 0xf7ff4620
    2cf4:			; <UNDEFINED> instruction: 0xf1b0ea32
    2cf8:	vstmiale	sp!, {d16-d15}
    2cfc:			; <UNDEFINED> instruction: 0x4628d112
    2d00:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d04:	blls	712cc <__assert_fail@plt+0x6ec8c>
    2d08:	suble	r2, fp, r0, lsl #22
    2d0c:	svceq	0x0000f1b9
    2d10:			; <UNDEFINED> instruction: 0xf04fd06e
    2d14:	ands	r0, r9, r0, lsl #18
    2d18:	andcs	r4, r1, #75776	; 0x12800
    2d1c:	stmiapl	r3!, {r0, r9, ip, pc}^
    2d20:	bfi	r6, sp, (invalid: 16:1)
    2d24:	andcs	r4, r5, #72, 18	; 0x120000
    2d28:	ldrbtmi	r2, [r9], #-0
    2d2c:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d30:			; <UNDEFINED> instruction: 0xf7ff4604
    2d34:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    2d38:	b	1840d3c <__assert_fail@plt+0x183e6fc>
    2d3c:	strmi	r4, [r2], -r1, asr #12
    2d40:			; <UNDEFINED> instruction: 0xf0044620
    2d44:			; <UNDEFINED> instruction: 0xf1b9fd0f
    2d48:	eorle	r0, r4, r0, lsl #30
    2d4c:			; <UNDEFINED> instruction: 0xf50d493f
    2d50:	bmi	dd7b58 <__assert_fail@plt+0xdd5518>
    2d54:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    2d58:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2d5c:	subsmi	r6, r1, sl, lsl r8
    2d60:	strbmi	sp, [r8], -r2, ror #2
    2d64:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    2d68:	pop	{r0, r2, ip, sp, pc}
    2d6c:	ldmdbmi	r8!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2d70:	andcs	r2, r0, r5, lsl #4
    2d74:			; <UNDEFINED> instruction: 0xf7ff4479
    2d78:	strmi	lr, [r4], -r4, ror #18
    2d7c:	b	ff5c0d80 <__assert_fail@plt+0xff5be740>
    2d80:			; <UNDEFINED> instruction: 0xf7ff6800
    2d84:			; <UNDEFINED> instruction: 0x4639ea3c
    2d88:	strtmi	r4, [r0], -r2, lsl #12
    2d8c:	stc2l	0, cr15, [sl], #16
    2d90:	svceq	0x0000f1b9
    2d94:			; <UNDEFINED> instruction: 0x4651d1da
    2d98:			; <UNDEFINED> instruction: 0xf7ff4638
    2d9c:			; <UNDEFINED> instruction: 0xf04ffedd
    2da0:	ldrb	r0, [r3, r1, lsl #18]
    2da4:			; <UNDEFINED> instruction: 0xf7ff4628
    2da8:	stmdacs	r0, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}
    2dac:	strtmi	sp, [r8], -lr, lsr #1
    2db0:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2db4:	adcle	r2, r9, r0, lsl #16
    2db8:	andcs	r4, r5, #622592	; 0x98000
    2dbc:	ldrbtmi	r9, [r9], #-2049	; 0xfffff7ff
    2dc0:	stmdbmi	r5!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2dc4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2dc8:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dcc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2dd0:			; <UNDEFINED> instruction: 0xf7ff4604
    2dd4:	stmdavs	r0, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    2dd8:	b	440ddc <__assert_fail@plt+0x43e79c>
    2ddc:	strmi	r4, [r2], -r1, asr #12
    2de0:			; <UNDEFINED> instruction: 0xf0044620
    2de4:			; <UNDEFINED> instruction: 0xe7b1fcbf
    2de8:	andcs	r4, r5, #28, 18	; 0x70000
    2dec:			; <UNDEFINED> instruction: 0xe7eb4479
    2df0:			; <UNDEFINED> instruction: 0xf7ff4630
    2df4:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
    2df8:	ldrtmi	sp, [r0], -fp, lsl #1
    2dfc:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e00:	addle	r2, r6, r0, lsl #16
    2e04:	andcs	r4, r5, #360448	; 0x58000
    2e08:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    2e0c:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e10:			; <UNDEFINED> instruction: 0xf7ff4604
    2e14:	stmdavs	r0, {r2, r3, r7, r9, fp, sp, lr, pc}
    2e18:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e1c:	strmi	r4, [r2], -r1, asr #12
    2e20:			; <UNDEFINED> instruction: 0xf0044620
    2e24:			; <UNDEFINED> instruction: 0xe7b6fc9f
    2e28:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e2c:	strheq	lr, [r1], -r8
    2e30:	muleq	r0, ip, r2
    2e34:	andeq	lr, r1, r6, lsr #1
    2e38:	andeq	fp, r0, r2, ror r4
    2e3c:			; <UNDEFINED> instruction: 0x000002b4
    2e40:	andeq	fp, r0, sl, ror #8
    2e44:	andeq	r0, r0, ip, lsr #5
    2e48:	andeq	fp, r0, r6, lsr #8
    2e4c:	andeq	sp, r1, lr, asr #31
    2e50:	andeq	fp, r0, r0, asr #7
    2e54:	andeq	fp, r0, lr, lsr #7
    2e58:	andeq	fp, r0, r6, asr #6
    2e5c:	andeq	fp, r0, r0, lsr #6
    2e60:	andeq	fp, r0, r2, ror #6
    2e64:			; <UNDEFINED> instruction: 0x460cb5f0
    2e68:	addlt	r4, r5, fp, lsr #18
    2e6c:	strmi	r4, [r7], -fp, lsr #22
    2e70:			; <UNDEFINED> instruction: 0x46154479
    2e74:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    2e78:			; <UNDEFINED> instruction: 0xf04f9303
    2e7c:	mrslt	r0, (UNDEF: 58)
    2e80:	andsvs	r2, r3, r0, lsl #6
    2e84:	cdp2	0, 0, cr15, cr6, cr0, {0}
    2e88:	ldmiblt	r4!, {r1, r2, r9, sl, lr}^
    2e8c:	andcs	r4, r5, #36, 18	; 0x90000
    2e90:	ldrbtmi	r2, [r9], #-0
    2e94:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e98:	strtmi	r2, [r1], -r0, lsl #6
    2e9c:	stcge	3, cr9, [r2], {-0}
    2ea0:	strmi	r9, [r2], -r1, lsl #8
    2ea4:			; <UNDEFINED> instruction: 0xf00a4638
    2ea8:	strmi	pc, [r4], -r3, lsl #25
    2eac:			; <UNDEFINED> instruction: 0xf0004630
    2eb0:	orrslt	pc, r4, fp, lsl lr	; <UNPREDICTABLE>
    2eb4:	blmi	655728 <__assert_fail@plt+0x6530e8>
    2eb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ebc:	blls	dcf2c <__assert_fail@plt+0xda8ec>
    2ec0:	qsuble	r4, sl, r7
    2ec4:	andlt	r4, r5, r0, lsr #12
    2ec8:	ldmdbmi	r7, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2ecc:	andcs	r2, r0, r5, lsl #4
    2ed0:			; <UNDEFINED> instruction: 0xf7ff4479
    2ed4:			; <UNDEFINED> instruction: 0x4604e8b6
    2ed8:	blls	bce40 <__assert_fail@plt+0xba800>
    2edc:	ldmdblt	fp, {r0, r2, r9, sp}^
    2ee0:			; <UNDEFINED> instruction: 0x46204912
    2ee4:			; <UNDEFINED> instruction: 0xf7ff4479
    2ee8:			; <UNDEFINED> instruction: 0xf004e8ac
    2eec:	stccs	12, cr15, [r0, #-36]	; 0xffffffdc
    2ef0:	movwcs	sp, #4320	; 0x10e0
    2ef4:	ldrb	r6, [sp, fp, lsr #32]
    2ef8:	strtmi	r4, [r0], -sp, lsl #18
    2efc:			; <UNDEFINED> instruction: 0xf7ff4479
    2f00:	strmi	lr, [r5], -r0, lsr #17
    2f04:			; <UNDEFINED> instruction: 0xf7ff9802
    2f08:			; <UNDEFINED> instruction: 0x4601eade
    2f0c:			; <UNDEFINED> instruction: 0xf0044628
    2f10:	strb	pc, [pc, r9, lsr #24]	; <UNPREDICTABLE>
    2f14:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f18:			; <UNDEFINED> instruction: 0x0001deb4
    2f1c:	muleq	r0, ip, r2
    2f20:	andeq	fp, r0, lr, lsl #6
    2f24:	andeq	sp, r1, ip, ror #28
    2f28:			; <UNDEFINED> instruction: 0x0000b2b4
    2f2c:	strdeq	fp, [r0], -r4
    2f30:			; <UNDEFINED> instruction: 0x0000b2b0
    2f34:	svcmi	0x00f0e92d
    2f38:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    2f3c:			; <UNDEFINED> instruction: 0xf8df8b04
    2f40:			; <UNDEFINED> instruction: 0xf8df773c
    2f44:	ldrbtmi	r6, [pc], #-1852	; 2f4c <__assert_fail@plt+0x90c>
    2f48:			; <UNDEFINED> instruction: 0x4738f8df
    2f4c:	cfldr32pl	mvfx15, [r7, #692]	; 0x2b4
    2f50:	ldmibpl	lr!, {r0, r2, r7, ip, sp, pc}
    2f54:	ldrpl	pc, [r7, #1293]	; 0x50d
    2f58:	ldmdavs	r6!, {r2, r3, r4, r5, r6, sl, lr}
    2f5c:			; <UNDEFINED> instruction: 0xf04f60ee
    2f60:	strcc	r0, [ip, #-1536]	; 0xfffffa00
    2f64:			; <UNDEFINED> instruction: 0x5720f8df
    2f68:	ldrmi	r4, [pc], -r0, lsr #12
    2f6c:	orrspl	pc, r9, #54525952	; 0x3400000
    2f70:	stmdbpl	r5!, {r3, r8, r9, ip, sp}^
    2f74:	stmdbvs	r8!, {r1, r2, r3, r4, fp, sp, lr}^
    2f78:			; <UNDEFINED> instruction: 0xf0002800
    2f7c:	stmdavc	r3, {r0, r1, r2, r3, r4, r7, r9, pc}
    2f80:	ldrmi	r4, [r2], r9, lsl #13
    2f84:	and	fp, ip, fp, asr #18
    2f88:	movwne	lr, #15106	; 0x3b02
    2f8c:	rsbsmi	pc, r0, #19
    2f90:			; <UNDEFINED> instruction: 0xf023bf1c
    2f94:	b	fe0d3d5c <__assert_fail@plt+0xfe0d171c>
    2f98:			; <UNDEFINED> instruction: 0xf8106312
    2f9c:	bcs	eba8 <__assert_fail@plt+0xc568>
    2fa0:	bge	c77770 <__assert_fail@plt+0xc75130>
    2fa4:	bleq	2bf3c8 <__assert_fail@plt+0x2bcd88>
    2fa8:	ldrmi	r2, [r4], -r8, lsr #2
    2fac:	bcs	43e7d4 <__assert_fail@plt+0x43c194>
    2fb0:			; <UNDEFINED> instruction: 0x26d8f8df
    2fb4:	bleq	fe2fd8f8 <__assert_fail@plt+0xfe2fb2b8>
    2fb8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    2fbc:	b	dc0fc0 <__assert_fail@plt+0xdbe980>
    2fc0:	movwcs	r4, #1624	; 0x658
    2fc4:	eorcc	pc, r7, r4, lsl #17
    2fc8:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fcc:	stmdacs	r0, {r2, r9, sl, lr}
    2fd0:	movthi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    2fd4:	vmla.i8	d22, d0, d26
    2fd8:	ldrmi	r1, [r8, #1021]	; 0x3fd
    2fdc:			; <UNDEFINED> instruction: 0xc014f8d5
    2fe0:			; <UNDEFINED> instruction: 0xf0006002
    2fe4:			; <UNDEFINED> instruction: 0xf8df819c
    2fe8:			; <UNDEFINED> instruction: 0xf8df26a8
    2fec:	ldrbtmi	r0, [sl], #-1704	; 0xfffff958
    2ff0:			; <UNDEFINED> instruction: 0xf8df6122
    2ff4:	ldrbtmi	r2, [r8], #-1700	; 0xfffff95c
    2ff8:	ssatne	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    2ffc:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    3000:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3004:	andls	pc, ip, r4, asr #17
    3008:			; <UNDEFINED> instruction: 0xf8c4447b
    300c:			; <UNDEFINED> instruction: 0xf8c4a014
    3010:	stmib	r4, {r2, r3, r4, lr, pc}^
    3014:			; <UNDEFINED> instruction: 0x61a30101
    3018:	movweq	lr, #47876	; 0xbb04
    301c:	andcs	r6, r0, #536870914	; 0x20000002
    3020:	stccs	8, cr15, [r4], {67}	; 0x43
    3024:	msreq	CPSR_f, #-1073741782	; 0xc000002a
    3028:	andeq	pc, r4, #-1073741782	; 0xc000002a
    302c:	strtmi	r4, [r2], #-1075	; 0xfffffbcd
    3030:			; <UNDEFINED> instruction: 0xf853b12f
    3034:	adcsmi	r1, r3, #4, 26	; 0x100
    3038:	stcne	8, cr15, [r4, #-264]	; 0xfffffef8
    303c:			; <UNDEFINED> instruction: 0xf10dd1f9
    3040:	blge	505138 <__assert_fail@plt+0x502af8>
    3044:	strbmi	r9, [r0], -r6, lsl #6
    3048:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    304c:	vmlal.s8	q9, d0, d0
    3050:	stmdbge	ip, {r0, r1, r3, r4, r5, r6, r8, pc}
    3054:	svcne	0x000b2600
    3058:	movwls	r4, #9778	; 0x2632
    305c:			; <UNDEFINED> instruction: 0x96004618
    3060:	tstls	r7, r3, lsr r6
    3064:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3068:	svccc	0x00fff1b0
    306c:			; <UNDEFINED> instruction: 0xf0004681
    3070:	blls	1e3bf0 <__assert_fail@plt+0x1e15b0>
    3074:	stccc	8, cr15, [r4], {83}	; 0x53
    3078:	vqrdmulh.s<illegal width 8>	d18, d0, d2
    307c:	blls	1e3bbc <__assert_fail@plt+0x1e157c>
    3080:	blcs	9d0f4 <__assert_fail@plt+0x9aab4>
    3084:	adcshi	pc, pc, #64, 6
    3088:	ldrdcc	pc, [r0], -r8
    308c:	vqrdmulh.s<illegal width 8>	d18, d0, d2
    3090:			; <UNDEFINED> instruction: 0xf8d8828e
    3094:	blcs	8f0ac <__assert_fail@plt+0x8ca6c>
    3098:	sbcshi	pc, sl, #64, 6
    309c:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30a0:	cdp	14, 0, cr1, cr8, cr3, {0}
    30a4:			; <UNDEFINED> instruction: 0xf2c03a90
    30a8:			; <UNDEFINED> instruction: 0xf00081e3
    30ac:	blls	1e33a4 <__assert_fail@plt+0x1e0d64>
    30b0:			; <UNDEFINED> instruction: 0x9604af11
    30b4:	strblt	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    30b8:			; <UNDEFINED> instruction: 0xf7ff6818
    30bc:			; <UNDEFINED> instruction: 0xf8d8eaa2
    30c0:			; <UNDEFINED> instruction: 0xf7ff0004
    30c4:			; <UNDEFINED> instruction: 0x4620ea9e
    30c8:	svc	0x0054f7fe
    30cc:	ldrbge	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    30d0:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    30d4:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    30d8:	ldrbtmi	r4, [sl], #-1588	; 0xfffff9cc
    30dc:	strls	r9, [r9], -r3, lsl #12
    30e0:	bcs	43e90c <__assert_fail@plt+0x43c2cc>
    30e4:	andls	sl, r5, #53248	; 0xd000
    30e8:			; <UNDEFINED> instruction: 0xf1a29a06
    30ec:	rsbscc	r0, r0, #16, 6	; 0x40000000
    30f0:	svcmi	0x0004f843
    30f4:			; <UNDEFINED> instruction: 0xd1fb429a
    30f8:	ldmiblt	fp, {r0, r1, r8, r9, fp, ip, pc}
    30fc:	stmdavs	r8!, {r1, r8, sl, fp, ip, pc}
    3100:	svc	0x00d0f7fe
    3104:	andcs	r6, r1, #2818048	; 0x2b0000
    3108:			; <UNDEFINED> instruction: 0xf003425d
    310c:			; <UNDEFINED> instruction: 0xf005031f
    3110:	svclt	0x0058051f
    3114:	blx	93ac8 <__assert_fail@plt+0x91488>
    3118:			; <UNDEFINED> instruction: 0xf857f303
    311c:	movwmi	r1, #45088	; 0xb020
    3120:	eorcc	pc, r0, r7, asr #16
    3124:	stmiblt	r3!, {r2, r8, r9, fp, ip, pc}
    3128:	ldrdeq	pc, [r0], -r8
    312c:	svc	0x00baf7fe
    3130:	ldrdcc	pc, [r0], -r8
    3134:	subsmi	r2, sp, #268435456	; 0x10000000
    3138:	tsteq	pc, #3	; <UNPREDICTABLE>
    313c:	ldreq	pc, [pc, #-5]	; 313f <__assert_fail@plt+0xaff>
    3140:	rsbmi	fp, fp, #88, 30	; 0x160
    3144:	vpmax.u8	d15, d3, d2
    3148:	eorne	pc, r0, r7, asr r8	; <UNPREDICTABLE>
    314c:			; <UNDEFINED> instruction: 0xf847430b
    3150:	movwcs	r3, #32
    3154:			; <UNDEFINED> instruction: 0x461a4639
    3158:	addvs	pc, r0, pc, asr #8
    315c:			; <UNDEFINED> instruction: 0xf7fe9400
    3160:	blls	17eed0 <__assert_fail@plt+0x17c890>
    3164:	andsvs	r2, r8, r0, lsl #16
    3168:	teqhi	r7, r0, asr #5	; <UNPREDICTABLE>
    316c:	ldrdeq	pc, [r0], -r8
    3170:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3174:	svc	0x0096f7fe
    3178:	ldrdne	pc, [r0], -r8
    317c:			; <UNDEFINED> instruction: 0xf001424a
    3180:			; <UNDEFINED> instruction: 0xf002031f
    3184:	svclt	0x0058021f
    3188:	blx	253adc <__assert_fail@plt+0x25149c>
    318c:			; <UNDEFINED> instruction: 0xf857f303
    3190:	andsmi	r5, sp, r0, lsr #32
    3194:	blls	b7704 <__assert_fail@plt+0xb50c4>
    3198:			; <UNDEFINED> instruction: 0xf7fe6818
    319c:	blls	befb4 <__assert_fail@plt+0xbc974>
    31a0:	subsmi	r6, r1, #1703936	; 0x1a0000
    31a4:	tsteq	pc, #2	; <UNPREDICTABLE>
    31a8:	tsteq	pc, r1	; <UNPREDICTABLE>
    31ac:	submi	fp, fp, #88, 30	; 0x160
    31b0:	vpmax.u8	d15, d3, d9
    31b4:	eoreq	pc, r0, r7, asr r8	; <UNPREDICTABLE>
    31b8:			; <UNDEFINED> instruction: 0xf0404203
    31bc:	blls	1233ec <__assert_fail@plt+0x120dac>
    31c0:			; <UNDEFINED> instruction: 0xf0839a03
    31c4:			; <UNDEFINED> instruction: 0xf0820301
    31c8:	tstmi	sp, #4194304	; 0x400000
    31cc:	blls	1f7804 <__assert_fail@plt+0x1f51c4>
    31d0:	stceq	8, cr15, [r4], {83}	; 0x53
    31d4:	b	5411d8 <__assert_fail@plt+0x53eb98>
    31d8:			; <UNDEFINED> instruction: 0xf8539b06
    31dc:			; <UNDEFINED> instruction: 0xf7ff0c14
    31e0:	vmov	lr, s16
    31e4:	stmdbls	r5, {r4, r7, r9, fp}
    31e8:			; <UNDEFINED> instruction: 0xf7fe462a
    31ec:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    31f0:	bichi	pc, r1, r0, asr #5
    31f4:	mvnshi	pc, r0
    31f8:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    31fc:			; <UNDEFINED> instruction: 0xf040065a
    3200:			; <UNDEFINED> instruction: 0xf41381a9
    3204:			; <UNDEFINED> instruction: 0xf3c34f7f
    3208:			; <UNDEFINED> instruction: 0xf0002907
    320c:	mrc	0, 0, r8, cr8, cr2, {5}
    3210:			; <UNDEFINED> instruction: 0xf00a0a10
    3214:	blls	282220 <__assert_fail@plt+0x27fbe0>
    3218:	svclt	0x00cc2b02
    321c:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3220:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3224:	blls	bb4c0 <__assert_fail@plt+0xb8e80>
    3228:			; <UNDEFINED> instruction: 0xf7ff6818
    322c:			; <UNDEFINED> instruction: 0xf8d8e9ea
    3230:			; <UNDEFINED> instruction: 0xf7ff0000
    3234:	blls	1fd9d4 <__assert_fail@plt+0x1fb394>
    3238:			; <UNDEFINED> instruction: 0xf7ff6818
    323c:			; <UNDEFINED> instruction: 0x4606e9fc
    3240:			; <UNDEFINED> instruction: 0xf0002800
    3244:	andcs	r8, r1, sl, lsr #1
    3248:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    324c:			; <UNDEFINED> instruction: 0xf5c6adbb
    3250:			; <UNDEFINED> instruction: 0x4608627f
    3254:	stmibne	r9!, {r0, r1, r2, r3, r9, ip, sp}
    3258:	mcr	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    325c:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
    3260:	vmov.i32	d22, #8	; 0x00000008
    3264:	strmi	r8, [r6], #-344	; 0xfffffea8
    3268:			; <UNDEFINED> instruction: 0xf809e00f
    326c:	strtmi	r4, [r9], -r1, lsl #22
    3270:			; <UNDEFINED> instruction: 0xf0044650
    3274:	bl	fea81c58 <__assert_fail@plt+0xfea7f618>
    3278:	bne	ffd83e94 <__assert_fail@plt+0xffd81854>
    327c:	vst1.16	{d20-d22}, [pc], r9
    3280:	strtmi	r5, [r8], -r0, lsl #7
    3284:			; <UNDEFINED> instruction: 0xf7fe4632
    3288:	tstcs	sl, r0, ror lr
    328c:	strpl	r4, [ip, #1576]!	; 0x628
    3290:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3294:	stmdacs	r0, {r0, r7, r9, sl, lr}
    3298:			; <UNDEFINED> instruction: 0xf640d1e7
    329c:	addsmi	r7, lr, #-67108861	; 0xfc000003
    32a0:	strtmi	sp, [r9], -lr, lsl #2
    32a4:			; <UNDEFINED> instruction: 0xf0044658
    32a8:	tstcs	sl, sp, asr sl	; <UNPREDICTABLE>
    32ac:			; <UNDEFINED> instruction: 0xf8854628
    32b0:			; <UNDEFINED> instruction: 0xf7ff9000
    32b4:	pkhbtmi	lr, r1, r6, lsl #16
    32b8:	strcs	fp, [r0], -r8, lsl #2
    32bc:			; <UNDEFINED> instruction: 0x4606e7d5
    32c0:	bls	e9edc <__assert_fail@plt+0xe789c>
    32c4:			; <UNDEFINED> instruction: 0xf082681b
    32c8:	stmiblt	r3, {r0, r8, sl}^
    32cc:	andls	r2, r4, #268435456	; 0x10000000
    32d0:	ldmdbge	fp!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    32d4:	vst1.8	{d20-d22}, [pc :64], r0
    32d8:	mrsls	r7, R8_fiq
    32dc:	mcr	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    32e0:	stmdbls	r8, {r0, r2, r8, r9, fp, ip, pc}
    32e4:	andsvs	r2, r8, r0, lsl #16
    32e8:	andsle	sp, r2, sp, lsl #22
    32ec:			; <UNDEFINED> instruction: 0xf8114401
    32f0:	blcs	e922fc <__assert_fail@plt+0xe8fcbc>
    32f4:	addshi	pc, r3, r0
    32f8:			; <UNDEFINED> instruction: 0xf0839b03
    32fc:	blls	104708 <__assert_fail@plt+0x1020c8>
    3300:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    3304:			; <UNDEFINED> instruction: 0xf7ffe761
    3308:	stmdavs	r3, {r1, r4, fp, sp, lr, pc}
    330c:			; <UNDEFINED> instruction: 0xf0402b05
    3310:	blls	123694 <__assert_fail@plt+0x121054>
    3314:	andls	pc, ip, sp, asr #17
    3318:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    331c:	bmi	ff93d078 <__assert_fail@plt+0xff93aa38>
    3320:	ldrbtmi	r4, [sl], #-2276	; 0xfffff71c
    3324:	blmi	ff955abc <__assert_fail@plt+0xff95347c>
    3328:			; <UNDEFINED> instruction: 0x61224478
    332c:	bmi	ff914518 <__assert_fail@plt+0xff911ed8>
    3330:			; <UNDEFINED> instruction: 0xf8c4447b
    3334:	ldrbtmi	r9, [sl], #-12
    3338:	andsge	pc, r4, r4, asr #17
    333c:	andsgt	pc, ip, r4, asr #17
    3340:	smlabteq	r1, r4, r9, lr
    3344:	strbt	r6, [r7], -r3, lsr #3
    3348:	andcs	r4, r5, #3637248	; 0x378000
    334c:			; <UNDEFINED> instruction: 0xf04f2000
    3350:	ldrbtmi	r0, [r9], #-2305	; 0xfffff6ff
    3354:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    3358:			; <UNDEFINED> instruction: 0xf7fe4605
    335c:	stmdavs	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3360:	svc	0x004cf7fe
    3364:	strtmi	r4, [r8], -r1, lsl #12
    3368:			; <UNDEFINED> instruction: 0xf9fcf004
    336c:			; <UNDEFINED> instruction: 0xf7fe4620
    3370:	ldmibmi	r5, {r1, r9, sl, fp, sp, lr, pc}^
    3374:	orrspl	pc, r7, #54525952	; 0x3400000
    3378:	movwcc	r4, #51905	; 0xcac1
    337c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3380:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3384:			; <UNDEFINED> instruction: 0xf0404051
    3388:			; <UNDEFINED> instruction: 0x46488177
    338c:	cfldr32pl	mvfx15, [r7, #52]	; 0x34
    3390:	ldc	0, cr11, [sp], #20
    3394:	pop	{r2, r8, r9, fp, pc}
    3398:	strdcs	r8, [r2, -r0]
    339c:	ldrdeq	pc, [r4], -r8
    33a0:	mcr	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    33a4:	ldrdeq	pc, [r4], -r8
    33a8:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33ac:	stmdbvs	r8!, {r0, r5, r9, sl, lr}
    33b0:	svc	0x00aaf7fe
    33b4:	andcs	r4, r5, #3227648	; 0x314000
    33b8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    33bc:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    33c0:			; <UNDEFINED> instruction: 0xf7fe4604
    33c4:	stmdavs	r0, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    33c8:	svc	0x0018f7fe
    33cc:	strtmi	r4, [r0], -r1, lsl #12
    33d0:			; <UNDEFINED> instruction: 0xf9c8f004
    33d4:			; <UNDEFINED> instruction: 0xf7fe2001
    33d8:	ldmibmi	sp!, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    33dc:	andcs	r2, r0, r5, lsl #4
    33e0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    33e4:			; <UNDEFINED> instruction: 0xf7fe4479
    33e8:	strmi	lr, [r4], -ip, lsr #28
    33ec:	svc	0x009ef7fe
    33f0:			; <UNDEFINED> instruction: 0xf7fe6800
    33f4:	strmi	lr, [r1], -r4, lsl #30
    33f8:			; <UNDEFINED> instruction: 0xf0044620
    33fc:			; <UNDEFINED> instruction: 0x210ff9b3
    3400:	beq	fe43ec68 <__assert_fail@plt+0xfe43c628>
    3404:	svc	0x0024f7fe
    3408:			; <UNDEFINED> instruction: 0xf8539b07
    340c:			; <UNDEFINED> instruction: 0xf7ff0c04
    3410:	blls	1bd7f8 <__assert_fail@plt+0x1bb1b8>
    3414:	ldceq	8, cr15, [r4], {83}	; 0x53
    3418:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    341c:	blls	27d2c8 <__assert_fail@plt+0x27ac88>
    3420:	cmnle	r3, r0, lsl #22
    3424:	vnmls.f64	d9, d8, d6
    3428:			; <UNDEFINED> instruction: 0xf1a30a10
    342c:	blls	245894 <__assert_fail@plt+0x243254>
    3430:			; <UNDEFINED> instruction: 0x464a1e19
    3434:	tstcs	r1, r8, lsl pc
    3438:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    343c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3440:	adcshi	pc, pc, r0
    3444:	svc	0x0040f7fe
    3448:	strtmi	r9, [r9], -r2, lsl #22
    344c:	ldmdavs	r8, {r1, r9, sl, lr}
    3450:	movwcc	r9, #6921	; 0x1b09
    3454:			; <UNDEFINED> instruction: 0xf7fe9309
    3458:	blls	bf338 <__assert_fail@plt+0xbccf8>
    345c:	bne	43ecc8 <__assert_fail@plt+0x43c688>
    3460:	ldmdavs	r8, {r0, r9, sp}
    3464:	svc	0x00aef7fe
    3468:			; <UNDEFINED> instruction: 0xf7fe4628
    346c:	strb	lr, [r3, -r8, asr #27]
    3470:	andcs	r4, r5, #152, 18	; 0x260000
    3474:			; <UNDEFINED> instruction: 0xf04f4630
    3478:	ldrbtmi	r0, [r9], #-2305	; 0xfffff6ff
    347c:	stcl	7, cr15, [r0, #1016]!	; 0x3f8
    3480:			; <UNDEFINED> instruction: 0xf7fe4605
    3484:	stmdavs	r0, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3488:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    348c:	strtmi	r4, [r8], -r1, lsl #12
    3490:			; <UNDEFINED> instruction: 0xf968f004
    3494:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    3498:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    349c:	ldmdavs	r8, {r0, r1, r2, r8, r9, fp, ip, pc}
    34a0:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34a4:	ldrdeq	pc, [r0], -r8
    34a8:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34ac:	ldrdeq	pc, [r4], -r8
    34b0:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34b4:			; <UNDEFINED> instruction: 0xf7fe4620
    34b8:			; <UNDEFINED> instruction: 0xe75aed5e
    34bc:	andcs	r4, r5, #2195456	; 0x218000
    34c0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    34c4:			; <UNDEFINED> instruction: 0xf7fe4479
    34c8:			; <UNDEFINED> instruction: 0xf004edbc
    34cc:	ldrb	pc, [r0, -fp, asr #18]	; <UNPREDICTABLE>
    34d0:	andcs	r4, r5, #2129920	; 0x208000
    34d4:	strtmi	r9, [r8], -r3
    34d8:			; <UNDEFINED> instruction: 0xf7fe4479
    34dc:	blls	febac <__assert_fail@plt+0xfc56c>
    34e0:	ldmdavs	r8, {r2, r9, sl, lr}
    34e4:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    34e8:	strtmi	r4, [r0], -r1, lsl #12
    34ec:			; <UNDEFINED> instruction: 0xf93af004
    34f0:	mufe	f2, f0, #10.0
    34f4:			; <UNDEFINED> instruction: 0xf7fe0a90
    34f8:	blls	befb0 <__assert_fail@plt+0xbc970>
    34fc:			; <UNDEFINED> instruction: 0xf7ff6818
    3500:			; <UNDEFINED> instruction: 0xf8d8e880
    3504:			; <UNDEFINED> instruction: 0xf7ff0000
    3508:			; <UNDEFINED> instruction: 0xe732e87c
    350c:	beq	43ed74 <__assert_fail@plt+0x43c734>
    3510:	blx	fe0bf540 <__assert_fail@plt+0xfe0bcf00>
    3514:	ldmdbmi	r2!, {r1, r2, r7, r8, r9, sl, sp, lr, pc}^
    3518:	andcs	r2, r0, r5, lsl #4
    351c:			; <UNDEFINED> instruction: 0xf7fe4479
    3520:			; <UNDEFINED> instruction: 0x4604ed90
    3524:	svc	0x0002f7fe
    3528:			; <UNDEFINED> instruction: 0xf7fe6800
    352c:	strmi	lr, [r1], -r8, ror #28
    3530:			; <UNDEFINED> instruction: 0xf0044620
    3534:	tstcs	pc, r7, lsl r9	; <UNPREDICTABLE>
    3538:	beq	fe43eda0 <__assert_fail@plt+0xfe43c760>
    353c:	mcr	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    3540:			; <UNDEFINED> instruction: 0xf8539b07
    3544:			; <UNDEFINED> instruction: 0xf7ff0c04
    3548:			; <UNDEFINED> instruction: 0xf8d8e85c
    354c:			; <UNDEFINED> instruction: 0xf7ff0000
    3550:	smlsd	lr, r8, r8, lr
    3554:	andcs	r4, r5, #1622016	; 0x18c000
    3558:			; <UNDEFINED> instruction: 0xf04f4628
    355c:	ldrbtmi	r0, [r9], #-2305	; 0xfffff6ff
    3560:	stcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    3564:	ldmdavs	r9, {r0, r2, r8, r9, fp, ip, pc}
    3568:			; <UNDEFINED> instruction: 0xf8fcf004
    356c:	beq	43edd4 <__assert_fail@plt+0x43c794>
    3570:	blx	14bf5a0 <__assert_fail@plt+0x14bcf60>
    3574:	ldmdbmi	ip, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    3578:	strtmi	r2, [r8], -r5, lsl #4
    357c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3580:			; <UNDEFINED> instruction: 0xf7fe4479
    3584:			; <UNDEFINED> instruction: 0x4604ed5e
    3588:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    358c:			; <UNDEFINED> instruction: 0xf7fe6800
    3590:			; <UNDEFINED> instruction: 0x4601ee36
    3594:			; <UNDEFINED> instruction: 0xf0044620
    3598:	cdp	8, 1, cr15, cr8, cr5, {7}
    359c:			; <UNDEFINED> instruction: 0x210f0a90
    35a0:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    35a4:	beq	43ee0c <__assert_fail@plt+0x43c7cc>
    35a8:	blx	dbf5d8 <__assert_fail@plt+0xdbcf98>
    35ac:	blmi	13fd138 <__assert_fail@plt+0x13faaf8>
    35b0:	andvc	pc, ip, #1325400064	; 0x4f000000
    35b4:	stmdami	pc, {r1, r2, r3, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    35b8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    35bc:			; <UNDEFINED> instruction: 0xf7ff4478
    35c0:	tstcs	pc, r0, asr #16
    35c4:	beq	fe43ee2c <__assert_fail@plt+0xfe43c7ec>
    35c8:	mcr	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    35cc:			; <UNDEFINED> instruction: 0xf8539b07
    35d0:			; <UNDEFINED> instruction: 0xf7ff0c04
    35d4:	blls	1bd634 <__assert_fail@plt+0x1baff4>
    35d8:	ldceq	8, cr15, [r4], {83}	; 0x53
    35dc:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35e0:	ldrdcc	pc, [r0], -r9
    35e4:	svclt	0x00142b00
    35e8:	stmdbeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    35ec:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    35f0:	blmi	107d0f4 <__assert_fail@plt+0x107aab4>
    35f4:	rscscs	pc, r2, #64, 4
    35f8:	stmdami	r1, {r6, r8, fp, lr}^
    35fc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3600:			; <UNDEFINED> instruction: 0xf7ff4478
    3604:	blmi	ffd684 <__assert_fail@plt+0xffb044>
    3608:	eorcs	pc, pc, #64, 4
    360c:	ldmdami	pc!, {r1, r2, r3, r4, r5, r8, fp, lr}	; <UNPREDICTABLE>
    3610:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3614:			; <UNDEFINED> instruction: 0xf7ff4478
    3618:	blmi	f7d670 <__assert_fail@plt+0xf7b030>
    361c:	eorcs	pc, lr, #64, 4
    3620:	ldmdami	sp!, {r2, r3, r4, r5, r8, fp, lr}
    3624:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3628:			; <UNDEFINED> instruction: 0xf7ff4478
    362c:	ldmdbmi	fp!, {r1, r3, fp, sp, lr, pc}
    3630:	ldrtmi	r2, [r0], -r5, lsl #4
    3634:			; <UNDEFINED> instruction: 0xf7fe4479
    3638:	strmi	lr, [r5], -r4, lsl #26
    363c:	mrc	7, 3, APSR_nzcv, cr6, cr14, {7}
    3640:			; <UNDEFINED> instruction: 0xf7fe6800
    3644:			; <UNDEFINED> instruction: 0x4601eddc
    3648:			; <UNDEFINED> instruction: 0xf0044628
    364c:	str	pc, [r9, -fp, lsl #17]!
    3650:	vpadd.i8	d20, d0, d19
    3654:	ldmdbmi	r3!, {r0, r4, r5, r9, sp}
    3658:	ldrbtmi	r4, [fp], #-2099	; 0xfffff7cd
    365c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3660:	svc	0x00eef7fe
    3664:	andcs	r4, r5, #802816	; 0xc4000
    3668:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    366c:			; <UNDEFINED> instruction: 0xf7fe4479
    3670:			; <UNDEFINED> instruction: 0xf004ece8
    3674:			; <UNDEFINED> instruction: 0xe67cf877
    3678:	stcl	7, cr15, [r8], #1016	; 0x3f8
    367c:	ldrdeq	sp, [r1], -lr
    3680:	muleq	r0, ip, r2
    3684:	andeq	sp, r1, ip, asr #27
    3688:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    368c:	andeq	fp, r0, r2, asr r2
    3690:	andeq	fp, r0, r6, ror r3
    3694:	andeq	fp, r0, r6, ror #6
    3698:	andeq	fp, r0, r4, ror #3
    369c:	andeq	fp, r0, lr, asr r3
    36a0:	andeq	fp, r0, r0, ror #6
    36a4:	andeq	ip, r0, r0, asr fp
    36a8:	andeq	ip, r0, lr, asr #22
    36ac:	andeq	ip, r0, r6, ror #21
    36b0:	andeq	fp, r0, r2, asr #32
    36b4:	andeq	fp, r0, r4, asr #32
    36b8:	andeq	fp, r0, r4, lsr r0
    36bc:	andeq	fp, r0, r8, lsr r0
    36c0:			; <UNDEFINED> instruction: 0x0000aeb2
    36c4:	andeq	sl, r0, sl, ror #29
    36c8:	andeq	sp, r1, r8, lsr #19
    36cc:	andeq	sl, r0, r2, lsr #30
    36d0:	andeq	sl, r0, ip, lsl #30
    36d4:	andeq	sl, r0, lr, asr #28
    36d8:	andeq	sl, r0, r8, lsr #26
    36dc:	andeq	sl, r0, ip, lsr #28
    36e0:	andeq	sl, r0, ip, ror #27
    36e4:	ldrdeq	sl, [r0], -lr
    36e8:	muleq	r0, ip, sp
    36ec:	andeq	fp, r0, r8, asr #1
    36f0:			; <UNDEFINED> instruction: 0x0000acba
    36f4:	andeq	sl, r0, ip, ror #25
    36f8:	andeq	fp, r0, r4, lsl #1
    36fc:	andeq	sl, r0, r6, ror ip
    3700:	andeq	sl, r0, r0, lsr sp
    3704:	andeq	fp, r0, r0, ror r0
    3708:	andeq	sl, r0, r2, ror #24
    370c:	andeq	sl, r0, r8, lsl #25
    3710:	andeq	fp, r0, ip, asr r0
    3714:	andeq	sl, r0, lr, asr #24
    3718:	andeq	sl, r0, r8, ror #24
    371c:	andeq	sl, r0, r4, lsr #24
    3720:	andeq	fp, r0, r6, lsr #32
    3724:	andeq	sl, r0, r8, lsl ip
    3728:	andeq	sl, r0, sl, asr ip
    372c:			; <UNDEFINED> instruction: 0x0000abb0
    3730:			; <UNDEFINED> instruction: 0xf7feb108
    3734:	ldrbmi	fp, [r0, -r1, ror #24]!
    3738:	mvnsmi	lr, sp, lsr #18
    373c:	strmi	r4, [sp], -r4, lsl #12
    3740:	tstcs	r1, sp
    3744:			; <UNDEFINED> instruction: 0x461f4616
    3748:			; <UNDEFINED> instruction: 0x8018f8dd
    374c:	mcrr	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    3750:	bmi	5163a4 <__assert_fail@plt+0x513d64>
    3754:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3758:	biclt	r6, r0, r8, lsl r9
    375c:	mvnsvc	pc, #164, 10	; 0x29000000
    3760:	stmdale	r9, {r0, r8, r9, fp, sp}
    3764:			; <UNDEFINED> instruction: 0x4632463b
    3768:	strtmi	r4, [r0], -r9, lsr #12
    376c:	andshi	pc, r8, sp, asr #17
    3770:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3774:	bllt	ff7c1778 <__assert_fail@plt+0xff7bf138>
    3778:	andcs	r4, r5, #180224	; 0x2c000
    377c:	ldrbtmi	r2, [r9], #-0
    3780:	mrrc	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    3784:			; <UNDEFINED> instruction: 0xffeef003
    3788:	pop	{r0, sp}
    378c:	stmdbmi	r7, {r4, r5, r6, r7, r8, pc}
    3790:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3794:	mrrc	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    3798:			; <UNDEFINED> instruction: 0xffe4f003
    379c:	svclt	0x0000e7f4
    37a0:	ldrdeq	sp, [r1], -r0
    37a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    37a8:	andeq	sl, r0, r2, lsl ip
    37ac:	ldrdeq	sl, [r0], -lr
    37b0:	svcmi	0x00f0e92d
    37b4:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    37b8:	strmi	r8, [r8], r2, lsl #22
    37bc:			; <UNDEFINED> instruction: 0x46914898
    37c0:	ldrbtmi	r4, [r8], #-3480	; 0xfffff268
    37c4:	ldrbtmi	fp, [sp], #-131	; 0xffffff7d
    37c8:	ldcl	7, cr15, [r2], #1016	; 0x3f8
    37cc:			; <UNDEFINED> instruction: 0xf0002800
    37d0:	stmdavc	r3, {r0, r2, r3, r6, r7, pc}
    37d4:	blcs	14fec <__assert_fail@plt+0x129ac>
    37d8:	addhi	pc, r3, r0
    37dc:	ldcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    37e0:			; <UNDEFINED> instruction: 0xf8104420
    37e4:	blcs	bd27f0 <__assert_fail@plt+0xbd01b0>
    37e8:	stmibmi	pc, {r0, r2, r3, r4, r5, r6, r8, ip, lr, pc}	; <UNPREDICTABLE>
    37ec:	andcs	r4, r0, #32, 12	; 0x2000000
    37f0:			; <UNDEFINED> instruction: 0xf0014479
    37f4:			; <UNDEFINED> instruction: 0x4604f99f
    37f8:	stccs	6, cr4, [r0], {32}
    37fc:	sbcshi	pc, sl, r0
    3800:	stc2	0, cr15, [lr], #16
    3804:			; <UNDEFINED> instruction: 0xf0002800
    3808:	blmi	fe223b04 <__assert_fail@plt+0xfe2214c4>
    380c:	ldmibvs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3810:	rsbsle	r2, r2, r0, lsl #16
    3814:	blcs	b61828 <__assert_fail@plt+0xb5f1e8>
    3818:	stmdavc	r3, {r1, r8, ip, lr, pc}^
    381c:	rsble	r2, ip, r0, lsl #22
    3820:	ldcl	7, cr15, [lr, #1016]	; 0x3f8
    3824:	bleq	3f968 <__assert_fail@plt+0x3d328>
    3828:	strtmi	r4, [r0], -r6, lsl #12
    382c:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    3830:	andcc	r4, r5, r2, lsl #13
    3834:	stcl	7, cr15, [lr], {254}	; 0xfe
    3838:	stmdacs	r0, {r0, r2, r9, sl, lr}
    383c:	sbchi	pc, r3, r0
    3840:			; <UNDEFINED> instruction: 0x46214652
    3844:	bl	feec1844 <__assert_fail@plt+0xfeebf204>
    3848:	bl	156634 <__assert_fail@plt+0x153ff4>
    384c:	ldrbtmi	r0, [fp], #-522	; 0xfffffdf6
    3850:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
    3854:	andeq	pc, sl, r5, asr #16
    3858:			; <UNDEFINED> instruction: 0xf1bb7113
    385c:	rsble	r0, r1, r0, lsl #30
    3860:	bne	fff80168 <__assert_fail@plt+0xfff7db28>
    3864:	beq	2be708 <__assert_fail@plt+0x2bc0c8>
    3868:	blx	fe2c2358 <__assert_fail@plt+0xfe2bfd18>
    386c:			; <UNDEFINED> instruction: 0x46314871
    3870:	bne	16be1b4 <__assert_fail@plt+0x16bbb74>
    3874:			; <UNDEFINED> instruction: 0x46524478
    3878:	beq	43f0a0 <__assert_fail@plt+0x43ca60>
    387c:			; <UNDEFINED> instruction: 0xf9ecf7ff
    3880:	ldmiblt	r8!, {r0, r1, r7, r9, sl, lr}^
    3884:			; <UNDEFINED> instruction: 0x46434638
    3888:	ldrtmi	r4, [r1], -sl, lsr #12
    388c:	andls	pc, r0, sp, asr #17
    3890:	ldrbvc	pc, [lr, r7, lsr #11]!	; <UNPREDICTABLE>
    3894:			; <UNDEFINED> instruction: 0xff50f7ff
    3898:			; <UNDEFINED> instruction: 0xf787fab7
    389c:			; <UNDEFINED> instruction: 0x4683097f
    38a0:	vnmla.f16	s22, s16, s0
    38a4:			; <UNDEFINED> instruction: 0x463a1a10
    38a8:			; <UNDEFINED> instruction: 0xf7ff4628
    38ac:	pkhtbmi	pc, r3, r5, asr #19	; <UNPREDICTABLE>
    38b0:	subsle	r2, lr, r0, lsl #16
    38b4:			; <UNDEFINED> instruction: 0x46284639
    38b8:			; <UNDEFINED> instruction: 0xf94ef7ff
    38bc:			; <UNDEFINED> instruction: 0x46304651
    38c0:			; <UNDEFINED> instruction: 0xf94af7ff
    38c4:			; <UNDEFINED> instruction: 0xf7fe4628
    38c8:			; <UNDEFINED> instruction: 0x4630eb56
    38cc:	bl	14c18cc <__assert_fail@plt+0x14bf28c>
    38d0:			; <UNDEFINED> instruction: 0xf7fe4620
    38d4:	ldrbmi	lr, [r8], -ip, lsl #23
    38d8:	ldc	0, cr11, [sp], #12
    38dc:	pop	{r1, r8, r9, fp, pc}
    38e0:	mrrcmi	15, 15, r8, r5, cr0
    38e4:	bmi	1554adc <__assert_fail@plt+0x155249c>
    38e8:	ldmdbmi	r5, {r5, r9, sl, lr}^
    38ec:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    38f0:			; <UNDEFINED> instruction: 0xf0014479
    38f4:			; <UNDEFINED> instruction: 0x4604f91f
    38f8:			; <UNDEFINED> instruction: 0x4620e77e
    38fc:	stcl	7, cr15, [r4], #1016	; 0x3f8
    3900:	andcc	r4, r4, r5, lsl #12
    3904:	stcl	7, cr15, [r6], #-1016	; 0xfffffc08
    3908:	stmdacs	r0, {r1, r2, r9, sl, lr}
    390c:			; <UNDEFINED> instruction: 0x462ad073
    3910:			; <UNDEFINED> instruction: 0xf7fe4621
    3914:	blmi	12fe66c <__assert_fail@plt+0x12fc02c>
    3918:	bleq	7fa5c <__assert_fail@plt+0x7d41c>
    391c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    3920:			; <UNDEFINED> instruction: 0xe7825170
    3924:			; <UNDEFINED> instruction: 0x46434638
    3928:	ldrtmi	r4, [r1], -sl, lsr #12
    392c:	andls	pc, r0, sp, asr #17
    3930:	ldrbvc	pc, [lr, r7, lsr #11]!	; <UNPREDICTABLE>
    3934:			; <UNDEFINED> instruction: 0xff00f7ff
    3938:			; <UNDEFINED> instruction: 0xf787fab7
    393c:			; <UNDEFINED> instruction: 0x4683097f
    3940:	stmdbmi	r1, {r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3944:			; <UNDEFINED> instruction: 0x4628463a
    3948:			; <UNDEFINED> instruction: 0xf7ff4479
    394c:	strmi	pc, [r3], r5, lsl #19
    3950:			; <UNDEFINED> instruction: 0x4639b938
    3954:			; <UNDEFINED> instruction: 0xf7ff4628
    3958:			; <UNDEFINED> instruction: 0x4628f8ff
    395c:	bleq	3faa0 <__assert_fail@plt+0x3d460>
    3960:			; <UNDEFINED> instruction: 0x4639e7b1
    3964:			; <UNDEFINED> instruction: 0xf7ff4628
    3968:			; <UNDEFINED> instruction: 0xe7abf8f7
    396c:	ldrbtmi	r4, [ip], #-3127	; 0xfffff3c9
    3970:			; <UNDEFINED> instruction: 0x4639e7b9
    3974:			; <UNDEFINED> instruction: 0xf7ff4628
    3978:	ldrbmi	pc, [r1], -pc, ror #17	; <UNPREDICTABLE>
    397c:			; <UNDEFINED> instruction: 0xf7ff4630
    3980:	strb	pc, [sl, fp, ror #17]!	; <UNPREDICTABLE>
    3984:	andcs	r4, r5, #819200	; 0xc8000
    3988:			; <UNDEFINED> instruction: 0xf7fe4479
    398c:			; <UNDEFINED> instruction: 0x4605eb5a
    3990:	stcl	7, cr15, [ip], {254}	; 0xfe
    3994:	bleq	7fad8 <__assert_fail@plt+0x7d498>
    3998:			; <UNDEFINED> instruction: 0xf7fe6800
    399c:			; <UNDEFINED> instruction: 0x4621ec30
    39a0:	strtmi	r4, [r8], -r2, lsl #12
    39a4:	cdp2	0, 13, cr15, cr14, cr3, {0}
    39a8:	andlt	r4, r3, r8, asr r6
    39ac:	blhi	beca8 <__assert_fail@plt+0xbc668>
    39b0:	svchi	0x00f0e8bd
    39b4:	andcs	r4, r5, #638976	; 0x9c000
    39b8:	ldrbtmi	r4, [r9], #-3111	; 0xfffff3d9
    39bc:	bl	10419bc <__assert_fail@plt+0x103f37c>
    39c0:			; <UNDEFINED> instruction: 0x4605447c
    39c4:	stmdbmi	r5!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    39c8:			; <UNDEFINED> instruction: 0xf04f2205
    39cc:	ldrbtmi	r0, [r9], #-2817	; 0xfffff4ff
    39d0:	bl	dc19d0 <__assert_fail@plt+0xdbf390>
    39d4:			; <UNDEFINED> instruction: 0xf7fe4605
    39d8:	stmdavs	r0, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    39dc:	stc	7, cr15, [lr], {254}	; 0xfe
    39e0:	strtmi	r4, [r8], -r1, lsl #12
    39e4:	cdp2	0, 11, cr15, cr14, cr3, {0}
    39e8:			; <UNDEFINED> instruction: 0xf7fe4630
    39ec:	strtmi	lr, [r0], -r4, asr #21
    39f0:	b	fff419f0 <__assert_fail@plt+0xfff3f3b0>
    39f4:	ldmdbmi	sl, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    39f8:			; <UNDEFINED> instruction: 0xf04f2205
    39fc:	ldrbtmi	r0, [r9], #-2817	; 0xfffff4ff
    3a00:	bl	7c1a00 <__assert_fail@plt+0x7bf3c0>
    3a04:			; <UNDEFINED> instruction: 0xf7fe4605
    3a08:	stmdavs	r0, {r1, r4, r7, sl, fp, sp, lr, pc}
    3a0c:	bl	ffdc1a0c <__assert_fail@plt+0xffdbf3cc>
    3a10:	strtmi	r4, [r8], -r1, lsl #12
    3a14:	cdp2	0, 10, cr15, cr6, cr3, {0}
    3a18:			; <UNDEFINED> instruction: 0xf7fe4620
    3a1c:	ldrb	lr, [sl, -r8, ror #21]
    3a20:	andeq	sl, r0, r2, lsl #24
    3a24:	andeq	sp, r1, lr, asr r5
    3a28:	ldrdeq	sl, [r0], -ip
    3a2c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3a30:	ldrdeq	sl, [r0], -r6
    3a34:			; <UNDEFINED> instruction: 0x0000abb8
    3a38:	ldrdeq	sl, [r0], -r8
    3a3c:	ldrdeq	sl, [r0], -lr
    3a40:	muleq	r0, r4, r4
    3a44:	andeq	sl, r0, r0, ror #21
    3a48:	andeq	sl, r0, r4, ror #21
    3a4c:	andeq	sl, r0, lr, asr #20
    3a50:	andeq	sl, r0, r8, lsr #21
    3a54:	andeq	sl, r0, r6, ror sl
    3a58:	andeq	sl, r0, ip, lsr sp
    3a5c:	andeq	sl, r0, r2, lsr sl
    3a60:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    3a64:	andcs	r4, r6, r8, lsl #18
    3a68:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    3a6c:			; <UNDEFINED> instruction: 0xf7fe4c07
    3a70:	stmdbmi	r7, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
    3a74:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    3a78:			; <UNDEFINED> instruction: 0xf7fe4620
    3a7c:	strtmi	lr, [r0], -lr, ror #26
    3a80:			; <UNDEFINED> instruction: 0x4010e8bd
    3a84:	bllt	541a84 <__assert_fail@plt+0x53f444>
    3a88:	muleq	r0, r2, ip
    3a8c:	andeq	sl, r0, r4, lsr ip
    3a90:	andeq	sl, r0, lr, lsl ip
    3a94:	tstcs	r0, r1, lsl r8
    3a98:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
    3a9c:	bl	18c1a9c <__assert_fail@plt+0x18bf45c>
    3aa0:	cmnlt	r8, r4, lsl #12
    3aa4:			; <UNDEFINED> instruction: 0xf7fe4620
    3aa8:	stmdbmi	sp, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    3aac:			; <UNDEFINED> instruction: 0x46044479
    3ab0:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    3ab4:	bl	15c1ab4 <__assert_fail@plt+0x15bf474>
    3ab8:	cmplt	r8, r3, lsl #12
    3abc:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3ac0:			; <UNDEFINED> instruction: 0xf7fe200e
    3ac4:			; <UNDEFINED> instruction: 0x4604ecf4
    3ac8:	mvnle	r2, r0, lsl #16
    3acc:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3ad0:	ldrmi	r4, [ip], -r0, lsr #12
    3ad4:	b	fe4c1ad4 <__assert_fail@plt+0xfe4bf494>
    3ad8:	svclt	0x0000e7f0
    3adc:	andeq	sl, r0, lr, lsl #24
    3ae0:	andeq	sl, r0, r4, lsl #24
    3ae4:	strdeq	sl, [r0], -r6
    3ae8:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
    3aec:	strmi	r4, [r4], -r1, lsl #12
    3af0:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    3af4:	bl	dc1af4 <__assert_fail@plt+0xdbf4b4>
    3af8:	pop	{r5, r9, sl, lr}
    3afc:			; <UNDEFINED> instruction: 0xf7fe4010
    3b00:			; <UNDEFINED> instruction: 0x4770ba7b
    3b04:			; <UNDEFINED> instruction: 0x0000abb6
    3b08:	addlt	fp, r3, r0, lsr r5
    3b0c:			; <UNDEFINED> instruction: 0xf7ff9001
    3b10:	stmdbls	r1, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3b14:	strmi	r2, [r4], -r5, lsl #4
    3b18:			; <UNDEFINED> instruction: 0xf7fe2000
    3b1c:			; <UNDEFINED> instruction: 0x4605ea92
    3b20:	stmdami	r5, {r2, r3, r4, r5, r8, ip, sp, pc}
    3b24:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    3b28:	bl	741b28 <__assert_fail@plt+0x73f4e8>
    3b2c:			; <UNDEFINED> instruction: 0xf7fe4620
    3b30:	strtmi	lr, [r8], -r6, ror #20
    3b34:	ldclt	0, cr11, [r0, #-12]!
    3b38:	andeq	sl, r0, r2, lsl #23
    3b3c:	ldrbmi	lr, [r0, sp, lsr #18]!
    3b40:	stmdacs	r0, {r1, r2, r3, r9, sl, lr}
    3b44:	blmi	ef7c98 <__assert_fail@plt+0xef5658>
    3b48:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
    3b4c:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
    3b50:	stmdavs	r4!, {r1, r3, r4, sp, lr, pc}
    3b54:			; <UNDEFINED> instruction: 0xf104b1c4
    3b58:	strtmi	r0, [r9], -r8
    3b5c:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b60:	mvnsle	r2, r0, lsl #16
    3b64:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    3b68:	ldmdavs	fp, {r1, r2, r3, sp, lr, pc}
    3b6c:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
    3b70:	ldrhle	r4, [sl, #34]!	; 0x22
    3b74:			; <UNDEFINED> instruction: 0xf04f689f
    3b78:	strbmi	r0, [r0], -r0, lsl #16
    3b7c:	b	fc1b7c <__assert_fail@plt+0xfbf53c>
    3b80:	ldrtmi	fp, [r8], -r7, asr #7
    3b84:			; <UNDEFINED> instruction: 0x87f0e8bd
    3b88:	andcs	r2, r5, r0, lsl #2
    3b8c:	stcl	7, cr15, [r0], #-1016	; 0xfffffc08
    3b90:			; <UNDEFINED> instruction: 0xf7feb368
    3b94:			; <UNDEFINED> instruction: 0x4680ed3e
    3b98:	strtmi	fp, [r9], -r8, asr #6
    3b9c:			; <UNDEFINED> instruction: 0xf7fe2005
    3ba0:	stmdacs	r0, {r3, r4, r6, sl, fp, sp, lr, pc}
    3ba4:			; <UNDEFINED> instruction: 0xf8dfd042
    3ba8:			; <UNDEFINED> instruction: 0xf8dfa090
    3bac:	ldrbtmi	r9, [sl], #144	; 0x90
    3bb0:			; <UNDEFINED> instruction: 0x465144f9
    3bb4:			; <UNDEFINED> instruction: 0xf7fe4648
    3bb8:	andcs	lr, r5, #208, 24	; 0xd000
    3bbc:	andcs	r4, r0, r1, lsr r6
    3bc0:	b	fc1bc0 <__assert_fail@plt+0xfbf580>
    3bc4:	strmi	r4, [r7], -r1, asr #12
    3bc8:			; <UNDEFINED> instruction: 0xf7fe2005
    3bcc:	ldrbmi	lr, [r1], -r2, asr #24
    3bd0:			; <UNDEFINED> instruction: 0xf7fe4648
    3bd4:			; <UNDEFINED> instruction: 0xb1a4ecc2
    3bd8:			; <UNDEFINED> instruction: 0xf7fe200c
    3bdc:	stmdacs	r0, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
    3be0:	stmdavs	r3!, {r0, r1, r3, r6, r7, ip, lr, pc}^
    3be4:	strvs	lr, [r1, -r0, asr #19]
    3be8:	rsbvs	r6, r0, r3
    3bec:	andcs	lr, r0, r5, asr #15
    3bf0:	b	141bf0 <__assert_fail@plt+0x13f5b0>
    3bf4:	andcs	r4, r5, #51380224	; 0x3100000
    3bf8:			; <UNDEFINED> instruction: 0x47f0e8bd
    3bfc:			; <UNDEFINED> instruction: 0xf7fe2000
    3c00:			; <UNDEFINED> instruction: 0x4628ba1d
    3c04:	bl	1841c04 <__assert_fail@plt+0x183f5c4>
    3c08:			; <UNDEFINED> instruction: 0xf7fe300c
    3c0c:			; <UNDEFINED> instruction: 0x4604e936
    3c10:	adcsle	r2, r2, r0, lsl #16
    3c14:	strtmi	r3, [r9], -r8
    3c18:	b	fe641c18 <__assert_fail@plt+0xfe63f5d8>
    3c1c:	andcs	r4, r0, #8, 22	; 0x2000
    3c20:	ldrbtmi	r6, [fp], #-98	; 0xffffff9e
    3c24:	andsvs	r6, ip, sl, lsl r8
    3c28:	ldrb	r6, [r5, r2, lsr #32]
    3c2c:			; <UNDEFINED> instruction: 0xf7fe4640
    3c30:	ldrb	lr, [pc, r6, ror #19]
    3c34:	andeq	sp, r1, r6, asr #12
    3c38:	andeq	sl, r0, r6, ror #21
    3c3c:	strdeq	sl, [r0], -r8
    3c40:	andeq	sp, r1, lr, ror #10
    3c44:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    3c48:	eorsle	r2, lr, r0, lsr ip
    3c4c:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    3c50:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
    3c54:	svclt	0x00882c09
    3c58:	ldmdale	r3, {r8, r9, sl, sp}
    3c5c:			; <UNDEFINED> instruction: 0xf1a47844
    3c60:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
    3c64:			; <UNDEFINED> instruction: 0xf04f2700
    3c68:	and	r0, r3, sl, lsl #28
    3c6c:	svcmi	0x0001f816
    3c70:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    3c74:	ldrtmi	fp, [r0], -sp, ror #5
    3c78:	blx	38f0a6 <__assert_fail@plt+0x38ca66>
    3c7c:			; <UNDEFINED> instruction: 0xf1a4c707
    3c80:	ldmible	r3!, {r4, r5, sl, fp}^
    3c84:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
    3c88:			; <UNDEFINED> instruction: 0xd127292e
    3c8c:	mcrrne	8, 4, r7, r4, cr5
    3c90:	eorle	r2, r6, r0, lsr sp
    3c94:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
    3c98:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
    3c9c:	andcs	fp, r0, r8, lsl #31
    3ca0:	andcs	sp, r0, sl, lsl #16
    3ca4:			; <UNDEFINED> instruction: 0xf814260a
    3ca8:	blx	19b8b6 <__assert_fail@plt+0x199276>
    3cac:			; <UNDEFINED> instruction: 0xf1a51000
    3cb0:	sbclt	r0, sp, #48, 2
    3cb4:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
    3cb8:	stmdavc	r2!, {r4, sp, lr}
    3cbc:	svclt	0x001c2a2e
    3cc0:	andsvs	r2, sl, r0, lsl #4
    3cc4:			; <UNDEFINED> instruction: 0x4620d013
    3cc8:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    3ccc:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    3cd0:	cdpcs	2, 0, cr11, cr9, cr14, {7}
    3cd4:			; <UNDEFINED> instruction: 0xf04fbf88
    3cd8:	stmiale	r2, {sl, fp}^
    3cdc:	strtmi	r2, [r0], -r0, lsl #8
    3ce0:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    3ce4:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    3ce8:	strdcs	sp, [r0, -r8]
    3cec:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3cf0:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
    3cf4:			; <UNDEFINED> instruction: 0xf1a1d016
    3cf8:	sbcslt	r0, r1, #48, 4
    3cfc:	svclt	0x00842909
    3d00:	andcs	r4, r0, r4, lsl #12
    3d04:	strmi	sp, [r4], -fp, lsl #16
    3d08:	andcs	r2, r0, sl, lsl #10
    3d0c:	svcne	0x0001f814
    3d10:	andcs	pc, r0, r5, lsl #22
    3d14:	eorseq	pc, r0, #1073741864	; 0x40000028
    3d18:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    3d1c:			; <UNDEFINED> instruction: 0x6018d9f6
    3d20:	ldcllt	6, cr4, [r0, #128]!	; 0x80
    3d24:	bcc	c21fb4 <__assert_fail@plt+0xc1f974>
    3d28:	ldmible	r7, {r0, r3, r9, fp, sp}^
    3d2c:	strb	r2, [sl, r0, lsl #4]!
    3d30:			; <UNDEFINED> instruction: 0x4604b510
    3d34:	strmi	fp, [r8], -r9, ror #2
    3d38:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d3c:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
    3d40:	pop	{r2, r3, r4, r8, ip, sp, pc}
    3d44:			; <UNDEFINED> instruction: 0xf7fe4010
    3d48:	pop	{r0, r3, r6, r8, r9, fp, ip, sp, pc}
    3d4c:			; <UNDEFINED> instruction: 0xf7fe4010
    3d50:			; <UNDEFINED> instruction: 0xf7febc5d
    3d54:			; <UNDEFINED> instruction: 0xf7fee8f6
    3d58:	stmdacs	r0, {r2, r4, r6, r7, fp, sp, lr, pc}
    3d5c:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
    3d60:	blmi	9165f4 <__assert_fail@plt+0x913fb4>
    3d64:	push	{r1, r3, r4, r5, r6, sl, lr}
    3d68:	ldrshtlt	r4, [r2], r0
    3d6c:			; <UNDEFINED> instruction: 0x460d58d3
    3d70:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    3d74:			; <UNDEFINED> instruction: 0xf04f9331
    3d78:			; <UNDEFINED> instruction: 0xf7fe0300
    3d7c:			; <UNDEFINED> instruction: 0xf855eaa6
    3d80:	movwls	r3, #11012	; 0x2b04
    3d84:	orrslt	r4, r3, r6, lsl #12
    3d88:	stcge	6, cr4, [r3], {24}
    3d8c:	b	fe741d8c <__assert_fail@plt+0xfe73f74c>
    3d90:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    3d94:	and	r4, r4, r6, lsl #8
    3d98:	b	fe5c1d98 <__assert_fail@plt+0xfe5bf758>
    3d9c:	strmi	r4, [r6], #-1440	; 0xfffffa60
    3da0:			; <UNDEFINED> instruction: 0xf855d01e
    3da4:			; <UNDEFINED> instruction: 0xf8440b04
    3da8:	stmdacs	r0, {r2, r8, r9, fp}
    3dac:	ldfnep	f5, [r0], #-976	; 0xfffffc30
    3db0:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3db4:	teqlt	r8, r5, lsl #12
    3db8:	ldrtmi	sl, [r9], -r2, lsl #24
    3dbc:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dc0:	blvc	141f18 <__assert_fail@plt+0x13f8d8>
    3dc4:	mvnsle	r2, r0, lsl #30
    3dc8:	blmi	2965fc <__assert_fail@plt+0x293fbc>
    3dcc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3dd0:	blls	c5de40 <__assert_fail@plt+0xc5b800>
    3dd4:	qaddle	r4, sl, r8
    3dd8:	eorslt	r4, r2, r8, lsr #12
    3ddc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3de0:	strcs	r2, [r0, #-22]	; 0xffffffea
    3de4:	bl	1a41de4 <__assert_fail@plt+0x1a3f7a4>
    3de8:			; <UNDEFINED> instruction: 0xf7fee7ee
    3dec:	svclt	0x0000e930
    3df0:	andeq	ip, r1, r0, asr #31
    3df4:	muleq	r0, ip, r2
    3df8:	andeq	ip, r1, r8, asr pc
    3dfc:	svcmi	0x00f0e92d
    3e00:	bmi	fef5584c <__assert_fail@plt+0xfef5320c>
    3e04:	blmi	fef700a0 <__assert_fail@plt+0xfef6da60>
    3e08:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    3e0c:	strmi	r4, [lr], -r8, lsl #12
    3e10:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
    3e14:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e18:			; <UNDEFINED> instruction: 0xf04f9323
    3e1c:			; <UNDEFINED> instruction: 0xf7fe0300
    3e20:			; <UNDEFINED> instruction: 0xf859ea54
    3e24:	blmi	fed96a3c <__assert_fail@plt+0xfed943fc>
    3e28:	movwls	r4, #1147	; 0x47b
    3e2c:	stccs	6, cr4, [r0], {131}	; 0x83
    3e30:	tsthi	sp, r0	; <UNPREDICTABLE>
    3e34:			; <UNDEFINED> instruction: 0xf10b4620
    3e38:			; <UNDEFINED> instruction: 0xf7fe0b02
    3e3c:			; <UNDEFINED> instruction: 0xf10dea46
    3e40:	vstmdbge	r3!, {s0-s15}
    3e44:	and	r4, r7, r3, lsl #9
    3e48:	b	fc1e48 <__assert_fail@plt+0xfbf808>
    3e4c:			; <UNDEFINED> instruction: 0xf10045aa
    3e50:	strmi	r0, [r3], #1
    3e54:	addshi	pc, ip, r0
    3e58:	bleq	141fc4 <__assert_fail@plt+0x13f984>
    3e5c:	bleq	141f8c <__assert_fail@plt+0x13f94c>
    3e60:	mvnsle	r2, r0, lsl #16
    3e64:			; <UNDEFINED> instruction: 0xf10b7832
    3e68:	bcs	1f84a74 <__assert_fail@plt+0x1f82434>
    3e6c:			; <UNDEFINED> instruction: 0xf04fbf1e
    3e70:	strcs	r0, [r1, #-2304]	; 0xfffff700
    3e74:	suble	r4, fp, fp, asr #13
    3e78:			; <UNDEFINED> instruction: 0xf1b84618
    3e7c:	eorsle	r0, lr, r0, lsl #30
    3e80:	svc	0x00e4f7fd
    3e84:			; <UNDEFINED> instruction: 0xf1b94682
    3e88:			; <UNDEFINED> instruction: 0xf0000f00
    3e8c:			; <UNDEFINED> instruction: 0x464980d5
    3e90:			; <UNDEFINED> instruction: 0xf7fe4650
    3e94:	ldmdbne	r1!, {r1, r2, r3, r6, r7, fp, sp, lr, pc}^
    3e98:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e9c:	ldrbmi	r4, [r8], -r5, lsl #12
    3ea0:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    3ea4:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ea8:	bleq	3ffec <__assert_fail@plt+0x3d9ac>
    3eac:	orrslt	r2, ip, pc, lsr #12
    3eb0:	svceq	0x0000f1bb
    3eb4:			; <UNDEFINED> instruction: 0xf89ad103
    3eb8:	bcs	bcbec0 <__assert_fail@plt+0xbc9880>
    3ebc:			; <UNDEFINED> instruction: 0x4628d05e
    3ec0:			; <UNDEFINED> instruction: 0xf8004621
    3ec4:			; <UNDEFINED> instruction: 0xf7fe6b01
    3ec8:			; <UNDEFINED> instruction: 0x4605e8b4
    3ecc:	blmi	142038 <__assert_fail@plt+0x13f9f8>
    3ed0:	bleq	80304 <__assert_fail@plt+0x7dcc4>
    3ed4:	mvnle	r2, r0, lsl #24
    3ed8:	strle	r0, [r3, #-1979]	; 0xfffff845
    3edc:	mulcc	r0, sl, r8
    3ee0:	cmple	lr, pc, lsr #22
    3ee4:	blmi	fe156908 <__assert_fail@plt+0xfe1542c8>
    3ee8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3eec:	blls	8ddf5c <__assert_fail@plt+0x8db91c>
    3ef0:			; <UNDEFINED> instruction: 0xf040405a
    3ef4:	ldrbmi	r8, [r0], -ip, ror #1
    3ef8:	pop	{r0, r2, r5, ip, sp, pc}
    3efc:			; <UNDEFINED> instruction: 0xf7fd8ff0
    3f00:	selmi	lr, r2, ip
    3f04:			; <UNDEFINED> instruction: 0xd1be2800
    3f08:			; <UNDEFINED> instruction: 0xf7fe4658
    3f0c:			; <UNDEFINED> instruction: 0xe7e9e878
    3f10:	bcs	220e0 <__assert_fail@plt+0x1faa0>
    3f14:	bcs	bf3b7c <__assert_fail@plt+0xbf153c>
    3f18:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
    3f1c:			; <UNDEFINED> instruction: 0xf1b89301
    3f20:			; <UNDEFINED> instruction: 0xf0000f00
    3f24:			; <UNDEFINED> instruction: 0xf7fe808f
    3f28:	blls	7e8a0 <__assert_fail@plt+0x7c260>
    3f2c:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
    3f30:	movwls	r4, #5712	; 0x1650
    3f34:	ldmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f38:	tstlt	r8, r1, lsl #22
    3f3c:	andvc	r2, r2, r0, lsl #4
    3f40:	movwls	r4, #5712	; 0x1650
    3f44:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f48:			; <UNDEFINED> instruction: 0x46054651
    3f4c:			; <UNDEFINED> instruction: 0xf7ff4640
    3f50:	strcc	pc, [r1, #-3823]	; 0xfffff111
    3f54:	ldrbmi	r4, [r0], -r3, lsl #13
    3f58:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f5c:			; <UNDEFINED> instruction: 0xf1bb9b01
    3f60:			; <UNDEFINED> instruction: 0xf0000f00
    3f64:	ldrbmi	r8, [r8], -r7, lsl #1
    3f68:			; <UNDEFINED> instruction: 0xf7fe46d9
    3f6c:	blls	7e62c <__assert_fail@plt+0x7bfec>
    3f70:	ldrmi	r4, [r8], -r3, lsl #8
    3f74:	svceq	0x0000f1b8
    3f78:	str	sp, [r1, r1, asr #1]
    3f7c:	mulcs	r1, sl, r8
    3f80:	orrsle	r2, ip, r0, lsl #20
    3f84:	strtmi	r4, [r1], -r8, lsr #12
    3f88:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f8c:	ldr	r4, [sp, r5, lsl #12]
    3f90:	svceq	0x0000f1b8
    3f94:	addshi	pc, r3, r0, asr #32
    3f98:			; <UNDEFINED> instruction: 0x46c22016
    3f9c:	b	fe341f9c <__assert_fail@plt+0xfe33f95c>
    3fa0:			; <UNDEFINED> instruction: 0xf004e7a0
    3fa4:	strmi	pc, [r4], -r5, lsr #19
    3fa8:	rsbsle	r2, r6, r0, lsl #16
    3fac:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fb0:	ldrbmi	r4, [r0], -r5, lsl #12
    3fb4:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fb8:	andcc	r4, r2, r8, lsr #8
    3fbc:	svceq	0x0000f1b8
    3fc0:			; <UNDEFINED> instruction: 0xf7fdd048
    3fc4:	strmi	lr, [r5], -r4, asr #30
    3fc8:	blcs	be205c <__assert_fail@plt+0xbdfa1c>
    3fcc:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
    3fd0:	subsle	r2, r2, r0, lsl #20
    3fd4:	strtmi	r4, [r8], -r1, lsr #12
    3fd8:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fdc:	ldrbmi	r2, [r1], -pc, lsr #6
    3fe0:	blcc	81fe8 <__assert_fail@plt+0x7f9a8>
    3fe4:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fe8:			; <UNDEFINED> instruction: 0xf7fe4620
    3fec:	ldrbmi	lr, [r0], -r8, lsl #16
    3ff0:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ff4:			; <UNDEFINED> instruction: 0xf7fe4628
    3ff8:	stmdacs	r2, {r3, r5, r6, r8, fp, sp, lr, pc}
    3ffc:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
    4000:	stclpl	8, cr1, [fp], #936	; 0x3a8
    4004:	eorsle	r2, pc, pc, lsr #22
    4008:	strb	r4, [fp, -sl, lsr #13]!
    400c:			; <UNDEFINED> instruction: 0xf04f483e
    4010:	movwls	r0, #6912	; 0x1b00
    4014:			; <UNDEFINED> instruction: 0xf7fe4478
    4018:	blls	7e350 <__assert_fail@plt+0x7bd10>
    401c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4020:			; <UNDEFINED> instruction: 0xf899d043
    4024:	teqlt	r2, #0
    4028:	movwls	r4, #5704	; 0x1648
    402c:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4030:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
    4034:	ldr	r4, [pc, -r3, lsl #8]
    4038:			; <UNDEFINED> instruction: 0x46504631
    403c:	svc	0x00f8f7fd
    4040:	str	r4, [ip, -r5, lsl #12]!
    4044:	b	ff942044 <__assert_fail@plt+0xff93fa04>
    4048:	strmi	r9, [r2], r1, lsl #22
    404c:			; <UNDEFINED> instruction: 0xf47f2800
    4050:	strb	sl, [r7, -lr, ror #30]
    4054:	svc	0x0010f7fd
    4058:	stmdacs	r0, {r0, r2, r9, sl, lr}
    405c:			; <UNDEFINED> instruction: 0x4620d1b4
    4060:	svc	0x00ccf7fd
    4064:			; <UNDEFINED> instruction: 0xf7fd4650
    4068:	strbmi	lr, [r2], sl, asr #31
    406c:			; <UNDEFINED> instruction: 0xf100e73a
    4070:	ldrbt	r0, [r7], r1, lsl #22
    4074:	strcs	r4, [r1, #-1753]	; 0xfffff927
    4078:			; <UNDEFINED> instruction: 0x4628e6fe
    407c:			; <UNDEFINED> instruction: 0xf8004651
    4080:			; <UNDEFINED> instruction: 0xf7fe3b01
    4084:	str	lr, [pc, r4, ror #16]!
    4088:	strtmi	r4, [sl], r8, lsr #8
    408c:	stccc	8, cr15, [r1], {16}
    4090:	svclt	0x00042b2e
    4094:	andsvc	r2, r3, r0, lsl #6
    4098:			; <UNDEFINED> instruction: 0xf1b8e724
    409c:	tstle	r8, r0, lsl #30
    40a0:			; <UNDEFINED> instruction: 0x46c24650
    40a4:	svc	0x00aaf7fd
    40a8:			; <UNDEFINED> instruction: 0x4601e71c
    40ac:			; <UNDEFINED> instruction: 0xf7ff4640
    40b0:	blls	839b4 <__assert_fail@plt+0x81374>
    40b4:	strmi	r4, [r1], r3, lsl #13
    40b8:	sbcsle	r2, ip, r0, lsl #16
    40bc:	bmi	4fdf88 <__assert_fail@plt+0x4fb948>
    40c0:	bicsvc	pc, r8, pc, asr #8
    40c4:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    40c8:			; <UNDEFINED> instruction: 0xf0034478
    40cc:			; <UNDEFINED> instruction: 0xf7fdfcc9
    40d0:	bls	3ffd0 <__assert_fail@plt+0x3d990>
    40d4:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
    40d8:			; <UNDEFINED> instruction: 0xf7fe681c
    40dc:	stmdavs	r0, {r3, r5, r8, fp, sp, lr, pc}
    40e0:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40e4:	tstcs	r1, ip, lsl #20
    40e8:			; <UNDEFINED> instruction: 0x4603447a
    40ec:			; <UNDEFINED> instruction: 0xf7fe4620
    40f0:	andcs	lr, r2, r0, ror r9
    40f4:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40f8:	andeq	ip, r1, sl, lsl pc
    40fc:	muleq	r0, ip, r2
    4100:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    4104:	andeq	ip, r1, ip, lsr lr
    4108:	andeq	sl, r0, r0, asr #13
    410c:	andeq	sl, r0, r2, lsr #13
    4110:	strdeq	sl, [r0], -r0
    4114:	andeq	r0, r0, r0, lsr #5
    4118:	strdeq	sl, [r0], -r4
    411c:	svcmi	0x00f0e92d
    4120:	stmdavc	r3, {r1, r2, r9, sl, lr}
    4124:	strmi	fp, [sl], r3, lsl #1
    4128:	blcs	1598c <__assert_fail@plt+0x1334c>
    412c:	addshi	pc, fp, r0
    4130:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
    4134:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
    4138:	and	r4, r5, r9, lsl r6
    413c:	bl	211548 <__assert_fail@plt+0x20ef08>
    4140:			; <UNDEFINED> instruction: 0xf8140004
    4144:	biclt	r1, r9, r1, lsl #30
    4148:	svclt	0x00182925
    414c:	svclt	0x000c293a
    4150:	movwcs	r2, #769	; 0x301
    4154:	svclt	0x0008290a
    4158:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    415c:	mvnle	r2, r0, lsl #22
    4160:			; <UNDEFINED> instruction: 0xf1ba4650
    4164:	rscle	r0, sl, r0, lsl #30
    4168:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    416c:	mvnle	r2, r0, lsl #16
    4170:	andeq	lr, r4, r8, lsl #22
    4174:	svcne	0x0001f814
    4178:	mvnle	r2, r0, lsl #18
    417c:	subeq	lr, r5, r0, lsl #22
    4180:	svccs	0x00003001
    4184:			; <UNDEFINED> instruction: 0xf7fdd065
    4188:	ldmdavc	r1!, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
    418c:	stmdbcs	r0, {r0, r2, r9, sl, lr}
    4190:	strcs	sp, [r0], #-103	; 0xffffff99
    4194:	bleq	9802d8 <__assert_fail@plt+0x97dc98>
    4198:	eorscs	r2, r3, #-2080374783	; 0x84000001
    419c:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
    41a0:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
    41a4:			; <UNDEFINED> instruction: 0xf1bad047
    41a8:	suble	r0, lr, r0, lsl #30
    41ac:	tstls	r1, r0, asr r6
    41b0:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41b4:	cmncs	r1, #16384	; 0x4000
    41b8:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
    41bc:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
    41c0:	svclt	0x0094299f
    41c4:	subscc	r3, r7, r0, lsr r0
    41c8:	andlt	pc, r0, r9, lsl #17
    41cc:	tsteq	pc, r1	; <UNPREDICTABLE>
    41d0:	stcne	0, cr7, [r0], #224	; 0xe0
    41d4:	stmdbcs	r9, {r0, r1, sl, ip, sp}
    41d8:	streq	lr, [r4, -r5, lsl #22]
    41dc:	teqcc	r0, r4	; <illegal shifter operand>
    41e0:	strtpl	r3, [r9], #-343	; 0xfffffea9
    41e4:	svcne	0x0001f816
    41e8:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
    41ec:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    41f0:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
    41f4:	streq	lr, [r8, -r5, lsl #22]
    41f8:	stfned	f5, [r1], #836	; 0x344
    41fc:	andlt	pc, r4, r5, lsl #16
    4200:	andcs	pc, r8, r5, lsl #16
    4204:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
    4208:			; <UNDEFINED> instruction: 0xf816192f
    420c:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    4210:	movwcs	sp, #491	; 0x1eb
    4214:			; <UNDEFINED> instruction: 0x4628703b
    4218:	pop	{r0, r1, ip, sp, pc}
    421c:	stcne	15, cr8, [r0], #960	; 0x3c0
    4220:			; <UNDEFINED> instruction: 0xf8893403
    4224:			; <UNDEFINED> instruction: 0xf04f1000
    4228:	eorsvc	r0, r9, r2, lsr r1
    422c:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
    4230:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
    4234:	stcne	7, cr14, [r1], #856	; 0x358
    4238:			; <UNDEFINED> instruction: 0xf8893403
    423c:			; <UNDEFINED> instruction: 0xf04fb000
    4240:	eorsvc	r0, r8, r0, lsr r0
    4244:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
    4248:	strbmi	lr, [r4], -ip, asr #15
    424c:	andne	pc, r0, r9, lsl #17
    4250:			; <UNDEFINED> instruction: 0xf7fde7c8
    4254:			; <UNDEFINED> instruction: 0x4605ee12
    4258:	sbcsle	r2, ip, r0, lsl #16
    425c:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
    4260:			; <UNDEFINED> instruction: 0x462fd197
    4264:	ldrdcs	lr, [r1], -r5
    4268:	svclt	0x0000e78b
    426c:	cmnlt	fp, r3, lsl #16
    4270:			; <UNDEFINED> instruction: 0xf0032200
    4274:	blcs	fe00517c <__assert_fail@plt+0xfe002b3c>
    4278:	andcc	fp, r1, #24, 30	; 0x60
    427c:	andle	r1, r1, fp, asr #24
    4280:	andle	r3, r3, r1, lsl #18
    4284:	svccc	0x0001f810
    4288:	mvnsle	r2, r0, lsl #22
    428c:			; <UNDEFINED> instruction: 0x47704610
    4290:			; <UNDEFINED> instruction: 0xe7fb461a
    4294:	strmi	fp, [r2], #-794	; 0xfffffce6
    4298:	ldrbtlt	r1, [r0], #3651	; 0xe43
    429c:	mcrne	14, 2, r1, cr13, cr6, {2}
    42a0:	svcmi	0x0001f813
    42a4:	svcne	0x0001f815
    42a8:	stfeqp	f7, [r1], #-656	; 0xfffffd70
    42ac:			; <UNDEFINED> instruction: 0xf1a1428c
    42b0:	strtmi	r0, [r2], -r1, ror #14
    42b4:	andle	r4, sl, r8, lsl #12
    42b8:	svceq	0x0019f1bc
    42bc:			; <UNDEFINED> instruction: 0xf024bf98
    42c0:	svccs	0x00190220
    42c4:			; <UNDEFINED> instruction: 0xf021bf98
    42c8:	addsmi	r0, r0, #32
    42cc:	adcsmi	sp, r3, #4, 2
    42d0:	andcs	sp, r0, r6, ror #3
    42d4:			; <UNDEFINED> instruction: 0x4770bcf0
    42d8:	vldmialt	r0!, {s3-s18}
    42dc:			; <UNDEFINED> instruction: 0x46104770
    42e0:	svclt	0x00004770
    42e4:	addlt	fp, r3, r0, lsr r5
    42e8:	strmi	r4, [r8], -r4, lsl #12
    42ec:			; <UNDEFINED> instruction: 0xf7fd9101
    42f0:	stmdbls	r1, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    42f4:	strmi	r4, [r2], -r5, lsl #12
    42f8:			; <UNDEFINED> instruction: 0xf7fe4620
    42fc:	ldmiblt	r0!, {r3, r5, r6, r8, fp, sp, lr, pc}^
    4300:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
    4304:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
    4308:	svceq	0x00dff012
    430c:			; <UNDEFINED> instruction: 0xf383fab3
    4310:	tstcs	r1, r8, lsl #30
    4314:	cmpne	r3, #323584	; 0x4f000
    4318:	sadd16mi	fp, r9, r8
    431c:	bcs	8308a8 <__assert_fail@plt+0x82e268>
    4320:			; <UNDEFINED> instruction: 0xf043bf08
    4324:			; <UNDEFINED> instruction: 0xb12b0301
    4328:	svccc	0x0001f810
    432c:	svclt	0x00182b09
    4330:	rscsle	r2, r9, r0, lsr #22
    4334:	ldclt	0, cr11, [r0, #-12]!
    4338:	andlt	r4, r3, r8, lsl #12
    433c:	andcs	fp, r0, r0, lsr sp
    4340:	ldclt	0, cr11, [r0, #-12]!
    4344:	svcmi	0x00f8e92d
    4348:			; <UNDEFINED> instruction: 0xb1a1460e
    434c:	pkhbtmi	r4, r0, r1, lsl #13
    4350:	svc	0x0066f7fd
    4354:			; <UNDEFINED> instruction: 0xf81e46ce
    4358:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
    435c:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    4360:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
    4364:	blcc	823c0 <__assert_fail@plt+0x7fd80>
    4368:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    436c:	mulle	r5, fp, r5
    4370:	strtmi	fp, [r8], lr, lsl #2
    4374:			; <UNDEFINED> instruction: 0x4630e7f4
    4378:	svchi	0x00f8e8bd
    437c:	mulne	r1, r9, r8
    4380:			; <UNDEFINED> instruction: 0xb1a64673
    4384:	beq	1befc4 <__assert_fail@plt+0x1bc984>
    4388:	and	r4, r3, r7, asr #12
    438c:	svcne	0x0001f813
    4390:	andle	r4, r7, r3, asr r5
    4394:	svcgt	0x0001f817
    4398:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    439c:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    43a0:	rscsle	r4, r3, r2, lsl #5
    43a4:	mvnle	r2, r0, lsl #18
    43a8:	pop	{r6, r9, sl, lr}
    43ac:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    43b0:	strbmi	fp, [r0], -ip, lsl #30
    43b4:	ldmfd	sp!, {sp}
    43b8:	svclt	0x00008ff8
    43bc:	suble	r2, r8, r0, lsl #18
    43c0:	svcmi	0x00f0e92d
    43c4:			; <UNDEFINED> instruction: 0xf81b4693
    43c8:	addlt	sl, r3, r1, lsl #22
    43cc:			; <UNDEFINED> instruction: 0xf1aa1843
    43d0:	movwls	r0, #5217	; 0x1461
    43d4:	nopeq	{42}	; 0x2a
    43d8:	svclt	0x00982c19
    43dc:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
    43e0:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
    43e4:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
    43e8:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
    43ec:			; <UNDEFINED> instruction: 0xf024bf98
    43f0:	strmi	r0, [r2, #1056]!	; 0x420
    43f4:	tstlt	r9, #2
    43f8:	ldrb	r4, [r0, r0, asr #12]!
    43fc:	ldrbmi	r9, [lr], -r1, lsl #24
    4400:	addsmi	r7, ip, #5570560	; 0x550000
    4404:	bl	2f848c <__assert_fail@plt+0x2f5e4c>
    4408:	and	r0, r3, r1, lsl #18
    440c:	svcpl	0x0001f816
    4410:	andsle	r4, r2, lr, asr #10
    4414:			; <UNDEFINED> instruction: 0xf1a5781c
    4418:	strtmi	r0, [pc], -r1, ror #24
    441c:			; <UNDEFINED> instruction: 0xf1a43301
    4420:			; <UNDEFINED> instruction: 0xf1be0e61
    4424:	svclt	0x00980f19
    4428:	strteq	pc, [r0], #-36	; 0xffffffdc
    442c:	svceq	0x0019f1bc
    4430:			; <UNDEFINED> instruction: 0xf025bf98
    4434:	adcmi	r0, r7, #32, 14	; 0x800000
    4438:	tstlt	r5, r8, ror #1
    443c:	strb	r4, [lr, r0, asr #12]
    4440:	andlt	r2, r3, r0
    4444:	svchi	0x00f0e8bd
    4448:	rscsle	r2, sl, r0, lsl #26
    444c:	bicsle	r2, r3, r0, lsl #18
    4450:	strdcs	lr, [r0], -r6
    4454:	svclt	0x00004770
    4458:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
    445c:	orrslt	fp, r0, r2, lsl #1
    4460:	andsle	r3, r8, r1, lsl #20
    4464:	stmne	r4, {r0, r8, fp, ip, sp}
    4468:	and	r4, r3, r3, lsl #12
    446c:	blcs	82480 <__assert_fail@plt+0x7fe40>
    4470:	andle	r4, r3, r3, lsr #5
    4474:	svccs	0x0001f811
    4478:	mvnsle	r2, r0, lsl #20
    447c:	andsvc	r2, sl, r0, lsl #4
    4480:	ldclt	0, cr11, [r0, #-8]
    4484:			; <UNDEFINED> instruction: 0x46104770
    4488:	andls	r9, r0, #1073741824	; 0x40000000
    448c:	ldcl	7, cr15, [lr], {253}	; 0xfd
    4490:	ldrdcs	lr, [r0, -sp]
    4494:	strmi	lr, [r3], -r4, ror #15
    4498:	svclt	0x0000e7f0
    449c:			; <UNDEFINED> instruction: 0x4605b570
    44a0:			; <UNDEFINED> instruction: 0xb3247804
    44a4:	mrc	7, 6, APSR_nzcv, cr10, cr13, {7}
    44a8:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
    44ac:			; <UNDEFINED> instruction: 0xf812e002
    44b0:	mvnslt	r4, r1, lsl #30
    44b4:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
    44b8:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    44bc:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    44c0:	eorvc	r4, r9, ip, lsr #12
    44c4:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
    44c8:			; <UNDEFINED> instruction: 0xf8316801
    44cc:			; <UNDEFINED> instruction: 0xf4111016
    44d0:	svclt	0x00085100
    44d4:	andle	r4, r2, fp, lsl #12
    44d8:	svclt	0x00082b00
    44dc:			; <UNDEFINED> instruction: 0xf8124623
    44e0:			; <UNDEFINED> instruction: 0xf8041f01
    44e4:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    44e8:	smlattlt	r3, sp, r1, sp
    44ec:			; <UNDEFINED> instruction: 0x46287019
    44f0:			; <UNDEFINED> instruction: 0x4628bd70
    44f4:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
    44f8:			; <UNDEFINED> instruction: 0x4606b570
    44fc:			; <UNDEFINED> instruction: 0xb1a47804
    4500:	mcr	7, 5, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    4504:	tstcs	r0, r2, lsr r6
    4508:			; <UNDEFINED> instruction: 0xf8356805
    450c:			; <UNDEFINED> instruction: 0xf4133014
    4510:	svclt	0x00085300
    4514:	andle	r4, r2, r9, lsl r6
    4518:	svclt	0x00082900
    451c:			; <UNDEFINED> instruction: 0xf8124611
    4520:	stccs	15, cr4, [r0], {1}
    4524:	strdlt	sp, [r1, -r1]
    4528:	ldrtmi	r7, [r0], -ip
    452c:	svclt	0x0000bd70
    4530:	ldrbmi	lr, [r0, sp, lsr #18]!
    4534:	mvnlt	r4, r8, lsl #13
    4538:	strmi	r1, [r1], r7, asr #16
    453c:			; <UNDEFINED> instruction: 0x46044616
    4540:	and	r2, r4, r0, lsl #10
    4544:	svclt	0x00082d00
    4548:	adcsmi	r4, ip, #89128960	; 0x5500000
    454c:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    4550:			; <UNDEFINED> instruction: 0x46a24630
    4554:			; <UNDEFINED> instruction: 0xf7fd3401
    4558:	stmdacs	r0, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    455c:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
    4560:	mvnsle	r4, r5, lsl #12
    4564:	movwcs	fp, #301	; 0x12d
    4568:	andeq	lr, r9, r5, lsr #23
    456c:	pop	{r0, r1, r3, r5, ip, sp, lr}
    4570:			; <UNDEFINED> instruction: 0x464087f0
    4574:			; <UNDEFINED> instruction: 0x87f0e8bd
    4578:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    457c:	svclt	0x00d8f7ff
    4580:	andeq	sl, r0, lr, ror r1
    4584:	ldrbmi	lr, [r0, sp, lsr #18]!
    4588:	mvnslt	r4, r8, lsl #13
    458c:	strmi	r1, [r1], r7, asr #16
    4590:			; <UNDEFINED> instruction: 0x46044616
    4594:	beq	406d8 <__assert_fail@plt+0x3e098>
    4598:			; <UNDEFINED> instruction: 0xf1bae005
    459c:	svclt	0x00080f00
    45a0:	adcsmi	r4, ip, #178257920	; 0xaa00000
    45a4:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    45a8:			; <UNDEFINED> instruction: 0x46254630
    45ac:			; <UNDEFINED> instruction: 0xf7fd3401
    45b0:	stmdacs	r0, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    45b4:	adcsmi	sp, ip, #1073741884	; 0x4000003c
    45b8:	mvnsle	r4, r2, lsl #13
    45bc:	andeq	lr, r9, sl, lsr #23
    45c0:	svceq	0x0000f1ba
    45c4:	pop	{r0, ip, lr, pc}
    45c8:			; <UNDEFINED> instruction: 0x464087f0
    45cc:			; <UNDEFINED> instruction: 0x87f0e8bd
    45d0:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    45d4:	svclt	0x00d6f7ff
    45d8:	andeq	sl, r0, r6, lsr #2
    45dc:			; <UNDEFINED> instruction: 0x212fb510
    45e0:			; <UNDEFINED> instruction: 0xf7fd4604
    45e4:			; <UNDEFINED> instruction: 0xb120ef56
    45e8:			; <UNDEFINED> instruction: 0x4010e8bd
    45ec:			; <UNDEFINED> instruction: 0xf7fd3001
    45f0:			; <UNDEFINED> instruction: 0x4620bef5
    45f4:			; <UNDEFINED> instruction: 0x4010e8bd
    45f8:	mrclt	7, 7, APSR_nzcv, cr0, cr13, {7}
    45fc:			; <UNDEFINED> instruction: 0x212fb538
    4600:			; <UNDEFINED> instruction: 0xf7fd4605
    4604:	cmnlt	r0, r6, asr #30
    4608:			; <UNDEFINED> instruction: 0x1c601b44
    460c:	ldc	7, cr15, [lr], {253}	; 0xfd
    4610:	strtmi	r4, [r2], -r9, lsr #12
    4614:			; <UNDEFINED> instruction: 0xf7fd4605
    4618:	movwcs	lr, #3774	; 0xebe
    461c:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
    4620:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    4624:	ldrhtmi	lr, [r8], -sp
    4628:			; <UNDEFINED> instruction: 0xf7fd4478
    462c:	svclt	0x0000bed7
    4630:	andeq	sl, r0, ip, ror #12
    4634:	andcs	fp, r1, pc, lsl #8
    4638:	addlt	fp, r3, r0, lsl #10
    463c:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    4640:	blmi	3eee58 <__assert_fail@plt+0x3ec818>
    4644:			; <UNDEFINED> instruction: 0xf85244fc
    4648:			; <UNDEFINED> instruction: 0xf85c1b04
    464c:	ldmdavs	fp, {r0, r1, ip, sp}
    4650:			; <UNDEFINED> instruction: 0xf04f9301
    4654:	andls	r0, r0, #0, 6
    4658:	blx	ff44265e <__assert_fail@plt+0xff44001e>
    465c:	blmi	216e88 <__assert_fail@plt+0x214848>
    4660:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4664:	blls	5e6d4 <__assert_fail@plt+0x5c094>
    4668:	qaddle	r4, sl, r4
    466c:			; <UNDEFINED> instruction: 0xf85db003
    4670:	andlt	lr, r4, r4, lsl #22
    4674:			; <UNDEFINED> instruction: 0xf7fd4770
    4678:	svclt	0x0000ecea
    467c:	andeq	ip, r1, r0, ror #13
    4680:	muleq	r0, ip, r2
    4684:	andeq	ip, r1, r4, asr #13
    4688:	andcs	fp, r0, pc, lsl #8
    468c:	addlt	fp, r3, r0, lsl #10
    4690:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    4694:	blmi	3eeeac <__assert_fail@plt+0x3ec86c>
    4698:			; <UNDEFINED> instruction: 0xf85244fc
    469c:			; <UNDEFINED> instruction: 0xf85c1b04
    46a0:	ldmdavs	fp, {r0, r1, ip, sp}
    46a4:			; <UNDEFINED> instruction: 0xf04f9301
    46a8:	andls	r0, r0, #0, 6
    46ac:	blx	fe9c26b2 <__assert_fail@plt+0xfe9c0072>
    46b0:	blmi	216edc <__assert_fail@plt+0x21489c>
    46b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    46b8:	blls	5e728 <__assert_fail@plt+0x5c0e8>
    46bc:	qaddle	r4, sl, r4
    46c0:			; <UNDEFINED> instruction: 0xf85db003
    46c4:	andlt	lr, r4, r4, lsl #22
    46c8:			; <UNDEFINED> instruction: 0xf7fd4770
    46cc:	svclt	0x0000ecc0
    46d0:	andeq	ip, r1, ip, lsl #13
    46d4:	muleq	r0, ip, r2
    46d8:	andeq	ip, r1, r0, ror r6
    46dc:	andcs	fp, r3, pc, lsl #8
    46e0:	addlt	fp, r3, r0, lsl #10
    46e4:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    46e8:	blmi	3eef00 <__assert_fail@plt+0x3ec8c0>
    46ec:			; <UNDEFINED> instruction: 0xf85244fc
    46f0:			; <UNDEFINED> instruction: 0xf85c1b04
    46f4:	ldmdavs	fp, {r0, r1, ip, sp}
    46f8:			; <UNDEFINED> instruction: 0xf04f9301
    46fc:	andls	r0, r0, #0, 6
    4700:	blx	1f42706 <__assert_fail@plt+0x1f400c6>
    4704:	blmi	216f30 <__assert_fail@plt+0x2148f0>
    4708:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    470c:	blls	5e77c <__assert_fail@plt+0x5c13c>
    4710:	qaddle	r4, sl, r4
    4714:			; <UNDEFINED> instruction: 0xf85db003
    4718:	andlt	lr, r4, r4, lsl #22
    471c:			; <UNDEFINED> instruction: 0xf7fd4770
    4720:	svclt	0x0000ec96
    4724:	andeq	ip, r1, r8, lsr r6
    4728:	muleq	r0, ip, r2
    472c:	andeq	ip, r1, ip, lsl r6
    4730:	andcs	fp, r2, pc, lsl #8
    4734:	addlt	fp, r3, r0, lsl #10
    4738:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    473c:	blmi	3eef54 <__assert_fail@plt+0x3ec914>
    4740:			; <UNDEFINED> instruction: 0xf85244fc
    4744:			; <UNDEFINED> instruction: 0xf85c1b04
    4748:	ldmdavs	fp, {r0, r1, ip, sp}
    474c:			; <UNDEFINED> instruction: 0xf04f9301
    4750:	andls	r0, r0, #0, 6
    4754:	blx	14c275a <__assert_fail@plt+0x14c011a>
    4758:	blmi	216f84 <__assert_fail@plt+0x214944>
    475c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4760:	blls	5e7d0 <__assert_fail@plt+0x5c190>
    4764:	qaddle	r4, sl, r4
    4768:			; <UNDEFINED> instruction: 0xf85db003
    476c:	andlt	lr, r4, r4, lsl #22
    4770:			; <UNDEFINED> instruction: 0xf7fd4770
    4774:	svclt	0x0000ec6c
    4778:	andeq	ip, r1, r4, ror #11
    477c:	muleq	r0, ip, r2
    4780:	andeq	ip, r1, r8, asr #11
    4784:	bllt	fe842780 <__assert_fail@plt+0xfe840140>
    4788:			; <UNDEFINED> instruction: 0x4607b4f0
    478c:	cdpcs	8, 0, cr7, cr9, cr6, {0}
    4790:	mcrcs	15, 1, fp, cr0, cr8, {0}
    4794:			; <UNDEFINED> instruction: 0xf817d105
    4798:	cdpcs	15, 0, cr6, cr9, cr1, {0}
    479c:	mcrcs	15, 1, fp, cr0, cr8, {0}
    47a0:			; <UNDEFINED> instruction: 0xf1a6d0f9
    47a4:	andcs	r0, r0, r0, lsr ip
    47a8:	blx	17ccbb0 <__assert_fail@plt+0x17ca570>
    47ac:	blcs	2815e4 <__assert_fail@plt+0x27efa4>
    47b0:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
    47b4:	svcvs	0x0001f817
    47b8:	andeq	lr, r1, #66560	; 0x10400
    47bc:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    47c0:	bl	104a834 <__assert_fail@plt+0x10481f4>
    47c4:	ldmne	ip, {r1, r9}^
    47c8:	streq	lr, [r2, #-2882]	; 0xfffff4be
    47cc:	andeq	lr, ip, r4, lsl fp
    47d0:	mvnvc	lr, r5, asr #22
    47d4:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
    47d8:			; <UNDEFINED> instruction: 0xf38cfa5f
    47dc:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
    47e0:			; <UNDEFINED> instruction: 0x4770bcf0
    47e4:			; <UNDEFINED> instruction: 0xf1a27802
    47e8:	sbcslt	r0, r9, #48, 6	; 0xc0000000
    47ec:	stmdble	sp, {r0, r3, r8, fp, sp}
    47f0:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
    47f4:	svclt	0x009c2b05
    47f8:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    47fc:	stmdble	r6, {r0, r1, r3, r4, r8}
    4800:	msreq	SPSR_c, #-2147483608	; 0x80000028
    4804:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
    4808:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    480c:	stmdavc	r2, {r0, r1, r3, r4, r8}^
    4810:	eorseq	pc, r0, r2, lsr #3
    4814:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
    4818:			; <UNDEFINED> instruction: 0xf1a2d905
    481c:	stmdbcs	r5, {r0, r6, r8}
    4820:			; <UNDEFINED> instruction: 0xf1a2d803
    4824:	ldrmi	r0, [r8], #-55	; 0xffffffc9
    4828:			; <UNDEFINED> instruction: 0xf1a24770
    482c:	stmdbcs	r5, {r0, r5, r6, r8}
    4830:			; <UNDEFINED> instruction: 0xf1a2d803
    4834:	ldrmi	r0, [r8], #-87	; 0xffffffa9
    4838:			; <UNDEFINED> instruction: 0xf04f4770
    483c:			; <UNDEFINED> instruction: 0x477030ff
    4840:	ldr	fp, [r3, #-257]	; 0xfffffeff
    4844:	ldrbmi	r4, [r0, -r8, lsl #12]!
    4848:	ldmdacs	r9, {r0, r6, fp, ip, sp}
    484c:	andcs	fp, r0, ip, lsl #31
    4850:	ldrbmi	r2, [r0, -r1]!
    4854:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
    4858:	andcs	fp, r0, ip, lsl #31
    485c:	ldrbmi	r2, [r0, -r1]!
    4860:	msreq	SPSR_c, #160, 2	; 0x28
    4864:	svclt	0x00982b19
    4868:	eoreq	pc, r0, r0, lsr #32
    486c:	svclt	0x00004770
    4870:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    4874:	svclt	0x00982b19
    4878:	eoreq	pc, r0, r0, asr #32
    487c:	svclt	0x00004770
    4880:	mvnlt	r7, r3, lsl #16
    4884:			; <UNDEFINED> instruction: 0x4604b410
    4888:			; <UNDEFINED> instruction: 0xf814e002
    488c:			; <UNDEFINED> instruction: 0xb1a33f01
    4890:	svceq	0x0080f013
    4894:	subeq	pc, r1, #-1073741784	; 0xc0000028
    4898:	tstcs	r1, ip, lsl #30
    489c:	bcs	64cca4 <__assert_fail@plt+0x64a664>
    48a0:	andcs	fp, r0, #140, 30	; 0x230
    48a4:	andeq	pc, r1, #1
    48a8:	rscle	r2, lr, r0, lsl #20
    48ac:	nopeq	{67}	; 0x43
    48b0:			; <UNDEFINED> instruction: 0xf8147023
    48b4:	blcs	144c0 <__assert_fail@plt+0x11e80>
    48b8:			; <UNDEFINED> instruction: 0xf85dd1ea
    48bc:	ldrbmi	r4, [r0, -r4, lsl #22]!
    48c0:	svclt	0x00004770
    48c4:	mvnlt	r7, r3, lsl #16
    48c8:			; <UNDEFINED> instruction: 0x4604b410
    48cc:			; <UNDEFINED> instruction: 0xf814e002
    48d0:			; <UNDEFINED> instruction: 0xb1a33f01
    48d4:	svceq	0x0080f013
    48d8:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
    48dc:	tstcs	r1, ip, lsl #30
    48e0:	bcs	64cce8 <__assert_fail@plt+0x64a6a8>
    48e4:	andcs	fp, r0, #140, 30	; 0x230
    48e8:	andeq	pc, r1, #1
    48ec:	rscle	r2, lr, r0, lsl #20
    48f0:	nopeq	{35}	; 0x23
    48f4:			; <UNDEFINED> instruction: 0xf8147023
    48f8:	blcs	14504 <__assert_fail@plt+0x11ec4>
    48fc:			; <UNDEFINED> instruction: 0xf85dd1ea
    4900:	ldrbmi	r4, [r0, -r4, lsl #22]!
    4904:	svclt	0x00004770
    4908:	eorsle	r4, r9, r8, lsl #5
    490c:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
    4910:	strmi	fp, [sl], -fp, lsr #6
    4914:	ands	r4, r3, r4, lsl #12
    4918:	mulle	sp, r8, r2
    491c:			; <UNDEFINED> instruction: 0xf1a02919
    4920:	ldrmi	r0, [sp], -r1, ror #14
    4924:			; <UNDEFINED> instruction: 0xf023bf98
    4928:	svccs	0x00190520
    492c:	svclt	0x00984606
    4930:	strteq	pc, [r0], -r0, lsr #32
    4934:	tstle	lr, lr, lsr #5
    4938:	svccc	0x0001f814
    493c:	cmnlt	r3, r1, lsl r6
    4940:	bleq	82990 <__assert_fail@plt+0x80350>
    4944:	msreq	SPSR_c, r3, lsr #3
    4948:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
    494c:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
    4950:			; <UNDEFINED> instruction: 0xf02cbf98
    4954:	bl	feb079dc <__assert_fail@plt+0xfeb0539c>
    4958:	ldcllt	0, cr0, [r0]
    495c:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
    4960:	stceq	0, cr15, [r0], {79}	; 0x4f
    4964:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
    4968:	rscsle	r2, r6, r0, lsl #16
    496c:	svclt	0x00982f19
    4970:	eoreq	pc, r0, r0, lsr #32
    4974:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4978:			; <UNDEFINED> instruction: 0xf023bf98
    497c:	ldrb	r0, [r5, r0, lsr #24]!
    4980:	ldrbmi	r2, [r0, -r0]!
    4984:	svclt	0x00182a00
    4988:	andsle	r4, sp, r8, lsl #5
    498c:	stmdbcc	r1, {r0, r9, fp, ip, sp}
    4990:	stmne	r4, {r4, r5, sl, ip, sp, pc}
    4994:			; <UNDEFINED> instruction: 0xb1a3e002
    4998:			; <UNDEFINED> instruction: 0xd1124293
    499c:			; <UNDEFINED> instruction: 0xf1a37803
    49a0:	bcs	6452ac <__assert_fail@plt+0x642c6c>
    49a4:	svccs	0x0001f811
    49a8:			; <UNDEFINED> instruction: 0xf043bf98
    49ac:			; <UNDEFINED> instruction: 0xf1a20320
    49b0:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
    49b4:			; <UNDEFINED> instruction: 0xf042bf98
    49b8:	adcmi	r0, r0, #32, 4
    49bc:	andeq	pc, r1, r0, lsl #2
    49c0:	bne	fe63916c <__assert_fail@plt+0xfe636b2c>
    49c4:			; <UNDEFINED> instruction: 0x4770bc30
    49c8:	ldrbmi	r2, [r0, -r0]!
    49cc:	andle	r4, r0, r1, lsl #5
    49d0:	andcs	lr, r0, r0, ror #8
    49d4:	svclt	0x00004770
    49d8:	andsle	r4, ip, r8, lsl #5
    49dc:	stmdavc	r2, {r4, sl, ip, sp, pc}
    49e0:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
    49e4:			; <UNDEFINED> instruction: 0xf810e00d
    49e8:			; <UNDEFINED> instruction: 0xf8112f01
    49ec:	cmplt	r2, r1, lsl #30
    49f0:			; <UNDEFINED> instruction: 0xf384fab4
    49f4:	adcmi	r0, r2, #1490944	; 0x16c000
    49f8:			; <UNDEFINED> instruction: 0xf043bf18
    49fc:	blcs	5608 <__assert_fail@plt+0x2fc8>
    4a00:	adcmi	sp, r2, #241	; 0xf1
    4a04:	andcs	fp, r0, r8, lsl #30
    4a08:	subslt	sp, r2, #2
    4a0c:	bne	431394 <__assert_fail@plt+0x42ed54>
    4a10:	blmi	142b8c <__assert_fail@plt+0x14054c>
    4a14:	andcs	r4, r0, r0, ror r7
    4a18:	svclt	0x00004770
    4a1c:			; <UNDEFINED> instruction: 0x4604b5f8
    4a20:	addmi	fp, fp, #-1073741778	; 0xc000002e
    4a24:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
    4a28:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
    4a2c:	addsmi	sp, r0, #-268435456	; 0xf0000000
    4a30:	andle	r4, lr, r6, lsl r6
    4a34:			; <UNDEFINED> instruction: 0x4631463a
    4a38:			; <UNDEFINED> instruction: 0xf7ff4620
    4a3c:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
    4a40:	adcmi	r3, r5, #16777216	; 0x1000000
    4a44:	adcmi	sp, r6, #201326592	; 0xc000000
    4a48:			; <UNDEFINED> instruction: 0x4630d1f4
    4a4c:	strdcs	fp, [r0], -r8
    4a50:			; <UNDEFINED> instruction: 0x4620bdf8
    4a54:	svclt	0x0000bdf8
    4a58:			; <UNDEFINED> instruction: 0x4605b538
    4a5c:	cmplt	ip, r4, lsl #16
    4a60:	bl	ff642a5c <__assert_fail@plt+0xff64041c>
    4a64:	strmi	r4, [r1], -fp, lsr #12
    4a68:			; <UNDEFINED> instruction: 0xf852680a
    4a6c:	andsvc	r2, sl, r4, lsr #32
    4a70:	svcmi	0x0001f813
    4a74:	mvnsle	r2, r0, lsl #24
    4a78:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    4a7c:	bcc	7122c <__assert_fail@plt+0x6ebec>
    4a80:	mvnsmi	lr, sp, lsr #18
    4a84:	bl	c3a0 <__assert_fail@plt+0x9d60>
    4a88:	cdpne	8, 4, cr0, cr15, cr2, {0}
    4a8c:	svcmi	0x0001f815
    4a90:	svcvs	0x0001f817
    4a94:			; <UNDEFINED> instruction: 0xd00842b4
    4a98:	bl	ff0c2a94 <__assert_fail@plt+0xff0c0454>
    4a9c:			; <UNDEFINED> instruction: 0xf8536803
    4aa0:			; <UNDEFINED> instruction: 0xf8532026
    4aa4:	addsmi	r3, sl, #36	; 0x24
    4aa8:	strmi	sp, [r8, #260]!	; 0x104
    4aac:	andcs	sp, r0, lr, ror #3
    4ab0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4ab4:	pop	{r5, r7, r8, r9, fp, ip}
    4ab8:			; <UNDEFINED> instruction: 0x461081f0
    4abc:	svclt	0x00004770
    4ac0:	andcs	fp, r1, #16, 2
    4ac4:	bllt	ac2ac8 <__assert_fail@plt+0xac0488>
    4ac8:	svclt	0x00004770
    4acc:	andcs	fp, r0, #16, 2
    4ad0:	bllt	942ad4 <__assert_fail@plt+0x940494>
    4ad4:	svclt	0x00004770
    4ad8:	bmi	4b1b1c <__assert_fail@plt+0x4af4dc>
    4adc:	addlt	fp, r3, r0, lsl #10
    4ae0:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    4ae4:	ldmpl	r3, {r2, fp, ip, pc}^
    4ae8:	movwls	r6, #6171	; 0x181b
    4aec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4af0:	stmdbge	r5, {r7, r8, ip, sp, pc}
    4af4:			; <UNDEFINED> instruction: 0xf7ff9100
    4af8:	bmi	342fcc <__assert_fail@plt+0x34098c>
    4afc:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4b00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b04:	subsmi	r9, sl, r1, lsl #22
    4b08:	andlt	sp, r3, r9, lsl #2
    4b0c:	bl	142c88 <__assert_fail@plt+0x140648>
    4b10:	ldrbmi	fp, [r0, -r4]!
    4b14:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    4b18:	ldcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    4b1c:			; <UNDEFINED> instruction: 0xf7fde7ed
    4b20:	svclt	0x0000ea96
    4b24:	andeq	ip, r1, r2, asr #4
    4b28:	muleq	r0, ip, r2
    4b2c:	andeq	ip, r1, r6, lsr #4
    4b30:	andeq	r9, r0, r6, ror #23
    4b34:	bmi	7f1b78 <__assert_fail@plt+0x7ef538>
    4b38:	addlt	fp, r2, r0, lsl r5
    4b3c:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    4b40:	ldcmi	8, cr9, [lr], {4}
    4b44:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    4b48:	movwls	r6, #6171	; 0x181b
    4b4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4b50:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
    4b54:			; <UNDEFINED> instruction: 0xf7ff9100
    4b58:	orrslt	pc, r8, r3, lsl #18
    4b5c:	blmi	5973c4 <__assert_fail@plt+0x594d84>
    4b60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4b64:	blls	5ebd4 <__assert_fail@plt+0x5c594>
    4b68:	qaddle	r4, sl, r9
    4b6c:	pop	{r1, ip, sp, pc}
    4b70:	andlt	r4, r4, r0, lsl r0
    4b74:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    4b78:			; <UNDEFINED> instruction: 0xf7fd4478
    4b7c:			; <UNDEFINED> instruction: 0xe7ecec32
    4b80:	b	1942b7c <__assert_fail@plt+0x194053c>
    4b84:	bl	ff4c2b80 <__assert_fail@plt+0xff4c0540>
    4b88:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    4b8c:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    4b90:	andle	r2, r8, r6, lsl sl
    4b94:	andscs	r4, r6, #851968	; 0xd0000
    4b98:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4b9c:	b	fefc2b98 <__assert_fail@plt+0xfefc0558>
    4ba0:			; <UNDEFINED> instruction: 0xf7fd2002
    4ba4:	stmdami	sl, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    4ba8:	tstcs	r1, r5, lsr #4
    4bac:			; <UNDEFINED> instruction: 0xf7fd4478
    4bb0:			; <UNDEFINED> instruction: 0xe7f5eab6
    4bb4:	andeq	ip, r1, r6, ror #3
    4bb8:	muleq	r0, ip, r2
    4bbc:	ldrdeq	ip, [r1], -lr
    4bc0:	andeq	ip, r1, r4, asr #3
    4bc4:	andeq	r9, r0, r4, lsl #23
    4bc8:	andeq	r0, r0, r0, lsr #5
    4bcc:	andeq	r9, r0, lr, lsl #23
    4bd0:	andeq	r9, r0, r4, asr fp
    4bd4:	mvnsmi	lr, #737280	; 0xb4000
    4bd8:	ldrmi	fp, [lr], -r3, lsl #1
    4bdc:	pkhbtmi	r4, r0, r5, lsl #12
    4be0:	andls	r4, r1, #12, 12	; 0xc00000
    4be4:	bl	1f42be0 <__assert_fail@plt+0x1f405a0>
    4be8:	smlsdcs	r1, r8, r3, fp
    4bec:	strtmi	r3, [r1], -r1
    4bf0:	bl	1dc2bec <__assert_fail@plt+0x1dc05ac>
    4bf4:	smladxcc	r1, fp, r6, r4
    4bf8:	mvnsle	r2, r0, lsl #16
    4bfc:			; <UNDEFINED> instruction: 0x21041c98
    4c00:	bl	ff0c2bfc <__assert_fail@plt+0xff0c05bc>
    4c04:	biclt	r4, r0, r7, lsl #12
    4c08:	andhi	pc, r0, r0, asr #17
    4c0c:	strbmi	r4, [r0], -r1, lsr #12
    4c10:	bl	19c2c0c <__assert_fail@plt+0x19c05cc>
    4c14:			; <UNDEFINED> instruction: 0x46b9b1b8
    4c18:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4c1c:	andvc	r1, r5, r3, asr #24
    4c20:			; <UNDEFINED> instruction: 0xf8494621
    4c24:	ldrmi	r3, [r8], -r4, lsl #30
    4c28:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4c2c:	bl	1642c28 <__assert_fail@plt+0x16405e8>
    4c30:	mvnsle	r2, r0, lsl #16
    4c34:			; <UNDEFINED> instruction: 0xf8c6b10e
    4c38:	ldrtmi	r8, [r8], -r0
    4c3c:	pop	{r0, r1, ip, sp, pc}
    4c40:	strdcs	r8, [r2], -r0
    4c44:			; <UNDEFINED> instruction: 0xf04fe7db
    4c48:	ldrb	r0, [r3, r1, lsl #16]!
    4c4c:	ldrbmi	lr, [r0, sp, lsr #18]!
    4c50:	strmi	r4, [sp], -r4, lsl #12
    4c54:	stcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    4c58:			; <UNDEFINED> instruction: 0xf0002800
    4c5c:	strcs	r8, [r1], -r3, lsl #1
    4c60:	strtmi	r3, [r9], -r1
    4c64:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    4c68:			; <UNDEFINED> instruction: 0x36014633
    4c6c:	mvnsle	r2, r0, lsl #16
    4c70:			; <UNDEFINED> instruction: 0xf0133302
    4c74:	b	13d897c <__assert_fail@plt+0x13d633c>
    4c78:	smulbble	fp, r3, r9
    4c7c:			; <UNDEFINED> instruction: 0xf7fd4620
    4c80:	andcc	lr, r1, r4, lsr #22
    4c84:	andeq	lr, r0, r9, lsl fp
    4c88:	strcs	fp, [r1], -ip, lsr #30
    4c8c:	rsble	r2, r1, #0, 12
    4c90:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c94:	stmdacs	r0, {r7, r9, sl, lr}
    4c98:	strmi	sp, [r1], #89	; 0x59
    4c9c:	svcne	0x00074621
    4ca0:			; <UNDEFINED> instruction: 0x464846b2
    4ca4:			; <UNDEFINED> instruction: 0xf7fd464c
    4ca8:			; <UNDEFINED> instruction: 0x4629ea52
    4cac:			; <UNDEFINED> instruction: 0xf7fd4620
    4cb0:			; <UNDEFINED> instruction: 0xb328ec42
    4cb4:	andge	pc, r0, r0, lsl #17
    4cb8:	blcs	262d4c <__assert_fail@plt+0x26070c>
    4cbc:	blcs	834924 <__assert_fail@plt+0x8322e4>
    4cc0:			; <UNDEFINED> instruction: 0xf814d105
    4cc4:	blcs	2548d0 <__assert_fail@plt+0x252290>
    4cc8:	blcs	834930 <__assert_fail@plt+0x8322f0>
    4ccc:	mcrne	0, 2, sp, cr3, cr9, {7}
    4cd0:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
    4cd4:	and	r4, r3, r3, lsl #12
    4cd8:			; <UNDEFINED> instruction: 0xf883429c
    4cdc:	andle	sl, r5, r0
    4ce0:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    4ce4:	svclt	0x00182a09
    4ce8:	rscsle	r2, r5, r0, lsr #20
    4cec:	svcmi	0x0004f847
    4cf0:	strtmi	r1, [r9], -r4, asr #24
    4cf4:	strtmi	r3, [r0], -r1, lsl #12
    4cf8:	ldc	7, cr15, [ip], {253}	; 0xfd
    4cfc:	bicsle	r2, r9, r0, lsl #16
    4d00:	blcs	262d94 <__assert_fail@plt+0x260754>
    4d04:	blcs	83496c <__assert_fail@plt+0x83232c>
    4d08:			; <UNDEFINED> instruction: 0xf814d105
    4d0c:	blcs	254918 <__assert_fail@plt+0x2522d8>
    4d10:	blcs	834978 <__assert_fail@plt+0x832338>
    4d14:			; <UNDEFINED> instruction: 0x4620d0f9
    4d18:	b	ff5c2d14 <__assert_fail@plt+0xff5c06d4>
    4d1c:	stmdane	r3!, {r0, fp, ip, sp}
    4d20:	tstcs	r0, sl, lsl #4
    4d24:	addsmi	lr, ip, #2
    4d28:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
    4d2c:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    4d30:	svclt	0x00182a09
    4d34:	rscsle	r2, r6, r0, lsr #20
    4d38:	strhcs	r0, [r0, -r3]
    4d3c:	andeq	lr, r3, #8, 22	; 0x2000
    4d40:	strbmi	r3, [r3], #-776	; 0xfffffcf8
    4d44:	eormi	pc, r6, r8, asr #16
    4d48:			; <UNDEFINED> instruction: 0x60514599
    4d4c:	strbmi	sp, [r0], -sp, lsl #2
    4d50:			; <UNDEFINED> instruction: 0x87f0e8bd
    4d54:			; <UNDEFINED> instruction: 0xf04f200c
    4d58:			; <UNDEFINED> instruction: 0xf7fd0800
    4d5c:	strbmi	lr, [r0], -lr, lsr #23
    4d60:			; <UNDEFINED> instruction: 0x87f0e8bd
    4d64:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4d68:	blmi	17eb90 <__assert_fail@plt+0x17c550>
    4d6c:	andspl	pc, pc, #64, 4
    4d70:	stmdami	r5, {r2, r8, fp, lr}
    4d74:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4d78:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    4d7c:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    4d80:	strdeq	r9, [r0], -r4
    4d84:	andeq	r9, r0, r2, asr #18
    4d88:	andeq	r9, r0, r6, asr #19
    4d8c:			; <UNDEFINED> instruction: 0x4616b5f8
    4d90:	blcs	822da4 <__assert_fail@plt+0x820764>
    4d94:			; <UNDEFINED> instruction: 0xf810d103
    4d98:	blcs	8149a4 <__assert_fail@plt+0x812364>
    4d9c:	strcs	sp, [r0], #-251	; 0xffffff05
    4da0:	strtmi	r1, [r7], -sp, lsl #30
    4da4:			; <UNDEFINED> instruction: 0xd01242b4
    4da8:			; <UNDEFINED> instruction: 0xf8452120
    4dac:			; <UNDEFINED> instruction: 0xf7fd0f04
    4db0:	strcc	lr, [r1], #-2712	; 0xfffff568
    4db4:	cmplt	r0, r3, lsl #12
    4db8:	blvc	82dc0 <__assert_fail@plt+0x80780>
    4dbc:	blcs	822f30 <__assert_fail@plt+0x8208f0>
    4dc0:			; <UNDEFINED> instruction: 0xf810d103
    4dc4:	blcs	8149d0 <__assert_fail@plt+0x812390>
    4dc8:	blcs	391bc <__assert_fail@plt+0x36b7c>
    4dcc:	strtmi	sp, [r0], -sl, ror #3
    4dd0:	svclt	0x0000bdf8
    4dd4:	strcs	fp, [r0], #-1528	; 0xfffffa08
    4dd8:	strmi	r1, [r3], -sp, lsl #30
    4ddc:			; <UNDEFINED> instruction: 0x46274616
    4de0:			; <UNDEFINED> instruction: 0xf845e00a
    4de4:	strcc	r3, [r1], #-3844	; 0xfffff0fc
    4de8:	b	1ec2de4 <__assert_fail@plt+0x1ec07a4>
    4dec:	strmi	fp, [r3], -r8, asr #2
    4df0:	blvc	82e04 <__assert_fail@plt+0x807c4>
    4df4:			; <UNDEFINED> instruction: 0xb1217841
    4df8:			; <UNDEFINED> instruction: 0x461842b4
    4dfc:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
    4e00:	strtmi	sp, [r0], -pc, ror #3
    4e04:	svclt	0x0000bdf8
    4e08:	blmi	8d7698 <__assert_fail@plt+0x8d5058>
    4e0c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4e10:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    4e14:	movwls	r6, #30747	; 0x781b
    4e18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e1c:	eorsle	r2, r3, r0, lsl #16
    4e20:	bge	afa34 <__assert_fail@plt+0xad3f4>
    4e24:	stmdbge	r1, {r2, r3, r9, sl, lr}
    4e28:			; <UNDEFINED> instruction: 0xff0cf7fe
    4e2c:	cmplt	r8, #5242880	; 0x500000
    4e30:	blge	1b1b48 <__assert_fail@plt+0x1af508>
    4e34:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
    4e38:			; <UNDEFINED> instruction: 0xf7fe4620
    4e3c:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
    4e40:	bls	12ba4c <__assert_fail@plt+0x12940c>
    4e44:	mulle	pc, r3, r2	; <UNPREDICTABLE>
    4e48:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
    4e4c:			; <UNDEFINED> instruction: 0xf04fbfb4
    4e50:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    4e54:	blmi	4176a0 <__assert_fail@plt+0x415060>
    4e58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e5c:	blls	1deecc <__assert_fail@plt+0x1dc88c>
    4e60:	tstle	r4, sl, asr r0
    4e64:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    4e68:	bls	16ba78 <__assert_fail@plt+0x169438>
    4e6c:			; <UNDEFINED> instruction: 0xd1eb4293
    4e70:	bls	1aba84 <__assert_fail@plt+0x1a9444>
    4e74:			; <UNDEFINED> instruction: 0xd1e74293
    4e78:	strtmi	r4, [r8], -r1, lsl #12
    4e7c:	stmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e80:	mvnle	r2, r0, lsl #16
    4e84:	strb	r2, [r5, r0]!
    4e88:	andmi	pc, r0, pc, asr #32
    4e8c:			; <UNDEFINED> instruction: 0xf7fde7e2
    4e90:	svclt	0x0000e8de
    4e94:	andeq	fp, r1, r8, lsl pc
    4e98:	muleq	r0, ip, r2
    4e9c:	andeq	fp, r1, ip, asr #29
    4ea0:	svcmi	0x00f0e92d
    4ea4:	strmi	fp, [lr], -r3, lsl #1
    4ea8:			; <UNDEFINED> instruction: 0xf7fd9200
    4eac:			; <UNDEFINED> instruction: 0x9001ebb2
    4eb0:			; <UNDEFINED> instruction: 0xf0002800
    4eb4:			; <UNDEFINED> instruction: 0xf8df8088
    4eb8:	smladcs	r0, ip, r1, r9
    4ebc:	ldrtmi	r4, [sp], -r4, lsl #12
    4ec0:			; <UNDEFINED> instruction: 0x46b844f9
    4ec4:	ldrbmi	r4, [r8], -r3, lsl #13
    4ec8:			; <UNDEFINED> instruction: 0xf7fd4649
    4ecc:	bl	2fef54 <__assert_fail@plt+0x2fc914>
    4ed0:	rfeda	fp
    4ed4:			; <UNDEFINED> instruction: 0xf1bbb000
    4ed8:	eorsle	r0, pc, sl, lsl #30
    4edc:			; <UNDEFINED> instruction: 0x0004ebba
    4ee0:	strmi	sp, [r1], -r3
    4ee4:			; <UNDEFINED> instruction: 0xf7ff4620
    4ee8:	addmi	pc, r6, #3162112	; 0x304000
    4eec:	blls	3bf8c <__assert_fail@plt+0x3994c>
    4ef0:	bl	fe98bd08 <__assert_fail@plt+0xfe9896c8>
    4ef4:	addmi	r0, r3, #1280	; 0x500
    4ef8:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
    4efc:	bne	ff034df4 <__assert_fail@plt+0xff0327b4>
    4f00:	streq	lr, [r0], #2820	; 0xb04
    4f04:	svclt	0x00b44564
    4f08:	strcs	r2, [r1], #-1024	; 0xfffffc00
    4f0c:	svclt	0x00142d00
    4f10:	strcs	r4, [r0, #-1573]	; 0xfffff9db
    4f14:			; <UNDEFINED> instruction: 0xf898b115
    4f18:	strbmi	fp, [r2], r0
    4f1c:	svceq	0x0000f1bb
    4f20:			; <UNDEFINED> instruction: 0x46d3d03b
    4f24:			; <UNDEFINED> instruction: 0xf80b210a
    4f28:			; <UNDEFINED> instruction: 0xf89a1b01
    4f2c:	stmdbcs	r0!, {r0, ip}
    4f30:	smladcs	r0, fp, r0, sp
    4f34:			; <UNDEFINED> instruction: 0x463d465c
    4f38:			; <UNDEFINED> instruction: 0xe7c446b8
    4f3c:	svceq	0x0000f1bb
    4f40:			; <UNDEFINED> instruction: 0xf89ad02b
    4f44:			; <UNDEFINED> instruction: 0xf10a1001
    4f48:	stmdbcs	r0!, {r0, r8, r9, fp}
    4f4c:			; <UNDEFINED> instruction: 0xf81bd103
    4f50:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
    4f54:			; <UNDEFINED> instruction: 0x4605d0fb
    4f58:	sbfx	r4, r0, #13, #21
    4f5c:	bleq	8138c <__assert_fail@plt+0x7ed4c>
    4f60:	strtmi	r2, [r8], r0, lsl #10
    4f64:	ldrbmi	r2, [ip], -r1, lsl #14
    4f68:			; <UNDEFINED> instruction: 0xf89ae7ad
    4f6c:	stmdbcs	r0!, {r1, ip}
    4f70:			; <UNDEFINED> instruction: 0xf10ad12d
    4f74:	ldrmi	r0, [r4], -r3, lsl #4
    4f78:	stmdavc	r1!, {r0, r9, ip, sp}
    4f7c:	rscsle	r2, sl, r0, lsr #18
    4f80:	strcs	r4, [r0, -r0, lsr #12]
    4f84:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f88:	ldrtmi	r4, [sp], -r1, lsr #12
    4f8c:			; <UNDEFINED> instruction: 0x465c46b8
    4f90:	ldrbmi	r1, [r8], -r2, asr #24
    4f94:	svc	0x00e2f7fc
    4f98:	stcls	7, cr14, [r1], {149}	; 0x95
    4f9c:			; <UNDEFINED> instruction: 0xf7fd4620
    4fa0:	bmi	37f5f8 <__assert_fail@plt+0x37cfb8>
    4fa4:			; <UNDEFINED> instruction: 0x4601447a
    4fa8:			; <UNDEFINED> instruction: 0xf7ff4620
    4fac:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
    4fb0:	cmplt	r3, r3, lsr #16
    4fb4:			; <UNDEFINED> instruction: 0xf7fd4620
    4fb8:	stmdacc	r1, {r3, r7, r8, fp, sp, lr, pc}
    4fbc:	blcs	29c050 <__assert_fail@plt+0x299a10>
    4fc0:	blls	74bd8 <__assert_fail@plt+0x72598>
    4fc4:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
    4fc8:	pop	{r0, r1, ip, sp, pc}
    4fcc:			; <UNDEFINED> instruction: 0xf10a8ff0
    4fd0:	ldrb	r0, [r5, r2, lsl #8]
    4fd4:	andeq	r9, r0, r4, lsr #17
    4fd8:	andeq	r9, r0, ip, ror r5
    4fdc:			; <UNDEFINED> instruction: 0x4604b570
    4fe0:			; <UNDEFINED> instruction: 0xf4106880
    4fe4:	tstle	r1, r0, lsl #6
    4fe8:	vst2.8	{d22-d23}, [r0 :128], r2
    4fec:	mvnvs	r4, r0
    4ff0:	stmib	r4, {r5, r7, sp, lr}^
    4ff4:	rscvs	r3, r3, r8, lsl #6
    4ff8:	stmib	r4, {r1, r4, fp, sp, lr}^
    4ffc:	bcs	11c2c <__assert_fail@plt+0xf5ec>
    5000:	movwcc	lr, #51652	; 0xc9c4
    5004:	movwcs	sp, #2939	; 0xb7b
    5008:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
    500c:	blcs	1f3a0 <__assert_fail@plt+0x1cd60>
    5010:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    5014:	mvnlt	r4, lr, lsl #12
    5018:			; <UNDEFINED> instruction: 0x46151d99
    501c:	andeq	pc, r5, #79	; 0x4f
    5020:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
    5024:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
    5028:	ldclne	0, cr13, [r8], {82}	; 0x52
    502c:			; <UNDEFINED> instruction: 0xf113d06e
    5030:	rsbsle	r0, fp, ip, lsl #30
    5034:			; <UNDEFINED> instruction: 0xf0001dd9
    5038:			; <UNDEFINED> instruction: 0xf1138089
    503c:			; <UNDEFINED> instruction: 0xf0000f0a
    5040:	movwcc	r8, #45205	; 0xb095
    5044:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
    5048:	ldrbtmi	r2, [r9], #-0
    504c:	svc	0x00f8f7fc
    5050:	eor	r4, r7, r3, lsl #12
    5054:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
    5058:	ldclne	0, cr13, [lr], {85}	; 0x55
    505c:	andeq	pc, r5, #79	; 0x4f
    5060:			; <UNDEFINED> instruction: 0xf113d05b
    5064:	rsble	r0, r8, ip, lsl #30
    5068:			; <UNDEFINED> instruction: 0xd0761d98
    506c:			; <UNDEFINED> instruction: 0xf0001dd9
    5070:			; <UNDEFINED> instruction: 0xf1138084
    5074:	eorsle	r0, r9, r8, lsl #30
    5078:	svceq	0x0009f113
    507c:	addshi	pc, r1, r0
    5080:			; <UNDEFINED> instruction: 0xf000330b
    5084:	stmdbmi	ip, {r0, r1, r7, pc}^
    5088:	ldrbtmi	r2, [r9], #-0
    508c:	svc	0x00d8f7fc
    5090:			; <UNDEFINED> instruction: 0xf0024629
    5094:	and	pc, fp, r7, ror #22
    5098:	andcs	r4, r0, r8, asr #18
    509c:			; <UNDEFINED> instruction: 0xf7fc4479
    50a0:			; <UNDEFINED> instruction: 0x4603efd0
    50a4:	ldrtmi	r4, [r1], -r6, asr #16
    50a8:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
    50ac:	blx	16c10be <__assert_fail@plt+0x16bea7e>
    50b0:	blcs	5f444 <__assert_fail@plt+0x5ce04>
    50b4:	movwcs	fp, #3844	; 0xf04
    50b8:	adcle	r6, r4, r3, ror #1
    50bc:			; <UNDEFINED> instruction: 0xf7fd2002
    50c0:	stmdbmi	r0, {r1, r2, r5, r6, r7, fp, sp, lr, pc}^
    50c4:	ldrbtmi	r2, [r9], #-0
    50c8:	svc	0x00baf7fc
    50cc:	strb	r4, [r9, r3, lsl #12]!
    50d0:	andcs	r4, r0, sp, lsr r9
    50d4:			; <UNDEFINED> instruction: 0xf7fc4479
    50d8:			; <UNDEFINED> instruction: 0x4603efb4
    50dc:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    50e0:	ldrbtmi	r2, [r9], #-0
    50e4:	svc	0x00acf7fc
    50e8:	ldrb	r4, [fp, r3, lsl #12]
    50ec:	andcs	r4, r0, r8, lsr r9
    50f0:			; <UNDEFINED> instruction: 0xf7fc4479
    50f4:	strtmi	lr, [r9], -r6, lsr #31
    50f8:	blx	d4110a <__assert_fail@plt+0xd3eaca>
    50fc:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5100:			; <UNDEFINED> instruction: 0xf0024478
    5104:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
    5108:			; <UNDEFINED> instruction: 0xe7a6447d
    510c:	andcs	r4, r0, r3, lsr r9
    5110:			; <UNDEFINED> instruction: 0xf7fc4479
    5114:			; <UNDEFINED> instruction: 0x4603ef96
    5118:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    511c:	ldrbtmi	r2, [r9], #-0
    5120:	svc	0x008ef7fc
    5124:			; <UNDEFINED> instruction: 0xf0024629
    5128:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
    512c:	andcs	r4, r0, sp, lsr #18
    5130:			; <UNDEFINED> instruction: 0xf7fc4479
    5134:	strmi	lr, [r3], -r6, lsl #31
    5138:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    513c:	ldrbtmi	r2, [r9], #-0
    5140:	svc	0x007ef7fc
    5144:			; <UNDEFINED> instruction: 0xf0024629
    5148:	ldr	pc, [r1, sp, lsl #22]!
    514c:	andcs	r4, r0, r7, lsr #18
    5150:			; <UNDEFINED> instruction: 0xf7fc4479
    5154:			; <UNDEFINED> instruction: 0x4603ef76
    5158:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    515c:	ldrbtmi	r2, [r9], #-0
    5160:	svc	0x006ef7fc
    5164:			; <UNDEFINED> instruction: 0xf0024629
    5168:			; <UNDEFINED> instruction: 0xe7a1fafd
    516c:	andcs	r4, r0, r1, lsr #18
    5170:			; <UNDEFINED> instruction: 0xf7fc4479
    5174:	strmi	lr, [r3], -r6, ror #30
    5178:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    517c:	ldrbtmi	r2, [r9], #-0
    5180:	svc	0x005ef7fc
    5184:			; <UNDEFINED> instruction: 0xf0024629
    5188:	ldr	pc, [r1, sp, ror #21]
    518c:	andcs	r4, r0, fp, lsl r9
    5190:			; <UNDEFINED> instruction: 0xf7fc4479
    5194:			; <UNDEFINED> instruction: 0x4601ef56
    5198:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    519c:	blx	ff8c11ac <__assert_fail@plt+0xff8beb6c>
    51a0:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    51a4:	ldrbtmi	r2, [r9], #-0
    51a8:	svc	0x004af7fc
    51ac:			; <UNDEFINED> instruction: 0xf0024629
    51b0:			; <UNDEFINED> instruction: 0xe77dfad9
    51b4:	andeq	r9, r0, sl, lsr #16
    51b8:	andeq	r9, r0, lr, ror #17
    51bc:	andeq	r9, r0, r0, asr #14
    51c0:	ldrdeq	r9, [r0], -sl
    51c4:	andeq	r9, r0, lr, lsr #14
    51c8:	andeq	r9, r0, ip, lsr #14
    51cc:	andeq	r9, r0, r6, lsl #15
    51d0:	andeq	r9, r0, r8, lsr r8
    51d4:			; <UNDEFINED> instruction: 0x000096bc
    51d8:	andeq	r9, r0, ip, lsr #13
    51dc:	andeq	r9, r0, r4, lsl #14
    51e0:	andeq	r9, r0, r2, ror r7
    51e4:	strdeq	r9, [r0], -r8
    51e8:	andeq	r9, r0, sl, ror r7
    51ec:	andeq	r9, r0, ip, ror #13
    51f0:	andeq	r9, r0, r2, lsl #15
    51f4:	ldrdeq	r9, [r0], -ip
    51f8:	andeq	r9, r0, lr, lsl #15
    51fc:	ldrdeq	r9, [r0], -r8
    5200:	andeq	sl, r0, sl, lsl #21
    5204:	andeq	r9, r0, r2, lsr #15
    5208:	svceq	0x0010f011
    520c:	tsteq	r7, r1	; <UNPREDICTABLE>
    5210:	mvnsmi	lr, sp, lsr #18
    5214:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    5218:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
    521c:	ldrmi	r4, [r4], -r6, lsl #12
    5220:	andle	r6, r8, r1, asr #2
    5224:	andsle	r2, fp, r4, lsl #18
    5228:	svclt	0x001c2901
    522c:	andcs	r6, r1, r2, lsl #3
    5230:	pop	{r0, ip, lr, pc}
    5234:			; <UNDEFINED> instruction: 0xf7fd81f0
    5238:	tstcs	r0, sl, ror r8
    523c:			; <UNDEFINED> instruction: 0x4605463a
    5240:	eorvs	r4, r9, r0, lsr #12
    5244:	mrc	7, 2, APSR_nzcv, cr6, cr12, {7}
    5248:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    524c:	movwcc	r3, #15105	; 0x3b01
    5250:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
    5254:	eorle	r2, r9, r2, lsr #22
    5258:			; <UNDEFINED> instruction: 0x200061b0
    525c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5260:			; <UNDEFINED> instruction: 0x06297815
    5264:			; <UNDEFINED> instruction: 0xf7fcd40b
    5268:	stmdavs	r1, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    526c:			; <UNDEFINED> instruction: 0xf814e003
    5270:	strteq	r5, [sl], -r1, lsl #30
    5274:			; <UNDEFINED> instruction: 0xf831d403
    5278:	ldreq	r3, [fp], #21
    527c:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
    5280:			; <UNDEFINED> instruction: 0xf7fdd01a
    5284:	strcs	lr, [r0, #-2132]	; 0xfffff7ac
    5288:			; <UNDEFINED> instruction: 0x4629463a
    528c:	strtmi	r4, [r0], -r0, lsl #13
    5290:	andpl	pc, r0, r8, asr #17
    5294:	stmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5298:			; <UNDEFINED> instruction: 0x300161b0
    529c:	strtmi	sp, [r8], -r2
    52a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    52a4:	ldrdcc	pc, [r0], -r8
    52a8:	mvnsle	r2, r2, lsr #22
    52ac:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    52b0:	rscscc	pc, pc, pc, asr #32
    52b4:			; <UNDEFINED> instruction: 0xe7bc6133
    52b8:			; <UNDEFINED> instruction: 0xf06f2200
    52bc:			; <UNDEFINED> instruction: 0xf04f030b
    52c0:	ldrshvs	r3, [r2, pc]!
    52c4:	pop	{r0, r1, r4, r5, r8, sp, lr}
    52c8:	svclt	0x000081f0
    52cc:	bmi	97230c <__assert_fail@plt+0x96fccc>
    52d0:	ldrbmi	lr, [r0, sp, lsr #18]!
    52d4:	blmi	9314e8 <__assert_fail@plt+0x92eea8>
    52d8:	cfstrsls	mvf4, [fp], {122}	; 0x7a
    52dc:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    52e0:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    52e4:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
    52e8:			; <UNDEFINED> instruction: 0xf04f9301
    52ec:	tstlt	ip, #0, 6
    52f0:	svcmi	0x001fab0c
    52f4:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    52f8:	ldrbtmi	r4, [pc], #-1664	; 5300 <__assert_fail@plt+0x2cc0>
    52fc:	ldrmi	r2, [sp], -r0, lsl #12
    5300:	and	r9, fp, r0, lsl #6
    5304:	strbmi	r4, [r8], -r1, lsr #12
    5308:			; <UNDEFINED> instruction: 0x46204798
    530c:			; <UNDEFINED> instruction: 0xf7fc3504
    5310:	strls	lr, [r0, #-4060]	; 0xfffff024
    5314:	stcmi	8, cr15, [r4], {85}	; 0x55
    5318:	cmnlt	ip, r6, lsl #8
    531c:	blcs	1f410 <__assert_fail@plt+0x1cdd0>
    5320:			; <UNDEFINED> instruction: 0xf1b8d1f0
    5324:	andsle	r0, r5, r0, lsl #30
    5328:			; <UNDEFINED> instruction: 0xf85a4b12
    532c:	ldmdavs	r9, {r0, r1, ip, sp}
    5330:			; <UNDEFINED> instruction: 0xf7fd4620
    5334:	strb	lr, [r8, r6, asr #18]!
    5338:	blmi	2d7b7c <__assert_fail@plt+0x2d553c>
    533c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5340:	blls	5f3b0 <__assert_fail@plt+0x5cd70>
    5344:	qaddle	r4, sl, sl
    5348:	andlt	r4, r3, r0, lsr r6
    534c:			; <UNDEFINED> instruction: 0x47f0e8bd
    5350:	ldrbmi	fp, [r0, -r3]!
    5354:			; <UNDEFINED> instruction: 0xf85a4b09
    5358:	ldmdavs	r9, {r0, r1, ip, sp}
    535c:			; <UNDEFINED> instruction: 0xf7fce7e8
    5360:	svclt	0x0000ee76
    5364:	andeq	fp, r1, ip, asr #20
    5368:	muleq	r0, ip, r2
    536c:	andeq	fp, r1, r2, asr #20
    5370:	muleq	r1, sl, lr
    5374:	andeq	r0, r0, r0, lsr #5
    5378:	andeq	fp, r1, r8, ror #19
    537c:			; <UNDEFINED> instruction: 0x000002b4
    5380:	bmi	297fac <__assert_fail@plt+0x29596c>
    5384:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    5388:	tstlt	r3, fp, lsl r8
    538c:	tstcs	r0, r1
    5390:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
    5394:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    5398:			; <UNDEFINED> instruction: 0xf7fc6818
    539c:	blmi	174ac8 <__assert_fail@plt+0x172488>
    53a0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    53a4:	stcllt	7, cr15, [r4, #1008]	; 0x3f0
    53a8:	andeq	fp, r1, r0, lsl lr
    53ac:	muleq	r1, lr, r9
    53b0:			; <UNDEFINED> instruction: 0x000002b4
    53b4:	andeq	r0, r0, r0, lsr #5
    53b8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    53bc:			; <UNDEFINED> instruction: 0x47706018
    53c0:	ldrdeq	fp, [r1], -sl
    53c4:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
    53c8:			; <UNDEFINED> instruction: 0x4604447b
    53cc:	tstlt	fp, fp, asr r8
    53d0:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    53d4:	andeq	pc, sl, r4, lsr #3
    53d8:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
    53dc:			; <UNDEFINED> instruction: 0xf000e8df
    53e0:			; <UNDEFINED> instruction: 0x1c101928
    53e4:	eorne	r2, r5, pc, lsl r2
    53e8:	andsne	r1, r0, r0, lsl r0
    53ec:	andsne	r1, r0, r0, lsl r0
    53f0:	andsne	r1, r0, r0, lsl r0
    53f4:	andsne	r1, r0, r0, lsl r0
    53f8:	andsne	r1, r0, r0, lsl r0
    53fc:			; <UNDEFINED> instruction: 0x16161010
    5400:	ldclt	0, cr2, [r0, #-0]
    5404:			; <UNDEFINED> instruction: 0x4010e8bd
    5408:	ldmlt	sl!, {r0, r1, r2, ip, sp, lr, pc}^
    540c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    5410:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
    5414:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    5418:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    541c:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
    5420:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    5424:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    5428:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    542c:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    5430:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    5434:	svclt	0x0000bd10
    5438:	andeq	fp, r1, ip, asr #27
    543c:	andeq	r9, r0, lr, ror #5
    5440:	andeq	r9, r0, ip, ror r5
    5444:	andeq	r9, r0, lr, ror r8
    5448:	andeq	r9, r0, r4, asr #16
    544c:	andeq	r9, r0, r2, asr #15
    5450:	andeq	r9, r0, r8, ror #10
    5454:	andeq	r9, r0, sl, ror #16
    5458:	andcs	fp, fp, r0, lsr r5
    545c:			; <UNDEFINED> instruction: 0xf7ffb083
    5460:	andcs	pc, r0, #708	; 0x2c4
    5464:	ldrmi	r4, [r0], -r1, lsl #12
    5468:			; <UNDEFINED> instruction: 0xff30f7ff
    546c:			; <UNDEFINED> instruction: 0xf7ff200c
    5470:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
    5474:	strmi	r4, [r2], -lr, lsr #22
    5478:	andcs	r4, r0, lr, lsr #18
    547c:	andls	r4, r0, fp, ror r4
    5480:			; <UNDEFINED> instruction: 0xf7ff4479
    5484:	andcs	pc, sp, r3, lsr #30
    5488:			; <UNDEFINED> instruction: 0xf7ff4d2b
    548c:	blmi	b05300 <__assert_fail@plt+0xb02cc0>
    5490:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
    5494:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
    5498:			; <UNDEFINED> instruction: 0x46024479
    549c:	andls	r2, r0, r0
    54a0:			; <UNDEFINED> instruction: 0xff14f7ff
    54a4:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    54a8:			; <UNDEFINED> instruction: 0xff8cf7ff
    54ac:	strtmi	r2, [sl], -r0, lsl #6
    54b0:	ldrmi	r4, [r8], -r1, lsl #12
    54b4:			; <UNDEFINED> instruction: 0xf7ffb109
    54b8:	ldccs	15, cr15, [lr], {9}
    54bc:	strdcs	sp, [lr], -r2
    54c0:			; <UNDEFINED> instruction: 0xff80f7ff
    54c4:			; <UNDEFINED> instruction: 0xb1284601
    54c8:	movwcs	r4, #2590	; 0xa1e
    54cc:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    54d0:	mrc2	7, 7, pc, cr12, cr15, {7}
    54d4:			; <UNDEFINED> instruction: 0xf7ff200a
    54d8:			; <UNDEFINED> instruction: 0x4601ff75
    54dc:	bmi	6b1984 <__assert_fail@plt+0x6af344>
    54e0:	ldrmi	r2, [r8], -r0, lsl #6
    54e4:			; <UNDEFINED> instruction: 0xf7ff447a
    54e8:	strdcs	pc, [pc], -r1
    54ec:			; <UNDEFINED> instruction: 0xff6af7ff
    54f0:	tstlt	r8, r1, lsl #12
    54f4:	ldrmi	r2, [r0], -r0, lsl #4
    54f8:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    54fc:			; <UNDEFINED> instruction: 0xf7ff2012
    5500:	strmi	pc, [r1], -r1, ror #30
    5504:	andcs	fp, r0, #24, 2
    5508:			; <UNDEFINED> instruction: 0xf7ff4610
    550c:			; <UNDEFINED> instruction: 0x4620fedf
    5510:			; <UNDEFINED> instruction: 0xf7ff3401
    5514:	andcs	pc, r0, #348	; 0x15c
    5518:	ldrmi	r4, [r0], -r1, lsl #12
    551c:			; <UNDEFINED> instruction: 0xf7ffb109
    5520:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
    5524:	strdcs	sp, [r0], -r3
    5528:	pop	{r0, r1, ip, sp, pc}
    552c:			; <UNDEFINED> instruction: 0xe7274030
    5530:	andeq	r8, r0, r4, lsr fp
    5534:	andeq	r9, r0, ip, ror #16
    5538:	andeq	sl, r0, lr, lsr #14
    553c:	andeq	sl, r0, ip, lsr #14
    5540:	andeq	r9, r0, r8, lsl #1
    5544:	strdeq	sl, [r0], -r2
    5548:	ldrdeq	sl, [r0], -ip
    554c:	svcmi	0x00f0e92d
    5550:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    5554:			; <UNDEFINED> instruction: 0xf8df8b02
    5558:			; <UNDEFINED> instruction: 0xf8df2420
    555c:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
    5560:	ldrmi	pc, [ip], #-2271	; 0xfffff721
    5564:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
    5568:	ldmpl	r3, {r0, r1, r8, ip, pc}^
    556c:	movwls	r6, #30747	; 0x781b
    5570:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5574:			; <UNDEFINED> instruction: 0xff70f7ff
    5578:	strtmi	r2, [r1], -r0, lsl #4
    557c:			; <UNDEFINED> instruction: 0xf7ff4610
    5580:	eorcs	pc, sl, r5, lsr #29
    5584:			; <UNDEFINED> instruction: 0xff1ef7ff
    5588:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    558c:			; <UNDEFINED> instruction: 0xf0002b31
    5590:	strhtcs	r8, [r9], -r4
    5594:			; <UNDEFINED> instruction: 0xff16f7ff
    5598:	movwcs	r4, #2810	; 0xafa
    559c:			; <UNDEFINED> instruction: 0x4601447a
    55a0:			; <UNDEFINED> instruction: 0xf7ff4618
    55a4:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    55a8:	eorsle	r2, r4, r0, lsl #22
    55ac:			; <UNDEFINED> instruction: 0xb32a683a
    55b0:			; <UNDEFINED> instruction: 0x2600463c
    55b4:			; <UNDEFINED> instruction: 0xf893e018
    55b8:			; <UNDEFINED> instruction: 0xf1b88000
    55bc:	andsle	r0, r0, r0, asr #30
    55c0:	mcr	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    55c4:	svceq	0x007cf1b8
    55c8:			; <UNDEFINED> instruction: 0xf0004605
    55cc:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
    55d0:	movwcs	fp, #8148	; 0x1fd4
    55d4:	adcsmi	r2, r5, #0, 6
    55d8:	movwcs	fp, #4056	; 0xfd8
    55dc:	svclt	0x00182b00
    55e0:			; <UNDEFINED> instruction: 0xf854462e
    55e4:	cmnlt	r3, #16, 30	; 0x40
    55e8:	stmdacs	r0, {r5, r6, fp, sp, lr}
    55ec:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    55f0:	mvnle	r2, r0, lsl #22
    55f4:	mcr	7, 3, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    55f8:	strb	r4, [r8, r5, lsl #12]!
    55fc:	blcs	1023670 <__assert_fail@plt+0x1021030>
    5600:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    5604:	ldreq	r9, [fp], r3, lsl #22
    5608:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    560c:	ldrmi	r2, [r0], -r0, lsl #4
    5610:			; <UNDEFINED> instruction: 0xf7ff4479
    5614:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
    5618:	mrc2	7, 6, pc, cr4, cr15, {7}
    561c:	cmplt	r0, r4, lsl #12
    5620:	andcs	r4, r0, #3571712	; 0x368000
    5624:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    5628:	mrc2	7, 2, pc, cr0, cr15, {7}
    562c:	strtmi	r2, [r1], -r0, lsl #4
    5630:			; <UNDEFINED> instruction: 0xf7ff4610
    5634:	andcs	pc, r0, fp, asr #28
    5638:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    563c:			; <UNDEFINED> instruction: 0xf7fc2000
    5640:	ldmvs	fp!, {r1, r2, r5, r9, sl, fp, sp, lr, pc}^
    5644:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
    5648:			; <UNDEFINED> instruction: 0xf0402b40
    564c:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
    5650:	sbcsle	r2, r7, r0, lsl #22
    5654:	ldrcc	r4, [r0, -lr, asr #23]
    5658:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    565c:	movwls	r4, #17531	; 0x447b
    5660:	ldrbtmi	r4, [fp], #3021	; 0xbcd
    5664:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    5668:	ldrbtmi	r4, [sl], #1147	; 0x47b
    566c:	bcc	440e94 <__assert_fail@plt+0x43e854>
    5670:	stcne	8, cr15, [r4], {87}	; 0x57
    5674:	andcs	r2, r0, r5, lsl #4
    5678:	stcl	7, cr15, [r2], #1008	; 0x3f0
    567c:			; <UNDEFINED> instruction: 0xffc0f006
    5680:	tstlt	r8, r4, lsl #12
    5684:	blcs	1023698 <__assert_fail@plt+0x1021058>
    5688:	addshi	pc, r4, r0
    568c:	ldcne	8, cr15, [r0], {87}	; 0x57
    5690:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
    5694:	andsne	pc, r8, sp, lsl #17
    5698:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    569c:	movwcs	r4, #2496	; 0x9c0
    56a0:			; <UNDEFINED> instruction: 0x464a4618
    56a4:			; <UNDEFINED> instruction: 0xf88d4479
    56a8:			; <UNDEFINED> instruction: 0xf7ff3019
    56ac:			; <UNDEFINED> instruction: 0xf857fe0f
    56b0:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
    56b4:			; <UNDEFINED> instruction: 0xf0002b00
    56b8:			; <UNDEFINED> instruction: 0xf85780a3
    56bc:			; <UNDEFINED> instruction: 0xf04f2c10
    56c0:	strbmi	r0, [r0], -r0, lsl #16
    56c4:			; <UNDEFINED> instruction: 0xf5b24649
    56c8:	bmi	feda54d0 <__assert_fail@plt+0xfeda2e90>
    56cc:	andhi	pc, r0, sp, asr #17
    56d0:	svclt	0x00b4447a
    56d4:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
    56d8:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
    56dc:	andshi	pc, r9, sp, lsl #17
    56e0:	andsgt	pc, r8, sp, lsl #17
    56e4:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    56e8:	tstlt	ip, r5, lsl #8
    56ec:	blcs	1f23780 <__assert_fail@plt+0x1f21140>
    56f0:	adcshi	pc, r3, r0
    56f4:	andcs	r4, r0, #172, 18	; 0x2b0000
    56f8:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
    56fc:			; <UNDEFINED> instruction: 0xf7ff4479
    5700:	adcsmi	pc, r5, #14656	; 0x3940
    5704:			; <UNDEFINED> instruction: 0xf8dfda0a
    5708:	ldrbtmi	r8, [r8], #676	; 0x2a4
    570c:	strcc	r2, [r1, #-512]	; 0xfffffe00
    5710:			; <UNDEFINED> instruction: 0x46414610
    5714:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    5718:	ldrhle	r4, [r7, #37]!	; 0x25
    571c:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
    5720:	ldrmi	r2, [r0], -r0, lsl #4
    5724:			; <UNDEFINED> instruction: 0xf7ff4479
    5728:			; <UNDEFINED> instruction: 0xf857fdd1
    572c:	blcs	14374 <__assert_fail@plt+0x11d34>
    5730:			; <UNDEFINED> instruction: 0xe767d19e
    5734:	andcs	r4, r0, #2605056	; 0x27c000
    5738:			; <UNDEFINED> instruction: 0xf10d4610
    573c:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
    5740:			; <UNDEFINED> instruction: 0xf7ff2503
    5744:			; <UNDEFINED> instruction: 0xf857fdc3
    5748:	blcs	14780 <__assert_fail@plt+0x12140>
    574c:			; <UNDEFINED> instruction: 0xe7dad1b5
    5750:	blcs	237e4 <__assert_fail@plt+0x211a4>
    5754:	adcsmi	fp, r5, #24, 30	; 0x60
    5758:	adcshi	pc, sp, r0, lsl #6
    575c:	sbcsle	r2, lr, r0, lsl #22
    5760:			; <UNDEFINED> instruction: 0xf04f2b0a
    5764:	tstle	r7, r0, lsl #10
    5768:	blcs	238fc <__assert_fail@plt+0x212bc>
    576c:	andcs	sp, r0, #215	; 0xd7
    5770:			; <UNDEFINED> instruction: 0x46104659
    5774:			; <UNDEFINED> instruction: 0xf7ff4690
    5778:	andcs	pc, r0, #10816	; 0x2a40
    577c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    5780:			; <UNDEFINED> instruction: 0x46514610
    5784:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    5788:	ldrhle	r4, [r6, #80]!	; 0x50
    578c:	strcc	r7, [r1], #-2147	; 0xfffff79d
    5790:	sbcle	r2, r4, r0, lsl #22
    5794:	rscle	r2, r7, sl, lsl #22
    5798:	stmdbge	r6, {r9, sp}
    579c:			; <UNDEFINED> instruction: 0xf88d4610
    57a0:			; <UNDEFINED> instruction: 0xf88d3018
    57a4:			; <UNDEFINED> instruction: 0xf7ff5019
    57a8:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    57ac:	blcs	127b8 <__assert_fail@plt+0x10178>
    57b0:			; <UNDEFINED> instruction: 0xe7b4d1f0
    57b4:	blcs	238c8 <__assert_fail@plt+0x21288>
    57b8:			; <UNDEFINED> instruction: 0xf8dfd0b7
    57bc:	blcs	2a9fb4 <__assert_fail@plt+0x2a7974>
    57c0:	streq	pc, [r1], #-260	; 0xfffffefc
    57c4:	ldrbtmi	sl, [r9], #3334	; 0xd06
    57c8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    57cc:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
    57d0:	adcle	r2, r4, r0, lsl #22
    57d4:	strbmi	r2, [r9], -r0, lsl #4
    57d8:			; <UNDEFINED> instruction: 0xf7ff4610
    57dc:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    57e0:	blcs	127ec <__assert_fail@plt+0x101ac>
    57e4:	blcs	2b9a58 <__assert_fail@plt+0x2b7418>
    57e8:	andcs	sp, r0, #241	; 0xf1
    57ec:	ldrmi	r4, [r0], -r9, lsr #12
    57f0:	andscc	pc, r8, sp, lsl #17
    57f4:	andshi	pc, r9, sp, lsl #17
    57f8:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    57fc:	strb	r7, [pc, r3, ror #16]!
    5800:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
    5804:			; <UNDEFINED> instruction: 0xf0002a7c
    5808:	strcs	r8, [r3, #-139]	; 0xffffff75
    580c:			; <UNDEFINED> instruction: 0x260ae77b
    5810:	movwcs	r4, #2666	; 0xa6a
    5814:	ldrmi	r4, [r8], -sl, ror #18
    5818:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    581c:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    5820:			; <UNDEFINED> instruction: 0xf007e715
    5824:	stmiavs	r3!, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}^
    5828:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
    582c:	andle	r2, r7, sp, lsr fp
    5830:			; <UNDEFINED> instruction: 0xf1052b7c
    5834:			; <UNDEFINED> instruction: 0xf43f0501
    5838:	blcs	31368 <__assert_fail@plt+0x2ed28>
    583c:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    5840:			; <UNDEFINED> instruction: 0xf003b120
    5844:	blcs	fe00674c <__assert_fail@plt+0xfe00410c>
    5848:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
    584c:	svccc	0x0001f812
    5850:	svclt	0x00182b00
    5854:	mvnsle	r2, ip, ror fp
    5858:			; <UNDEFINED> instruction: 0xf894e6b9
    585c:	stclne	0, cr12, [r3], #-4
    5860:			; <UNDEFINED> instruction: 0xf1bc9305
    5864:			; <UNDEFINED> instruction: 0xd1200f3d
    5868:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
    586c:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
    5870:	andcs	r2, r0, #0, 10
    5874:	ldrmi	r4, [r0], -r9, asr #12
    5878:	andsgt	pc, r8, sp, lsl #17
    587c:	andspl	pc, r9, sp, lsl #17
    5880:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    5884:	andeq	lr, r8, r4, lsl #22
    5888:			; <UNDEFINED> instruction: 0xf8184643
    588c:			; <UNDEFINED> instruction: 0xf1bccb01
    5890:	svclt	0x00180f00
    5894:	svceq	0x007cf1bc
    5898:	strmi	sp, [r5], -fp, ror #3
    589c:			; <UNDEFINED> instruction: 0xf1bc461c
    58a0:			; <UNDEFINED> instruction: 0xf43f0f00
    58a4:	strcc	sl, [r1], #-3879	; 0xfffff0d9
    58a8:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
    58ac:	strbmi	r4, [r0], -r2, asr #12
    58b0:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
    58b4:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    58b8:	mulgt	r1, r4, r8
    58bc:			; <UNDEFINED> instruction: 0xf1bc9b05
    58c0:	andle	r0, r2, ip, ror pc
    58c4:	svceq	0x0000f1bc
    58c8:	ldrmi	sp, [ip], -lr, asr #3
    58cc:	svceq	0x0000f1bc
    58d0:	svcge	0x0010f43f
    58d4:	andcs	lr, r0, #60555264	; 0x39c0000
    58d8:	ldrmi	r9, [r0], -r4, lsl #18
    58dc:			; <UNDEFINED> instruction: 0xf7ff4615
    58e0:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
    58e4:	andcs	r8, r0, #16, 20	; 0x10000
    58e8:	ldrmi	r3, [r0], -r1, lsl #10
    58ec:			; <UNDEFINED> instruction: 0xf7ff4641
    58f0:	adcsmi	pc, r5, #60672	; 0xed00
    58f4:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    58f8:	eorcs	lr, r8, r0, lsr r7
    58fc:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    5900:	strmi	r2, [r5], -r0, lsl #4
    5904:	andcs	r4, r1, r1, lsl #12
    5908:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    590c:	blcs	239c0 <__assert_fail@plt+0x21380>
    5910:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
    5914:	andcs	r4, r0, #34603008	; 0x2100000
    5918:			; <UNDEFINED> instruction: 0xf7ff2001
    591c:			; <UNDEFINED> instruction: 0xe638fcd7
    5920:	ldrmi	r4, [sl], -r9, lsr #18
    5924:			; <UNDEFINED> instruction: 0xf1044618
    5928:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
    592c:	streq	pc, [r3], #-452	; 0xfffffe3c
    5930:	stc2l	7, cr15, [ip], {255}	; 0xff
    5934:	blcs	1f3d96c <__assert_fail@plt+0x1f3b32c>
    5938:	andcs	sp, r0, #24
    593c:	ldrmi	r4, [r0], -r9, asr #12
    5940:	andscc	pc, r8, sp, lsl #17
    5944:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5948:	andscc	pc, r9, sp, lsl #17
    594c:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    5950:	streq	lr, [r8, #-2820]	; 0xfffff4fc
    5954:			; <UNDEFINED> instruction: 0xf8184642
    5958:	blcs	14564 <__assert_fail@plt+0x11f24>
    595c:	ldrmi	sp, [r4], -fp, ror #3
    5960:	stccc	8, cr15, [ip], {87}	; 0x57
    5964:			; <UNDEFINED> instruction: 0xf47f2b00
    5968:	strb	sl, [sl], r8, lsr #29
    596c:	blcs	173e4 <__assert_fail@plt+0x14da4>
    5970:			; <UNDEFINED> instruction: 0x4644d0f5
    5974:	svclt	0x0000e7f4
    5978:	andeq	fp, r1, r6, asr #15
    597c:	muleq	r0, ip, r2
    5980:	andeq	sl, r0, sl, asr r6
    5984:	andeq	sl, r0, r4, lsr #12
    5988:	strdeq	r9, [r0], -r8
    598c:	muleq	r0, sl, r5
    5990:	andeq	sl, r0, r4, ror #10
    5994:	andeq	sl, r0, lr, asr r5
    5998:			; <UNDEFINED> instruction: 0x00008eb8
    599c:			; <UNDEFINED> instruction: 0x00008eb6
    59a0:	andeq	r9, r0, r8, asr r6
    59a4:	andeq	r9, r0, r4, lsr r6
    59a8:	andeq	r9, r0, r4, lsl #12
    59ac:	andeq	r8, r0, r6, lsl lr
    59b0:	muleq	r0, ip, r4
    59b4:	andeq	r9, r0, r2, asr #11
    59b8:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    59bc:	andeq	sl, r0, r8, lsr #7
    59c0:	ldrdeq	r9, [r0], -r6
    59c4:	andeq	r8, r0, lr, ror #24
    59c8:	strdeq	r8, [r0], -r6
    59cc:	svcmi	0x00f0e92d
    59d0:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
    59d4:	strmi	r8, [r4], -r2, lsl #22
    59d8:			; <UNDEFINED> instruction: 0x56c8f8df
    59dc:	addslt	r4, sp, sp, ror r4
    59e0:	ldreq	pc, [r0, -r5, lsl #2]
    59e4:	bge	43061c <__assert_fail@plt+0x42dfdc>
    59e8:			; <UNDEFINED> instruction: 0xf1059307
    59ec:	andls	r0, r8, #32, 16	; 0x200000
    59f0:	logeqs	f7, #5.0
    59f4:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    59f8:	cfmv64hrls	mvdx7, r3
    59fc:	eor	pc, r4, sp, asr #17
    5a00:	andsgt	pc, r0, sp, asr #17
    5a04:	andeq	lr, pc, r6, lsl #17
    5a08:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    5a0c:	mcrls	15, 0, sl, cr8, cr8, {0}
    5a10:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
    5a14:	ldm	r8, {r0, r1, r2, r3}
    5a18:	cdpls	0, 0, cr0, cr9, cr15, {0}
    5a1c:	andeq	lr, pc, r6, lsl #17
    5a20:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    5a24:	ldrdls	pc, [r0], -ip
    5a28:	andeq	lr, pc, r7, lsl #17
    5a2c:	svceq	0x0000f1b9
    5a30:	cmnhi	ip, r0	; <UNPREDICTABLE>
    5a34:	movwls	r2, #21248	; 0x5300
    5a38:			; <UNDEFINED> instruction: 0x4699461d
    5a3c:			; <UNDEFINED> instruction: 0xf10c9306
    5a40:	movwls	r0, #14864	; 0x3a10
    5a44:			; <UNDEFINED> instruction: 0x3660f8df
    5a48:			; <UNDEFINED> instruction: 0x8660f8df
    5a4c:			; <UNDEFINED> instruction: 0xf8df447b
    5a50:	ldrbtmi	fp, [r8], #1632	; 0x660
    5a54:	bcc	44127c <__assert_fail@plt+0x43ec3c>
    5a58:			; <UNDEFINED> instruction: 0x3658f8df
    5a5c:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    5a60:	ands	r9, sp, sl, lsl #6
    5a64:			; <UNDEFINED> instruction: 0x46384659
    5a68:	b	c43a60 <__assert_fail@plt+0xc41420>
    5a6c:			; <UNDEFINED> instruction: 0xf0002800
    5a70:	mrc	0, 0, r8, cr8, cr7, {4}
    5a74:			; <UNDEFINED> instruction: 0x46381a10
    5a78:	b	a43a70 <__assert_fail@plt+0xa41430>
    5a7c:			; <UNDEFINED> instruction: 0xf0002800
    5a80:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
    5a84:			; <UNDEFINED> instruction: 0xf7fc4638
    5a88:	blls	180318 <__assert_fail@plt+0x17dcd8>
    5a8c:	svclt	0x00082800
    5a90:	movwls	r2, #21249	; 0x5301
    5a94:	blcs	443c04 <__assert_fail@plt+0x4415c4>
    5a98:	stfeqd	f7, [r1], {5}
    5a9c:			; <UNDEFINED> instruction: 0x4665b19a
    5aa0:	stcvc	8, cr15, [ip], {90}	; 0x5a
    5aa4:	svccs	0x00004656
    5aa8:			; <UNDEFINED> instruction: 0x4641d0f4
    5aac:			; <UNDEFINED> instruction: 0xf7fc4638
    5ab0:	stmdacs	r0, {r1, r2, r3, r9, fp, sp, lr, pc}
    5ab4:			; <UNDEFINED> instruction: 0xf85ad1d6
    5ab8:	movwcs	r2, #6928	; 0x1b10
    5abc:	stfeqd	f7, [r1], {5}
    5ac0:	bcs	2a6d4 <__assert_fail@plt+0x28094>
    5ac4:	blls	fa278 <__assert_fail@plt+0xf7c38>
    5ac8:			; <UNDEFINED> instruction: 0xf0002b00
    5acc:			; <UNDEFINED> instruction: 0xf1b980cb
    5ad0:	tstle	ip, r0, lsl #30
    5ad4:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5ad8:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    5adc:	blls	22a728 <__assert_fail@plt+0x2280e8>
    5ae0:	strne	lr, [ip, #-2818]	; 0xfffff4fe
    5ae4:	stfeqd	f7, [r1], {12}
    5ae8:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    5aec:	blls	185b30 <__assert_fail@plt+0x1834f0>
    5af0:			; <UNDEFINED> instruction: 0xf8dfb963
    5af4:	bls	11321c <__assert_fail@plt+0x110bdc>
    5af8:	tstls	r5, #2063597568	; 0x7b000000
    5afc:	bl	ac728 <__assert_fail@plt+0xaa0e8>
    5b00:			; <UNDEFINED> instruction: 0xf10c150c
    5b04:	blgt	3c8b10 <__assert_fail@plt+0x3c64d0>
    5b08:	andeq	lr, pc, r5, lsl #17
    5b0c:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
    5b10:	strcc	pc, [ip, #2271]!	; 0x8df
    5b14:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    5b18:	blls	2ea784 <__assert_fail@plt+0x2e8144>
    5b1c:			; <UNDEFINED> instruction: 0x1c0ceb02
    5b20:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    5b24:	andcs	r0, r0, #15
    5b28:			; <UNDEFINED> instruction: 0x46204611
    5b2c:	blx	15c3b30 <__assert_fail@plt+0x15c14f0>
    5b30:	ldrdlt	pc, [r0], -r4
    5b34:			; <UNDEFINED> instruction: 0x901cf8d4
    5b38:			; <UNDEFINED> instruction: 0xf8db6863
    5b3c:			; <UNDEFINED> instruction: 0xf8cd8000
    5b40:			; <UNDEFINED> instruction: 0xf1b8b00c
    5b44:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
    5b48:	svclt	0x00189305
    5b4c:			; <UNDEFINED> instruction: 0xf1b92201
    5b50:	svclt	0x00180f00
    5b54:	mrslt	r2, (UNDEF: 98)
    5b58:	ldrbeq	r6, [r2], r2, lsr #17
    5b5c:	addhi	pc, sp, r0, lsl #2
    5b60:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5b64:			; <UNDEFINED> instruction: 0xf04f3704
    5b68:			; <UNDEFINED> instruction: 0xf1b80901
    5b6c:	rsbsle	r0, r2, r0, lsl #30
    5b70:	ldmdavs	sp!, {r0, r8, sp}
    5b74:	adcvs	r6, r5, #417792	; 0x66000
    5b78:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
    5b7c:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    5b80:			; <UNDEFINED> instruction: 0x6123bf08
    5b84:	blls	fa17c <__assert_fail@plt+0xf7b3c>
    5b88:	andhi	pc, r0, r3, asr #17
    5b8c:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
    5b90:			; <UNDEFINED> instruction: 0xf8c4601f
    5b94:	andslt	r9, sp, ip, lsl r0
    5b98:	blhi	c0e94 <__assert_fail@plt+0xbe854>
    5b9c:	svchi	0x00f0e8bd
    5ba0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5ba4:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    5ba8:	andle	r2, r7, sp, lsr #20
    5bac:	bcs	2043c <__assert_fail@plt+0x1ddfc>
    5bb0:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
    5bb4:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
    5bb8:	ldrb	r6, [sl, r1, ror #4]
    5bbc:	bcs	b63d6c <__assert_fail@plt+0xb6172c>
    5bc0:	bcs	39c9c <__assert_fail@plt+0x3765c>
    5bc4:	bls	139f94 <__assert_fail@plt+0x137954>
    5bc8:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
    5bcc:	tstls	r7, r1, lsl r8
    5bd0:	svceq	0x0000f1ba
    5bd4:	subshi	pc, lr, #64	; 0x40
    5bd8:			; <UNDEFINED> instruction: 0xf04f68a2
    5bdc:	bl	148be8 <__assert_fail@plt+0x1465a8>
    5be0:			; <UNDEFINED> instruction: 0xf8c4000c
    5be4:	ldreq	ip, [r2], r0, lsr #32
    5be8:			; <UNDEFINED> instruction: 0xf1409006
    5bec:	stmdbls	r7, {r0, r2, r5, r7, pc}
    5bf0:			; <UNDEFINED> instruction: 0xf0002900
    5bf4:	bls	126354 <__assert_fail@plt+0x123d14>
    5bf8:	strmi	r9, [r6], -r9, lsl #12
    5bfc:	ldrbmi	r9, [r5], -sl, lsl #10
    5c00:	ldrmi	r9, [sl], r8, lsl #8
    5c04:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
    5c08:	ldrtmi	fp, [r1], -r8, lsr #2
    5c0c:	ldmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c10:			; <UNDEFINED> instruction: 0xf0002800
    5c14:			; <UNDEFINED> instruction: 0xf85480c9
    5c18:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
    5c1c:	mvnsle	r2, r0, lsl #18
    5c20:	strvs	lr, [r9, #-2525]	; 0xfffff623
    5c24:	stcls	6, cr4, [r8], {83}	; 0x53
    5c28:	stmdavc	r8!, {r0, r9, sp}^
    5c2c:	eorvs	lr, r6, #62	; 0x3e
    5c30:	bcs	23ee0 <__assert_fail@plt+0x218a0>
    5c34:	orrhi	pc, r5, r0, asr #32
    5c38:	ldreq	r6, [r6, -r2, lsr #17]
    5c3c:	adcshi	pc, sl, r0, lsl #2
    5c40:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    5c44:	addvc	pc, r0, #1107296256	; 0x42000000
    5c48:	streq	pc, [r4, -r7, lsl #2]
    5c4c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    5c50:	adcvs	r6, r2, r1, ror #4
    5c54:	movwcs	sp, #397	; 0x18d
    5c58:	ldrmi	r6, [r8], r3, lsr #2
    5c5c:	movwcs	lr, #6035	; 0x1793
    5c60:	ldr	r9, [r7, -r6, lsl #6]
    5c64:	stfeqd	f7, [r2], {5}
    5c68:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5c6c:	movwls	r4, #54395	; 0xd47b
    5c70:	blgt	3ec894 <__assert_fail@plt+0x3ea254>
    5c74:	andeq	lr, pc, r6, lsl #17
    5c78:			; <UNDEFINED> instruction: 0xf04fe729
    5c7c:	ldrb	r0, [r7, -r0, lsl #18]!
    5c80:	rscscc	pc, pc, #79	; 0x4f
    5c84:			; <UNDEFINED> instruction: 0xf1082302
    5c88:			; <UNDEFINED> instruction: 0x370438ff
    5c8c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    5c90:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
    5c94:	ldrb	r2, [r6, -r4, lsl #6]!
    5c98:	stmdavs	r9, {r2, r8, fp, ip, pc}
    5c9c:	stmib	sp, {r3, r5, r7, fp, ip}^
    5ca0:	stmdals	r6, {r1, r2, r8}
    5ca4:	stmdbcs	r0, {fp, ip, sp, lr}
    5ca8:	cmnhi	sp, r0	; <UNPREDICTABLE>
    5cac:			; <UNDEFINED> instruction: 0xf04f9904
    5cb0:	vstrls	s0, [r7, #-0]
    5cb4:	stmdbvs	sp, {r0, r2, sp, lr, pc}
    5cb8:			; <UNDEFINED> instruction: 0xf10a3110
    5cbc:	vstrcs	s0, [r0, #-4]
    5cc0:	adcmi	sp, r8, #105	; 0x69
    5cc4:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5cc8:	bne	2c060c <__assert_fail@plt+0x2bdfcc>
    5ccc:	streq	lr, [sl, #-2817]	; 0xfffff4ff
    5cd0:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
    5cd4:	suble	r2, r6, r0, lsl #16
    5cd8:			; <UNDEFINED> instruction: 0x612068a9
    5cdc:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
    5ce0:	bls	1b9d98 <__assert_fail@plt+0x1b7758>
    5ce4:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
    5ce8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    5cec:	bcs	23e3c <__assert_fail@plt+0x217fc>
    5cf0:	movwcs	fp, #3848	; 0xf08
    5cf4:			; <UNDEFINED> instruction: 0xf0402b00
    5cf8:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
    5cfc:	suble	r2, ip, r0, lsl #20
    5d00:	stmdacs	sp!, {r4, fp, ip, sp, lr}
    5d04:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
    5d08:	smladeq	sp, r8, r1, fp
    5d0c:	cmnvs	r3, r8, asr #30
    5d10:			; <UNDEFINED> instruction: 0xf108d421
    5d14:			; <UNDEFINED> instruction: 0x370438ff
    5d18:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    5d1c:			; <UNDEFINED> instruction: 0xf7ff4620
    5d20:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    5d24:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    5d28:	ands	r9, r4, r5, lsl #6
    5d2c:			; <UNDEFINED> instruction: 0xf04f9e04
    5d30:	stmib	sp, {r0, sl, fp}^
    5d34:	ldr	r9, [r7, r5, lsl #18]
    5d38:	ldr	r4, [r2, r2, ror #12]!
    5d3c:	cmnvs	r3, r1, lsl #4
    5d40:	blls	19e5d0 <__assert_fail@plt+0x19bf90>
    5d44:	streq	pc, [r1], -r6
    5d48:	blcs	23ebc <__assert_fail@plt+0x2187c>
    5d4c:	strcs	fp, [r1], -r8, lsl #30
    5d50:			; <UNDEFINED> instruction: 0xf43f2e00
    5d54:	movwcs	sl, #3864	; 0xf18
    5d58:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5d5c:			; <UNDEFINED> instruction: 0xf1093704
    5d60:	eorvs	r0, r3, #16384	; 0x4000
    5d64:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    5d68:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
    5d6c:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    5d70:	orrshi	pc, r2, r0
    5d74:	andcc	r6, r1, #11075584	; 0xa90000
    5d78:			; <UNDEFINED> instruction: 0xf0119806
    5d7c:	movwls	r0, #24448	; 0x5f80
    5d80:	andlt	pc, ip, sp, asr #17
    5d84:			; <UNDEFINED> instruction: 0xf06fbf14
    5d88:			; <UNDEFINED> instruction: 0xf06f0306
    5d8c:	lslvs	r0, r1, #6
    5d90:			; <UNDEFINED> instruction: 0x61236222
    5d94:			; <UNDEFINED> instruction: 0x460de7d5
    5d98:	streq	lr, [lr, -r7, ror #15]
    5d9c:	cmnvs	r2, lr, asr #30
    5da0:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    5da4:	ldrb	r6, [r6, r3, lsr #2]
    5da8:	ldrbmi	r2, [r3], -r1, lsl #12
    5dac:	strtmi	r9, [sl], r8, lsl #24
    5db0:			; <UNDEFINED> instruction: 0xe7884632
    5db4:	teqcs	sp, lr, lsr #25
    5db8:	ldrtmi	r9, [r0], -r5, lsl #6
    5dbc:	b	fe443db4 <__assert_fail@plt+0xfe441774>
    5dc0:	andls	r9, r3, r5, lsl #22
    5dc4:	eorsle	r2, lr, r0, lsl #16
    5dc8:	movwcs	r9, #2563	; 0xa03
    5dcc:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
    5dd0:			; <UNDEFINED> instruction: 0xf0002b00
    5dd4:	blls	126344 <__assert_fail@plt+0x123d04>
    5dd8:	movwls	r6, #22555	; 0x581b
    5ddc:	blls	132bb0 <__assert_fail@plt+0x130570>
    5de0:	bleq	41f24 <__assert_fail@plt+0x3f8e4>
    5de4:	movwls	r4, #26266	; 0x669a
    5de8:	ldrdeq	pc, [r4], -sl
    5dec:	ldrtmi	fp, [r1], -r0, lsr #2
    5df0:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5df4:	rsble	r2, sp, r0, lsl #16
    5df8:	svcpl	0x0010f85a
    5dfc:	bleq	82230 <__assert_fail@plt+0x7fbf0>
    5e00:	mvnsle	r2, r0, lsl #26
    5e04:			; <UNDEFINED> instruction: 0x46a34630
    5e08:	b	17c3e00 <__assert_fail@plt+0x17c17c0>
    5e0c:			; <UNDEFINED> instruction: 0xa010f8dd
    5e10:	strls	r9, [r7, -r5, lsl #24]
    5e14:			; <UNDEFINED> instruction: 0xf8da4607
    5e18:			; <UNDEFINED> instruction: 0xb1200004
    5e1c:			; <UNDEFINED> instruction: 0x4631463a
    5e20:	bl	ff543e18 <__assert_fail@plt+0xff5417d8>
    5e24:			; <UNDEFINED> instruction: 0xf85ab1e0
    5e28:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
    5e2c:	mvnsle	r2, r0, lsl #24
    5e30:	ldrbmi	r9, [ip], -r3, lsl #22
    5e34:	blcs	2da58 <__assert_fail@plt+0x2b418>
    5e38:	rschi	pc, r0, r0
    5e3c:	teqcs	sp, #12288	; 0x3000
    5e40:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    5e44:			; <UNDEFINED> instruction: 0xf06fb300
    5e48:			; <UNDEFINED> instruction: 0x61a60201
    5e4c:			; <UNDEFINED> instruction: 0xf1086122
    5e50:			; <UNDEFINED> instruction: 0x370438ff
    5e54:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    5e58:	andlt	pc, ip, sp, asr #17
    5e5c:	ldr	r9, [r2], r5, lsl #6
    5e60:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
    5e64:			; <UNDEFINED> instruction: 0x46a4463a
    5e68:			; <UNDEFINED> instruction: 0x465c011b
    5e6c:	bl	6da90 <__assert_fail@plt+0x6b450>
    5e70:	stmiapl	r8, {r0, r1, r8, r9, fp}^
    5e74:			; <UNDEFINED> instruction: 0xf0002800
    5e78:	blcc	4262cc <__assert_fail@plt+0x423c8c>
    5e7c:	andshi	pc, r4, sp, asr #17
    5e80:			; <UNDEFINED> instruction: 0xf8cd440b
    5e84:	strls	r9, [r9, #-28]	; 0xffffffe4
    5e88:	strls	r4, [r8], #-1721	; 0xfffff947
    5e8c:			; <UNDEFINED> instruction: 0x461f4690
    5e90:	strmi	r4, [r4], -r5, ror #12
    5e94:	ldrdeq	pc, [r4], -fp
    5e98:			; <UNDEFINED> instruction: 0x4642b170
    5e9c:			; <UNDEFINED> instruction: 0xf7fc4631
    5ea0:	stmdblt	r8, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}^
    5ea4:			; <UNDEFINED> instruction: 0xf04042ac
    5ea8:			; <UNDEFINED> instruction: 0xf8db80c7
    5eac:			; <UNDEFINED> instruction: 0xf8da2008
    5eb0:	addsmi	r3, sl, #8
    5eb4:	sbchi	pc, r0, r0, asr #32
    5eb8:			; <UNDEFINED> instruction: 0xf10b6a3c
    5ebc:			; <UNDEFINED> instruction: 0x37100b10
    5ec0:	mvnle	r2, r0, lsl #24
    5ec4:	strmi	lr, [r8, #-2525]	; 0xfffff623
    5ec8:			; <UNDEFINED> instruction: 0xf8dd464f
    5ecc:			; <UNDEFINED> instruction: 0xf8dd8014
    5ed0:	ssatmi	r9, #12, ip
    5ed4:	bcs	2c6e8 <__assert_fail@plt+0x2a0a8>
    5ed8:			; <UNDEFINED> instruction: 0xf1bbd05d
    5edc:			; <UNDEFINED> instruction: 0xf04f0f00
    5ee0:	andsvc	r0, r3, sp, lsr r3
    5ee4:	blls	13d470 <__assert_fail@plt+0x13ae30>
    5ee8:	blne	30082c <__assert_fail@plt+0x2fe1ec>
    5eec:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    5ef0:	svcmi	0x0000f5b3
    5ef4:	sbcshi	pc, r0, r0
    5ef8:	andeq	pc, r1, #72, 4	; 0x80000004
    5efc:	mlasle	ip, r3, r2, r4
    5f00:	andeq	pc, r2, #72, 4	; 0x80000004
    5f04:			; <UNDEFINED> instruction: 0xf0004293
    5f08:	vhadd.s8	d24, d24, d10
    5f0c:	addsmi	r0, r3, #805306368	; 0x30000000
    5f10:	blls	13a06c <__assert_fail@plt+0x137a2c>
    5f14:	andeq	lr, fp, #3072	; 0xc00
    5f18:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    5f1c:			; <UNDEFINED> instruction: 0x61236891
    5f20:	eorle	r0, r0, fp, asr #14
    5f24:	blcs	2cb38 <__assert_fail@plt+0x2a4f8>
    5f28:	addshi	pc, r7, r0
    5f2c:	blcs	240a0 <__assert_fail@plt+0x21a60>
    5f30:	bls	fa0d4 <__assert_fail@plt+0xf7a94>
    5f34:	andcc	r4, r1, #32, 12	; 0x2000000
    5f38:			; <UNDEFINED> instruction: 0xf966f7ff
    5f3c:	movwlt	lr, #2516	; 0x9d4
    5f40:	stcne	7, cr14, [lr], #532	; 0x214
    5f44:	movwls	r2, #20797	; 0x513d
    5f48:			; <UNDEFINED> instruction: 0xf7fc4630
    5f4c:	blls	18067c <__assert_fail@plt+0x17e03c>
    5f50:	stmdacs	r0, {r0, r1, ip, pc}
    5f54:	svcge	0x0038f47f
    5f58:	ldmdavs	r2, {r2, r9, fp, ip, pc}
    5f5c:	bcs	2a778 <__assert_fail@plt+0x28138>
    5f60:	svcge	0x003df47f
    5f64:	blls	ffd28 <__assert_fail@plt+0xfd6e8>
    5f68:	rsbsle	r2, r1, r0, lsl #22
    5f6c:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
    5f70:	ldrdlt	pc, [r0], -r4
    5f74:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
    5f78:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    5f7c:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    5f80:	andls	sp, r3, r7, asr #3
    5f84:	blx	1a43f88 <__assert_fail@plt+0x1a41948>
    5f88:			; <UNDEFINED> instruction: 0xf7fc9803
    5f8c:	bls	1c0594 <__assert_fail@plt+0x1bdf54>
    5f90:	andcc	r4, r1, #32, 12	; 0x2000000
    5f94:			; <UNDEFINED> instruction: 0xf1bbe6c3
    5f98:			; <UNDEFINED> instruction: 0xd1a40f00
    5f9c:	bleq	420e0 <__assert_fail@plt+0x3faa0>
    5fa0:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    5fa4:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
    5fa8:			; <UNDEFINED> instruction: 0xf11be6df
    5fac:			; <UNDEFINED> instruction: 0xd1220f02
    5fb0:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
    5fb4:	ldrdlt	pc, [r0], -r4
    5fb8:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
    5fbc:	blls	13fce0 <__assert_fail@plt+0x13d6a0>
    5fc0:			; <UNDEFINED> instruction: 0xb1ab681b
    5fc4:	mcrrmi	13, 4, r4, r1, cr0
    5fc8:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
    5fcc:	and	r4, r2, ip, ror r4
    5fd0:	svccs	0x0010f856
    5fd4:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
    5fd8:	rscsle	r2, r9, r0, lsl #20
    5fdc:			; <UNDEFINED> instruction: 0xf01068b0
    5fe0:	mvnsle	r0, r0, asr #32
    5fe4:	strtmi	r4, [r1], -fp, lsr #12
    5fe8:			; <UNDEFINED> instruction: 0xf7ff9000
    5fec:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
    5ff0:			; <UNDEFINED> instruction: 0xf7fc2000
    5ff4:			; <UNDEFINED> instruction: 0xf1bbe94c
    5ff8:	strdle	r3, [pc, #255]	; 60ff <__assert_fail@plt+0x3abf>
    5ffc:	movwlt	lr, #2516	; 0x9d4
    6000:	streq	lr, [sp, -r1, lsr #14]
    6004:	movwcs	fp, #3915	; 0xf4b
    6008:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    600c:			; <UNDEFINED> instruction: 0x61236163
    6010:			; <UNDEFINED> instruction: 0xf8d4bf4c
    6014:			; <UNDEFINED> instruction: 0xf8d4b000
    6018:	stmdavs	r3!, {ip, sp, pc}^
    601c:	andscs	lr, r0, r7, lsl r7
    6020:			; <UNDEFINED> instruction: 0xf9d0f7ff
    6024:	movwcs	r4, #2602	; 0xa2a
    6028:			; <UNDEFINED> instruction: 0x4601447a
    602c:			; <UNDEFINED> instruction: 0xf7ff4618
    6030:	andcs	pc, r0, sp, asr #18
    6034:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6038:	strbmi	r9, [pc], -r3, lsl #22
    603c:			; <UNDEFINED> instruction: 0x8014f8dd
    6040:	strls	lr, [r7], #-2525	; 0xfffff623
    6044:	adcsle	r2, r3, r0, lsl #22
    6048:	teqcs	sp, #12288	; 0x3000
    604c:			; <UNDEFINED> instruction: 0xe7af7013
    6050:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
    6054:	cmnvs	r2, r0, lsl #6
    6058:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    605c:	sbcsle	r2, r0, r0, lsl #20
    6060:	blcs	b640b4 <__assert_fail@plt+0xb61a74>
    6064:	strtmi	sp, [r0], -sl
    6068:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    606c:			; <UNDEFINED> instruction: 0xf8ccf7ff
    6070:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
    6074:			; <UNDEFINED> instruction: 0xf109b300
    6078:	strbt	r0, [r8], r1, lsl #18
    607c:	ldrble	r0, [r2, #1800]!	; 0x708
    6080:	cmnvs	r3, r3, lsl #22
    6084:	movwlt	lr, #2516	; 0x9d4
    6088:	teqcs	sp, #235929600	; 0xe100000
    608c:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    6090:	ldrb	fp, [r8], r0, lsl #6
    6094:			; <UNDEFINED> instruction: 0xe6014652
    6098:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
    609c:	blx	15c40a0 <__assert_fail@plt+0x15c1a60>
    60a0:	ldr	r4, [r7, -fp, lsr #13]
    60a4:	andeq	fp, r1, r8, ror #14
    60a8:	andeq	r8, r0, ip, asr #26
    60ac:	andeq	r8, r0, r6, lsr sp
    60b0:	andeq	r8, r0, r4, lsr sp
    60b4:	andeq	r8, r0, r6, asr #26
    60b8:			; <UNDEFINED> instruction: 0x00008cb6
    60bc:	andeq	r8, r0, r0, lsr #25
    60c0:	andeq	r8, r0, lr, lsl #25
    60c4:	andeq	r8, r0, ip, lsl fp
    60c8:	strdeq	r9, [r0], -r6
    60cc:	andeq	r8, r0, r8, ror sp
    60d0:	muleq	r0, r8, fp
    60d4:	svcmi	0x00f0e92d
    60d8:	blhi	c1594 <__assert_fail@plt+0xbef54>
    60dc:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    60e0:	sbclt	r4, r1, ip, ror r4
    60e4:			; <UNDEFINED> instruction: 0xf8df9300
    60e8:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
    60ec:	teqls	pc, #1769472	; 0x1b0000
    60f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    60f4:	movwls	r9, #6988	; 0x1b4c
    60f8:			; <UNDEFINED> instruction: 0xf0002800
    60fc:			; <UNDEFINED> instruction: 0x46928174
    6100:	beq	441928 <__assert_fail@plt+0x43f2e8>
    6104:			; <UNDEFINED> instruction: 0xf7fe9800
    6108:			; <UNDEFINED> instruction: 0xf8daff69
    610c:	blcs	12114 <__assert_fail@plt+0xfad4>
    6110:	tsthi	sp, r0	; <UNPREDICTABLE>
    6114:	bleq	42258 <__assert_fail@plt+0x3fc18>
    6118:	movwls	r2, #17152	; 0x4300
    611c:			; <UNDEFINED> instruction: 0x4698461c
    6120:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
    6124:			; <UNDEFINED> instruction: 0xf8df3302
    6128:			; <UNDEFINED> instruction: 0xf64636a0
    612c:	vmlal.s<illegal width 8>	q10, d6, d1[4]
    6130:	andls	r1, r5, #-1879048186	; 0x90000006
    6134:	movwls	r4, #25723	; 0x647b
    6138:			; <UNDEFINED> instruction: 0x3690f8df
    613c:	mcr	4, 0, r4, cr8, cr11, {3}
    6140:			; <UNDEFINED> instruction: 0xf1bb3a90
    6144:	eorle	r0, r8, r0, lsl #30
    6148:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
    614c:			; <UNDEFINED> instruction: 0xf10baa40
    6150:	bl	95154 <__assert_fail@plt+0x92b14>
    6154:			; <UNDEFINED> instruction: 0xf8530383
    6158:			; <UNDEFINED> instruction: 0xf1b77cd8
    615c:	svclt	0x00183fff
    6160:			; <UNDEFINED> instruction: 0xd1242f0a
    6164:	svclt	0x001e1c7a
    6168:	ldrdcc	pc, [r0], -sl
    616c:			; <UNDEFINED> instruction: 0xf8ca3301
    6170:	stclne	0, cr3, [r3], #-0
    6174:	teqhi	r4, r0	; <UNPREDICTABLE>
    6178:	suble	r2, r6, r2, lsl #24
    617c:			; <UNDEFINED> instruction: 0xf0002c03
    6180:	stfcsd	f0, [r4], {56}	; 0x38
    6184:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    6188:			; <UNDEFINED> instruction: 0xf0003701
    618c:			; <UNDEFINED> instruction: 0xf04f816b
    6190:	strbmi	r0, [ip], -r0, lsl #18
    6194:	svceq	0x0000f1bb
    6198:	mrc	1, 0, sp, cr8, cr6, {6}
    619c:			; <UNDEFINED> instruction: 0xf7fc0a10
    61a0:	strmi	lr, [r7], -r2, lsr #20
    61a4:	svccc	0x00fff1b7
    61a8:	svccs	0x000abf18
    61ac:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
    61b0:	orrlt	sp, r4, r7, asr #1
    61b4:	sbcle	r2, r4, r1, lsl #24
    61b8:	suble	r2, pc, r2, lsl #24
    61bc:			; <UNDEFINED> instruction: 0xf0402c03
    61c0:			; <UNDEFINED> instruction: 0xf03780b6
    61c4:			; <UNDEFINED> instruction: 0xf000037f
    61c8:			; <UNDEFINED> instruction: 0xf04f80a4
    61cc:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    61d0:	eorsvc	pc, r4, sp, lsl #17
    61d4:			; <UNDEFINED> instruction: 0xf037e7b5
    61d8:	andle	r0, fp, pc, ror r4
    61dc:	svceq	0x0062f1b9
    61e0:	addshi	pc, r0, r0, lsl #6
    61e4:	blge	100f1f4 <__assert_fail@plt+0x100cbb4>
    61e8:			; <UNDEFINED> instruction: 0xf109444b
    61ec:			; <UNDEFINED> instruction: 0xf8030901
    61f0:	str	r7, [r6, ip, asr #25]!
    61f4:	ldmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61f8:			; <UNDEFINED> instruction: 0xf8336803
    61fc:	ldreq	r3, [sp], #23
    6200:	svccs	0x0023d49f
    6204:	strcs	sp, [r1], #-490	; 0xfffffe16
    6208:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
    620c:	ldrmi	sl, [r9], #2880	; 0xb40
    6210:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6214:			; <UNDEFINED> instruction: 0xf809682c
    6218:	stccs	12, cr8, [r0], {204}	; 0xcc
    621c:	cmphi	r7, r0	; <UNPREDICTABLE>
    6220:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
    6224:	ldrtmi	fp, [r1], -r0, lsr #2
    6228:	mrc	7, 2, APSR_nzcv, cr0, cr11, {7}
    622c:	suble	r2, sl, r0, lsl #16
    6230:	svcmi	0x0010f855
    6234:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    6238:	mvnsle	r2, r0, lsl #24
    623c:	stmiavs	sp!, {r8, r9, fp, ip, pc}
    6240:			; <UNDEFINED> instruction: 0x066b611c
    6244:	svcge	0x000dd408
    6248:	bne	fe441ab0 <__assert_fail@plt+0xfe43f470>
    624c:			; <UNDEFINED> instruction: 0xf7fb4638
    6250:			; <UNDEFINED> instruction: 0x4604ee3e
    6254:	cmple	r5, r0, lsl #16
    6258:	ldrb	r4, [r2, -r1, lsr #13]!
    625c:	ldrbeq	pc, [pc, #-55]!	; 622d <__assert_fail@plt+0x3bed>	; <UNPREDICTABLE>
    6260:			; <UNDEFINED> instruction: 0xf7fbd1bc
    6264:	stmdavs	r3, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6268:			; <UNDEFINED> instruction: 0xf8334606
    626c:	ldreq	r3, [r8], #23
    6270:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
    6274:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
    6278:	ldrdls	pc, [r0], -r4
    627c:	stclpl	8, cr15, [ip], {3}
    6280:	svceq	0x0000f1b9
    6284:	subhi	pc, r0, #0
    6288:	ldrtmi	sl, [r0], sp, lsl #30
    628c:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
    6290:	ldrtmi	fp, [r9], -r8, lsr #2
    6294:	mrc	7, 0, APSR_nzcv, cr10, cr11, {7}
    6298:			; <UNDEFINED> instruction: 0xf0002800
    629c:			; <UNDEFINED> instruction: 0xf854813f
    62a0:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
    62a4:	mvnsle	r2, r0, lsl #28
    62a8:			; <UNDEFINED> instruction: 0x464646b1
    62ac:	ldrdhi	pc, [r8], -r4
    62b0:			; <UNDEFINED> instruction: 0xf0189b00
    62b4:			; <UNDEFINED> instruction: 0xf8c30f40
    62b8:			; <UNDEFINED> instruction: 0xf0009010
    62bc:			; <UNDEFINED> instruction: 0x46a8813c
    62c0:	strtmi	r2, [r9], r1, lsl #8
    62c4:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    62c8:	blls	17cd4 <__assert_fail@plt+0x15694>
    62cc:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
    62d0:			; <UNDEFINED> instruction: 0xf47f611c
    62d4:			; <UNDEFINED> instruction: 0xf012af5e
    62d8:			; <UNDEFINED> instruction: 0xf0400307
    62dc:	bls	26a50 <__assert_fail@plt+0x24410>
    62e0:	rsb	r6, sp, r3, asr r1
    62e4:	blvs	17aceec <__assert_fail@plt+0x17aa8ac>
    62e8:	rsb	fp, r0, lr, lsl r9
    62ec:	mcrcs	8, 0, r6, cr0, cr6, {1}
    62f0:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
    62f4:			; <UNDEFINED> instruction: 0xf7fb4639
    62f8:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    62fc:			; <UNDEFINED> instruction: 0x4604d1f6
    6300:	ldr	r4, [lr, -r1, lsr #13]
    6304:			; <UNDEFINED> instruction: 0xf06f9a00
    6308:			; <UNDEFINED> instruction: 0xf04f0303
    630c:			; <UNDEFINED> instruction: 0x611334ff
    6310:			; <UNDEFINED> instruction: 0xf7fbe717
    6314:	stmdavs	r3, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6318:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    631c:			; <UNDEFINED> instruction: 0xf53f049a
    6320:			; <UNDEFINED> instruction: 0xf04faf10
    6324:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    6328:	eorsvc	pc, r4, sp, lsl #17
    632c:	stccs	7, cr14, [r4], {9}
    6330:	svcge	0x0054f47f
    6334:	strbmi	r9, [sp], -r2, lsl #20
    6338:			; <UNDEFINED> instruction: 0xf0002a00
    633c:	blls	e65f0 <__assert_fail@plt+0xe3fb0>
    6340:	ldrmi	r3, [r9, #2817]	; 0xb01
    6344:			; <UNDEFINED> instruction: 0xf109d224
    6348:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
    634c:	mrc	6, 0, lr, cr8, cr9, {7}
    6350:			; <UNDEFINED> instruction: 0xf04f0a10
    6354:			; <UNDEFINED> instruction: 0xf7fc0b03
    6358:	strmi	lr, [r4], -r6, asr #18
    635c:	beq	441bc4 <__assert_fail@plt+0x43f584>
    6360:			; <UNDEFINED> instruction: 0xf7fc940a
    6364:	strmi	lr, [r5], -r0, asr #18
    6368:	beq	441bd0 <__assert_fail@plt+0x43f590>
    636c:			; <UNDEFINED> instruction: 0xf7fc950b
    6370:			; <UNDEFINED> instruction: 0x2dbbe93a
    6374:	stclcs	15, cr11, [pc], #32	; 639c <__assert_fail@plt+0x3d5c>
    6378:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    637c:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
    6380:			; <UNDEFINED> instruction: 0xf044bf18
    6384:	andls	r0, ip, r1, lsl #8
    6388:			; <UNDEFINED> instruction: 0xf47f2c00
    638c:	strb	sl, [r1], r5, asr #29
    6390:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
    6394:	movwls	r3, #13106	; 0x3332
    6398:			; <UNDEFINED> instruction: 0xf7fc4619
    639c:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr, pc}
    63a0:	bicshi	pc, r9, r0
    63a4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    63a8:	andls	r5, r2, r7, asr #10
    63ac:			; <UNDEFINED> instruction: 0xf015e6c9
    63b0:	svclt	0x00140f80
    63b4:	streq	pc, [r6], #-111	; 0xffffff91
    63b8:	streq	pc, [r1], #-111	; 0xffffff91
    63bc:	tstvs	ip, r0, lsl #22
    63c0:	strcs	pc, [ip], #-2271	; 0xfffff721
    63c4:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
    63c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    63cc:	subsmi	r9, sl, pc, lsr fp
    63d0:	bicshi	pc, fp, r0, asr #32
    63d4:	sublt	r4, r1, r0, lsr #12
    63d8:	blhi	c16d4 <__assert_fail@plt+0xbf094>
    63dc:	svchi	0x00f0e8bd
    63e0:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
    63e4:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    63e8:			; <UNDEFINED> instruction: 0xf7ff0100
    63ec:	strmi	pc, [r4], -pc, ror #21
    63f0:	blls	140390 <__assert_fail@plt+0x13dd50>
    63f4:	cmnle	r5, r0, lsl #22
    63f8:	bl	ed004 <__assert_fail@plt+0xea9c4>
    63fc:			; <UNDEFINED> instruction: 0xf8d81808
    6400:	ldrbeq	r3, [sl, -r8]
    6404:	bls	3a97c <__assert_fail@plt+0x3833c>
    6408:	ldmdbvs	r4, {r8, r9, sp}
    640c:			; <UNDEFINED> instruction: 0xe7d76153
    6410:	bicslt	r9, fp, r4, lsl #22
    6414:	movwlt	r9, #15106	; 0x3b02
    6418:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
    641c:			; <UNDEFINED> instruction: 0xf80049ed
    6420:	ldrbtmi	r5, [r9], #-9
    6424:	stm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6428:	teqlt	r0, r4, lsl #12
    642c:	blpl	84434 <__assert_fail@plt+0x81df4>
    6430:			; <UNDEFINED> instruction: 0xf834f7fe
    6434:	blcs	245c8 <__assert_fail@plt+0x21f88>
    6438:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
    643c:	ldcl	7, cr15, [lr, #1004]	; 0x3ec
    6440:			; <UNDEFINED> instruction: 0xf06f9a00
    6444:	ldrmi	r0, [ip], -r9, lsl #6
    6448:			; <UNDEFINED> instruction: 0xe7b96113
    644c:	bl	ed058 <__assert_fail@plt+0xeaa18>
    6450:			; <UNDEFINED> instruction: 0xf8d81808
    6454:	ldrbeq	r3, [pc, -r8]
    6458:	blls	3a968 <__assert_fail@plt+0x38328>
    645c:	streq	pc, [r5], #-111	; 0xffffff91
    6460:			; <UNDEFINED> instruction: 0xe7ad611c
    6464:	blvs	172d06c <__assert_fail@plt+0x172aa2c>
    6468:	strtmi	fp, [r0], -ip, lsr #2
    646c:			; <UNDEFINED> instruction: 0xf7fb6824
    6470:	stccs	13, cr14, [r0], {198}	; 0xc6
    6474:	bls	3ac60 <__assert_fail@plt+0x38620>
    6478:	cdp	3, 1, cr2, cr8, cr0, {0}
    647c:	cmpvs	r3, #16, 20	; 0x10000
    6480:	stc	7, cr15, [sl, #1004]	; 0x3ec
    6484:	stmdacs	r0, {r2, r9, sl, lr}
    6488:	blls	3a6f0 <__assert_fail@plt+0x380b0>
    648c:	streq	pc, [r4], #-111	; 0xffffff91
    6490:			; <UNDEFINED> instruction: 0xe795611c
    6494:	svceq	0x0062f1b9
    6498:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    649c:			; <UNDEFINED> instruction: 0xf7fb2096
    64a0:	strmi	lr, [r6], -ip, ror #25
    64a4:	stmdacs	r0, {r1, ip, pc}
    64a8:	tsthi	pc, r0	; <UNPREDICTABLE>
    64ac:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
    64b0:	stc	7, cr15, [r4, #1004]	; 0x3ec
    64b4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    64b8:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
    64bc:	strb	r9, [r0], -r3, lsl #4
    64c0:	strtle	r0, [r0], #1819	; 0x71b
    64c4:			; <UNDEFINED> instruction: 0xf06f9b00
    64c8:	tstvs	ip, r2, lsl #8
    64cc:	blls	802b4 <__assert_fail@plt+0x7dc74>
    64d0:	ldmvs	sp, {r5, r7, r9, sl, lr}
    64d4:	strbteq	r9, [lr], -r0, lsl #22
    64d8:			; <UNDEFINED> instruction: 0xf53f611c
    64dc:			; <UNDEFINED> instruction: 0xe6b2aebd
    64e0:	blcs	2d0f0 <__assert_fail@plt+0x2aab0>
    64e4:	rscshi	pc, r5, r0
    64e8:	ldrmi	r9, [sl], -r2, lsl #22
    64ec:			; <UNDEFINED> instruction: 0xf8029b04
    64f0:	stcls	0, cr3, [r2], {9}
    64f4:			; <UNDEFINED> instruction: 0xf7fd4620
    64f8:	stmdavc	r3!, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    64fc:	svclt	0x00182b22
    6500:			; <UNDEFINED> instruction: 0xf0004622
    6504:	stcls	0, cr8, [r0], {211}	; 0xd3
    6508:	ldrdne	pc, [r8], -r8
    650c:			; <UNDEFINED> instruction: 0xf7fe4620
    6510:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    6514:	sbchi	pc, r4, r0
    6518:	ldrb	r6, [r1, -r4, lsr #18]
    651c:	strtmi	r6, [r9], r3, lsr #17
    6520:	ldrbeq	r9, [r9], -r0, lsl #20
    6524:	svclt	0x00446116
    6528:	strtmi	r2, [r8], r1, lsl #8
    652c:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    6530:	strbmi	r2, [r8], r3, lsl #8
    6534:	blls	37fd50 <__assert_fail@plt+0x37d710>
    6538:	bls	172174 <__assert_fail@plt+0x16fb34>
    653c:			; <UNDEFINED> instruction: 0xf0004293
    6540:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
    6544:			; <UNDEFINED> instruction: 0xf7fb4638
    6548:	strmi	lr, [r4], -r2, asr #25
    654c:			; <UNDEFINED> instruction: 0xf0402800
    6550:	cdp	0, 1, cr8, cr8, cr7, {7}
    6554:			; <UNDEFINED> instruction: 0xf7fc0a10
    6558:	ldmdavs	r3!, {r1, r2, r6, fp, sp, lr, pc}
    655c:	stmdacs	sl, {r0, r3, sl, ip, pc}
    6560:			; <UNDEFINED> instruction: 0xf1b0bf18
    6564:			; <UNDEFINED> instruction: 0x46073fff
    6568:	strcs	fp, [sl, -r6, lsl #30]
    656c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6570:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6574:	movwhi	lr, #31181	; 0x79cd
    6578:			; <UNDEFINED> instruction: 0xf0379b08
    657c:			; <UNDEFINED> instruction: 0xf833027f
    6580:	vst4.8	{d3-d6}, [r3 :64], r7
    6584:	cmnle	sp, r0, lsl #6
    6588:	teqle	r9, r0, lsl #22
    658c:	ldrmi	r2, [ip], -r1, lsl #6
    6590:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
    6594:			; <UNDEFINED> instruction: 0xf8029b07
    6598:	blcs	25740 <__assert_fail@plt+0x23100>
    659c:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    65a0:	beq	441e08 <__assert_fail@plt+0x43f7c8>
    65a4:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    65a8:	strmi	r1, [r7], -r1, asr #24
    65ac:	rscshi	pc, r9, r0
    65b0:			; <UNDEFINED> instruction: 0xf000280a
    65b4:			; <UNDEFINED> instruction: 0xf8dd80f6
    65b8:	subeq	r9, r2, ip, lsl r0
    65bc:	bpl	fe6a0690 <__assert_fail@plt+0xfe69e050>
    65c0:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
    65c4:			; <UNDEFINED> instruction: 0xf0402c63
    65c8:			; <UNDEFINED> instruction: 0xf1b980e7
    65cc:			; <UNDEFINED> instruction: 0xf0400f00
    65d0:	cdp	0, 1, cr8, cr8, cr13, {7}
    65d4:			; <UNDEFINED> instruction: 0xf7fc0a10
    65d8:	mcrrne	8, 0, lr, r4, cr6
    65dc:	sbcshi	pc, r7, r0
    65e0:			; <UNDEFINED> instruction: 0xf000280a
    65e4:	ldrdeq	r8, [r3], #-4
    65e8:	andcs	r4, r0, #7340032	; 0x700000
    65ec:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
    65f0:	ldreq	r5, [fp], #2771	; 0xad3
    65f4:	adcshi	pc, r8, r0, asr #2
    65f8:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
    65fc:	tstle	r7, r8, lsl #4
    6600:	blcs	2d224 <__assert_fail@plt+0x2abe4>
    6604:	sbcshi	pc, r2, r0, asr #32
    6608:	beq	441e70 <__assert_fail@plt+0x43f830>
    660c:	svc	0x00eaf7fb
    6610:	movwls	r6, #34867	; 0x8833
    6614:	svclt	0x0018280a
    6618:	svccc	0x00fff1b0
    661c:			; <UNDEFINED> instruction: 0xd1ab4607
    6620:	strcs	r2, [sl, -r1, lsl #6]
    6624:	str	r9, [r7, r7, lsl #6]!
    6628:	andsls	pc, ip, sp, asr #17
    662c:	movwls	r4, #34465	; 0x86a1
    6630:	blvs	172d238 <__assert_fail@plt+0x172abf8>
    6634:	bl	f133c <__assert_fail@plt+0xeecfc>
    6638:			; <UNDEFINED> instruction: 0xf04f0209
    663c:			; <UNDEFINED> instruction: 0xf8020300
    6640:	cmplt	r4, r8, ror #24
    6644:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    6648:	strbmi	r1, [r1], -r0, lsr #26
    664c:	ldc	7, cr15, [lr], #-1004	; 0xfffffc14
    6650:	addsle	r2, r1, r0, lsl #16
    6654:	stccs	8, cr6, [r0], {36}	; 0x24
    6658:			; <UNDEFINED> instruction: 0xf109d1f6
    665c:			; <UNDEFINED> instruction: 0xf7fb0008
    6660:	strmi	lr, [r1], ip, lsl #24
    6664:	suble	r2, r0, r0, lsl #16
    6668:			; <UNDEFINED> instruction: 0xf109a926
    666c:			; <UNDEFINED> instruction: 0xf7fb0004
    6670:	bls	41c30 <__assert_fail@plt+0x3f5f0>
    6674:			; <UNDEFINED> instruction: 0xf8c26b53
    6678:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
    667c:	andcc	pc, r0, r9, asr #17
    6680:	ldrb	r9, [r9, -r8, lsl #4]!
    6684:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6688:	bicsle	r2, r1, r0, lsl #22
    668c:	movwcs	r4, #5658	; 0x161a
    6690:			; <UNDEFINED> instruction: 0xe77d461c
    6694:			; <UNDEFINED> instruction: 0xf57f0710
    6698:	blls	322f4 <__assert_fail@plt+0x2fcb4>
    669c:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
    66a0:			; <UNDEFINED> instruction: 0xf7fb9802
    66a4:	blls	4195c <__assert_fail@plt+0x3f31c>
    66a8:	pkhbt	r6, r9, ip, lsl #18
    66ac:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
    66b0:	andcc	r4, r1, #20, 12	; 0x1400000
    66b4:			; <UNDEFINED> instruction: 0xf43f2b00
    66b8:	ldrmi	sl, [r0], -r6, lsr #30
    66bc:			; <UNDEFINED> instruction: 0xf7fb9201
    66c0:	bls	81ed8 <__assert_fail@plt+0x7f898>
    66c4:	blcs	89d758 <__assert_fail@plt+0x89b118>
    66c8:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
    66cc:	strpl	r2, [fp], #-768	; 0xfffffd00
    66d0:	blge	104033c <__assert_fail@plt+0x103dcfc>
    66d4:	ldrmi	sl, [r9], #2061	; 0x80d
    66d8:			; <UNDEFINED> instruction: 0xf8099b02
    66dc:			; <UNDEFINED> instruction: 0xf7fb3ccc
    66e0:	mulls	r2, r8, pc	; <UNPREDICTABLE>
    66e4:			; <UNDEFINED> instruction: 0xf47f2800
    66e8:	blls	32300 <__assert_fail@plt+0x2fcc0>
    66ec:	streq	pc, [sl], #-111	; 0xffffff91
    66f0:			; <UNDEFINED> instruction: 0xe665611c
    66f4:	blcs	1ce89e8 <__assert_fail@plt+0x1ce63a8>
    66f8:	svcge	0x0023f47f
    66fc:	strtmi	r2, [r8], r1, lsl #6
    6700:	strcs	r4, [r3], #-1705	; 0xfffff957
    6704:	ldr	r9, [ip, #-772]	; 0xfffffcfc
    6708:			; <UNDEFINED> instruction: 0xf8d39b01
    670c:	blls	26734 <__assert_fail@plt+0x240f4>
    6710:	svceq	0x0040f018
    6714:	andsls	pc, r0, r3, asr #17
    6718:	svcge	0x000df43f
    671c:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
    6720:	blvs	172d328 <__assert_fail@plt+0x172ace8>
    6724:	stfned	f3, [r0, #-304]!	; 0xfffffed0
    6728:			; <UNDEFINED> instruction: 0xf7fb4639
    672c:	stmdacs	r0, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    6730:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    6734:	stccs	8, cr6, [r0], {36}	; 0x24
    6738:	bls	3af14 <__assert_fail@plt+0x388d4>
    673c:	svceq	0x0080f018
    6740:	strtmi	r4, [r8], r9, lsr #13
    6744:			; <UNDEFINED> instruction: 0xf06fbf14
    6748:			; <UNDEFINED> instruction: 0xf06f0306
    674c:			; <UNDEFINED> instruction: 0xf04f0301
    6750:			; <UNDEFINED> instruction: 0x611334ff
    6754:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
    6758:	mrrc	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    675c:			; <UNDEFINED> instruction: 0xf06f9a00
    6760:	ldrmi	r0, [ip], -sl, lsl #6
    6764:			; <UNDEFINED> instruction: 0xe62b6113
    6768:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    676c:	beq	441fd4 <__assert_fail@plt+0x43f994>
    6770:			; <UNDEFINED> instruction: 0xf7fb270a
    6774:	movwcs	lr, #7992	; 0x1f38
    6778:	tstcs	r4, #469762048	; 0x1c000000
    677c:	svccc	0x00fff1b0
    6780:	adcsmi	fp, r8, #24, 30	; 0x60
    6784:	svcge	0x0033f43f
    6788:			; <UNDEFINED> instruction: 0xf7fbe72d
    678c:	andcs	lr, r1, #96, 24	; 0x6000
    6790:	smladcs	sl, r4, r3, r2
    6794:	str	r9, [sl, -r7, lsl #4]!
    6798:			; <UNDEFINED> instruction: 0xf8cd4622
    679c:	strcc	r9, [r1], #-28	; 0xffffffe4
    67a0:	andscs	lr, r4, #257949696	; 0xf600000
    67a4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    67a8:	str	r2, [r7, -sl, lsl #14]
    67ac:	ldrdcc	pc, [r0], -sl
    67b0:	stcls	6, cr4, [r9], {168}	; 0xa8
    67b4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    67b8:			; <UNDEFINED> instruction: 0xf8ca3301
    67bc:	strb	r3, [r0], #0
    67c0:	andeq	sl, r1, r4, asr #24
    67c4:	muleq	r0, ip, r2
    67c8:	andeq	r8, r0, r4, lsl ip
    67cc:	andeq	r8, r0, ip, lsl #24
    67d0:	andeq	sl, r1, lr, asr r9
    67d4:	andeq	r8, r0, lr, lsr r9
    67d8:			; <UNDEFINED> instruction: 0x4604b530
    67dc:	smlawblt	r8, r7, r0, fp
    67e0:	suble	r2, ip, r1, lsl #16
    67e4:	eorle	r2, r3, r2, lsl #16
    67e8:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    67ec:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
    67f0:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
    67f4:			; <UNDEFINED> instruction: 0x4601447d
    67f8:	tstls	r5, sp
    67fc:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
    6800:	andcs	r4, lr, r3, lsl #12
    6804:			; <UNDEFINED> instruction: 0xf7fe9304
    6808:	bmi	a45f84 <__assert_fail@plt+0xa43944>
    680c:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    6810:	bmi	9eb018 <__assert_fail@plt+0x9e89d8>
    6814:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    6818:	strpl	lr, [r2], #-2509	; 0xfffff633
    681c:	andcs	r9, r1, r1
    6820:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    6824:	andlt	r2, r7, r1
    6828:	ldrhtmi	lr, [r0], -sp
    682c:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
    6830:			; <UNDEFINED> instruction: 0xf7fe202a
    6834:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
    6838:	blcs	c6484c <__assert_fail@plt+0xc6220c>
    683c:	eorcs	sp, r9, ip
    6840:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
    6844:	movwcs	r4, #2587	; 0xa1b
    6848:			; <UNDEFINED> instruction: 0x4601447a
    684c:			; <UNDEFINED> instruction: 0xf7fe4618
    6850:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
    6854:	ldc	7, cr15, [sl, #-1004]	; 0xfffffc14
    6858:			; <UNDEFINED> instruction: 0xf7fe2028
    685c:	andcs	pc, r0, #11456	; 0x2cc0
    6860:	strmi	r4, [r1], -r4, lsl #12
    6864:			; <UNDEFINED> instruction: 0xf7fe2001
    6868:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    686c:	rscle	r2, r6, r0, lsl #22
    6870:	andcs	r4, r0, #278528	; 0x44000
    6874:	ldrbtmi	r2, [r9], #-1
    6878:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    687c:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
    6880:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    6884:	strmi	r2, [r5], -r0, lsl #4
    6888:	strtmi	r4, [r0], -r1, lsl #12
    688c:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    6890:			; <UNDEFINED> instruction: 0xb12b782b
    6894:	strtmi	r4, [r0], -r9, lsl #18
    6898:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    689c:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    68a0:			; <UNDEFINED> instruction: 0xf7fb2002
    68a4:	svclt	0x0000ecf4
    68a8:	andeq	r9, r0, ip, asr #7
    68ac:	andeq	r8, r0, lr, asr r5
    68b0:	andeq	r7, r0, sl, lsl #26
    68b4:	andeq	r9, r0, r8, ror r3
    68b8:	andeq	r9, r0, sl, asr #6
    68bc:	andeq	r9, r0, r6, lsr #6
    68c0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    68c4:			; <UNDEFINED> instruction: 0x47706058
    68c8:	ldrdeq	sl, [r1], -r2
    68cc:			; <UNDEFINED> instruction: 0x4604b510
    68d0:			; <UNDEFINED> instruction: 0xf1b06800
    68d4:	svclt	0x00183fff
    68d8:	tstle	r9, r2, lsl #16
    68dc:			; <UNDEFINED> instruction: 0xf7fb4620
    68e0:	blmi	181720 <__assert_fail@plt+0x17f0e0>
    68e4:	rscscc	pc, pc, #79	; 0x4f
    68e8:	ldrbtmi	r2, [fp], #-0
    68ec:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    68f0:	mcr	7, 4, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    68f4:	svclt	0x0000e7f2
    68f8:	muleq	r1, sl, r8
    68fc:			; <UNDEFINED> instruction: 0x4606b5f0
    6900:	addlt	r4, r7, r0, asr sp
    6904:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    6908:	cmnlt	r3, fp, lsr #16
    690c:			; <UNDEFINED> instruction: 0xf7fb2002
    6910:	stmdavs	fp!, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    6914:	andle	r4, r2, r3, lsl #5
    6918:			; <UNDEFINED> instruction: 0xf7fb4618
    691c:	blmi	12c19e4 <__assert_fail@plt+0x12bf3a4>
    6920:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    6924:	cmplt	lr, sl, lsl r0
    6928:	blcs	b649fc <__assert_fail@plt+0xb623bc>
    692c:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
    6930:	teqle	r9, r0, lsl #22
    6934:			; <UNDEFINED> instruction: 0xf7fb2002
    6938:			; <UNDEFINED> instruction: 0xf7fbec98
    693c:			; <UNDEFINED> instruction: 0x4604ee5c
    6940:			; <UNDEFINED> instruction: 0xf7fb2014
    6944:	movwcs	lr, #2692	; 0xa84
    6948:			; <UNDEFINED> instruction: 0x4605461f
    694c:	strvc	r6, [r3], #-4
    6950:	stmib	r0, {r0, r1, r6, sp, lr}^
    6954:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
    6958:	bmi	f50160 <__assert_fail@plt+0xf4db20>
    695c:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
    6960:	smlabtvs	r4, sp, r9, lr
    6964:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
    6968:	andeq	lr, r3, r1, lsl r9
    696c:	andvs	lr, r2, #3358720	; 0x334000
    6970:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
    6974:	strtmi	r0, [r8], -r3
    6978:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
    697c:	eorsvs	ip, r4, ip, lsl #22
    6980:			; <UNDEFINED> instruction: 0xf7fb4479
    6984:	strmi	lr, [r4], -r6, lsr #27
    6988:	subsle	r2, r5, r0, lsl #16
    698c:	andcs	r2, r1, #0, 6
    6990:			; <UNDEFINED> instruction: 0x46204619
    6994:	bl	ffe44988 <__assert_fail@plt+0xffe42348>
    6998:	andcs	r4, r0, #48, 22	; 0xc000
    699c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    69a0:	addsvs	r4, sl, r0, lsl #14
    69a4:	ldcllt	0, cr11, [r0, #28]!
    69a8:	andcs	r4, r6, #737280	; 0xb4000
    69ac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    69b0:	mcr	7, 0, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    69b4:	ldrtmi	r4, [r0], -r5, lsl #12
    69b8:	stc	7, cr15, [r6], {251}	; 0xfb
    69bc:	ldreq	pc, [r4], #-256	; 0xffffff00
    69c0:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
    69c4:	strcs	fp, [r1, -r3, lsl #3]
    69c8:			; <UNDEFINED> instruction: 0xf04f4620
    69cc:			; <UNDEFINED> instruction: 0xf7fb34ff
    69d0:			; <UNDEFINED> instruction: 0x4631ea3e
    69d4:	andscc	r4, r0, r5, lsl #12
    69d8:	bl	fee449cc <__assert_fail@plt+0xfee4238c>
    69dc:	adcvs	r2, pc, r0, lsl #6
    69e0:	movwmi	lr, #2501	; 0x9c5
    69e4:	ldr	r6, [r6, fp, ror #1]!
    69e8:	andcs	r4, r9, #491520	; 0x78000
    69ec:	smladxcs	r2, r0, r6, r4
    69f0:			; <UNDEFINED> instruction: 0xf7fb4479
    69f4:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    69f8:	strtmi	sp, [r0], -r6, ror #1
    69fc:	b	9c49f0 <__assert_fail@plt+0x9c23b0>
    6a00:			; <UNDEFINED> instruction: 0x46054631
    6a04:			; <UNDEFINED> instruction: 0xf7fb3010
    6a08:	movwcs	lr, #2978	; 0xba2
    6a0c:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
    6a10:	and	r3, r4, r2, lsl #6
    6a14:	stc	7, cr15, [sl], {251}	; 0xfb
    6a18:	blcs	120a2c <__assert_fail@plt+0x11e3ec>
    6a1c:	vst4.8	{d29,d31,d33,d35}, [pc], sl
    6a20:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    6a24:	ldrtmi	r4, [r0], -r1, asr #2
    6a28:	bl	fef44a1c <__assert_fail@plt+0xfef423dc>
    6a2c:	strmi	r1, [r4], -r3, asr #24
    6a30:	rscle	r6, pc, r8, lsr #32
    6a34:	str	r2, [lr, r0, lsl #14]
    6a38:			; <UNDEFINED> instruction: 0xf7fb2002
    6a3c:			; <UNDEFINED> instruction: 0x4604ec16
    6a40:	svclt	0x0000e7a4
    6a44:	muleq	r1, r6, r8
    6a48:	andeq	sl, r1, sl, ror r8
    6a4c:			; <UNDEFINED> instruction: 0xffffff6b
    6a50:	andeq	r0, r0, r3, asr #13
    6a54:	andeq	sl, r1, sl, lsl #16
    6a58:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    6a5c:	andeq	sl, r1, r0, lsl #16
    6a60:	andeq	r8, r0, r2, asr #7
    6a64:	andeq	r8, r0, ip, lsl #7
    6a68:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
    6a6c:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
    6a70:	strdlt	fp, [r9], r0
    6a74:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a78:			; <UNDEFINED> instruction: 0xf04f9307
    6a7c:	eorsle	r0, lr, r0, lsl #6
    6a80:			; <UNDEFINED> instruction: 0x46044e71
    6a84:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    6a88:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    6a8c:	cmple	r1, r0, lsl #22
    6a90:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
    6a94:	tstmi	r8, #311296	; 0x4c000
    6a98:	sbchi	pc, r5, r0, asr #32
    6a9c:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
    6aa0:	movwmi	r6, #15987	; 0x3e73
    6aa4:	addhi	pc, r4, r0, asr #32
    6aa8:	blcs	20e7c <__assert_fail@plt+0x1e83c>
    6aac:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
    6ab0:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
    6ab4:	ldrdcc	lr, [r3, -r2]
    6ab8:	movwmi	r6, #48720	; 0xbe50
    6abc:	movwmi	r6, #14417	; 0x3851
    6ac0:	andle	r4, ip, fp, lsl #6
    6ac4:	stmvc	fp, {r0, r4, fp, sp, lr}
    6ac8:	strle	r0, [lr, #-2011]!	; 0xfffff825
    6acc:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    6ad0:	eorle	r4, sl, #805306377	; 0x30000009
    6ad4:	mrrcne	8, 4, r6, r8, cr10
    6ad8:			; <UNDEFINED> instruction: 0x21206108
    6adc:	cfstrscs	mvf5, [r7], {209}	; 0xd1
    6ae0:	adchi	pc, r5, r0, lsl #4
    6ae4:			; <UNDEFINED> instruction: 0xf004e8df
    6ae8:	bleq	2c971c <__assert_fail@plt+0x2c70dc>
    6aec:	strteq	r2, [r5], #-3339	; 0xfffff2f5
    6af0:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
    6af4:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    6af8:			; <UNDEFINED> instruction: 0xf7fb6819
    6afc:	bmi	16416cc <__assert_fail@plt+0x163f08c>
    6b00:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    6b04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6b08:	subsmi	r9, sl, r7, lsl #22
    6b0c:	addhi	pc, sp, r0, asr #32
    6b10:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    6b14:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
    6b18:	cdpmi	0, 5, cr13, cr2, cr3, {3}
    6b1c:			; <UNDEFINED> instruction: 0xf106447e
    6b20:			; <UNDEFINED> instruction: 0xf7fb0014
    6b24:	ldmdavs	r0!, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    6b28:	strhtcs	lr, [r0], -r8
    6b2c:	b	a44b20 <__assert_fail@plt+0xa424e0>
    6b30:	blmi	1380a8c <__assert_fail@plt+0x137e44c>
    6b34:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
    6b38:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    6b3c:	b	ff444b30 <__assert_fail@plt+0xff4424f0>
    6b40:	blmi	1300abc <__assert_fail@plt+0x12fe47c>
    6b44:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
    6b48:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    6b4c:	b	ff244b40 <__assert_fail@plt+0xff242500>
    6b50:	blmi	1280aac <__assert_fail@plt+0x127e46c>
    6b54:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    6b58:	bl	fe4c4b4c <__assert_fail@plt+0xfe4c250c>
    6b5c:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
    6b60:	ldrtmi	r4, [r0], -r2, lsl #12
    6b64:	bl	fe644b58 <__assert_fail@plt+0xfe642518>
    6b68:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    6b6c:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
    6b70:	bmi	11224e4 <__assert_fail@plt+0x111fea4>
    6b74:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    6b78:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
    6b7c:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    6b80:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
    6b84:	strle	r0, [pc, #-2010]	; 63b2 <__assert_fail@plt+0x3d72>
    6b88:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    6b8c:	andle	r4, fp, #805306377	; 0x30000009
    6b90:	mrrcne	8, 4, r6, r8, cr10
    6b94:	teqcs	sl, r8, lsl #2
    6b98:			; <UNDEFINED> instruction: 0xe78854d1
    6b9c:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    6ba0:	blcs	20d14 <__assert_fail@plt+0x1e6d4>
    6ba4:	str	sp, [r2, sl, ror #3]
    6ba8:			; <UNDEFINED> instruction: 0xf7fb203a
    6bac:	ldrb	lr, [lr, -sl, ror #19]!
    6bb0:	blcs	22684 <__assert_fail@plt+0x20044>
    6bb4:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
    6bb8:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    6bbc:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
    6bc0:	andle	r6, fp, r6, lsr r8
    6bc4:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
    6bc8:			; <UNDEFINED> instruction: 0xf7fb9105
    6bcc:	stmdbls	r5, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    6bd0:	strmi	r9, [r2], -r6, lsl #22
    6bd4:			; <UNDEFINED> instruction: 0xf7fb4630
    6bd8:	strb	lr, [r5, r0, ror #22]
    6bdc:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    6be0:	strdls	lr, [r5, -r2]
    6be4:	ldmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6be8:	stmdage	r6, {r0, r1, r9, sl, lr}
    6bec:			; <UNDEFINED> instruction: 0xf7fb9306
    6bf0:	stmdbls	r5, {r2, r3, r8, r9, fp, sp, lr, pc}
    6bf4:	strmi	r4, [r8], -r4, lsl #13
    6bf8:	ldrdne	pc, [r0], -ip
    6bfc:	andcc	lr, r4, #220, 18	; 0x370000
    6c00:	movwcc	r9, #4355	; 0x1103
    6c04:	ldrdvc	pc, [r4], -ip
    6c08:	rsbvc	pc, ip, #536870912	; 0x20000000
    6c0c:	strls	r4, [r2, -r2, lsr #18]
    6c10:			; <UNDEFINED> instruction: 0xf8dc4479
    6c14:	strls	r7, [r1, -r8]
    6c18:	ldrdvc	pc, [ip], -ip
    6c1c:			; <UNDEFINED> instruction: 0xf7fb9700
    6c20:	ldmdavs	r0!, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    6c24:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    6c28:			; <UNDEFINED> instruction: 0xf7fbe777
    6c2c:	blmi	701474 <__assert_fail@plt+0x6fee34>
    6c30:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
    6c34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6c38:			; <UNDEFINED> instruction: 0xf7fb6818
    6c3c:	ldrb	lr, [lr, -lr, lsr #22]
    6c40:			; <UNDEFINED> instruction: 0x0001a2b6
    6c44:	muleq	r0, ip, r2
    6c48:	andeq	sl, r1, r6, lsl r7
    6c4c:	andeq	sl, r1, sl, lsl #14
    6c50:	strdeq	sl, [r1], -lr
    6c54:	andeq	sl, r1, sl, ror #13
    6c58:	andeq	sl, r1, r8, lsr #13
    6c5c:	andeq	r8, r0, sl, ror #5
    6c60:	andeq	sl, r1, r2, lsr #4
    6c64:	andeq	sl, r1, r0, lsl #13
    6c68:	andeq	sl, r1, r6, ror #12
    6c6c:	muleq	r0, r8, r2
    6c70:	andeq	sl, r1, r6, asr r6
    6c74:	andeq	r8, r0, r0, lsl #5
    6c78:	andeq	sl, r1, r8, asr #12
    6c7c:	andeq	r8, r0, r2, ror #4
    6c80:	andeq	sl, r1, r2, lsr r6
    6c84:	andeq	sl, r1, r8, lsr #12
    6c88:	andeq	sl, r1, lr, lsl r6
    6c8c:	strdeq	sl, [r1], -lr
    6c90:	andeq	r8, r0, lr, asr #3
    6c94:	andeq	r8, r0, sl, lsr #3
    6c98:	muleq	r0, r0, r1
    6c9c:	andeq	sl, r1, r8, ror #10
    6ca0:			; <UNDEFINED> instruction: 0x000081b2
    6ca4:	svcmi	0x00f0e92d
    6ca8:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    6cac:	strmi	r8, [r8], r2, lsl #22
    6cb0:	addlt	r4, r5, ip, lsl r6
    6cb4:			; <UNDEFINED> instruction: 0xf8dd9e10
    6cb8:	andls	sl, r3, #68	; 0x44
    6cbc:	teqlt	lr, r1	; <illegal shifter operand>
    6cc0:	mulls	r0, r6, r8
    6cc4:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    6cc8:			; <UNDEFINED> instruction: 0xf989fab9
    6ccc:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    6cd0:	addlt	pc, r8, #14614528	; 0xdf0000
    6cd4:			; <UNDEFINED> instruction: 0xf8db44fb
    6cd8:	stmdacs	r0, {}	; <UNPREDICTABLE>
    6cdc:	rschi	pc, lr, r0
    6ce0:	b	11c4cd4 <__assert_fail@plt+0x11c2694>
    6ce4:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
    6ce8:	bcs	20f58 <__assert_fail@plt+0x1e918>
    6cec:	svccs	0x0001bf18
    6cf0:	rscshi	pc, r9, r0, asr #32
    6cf4:			; <UNDEFINED> instruction: 0x46494b9b
    6cf8:	andcs	r4, r0, #56, 12	; 0x3800000
    6cfc:	addsvs	r4, sl, fp, ror r4
    6d00:	mrc2	7, 5, pc, cr2, cr15, {7}
    6d04:	svceq	0x0000f1b9
    6d08:	mcrcs	1, 0, sp, cr0, cr2, {2}
    6d0c:	blls	fb258 <__assert_fail@plt+0xf8c18>
    6d10:			; <UNDEFINED> instruction: 0xf0002b00
    6d14:	blmi	fe527114 <__assert_fail@plt+0xfe524ad4>
    6d18:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6d1c:			; <UNDEFINED> instruction: 0xf0402b00
    6d20:	ldcmi	0, cr8, [r2], {164}	; 0xa4
    6d24:	ldrtmi	r4, [r8], -r9, asr #12
    6d28:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
    6d2c:	mrc2	7, 4, pc, cr12, cr15, {7}
    6d30:	strcs	r4, [r1], -pc, lsl #17
    6d34:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    6d38:	eorshi	pc, r8, #14614528	; 0xdf0000
    6d3c:	ldmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d40:	blcc	84d9c <__assert_fail@plt+0x8275c>
    6d44:	ldrbtmi	r6, [r8], #2081	; 0x821
    6d48:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
    6d4c:	blcs	37edf0 <__assert_fail@plt+0x37c7b0>
    6d50:	addshi	pc, sl, r0
    6d54:			; <UNDEFINED> instruction: 0xf0002b0a
    6d58:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
    6d5c:			; <UNDEFINED> instruction: 0xf14007d2
    6d60:	stmdbvs	r8, {r0, r2, r3, r7, pc}
    6d64:	addsmi	r6, r0, #9043968	; 0x8a0000
    6d68:	addhi	pc, r8, r0, lsl #1
    6d6c:	tstvs	sl, r2, asr #24
    6d70:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
    6d74:	blcc	84dd0 <__assert_fail@plt+0x82790>
    6d78:	blcs	17332ec <__assert_fail@plt+0x1730cac>
    6d7c:	mvnle	r6, r6, lsr #1
    6d80:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    6d84:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d88:	blcc	84de4 <__assert_fail@plt+0x827a4>
    6d8c:	blcs	20e18 <__assert_fail@plt+0x1e7d8>
    6d90:	blmi	1ebb564 <__assert_fail@plt+0x1eb8f24>
    6d94:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6d98:			; <UNDEFINED> instruction: 0xf0002b00
    6d9c:	andcs	r8, sl, r3, lsl #1
    6da0:	stmia	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6da4:	andcs	r4, r0, #120832	; 0x1d800
    6da8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    6dac:			; <UNDEFINED> instruction: 0xe079609a
    6db0:			; <UNDEFINED> instruction: 0xf8df3601
    6db4:	ldrbtmi	fp, [fp], #464	; 0x1d0
    6db8:	ldrdpl	pc, [r0], -fp
    6dbc:	strtmi	fp, [r9], -ip, lsr #2
    6dc0:			; <UNDEFINED> instruction: 0xf7fb4620
    6dc4:			; <UNDEFINED> instruction: 0xf8dbe98e
    6dc8:			; <UNDEFINED> instruction: 0xf1b85000
    6dcc:			; <UNDEFINED> instruction: 0xf0000f00
    6dd0:			; <UNDEFINED> instruction: 0xf8df809a
    6dd4:			; <UNDEFINED> instruction: 0x46b381b4
    6dd8:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    6ddc:			; <UNDEFINED> instruction: 0xf10844f8
    6de0:	ldrbtmi	r0, [sl], #788	; 0x314
    6de4:	bcc	44260c <__assert_fail@plt+0x43ffcc>
    6de8:	ldrmi	lr, [r3, #32]!
    6dec:	andcs	fp, r0, #8, 30
    6df0:			; <UNDEFINED> instruction: 0xf8d8d00b
    6df4:			; <UNDEFINED> instruction: 0xf8d80010
    6df8:	b	140ae10 <__assert_fail@plt+0x14087d0>
    6dfc:	andle	r0, r4, r1, lsl #4
    6e00:	beq	442668 <__assert_fail@plt+0x440028>
    6e04:	b	1844df8 <__assert_fail@plt+0x18427b8>
    6e08:	bl	fe90e018 <__assert_fail@plt+0xfe90b9d8>
    6e0c:	strtmi	r0, [r8], -fp, lsl #2
    6e10:	tstls	r0, r1, lsl #2
    6e14:			; <UNDEFINED> instruction: 0x4653495e
    6e18:	andlt	pc, r4, sp, asr #17
    6e1c:	bleq	83234 <__assert_fail@plt+0x80bf4>
    6e20:			; <UNDEFINED> instruction: 0xf7fb4479
    6e24:	blmi	1701714 <__assert_fail@plt+0x16ff0d4>
    6e28:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6e2c:	ldrbmi	r2, [r8], -sl, lsl #2
    6e30:	b	15c4e24 <__assert_fail@plt+0x15c27e4>
    6e34:	stmdacs	r0, {r2, r9, sl, lr}
    6e38:			; <UNDEFINED> instruction: 0x4629d1d7
    6e3c:			; <UNDEFINED> instruction: 0xf7fb4658
    6e40:	ldmdavc	r3!, {r4, r6, r8, fp, sp, lr, pc}
    6e44:			; <UNDEFINED> instruction: 0xf43f2b00
    6e48:	ldrtmi	sl, [r0], -r2, ror #30
    6e4c:	b	f44e40 <__assert_fail@plt+0xf42800>
    6e50:			; <UNDEFINED> instruction: 0xf8104430
    6e54:	blcs	295e60 <__assert_fail@plt+0x293820>
    6e58:	svcge	0x0059f43f
    6e5c:	andcs	r4, r1, #79872	; 0x13800
    6e60:	addsvs	r4, sl, fp, ror r4
    6e64:	bcs	2d678 <__assert_fail@plt+0x2b038>
    6e68:	mcrrmi	0, 6, sp, ip, cr5
    6e6c:	ldrbtmi	r2, [ip], #-10
    6e70:			; <UNDEFINED> instruction: 0xf7fb6821
    6e74:	movwcs	lr, #2182	; 0x886
    6e78:	ldrb	r6, [r2, -r3, lsr #1]
    6e7c:			; <UNDEFINED> instruction: 0xf7fb4618
    6e80:			; <UNDEFINED> instruction: 0xf8d8e880
    6e84:	ldrb	r1, [r5, -r0]!
    6e88:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    6e8c:	stmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e90:	strb	r6, [pc, -r1, lsr #16]!
    6e94:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    6e98:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e9c:	bllt	ee4f50 <__assert_fail@plt+0xee2910>
    6ea0:	adcvs	r6, r3, r1, lsr #16
    6ea4:	eorsle	r2, lr, r5, lsl #30
    6ea8:	suble	r2, r8, r6, lsl #30
    6eac:	andlt	r4, r5, r8, lsl #12
    6eb0:	blhi	c21ac <__assert_fail@plt+0xbfb6c>
    6eb4:	svcmi	0x00f0e8bd
    6eb8:	svclt	0x00d6f7fa
    6ebc:			; <UNDEFINED> instruction: 0xf04f483a
    6ec0:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    6ec4:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    6ec8:	ldrdeq	pc, [r0], -fp
    6ecc:			; <UNDEFINED> instruction: 0xf47f2800
    6ed0:	blmi	db2af4 <__assert_fail@plt+0xdb04b4>
    6ed4:	rscscs	pc, r1, #64, 4
    6ed8:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    6edc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6ee0:			; <UNDEFINED> instruction: 0xf7fb4478
    6ee4:	ldmdavs	r9, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    6ee8:			; <UNDEFINED> instruction: 0xf7fb200a
    6eec:	str	lr, [r1, -sl, asr #16]
    6ef0:	ldrtmi	r4, [r8], -r9, asr #12
    6ef4:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    6ef8:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
    6efc:			; <UNDEFINED> instruction: 0xf7fb4478
    6f00:	stmdavs	r1!, {r4, r5, r6, r7, fp, sp, lr, pc}
    6f04:			; <UNDEFINED> instruction: 0x4652e736
    6f08:	ldrtmi	r4, [r1], -r8, lsr #12
    6f0c:	svc	0x00eaf7fa
    6f10:	blmi	ac0d74 <__assert_fail@plt+0xabe734>
    6f14:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
    6f18:	bicle	r6, r5, r9, lsl r8
    6f1c:			; <UNDEFINED> instruction: 0xb113689b
    6f20:			; <UNDEFINED> instruction: 0xf7fb200a
    6f24:	blmi	9c0fe4 <__assert_fail@plt+0x9be9a4>
    6f28:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    6f2c:	svc	0x009ef7fa
    6f30:			; <UNDEFINED> instruction: 0xf7fb2002
    6f34:	svccs	0x0005e9ac
    6f38:			; <UNDEFINED> instruction: 0xd1b56819
    6f3c:	blmi	880f04 <__assert_fail@plt+0x87e8c4>
    6f40:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6f44:	blmi	835418 <__assert_fail@plt+0x832dd8>
    6f48:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    6f4c:	svc	0x008ef7fa
    6f50:	bl	10c4f44 <__assert_fail@plt+0x10c2904>
    6f54:			; <UNDEFINED> instruction: 0xf7fb200a
    6f58:			; <UNDEFINED> instruction: 0xe7f4e814
    6f5c:	andeq	sl, r1, r8, asr #9
    6f60:			; <UNDEFINED> instruction: 0x0001a4b6
    6f64:	andeq	sl, r1, r0, lsr #9
    6f68:	andeq	sl, r1, r4, lsl #9
    6f6c:	andeq	sl, r1, r2, ror r4
    6f70:	strdeq	r8, [r0], -sl
    6f74:	andeq	sl, r1, r6, asr r4
    6f78:	strheq	r8, [r0], -r2
    6f7c:	andeq	sl, r1, r8, lsl #8
    6f80:	strdeq	sl, [r1], -r4
    6f84:	andeq	sl, r1, r6, ror #7
    6f88:	andeq	sl, r1, r0, asr #7
    6f8c:	andeq	r7, r0, sl, lsl r9
    6f90:	andeq	r8, r0, r8
    6f94:	andeq	sl, r1, r4, ror r3
    6f98:	andeq	sl, r1, ip, lsr r3
    6f9c:	andeq	sl, r1, lr, lsr #6
    6fa0:	andeq	r7, r0, lr, lsr #31
    6fa4:	andeq	r7, r0, r6, lsr #31
    6fa8:	andeq	r7, r0, sl, ror #10
    6fac:	muleq	r0, r8, r0
    6fb0:	andeq	r7, r0, r6, lsr #30
    6fb4:	andeq	r7, r0, ip, lsr pc
    6fb8:	andeq	r7, r0, r4, lsr pc
    6fbc:	andeq	sl, r1, r6, lsl #5
    6fc0:	andeq	sl, r1, r4, ror r2
    6fc4:	andeq	sl, r1, ip, asr r2
    6fc8:	andeq	sl, r1, r4, asr r2
    6fcc:	movwcs	fp, #1038	; 0x40e
    6fd0:	addlt	fp, r4, r0, lsr r5
    6fd4:	ldrd	pc, [r8], #-143	; 0xffffff71
    6fd8:			; <UNDEFINED> instruction: 0xf8dfac07
    6fdc:	ldrmi	ip, [sl], -r8, asr #32
    6fe0:			; <UNDEFINED> instruction: 0xf85444fe
    6fe4:	tstcs	r1, r4, lsl #22
    6fe8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    6fec:	ldrdgt	pc, [r0], -ip
    6ff0:	andgt	pc, ip, sp, asr #17
    6ff4:	stceq	0, cr15, [r0], {79}	; 0x4f
    6ff8:	strpl	lr, [r0], #-2509	; 0xfffff633
    6ffc:			; <UNDEFINED> instruction: 0xf7ff9402
    7000:	bmi	28694c <__assert_fail@plt+0x28430c>
    7004:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7008:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    700c:	subsmi	r9, sl, r3, lsl #22
    7010:	andlt	sp, r4, r4, lsl #2
    7014:	ldrhtmi	lr, [r0], -sp
    7018:	ldrbmi	fp, [r0, -r3]!
    701c:	ldmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7020:	andeq	r9, r1, r4, asr #26
    7024:	muleq	r0, ip, r2
    7028:	andeq	r9, r1, lr, lsl sp
    702c:	svcmi	0x00f0e92d
    7030:			; <UNDEFINED> instruction: 0xf8df460d
    7034:	ldrmi	r1, [r6], -r4, asr #8
    7038:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    703c:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
    7040:			; <UNDEFINED> instruction: 0xf8d06883
    7044:	strmi	r8, [r4], -r0
    7048:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    704c:			; <UNDEFINED> instruction: 0xf04f922b
    7050:	blcs	7858 <__assert_fail@plt+0x5218>
    7054:	adcshi	pc, sp, r0
    7058:	svccc	0x00fff1b8
    705c:			; <UNDEFINED> instruction: 0xf8dfd056
    7060:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    7064:	andhi	pc, r0, r3, asr #17
    7068:	suble	r2, r2, r0, lsl #28
    706c:	and	r4, r2, r7, lsr r6
    7070:	strmi	r1, [r5], #-2623	; 0xfffff5c1
    7074:			; <UNDEFINED> instruction: 0x463ad03d
    7078:	strbmi	r4, [r0], -r9, lsr #12
    707c:	stmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7080:	ble	ffd51088 <__assert_fail@plt+0xffd4ea48>
    7084:	ldmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7088:	blcs	12109c <__assert_fail@plt+0x11ea5c>
    708c:	blmi	fff7b460 <__assert_fail@plt+0xfff78e20>
    7090:	svcvs	0x001b447b
    7094:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
    7098:	eorle	r3, sl, r1, lsl #6
    709c:			; <UNDEFINED> instruction: 0xf7fb2002
    70a0:			; <UNDEFINED> instruction: 0xf7fbe8e4
    70a4:			; <UNDEFINED> instruction: 0xf7fbeaa8
    70a8:			; <UNDEFINED> instruction: 0xb1a8ea7e
    70ac:	ldmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70b0:	strmi	r7, [r5], -r3, lsr #24
    70b4:	blcs	f0c4 <__assert_fail@plt+0xca84>
    70b8:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    70bc:	ldm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70c0:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
    70c4:	ldm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70c8:			; <UNDEFINED> instruction: 0xf10449ef
    70cc:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
    70d0:	ldrtmi	r4, [r8], -r3, lsl #12
    70d4:	b	ec50c8 <__assert_fail@plt+0xec2a88>
    70d8:	cmplt	r3, r3, ror #17
    70dc:	mcrrne	8, 2, r6, r3, cr0
    70e0:			; <UNDEFINED> instruction: 0xf7fbd007
    70e4:	blmi	ffa81b24 <__assert_fail@plt+0xffa7f4e4>
    70e8:	rscscc	pc, pc, #79	; 0x4f
    70ec:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    70f0:	bmi	ff9df160 <__assert_fail@plt+0xff9dcb20>
    70f4:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
    70f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    70fc:	subsmi	r9, sl, fp, lsr #22
    7100:			; <UNDEFINED> instruction: 0x81aef040
    7104:	eorlt	r4, sp, r0, lsr r6
    7108:	svchi	0x00f0e8bd
    710c:			; <UNDEFINED> instruction: 0xf10049e1
    7110:	movwcs	r0, #1808	; 0x710
    7114:	sbcvs	r2, r3, r6, lsl #4
    7118:			; <UNDEFINED> instruction: 0x46384479
    711c:	b	15c5110 <__assert_fail@plt+0x15c2ad0>
    7120:			; <UNDEFINED> instruction: 0x7da3b910
    7124:	cmple	sp, r0, lsl #22
    7128:	andcs	r4, r9, #3588096	; 0x36c000
    712c:			; <UNDEFINED> instruction: 0xf1044638
    7130:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
    7134:	b	12c5128 <__assert_fail@plt+0x12c2ae8>
    7138:	ldrtmi	fp, [r8], r0, lsl #2
    713c:	mulge	r0, r8, r8
    7140:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7144:	eorsls	pc, ip, sp, lsr #17
    7148:	svceq	0x0000f1ba
    714c:	sbchi	pc, r9, r0, asr #32
    7150:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    7154:			; <UNDEFINED> instruction: 0x47986edb
    7158:	strmi	r7, [r0], r3, lsl #16
    715c:			; <UNDEFINED> instruction: 0xf0002800
    7160:	blcs	276f0 <__assert_fail@plt+0x250b0>
    7164:	addshi	pc, r8, r0
    7168:	stmia	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    716c:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
    7170:	addshi	pc, r2, r0, lsl #4
    7174:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    7178:	rsbcs	r4, fp, #68157440	; 0x4100000
    717c:			; <UNDEFINED> instruction: 0xf7fb4618
    7180:	stmibmi	r7, {r1, r3, r8, fp, sp, lr, pc}^
    7184:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
    7188:	ldm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    718c:	adcge	pc, r9, sp, lsl #17
    7190:	beq	f435cc <__assert_fail@plt+0xf40f8c>
    7194:			; <UNDEFINED> instruction: 0xf7fb4680
    7198:			; <UNDEFINED> instruction: 0xf100e898
    719c:	strbmi	r0, [r8], -r2, lsl #22
    71a0:	mrscs	r2, R9_usr
    71a4:	stmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71a8:	movwcc	r4, #5635	; 0x1603
    71ac:	rsbsle	r6, r6, r0, lsr #32
    71b0:			; <UNDEFINED> instruction: 0x4651465a
    71b4:	b	cc51a8 <__assert_fail@plt+0xcc2b68>
    71b8:			; <UNDEFINED> instruction: 0xf0003001
    71bc:			; <UNDEFINED> instruction: 0xf8d480c5
    71c0:			; <UNDEFINED> instruction: 0xf1b88000
    71c4:			; <UNDEFINED> instruction: 0xf0003fff
    71c8:	movwcs	r8, #339	; 0x153
    71cc:	movwcs	r6, #4195	; 0x1063
    71d0:	blmi	fed1f564 <__assert_fail@plt+0xfed1cf24>
    71d4:	svccc	0x00fff1b8
    71d8:			; <UNDEFINED> instruction: 0xf8c3447b
    71dc:			; <UNDEFINED> instruction: 0xf43f8000
    71e0:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
    71e4:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
    71e8:			; <UNDEFINED> instruction: 0xf7fb4648
    71ec:	andcc	lr, r1, lr, ror #16
    71f0:	mcr	7, 2, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    71f4:	stmdacs	r0, {r7, r9, sl, lr}
    71f8:	stcvc	0, cr13, [r3, #276]!	; 0x114
    71fc:			; <UNDEFINED> instruction: 0xf0002b5b
    7200:	strbmi	r8, [r9], -r5, asr #1
    7204:	svc	0x00a2f7fa
    7208:			; <UNDEFINED> instruction: 0x4640213a
    720c:	stmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7210:	eorsle	r2, fp, r0, lsl #16
    7214:			; <UNDEFINED> instruction: 0xf1007843
    7218:	blcc	c09624 <__assert_fail@plt+0xc06fe4>
    721c:	bcs	273d8c <__assert_fail@plt+0x27174c>
    7220:			; <UNDEFINED> instruction: 0xf04fd834
    7224:	and	r0, r4, sl, lsl #28
    7228:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    722c:	svccc	0x0080f5b3
    7230:			; <UNDEFINED> instruction: 0xf819d22c
    7234:			; <UNDEFINED> instruction: 0xf1a11f01
    7238:	blx	17c7b00 <__assert_fail@plt+0x17c54c0>
    723c:			; <UNDEFINED> instruction: 0xf1bcfc82
    7240:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
    7244:	svclt	0x00183900
    7248:	blcs	f654 <__assert_fail@plt+0xd014>
    724c:	tstcs	r1, r8, lsl #30
    7250:	blt	16f59dc <__assert_fail@plt+0x16f339c>
    7254:	andscc	pc, r2, sp, lsr #17
    7258:			; <UNDEFINED> instruction: 0xf04fab05
    725c:			; <UNDEFINED> instruction: 0xf10d0c02
    7260:	usatmi	r0, #1, r0, lsl #20
    7264:			; <UNDEFINED> instruction: 0xf04f461a
    7268:	andvc	r0, r1, r0, lsl fp
    726c:	stmib	sp, {r0, r2, r8, ip, pc}^
    7270:			; <UNDEFINED> instruction: 0xf8ad1106
    7274:			; <UNDEFINED> instruction: 0x4641c010
    7278:			; <UNDEFINED> instruction: 0xf7fa4648
    727c:	stmdacs	r1, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    7280:			; <UNDEFINED> instruction: 0xf0004640
    7284:			; <UNDEFINED> instruction: 0xf7fa80ef
    7288:			; <UNDEFINED> instruction: 0xe005eeba
    728c:			; <UNDEFINED> instruction: 0xf7fb2016
    7290:			; <UNDEFINED> instruction: 0x4640e914
    7294:	mrc	7, 5, APSR_nzcv, cr2, cr10, {7}
    7298:	mvnscc	pc, #79	; 0x4f
    729c:	blmi	fe09f330 <__assert_fail@plt+0xfe09ccf0>
    72a0:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    72a4:	bcs	22f18 <__assert_fail@plt+0x208d8>
    72a8:	adcshi	pc, r8, r0, asr #32
    72ac:			; <UNDEFINED> instruction: 0xf8d4b393
    72b0:			; <UNDEFINED> instruction: 0xf1b88000
    72b4:	strdle	r3, [r8, pc]
    72b8:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    72bc:	andhi	pc, r0, r3, asr #17
    72c0:			; <UNDEFINED> instruction: 0xf7fae6e5
    72c4:	stmdavs	r2!, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    72c8:	strmi	r9, [r7], -r3, lsl #4
    72cc:			; <UNDEFINED> instruction: 0xf7fa6828
    72d0:	ldmdbmi	r7!, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    72d4:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    72d8:	ldrtmi	r4, [r8], -r3, lsl #12
    72dc:	ldmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72e0:			; <UNDEFINED> instruction: 0x4640e6fa
    72e4:	svc	0x00f0f7fa
    72e8:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
    72ec:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    72f0:	rsbcs	r4, fp, #68157440	; 0x4100000
    72f4:			; <UNDEFINED> instruction: 0x81bcf8df
    72f8:			; <UNDEFINED> instruction: 0xf10d4618
    72fc:			; <UNDEFINED> instruction: 0xf7fb0a3c
    7300:	movwcs	lr, #2122	; 0x84a
    7304:	adccc	pc, r9, sp, lsl #17
    7308:	svc	0x00def7fa
    730c:			; <UNDEFINED> instruction: 0xf10044f8
    7310:	strb	r0, [r4, -r2, lsl #22]
    7314:			; <UNDEFINED> instruction: 0xf7fa2002
    7318:			; <UNDEFINED> instruction: 0xf7fbefa8
    731c:			; <UNDEFINED> instruction: 0xf7fbe96c
    7320:	stmdacs	r0, {r1, r6, r8, fp, sp, lr, pc}
    7324:	svcge	0x004bf43f
    7328:			; <UNDEFINED> instruction: 0xf7fa2002
    732c:			; <UNDEFINED> instruction: 0x4607ef9e
    7330:	svc	0x00fcf7fa
    7334:			; <UNDEFINED> instruction: 0xf7fa6800
    7338:	ldmdbmi	pc, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    733c:			; <UNDEFINED> instruction: 0x46024479
    7340:			; <UNDEFINED> instruction: 0xf7fb4638
    7344:	ldr	lr, [sl, -r4, lsl #18]!
    7348:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
    734c:	svcvs	0x001b447b
    7350:	rsble	r4, r9, r3, lsl r3
    7354:			; <UNDEFINED> instruction: 0xf7fb6820
    7358:	blmi	16818b0 <__assert_fail@plt+0x167f270>
    735c:	rscscc	pc, pc, #79	; 0x4f
    7360:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    7364:	blcs	22fd8 <__assert_fail@plt+0x20998>
    7368:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
    736c:	movwcs	fp, #6411	; 0x190b
    7370:	bmi	151f504 <__assert_fail@plt+0x151cec4>
    7374:	mvnscc	pc, pc, asr #32
    7378:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
    737c:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
    7380:	andsvs	r6, r9, r2, lsl pc
    7384:			; <UNDEFINED> instruction: 0xf47f2a00
    7388:	ldrt	sl, [r2], r7, lsr #29
    738c:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
    7390:	mrc	7, 6, APSR_nzcv, cr12, cr10, {7}
    7394:			; <UNDEFINED> instruction: 0x4640215d
    7398:	svc	0x00a2f7fa
    739c:			; <UNDEFINED> instruction: 0xf43f2800
    73a0:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    73a4:			; <UNDEFINED> instruction: 0xf47f2b3a
    73a8:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    73ac:	stmdbeq	r2, {r8, ip, sp, lr, pc}
    73b0:	sbcslt	r3, sl, #48, 22	; 0xc000
    73b4:			; <UNDEFINED> instruction: 0xf63f2a09
    73b8:			; <UNDEFINED> instruction: 0xf04faf69
    73bc:	and	r0, r5, sl, lsl #28
    73c0:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    73c4:	svccc	0x0080f5b3
    73c8:	svcge	0x0060f4bf
    73cc:	svcne	0x0001f819
    73d0:	eorseq	pc, r0, #1073741864	; 0x40000028
    73d4:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
    73d8:	svceq	0x0009f1bc
    73dc:	blx	fecfdba4 <__assert_fail@plt+0xfecfb564>
    73e0:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
    73e4:	svclt	0x000c2900
    73e8:	tstcs	r1, r1, lsl r6
    73ec:			; <UNDEFINED> instruction: 0xf47f2900
    73f0:			; <UNDEFINED> instruction: 0xf04faf4d
    73f4:	blt	16ca424 <__assert_fail@plt+0x16c7de4>
    73f8:	beq	843834 <__assert_fail@plt+0x8411f4>
    73fc:	strbtmi	sl, [r1], sl, lsl #20
    7400:	bleq	743544 <__assert_fail@plt+0x740f04>
    7404:			; <UNDEFINED> instruction: 0xf8ad7001
    7408:	tstls	r9, r2, lsr #32
    740c:	smlabtne	sl, sp, r9, lr
    7410:	smlabtne	ip, sp, r9, lr
    7414:			; <UNDEFINED> instruction: 0xf8ad910e
    7418:	str	ip, [ip, -r0, lsr #32]!
    741c:	adcle	r2, r8, r0, lsl #22
    7420:	ldrdhi	pc, [r0], -r4
    7424:	mrcle	6, 7, lr, cr15, cr5, {6}
    7428:			; <UNDEFINED> instruction: 0xf7fa2002
    742c:			; <UNDEFINED> instruction: 0xf7fbef1e
    7430:			; <UNDEFINED> instruction: 0xf7fbe8e2
    7434:	stmdacs	r0, {r3, r4, r5, r7, fp, sp, lr, pc}
    7438:	andcs	sp, r2, ip, lsl #1
    743c:	svc	0x0014f7fa
    7440:			; <UNDEFINED> instruction: 0xf7fa4681
    7444:	stmdavs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    7448:	mrc	7, 6, APSR_nzcv, cr8, cr10, {7}
    744c:			; <UNDEFINED> instruction: 0x4643491f
    7450:			; <UNDEFINED> instruction: 0x46024479
    7454:	andls	r4, r0, #72, 12	; 0x4800000
    7458:			; <UNDEFINED> instruction: 0xf7fb463a
    745c:			; <UNDEFINED> instruction: 0xe779e878
    7460:	ldcl	7, cr15, [r4, #1000]!	; 0x3e8
    7464:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7468:			; <UNDEFINED> instruction: 0xf7fa44f8
    746c:	ldr	lr, [r6], r8, asr #27
    7470:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    7474:			; <UNDEFINED> instruction: 0xe7766f1b
    7478:	andeq	r9, r1, r6, ror #25
    747c:	muleq	r0, ip, r2
    7480:	andeq	sl, r1, r2, lsr #2
    7484:	andeq	sl, r1, ip, lsl #2
    7488:	andeq	r7, r0, r6, asr #27
    748c:	muleq	r1, r6, r0
    7490:	andeq	r9, r1, lr, lsr #24
    7494:	andeq	r7, r0, r8, asr ip
    7498:	andeq	r7, r0, sl, asr #24
    749c:	andeq	sl, r1, sl, asr #32
    74a0:			; <UNDEFINED> instruction: 0x00007cba
    74a4:	andeq	r9, r1, ip, lsr #31
    74a8:	strdeq	r9, [r1], -sl
    74ac:	andeq	r9, r1, sl, asr #29
    74b0:	ldrdeq	r7, [r0], -sl
    74b4:	strdeq	r7, [r0], -r0
    74b8:	andeq	r7, r0, ip, lsl #22
    74bc:	andeq	r9, r1, r0, asr lr
    74c0:	andeq	r9, r1, sl, lsr lr
    74c4:	andeq	r9, r1, r2, lsr #28
    74c8:	andeq	r9, r1, r6, lsl #28
    74cc:	andeq	r7, r0, r4, lsr #20
    74d0:	muleq	r0, r4, r2
    74d4:	andeq	r9, r1, sl, lsr #26
    74d8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    74dc:	tstlt	r8, sl, asr pc
    74e0:	ldrbvs	r2, [r9, -r0, lsl #2]
    74e4:			; <UNDEFINED> instruction: 0x47704610
    74e8:	andeq	r9, r1, r2, asr #25
    74ec:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    74f0:	movwcc	r6, #8019	; 0x1f53
    74f4:			; <UNDEFINED> instruction: 0x47706753
    74f8:	andeq	r9, r1, lr, lsr #25
    74fc:			; <UNDEFINED> instruction: 0xf04fb118
    7500:			; <UNDEFINED> instruction: 0xf7ff31ff
    7504:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    7508:	mvnscc	pc, pc, asr #32
    750c:			; <UNDEFINED> instruction: 0xf7ff4478
    7510:	svclt	0x0000b9f5
    7514:	andeq	r6, r0, r0, lsr #30
    7518:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    751c:			; <UNDEFINED> instruction: 0x477066d8
    7520:	andeq	r9, r1, r2, lsl #25
    7524:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    7528:			; <UNDEFINED> instruction: 0x47706698
    752c:	andeq	r9, r1, r6, ror ip
    7530:			; <UNDEFINED> instruction: 0x460cb538
    7534:	stfmid	f3, [sp, #-320]	; 0xfffffec0
    7538:	subcs	r4, pc, #1048576	; 0x100000
    753c:			; <UNDEFINED> instruction: 0xf105447d
    7540:			; <UNDEFINED> instruction: 0xf7fa0014
    7544:	movwcs	lr, #3880	; 0xf28
    7548:	rsbcc	pc, r3, r5, lsl #17
    754c:			; <UNDEFINED> instruction: 0xf0044b08
    7550:			; <UNDEFINED> instruction: 0xf0040001
    7554:			; <UNDEFINED> instruction: 0xf0040102
    7558:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
    755c:	strvc	pc, [r0], #1028	; 0x404
    7560:	andne	lr, r3, r3, asr #19
    7564:			; <UNDEFINED> instruction: 0x671c665a
    7568:	svclt	0x0000bd38
    756c:	andeq	r9, r1, r0, ror #24
    7570:	andeq	r9, r1, r2, asr #24
    7574:	blmi	433cdc <__assert_fail@plt+0x43169c>
    7578:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    757c:	blcc	10190 <__assert_fail@plt+0xdb50>
    7580:	movwcs	fp, #7960	; 0x1f18
    7584:	tstlt	r2, r3
    7588:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    758c:	blmi	2df5a0 <__assert_fail@plt+0x2dcf60>
    7590:	mrcvs	4, 2, r4, cr11, cr11, {3}
    7594:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    7598:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    759c:	blmi	21f5b0 <__assert_fail@plt+0x21cf70>
    75a0:	svcvs	0x001b447b
    75a4:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    75a8:	orrvc	pc, r0, #1124073472	; 0x43000000
    75ac:	stmdami	r5, {r0, r1, sp, lr}
    75b0:	andscc	r4, r4, r8, ror r4
    75b4:	svclt	0x00004770
    75b8:	andeq	r9, r1, r4, lsr #24
    75bc:	andeq	r9, r1, ip, lsl #24
    75c0:	strdeq	r9, [r1], -ip
    75c4:	andeq	r9, r1, ip, ror #23
    75c8:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
    75cc:			; <UNDEFINED> instruction: 0x4604447b
    75d0:	cmplt	r0, r8, lsl r8
    75d4:	stmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    75d8:	svclt	0x00181c43
    75dc:	adcmi	r2, r0, #67108864	; 0x4000000
    75e0:	movwcs	fp, #3864	; 0xf18
    75e4:	blmi	1f5b18 <__assert_fail@plt+0x1f34d8>
    75e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    75ec:	svclt	0x00181c58
    75f0:	adcmi	r2, r3, #1
    75f4:	andcs	fp, r0, r8, lsl pc
    75f8:	andcs	fp, r1, r0, lsl sp
    75fc:	svclt	0x0000bd10
    7600:	ldrdeq	r9, [r1], -r0
    7604:	muleq	r1, ip, fp
    7608:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    760c:	tstlt	r8, r8, lsl r8
    7610:	svclt	0x00eef7fa
    7614:	rscscc	pc, pc, pc, asr #32
    7618:	svclt	0x00004770
    761c:	muleq	r1, r2, fp
    7620:	cfstr32mi	mvfx11, [ip], {16}
    7624:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    7628:	ldfltd	f3, [r0, #-0]
    762c:			; <UNDEFINED> instruction: 0xf04f480a
    7630:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    7634:			; <UNDEFINED> instruction: 0xf962f7ff
    7638:	stmdacs	r0, {r5, fp, sp, lr}
    763c:	blmi	1fbe18 <__assert_fail@plt+0x1f97d8>
    7640:	eorvc	pc, r8, #1325400064	; 0x4f000000
    7644:	stmdami	r7, {r1, r2, r8, fp, lr}
    7648:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    764c:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
    7650:	svc	0x00f6f7fa
    7654:	andeq	r9, r1, r8, ror fp
    7658:	strdeq	r6, [r0], -sl
    765c:	andeq	r7, r0, ip, lsr #18
    7660:			; <UNDEFINED> instruction: 0x000077ba
    7664:	andeq	r7, r0, lr, asr #15
    7668:	movwcs	fp, #1038	; 0x40e
    766c:	addlt	fp, r4, r0, lsr r5
    7670:	ldrd	pc, [r8], #-143	; 0xffffff71
    7674:			; <UNDEFINED> instruction: 0xf8dfac07
    7678:	ldrmi	ip, [sl], -r8, asr #32
    767c:			; <UNDEFINED> instruction: 0xf85444fe
    7680:	ldrmi	r5, [r9], -r4, lsl #22
    7684:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7688:	ldrdgt	pc, [r0], -ip
    768c:	andgt	pc, ip, sp, asr #17
    7690:	stceq	0, cr15, [r0], {79}	; 0x4f
    7694:	strpl	lr, [r0], #-2509	; 0xfffff633
    7698:			; <UNDEFINED> instruction: 0xf7ff9402
    769c:	bmi	2862b0 <__assert_fail@plt+0x283c70>
    76a0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    76a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    76a8:	subsmi	r9, sl, r3, lsl #22
    76ac:	andlt	sp, r4, r4, lsl #2
    76b0:	ldrhtmi	lr, [r0], -sp
    76b4:	ldrbmi	fp, [r0, -r3]!
    76b8:	stcl	7, cr15, [r8], {250}	; 0xfa
    76bc:	andeq	r9, r1, r8, lsr #13
    76c0:	muleq	r0, ip, r2
    76c4:	andeq	r9, r1, r2, lsl #13
    76c8:	addlt	fp, r3, r0, lsl #10
    76cc:	stmib	sp, {r8, r9, sp}^
    76d0:	ldrmi	r1, [sl], -r0, lsl #4
    76d4:			; <UNDEFINED> instruction: 0xf7ff4619
    76d8:	andlt	pc, r3, r5, ror #21
    76dc:	blx	14585a <__assert_fail@plt+0x14321a>
    76e0:	addlt	fp, r3, r0, lsr r5
    76e4:			; <UNDEFINED> instruction: 0x460c4615
    76e8:	movwls	r2, #4608	; 0x1200
    76ec:			; <UNDEFINED> instruction: 0x46234611
    76f0:			; <UNDEFINED> instruction: 0xf7ff9500
    76f4:	ldrdlt	pc, [r3], -r7
    76f8:	svclt	0x0000bd30
    76fc:	svclt	0x0000e466
    7700:	movwcs	fp, #1039	; 0x40f
    7704:	addlt	fp, r5, r0, lsr r5
    7708:	ldrd	pc, [ip], #-143	; 0xffffff71
    770c:			; <UNDEFINED> instruction: 0xf8dfac08
    7710:	ldrmi	ip, [sl], -ip, asr #32
    7714:			; <UNDEFINED> instruction: 0xf85444fe
    7718:	ldrmi	r5, [r9], -r4, lsl #22
    771c:			; <UNDEFINED> instruction: 0xf85e2002
    7720:			; <UNDEFINED> instruction: 0xf8dcc00c
    7724:			; <UNDEFINED> instruction: 0xf8cdc000
    7728:			; <UNDEFINED> instruction: 0xf04fc00c
    772c:	stmib	sp, {sl, fp}^
    7730:	strls	r5, [r2], #-1024	; 0xfffffc00
    7734:	blx	fedc5738 <__assert_fail@plt+0xfedc30f8>
    7738:	blmi	219f64 <__assert_fail@plt+0x217924>
    773c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7740:	blls	e17b0 <__assert_fail@plt+0xdf170>
    7744:	qaddle	r4, sl, r4
    7748:	pop	{r0, r2, ip, sp, pc}
    774c:	andlt	r4, r4, r0, lsr r0
    7750:			; <UNDEFINED> instruction: 0xf7fa4770
    7754:	svclt	0x0000ec7c
    7758:	andeq	r9, r1, r0, lsl r6
    775c:	muleq	r0, ip, r2
    7760:	andeq	r9, r1, r8, ror #11
    7764:	movwcs	fp, #1039	; 0x40f
    7768:	addlt	fp, r5, r0, lsr r5
    776c:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7770:			; <UNDEFINED> instruction: 0xf8dfac08
    7774:			; <UNDEFINED> instruction: 0x461ac05c
    7778:			; <UNDEFINED> instruction: 0xf85444fe
    777c:	ldrmi	r5, [r9], -r4, lsl #22
    7780:			; <UNDEFINED> instruction: 0xf85e2004
    7784:			; <UNDEFINED> instruction: 0xf8dcc00c
    7788:			; <UNDEFINED> instruction: 0xf8cdc000
    778c:			; <UNDEFINED> instruction: 0xf04fc00c
    7790:	stmib	sp, {sl, fp}^
    7794:	strls	r5, [r2], #-1024	; 0xfffffc00
    7798:	blx	fe14579c <__assert_fail@plt+0xfe14315c>
    779c:	vpmax.s8	d20, d7, d13
    77a0:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
    77a4:	addmi	r6, fp, #332	; 0x14c
    77a8:	movwcc	fp, #8156	; 0x1fdc
    77ac:	bmi	2a1500 <__assert_fail@plt+0x29eec0>
    77b0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    77b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    77b8:	subsmi	r9, sl, r3, lsl #22
    77bc:	andlt	sp, r5, r4, lsl #2
    77c0:	ldrhtmi	lr, [r0], -sp
    77c4:	ldrbmi	fp, [r0, -r4]!
    77c8:	mcrr	7, 15, pc, r0, cr10	; <UNPREDICTABLE>
    77cc:	andeq	r9, r1, ip, lsr #11
    77d0:	muleq	r0, ip, r2
    77d4:	strdeq	r9, [r1], -sl
    77d8:	andeq	r9, r1, r2, ror r5
    77dc:	movwcs	fp, #1039	; 0x40f
    77e0:	addlt	fp, r5, r0, lsl #10
    77e4:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    77e8:			; <UNDEFINED> instruction: 0xf8dfac06
    77ec:			; <UNDEFINED> instruction: 0x461ac030
    77f0:			; <UNDEFINED> instruction: 0xf85444fe
    77f4:	ldrmi	r5, [r9], -r4, lsl #22
    77f8:			; <UNDEFINED> instruction: 0xf85e2005
    77fc:			; <UNDEFINED> instruction: 0xf8dcc00c
    7800:			; <UNDEFINED> instruction: 0xf8cdc000
    7804:			; <UNDEFINED> instruction: 0xf04fc00c
    7808:	stmib	sp, {sl, fp}^
    780c:	strls	r5, [r2], #-1024	; 0xfffffc00
    7810:	blx	1245814 <__assert_fail@plt+0x12431d4>
    7814:	mcr	7, 7, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    7818:	andeq	r9, r1, r4, lsr r5
    781c:	muleq	r0, ip, r2
    7820:			; <UNDEFINED> instruction: 0x4604b510
    7824:	cdp2	0, 12, cr15, cr0, cr0, {0}
    7828:	strtmi	fp, [r1], -r8, lsr #2
    782c:	ldmfd	sp!, {sp}
    7830:			; <UNDEFINED> instruction: 0xf7ff4010
    7834:			; <UNDEFINED> instruction: 0xf7fab863
    7838:	stmdavs	r0, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    783c:	ldcl	7, cr15, [lr], {250}	; 0xfa
    7840:	stmdami	r2, {r0, r9, sl, lr}
    7844:			; <UNDEFINED> instruction: 0xf7ff4478
    7848:	svclt	0x0000ffc9
    784c:	muleq	r0, r8, r6
    7850:	movwcs	fp, #1039	; 0x40f
    7854:	addlt	fp, r5, r0, lsl #10
    7858:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    785c:			; <UNDEFINED> instruction: 0xf8dfac06
    7860:			; <UNDEFINED> instruction: 0x461ac030
    7864:			; <UNDEFINED> instruction: 0xf85444fe
    7868:	ldrmi	r5, [r9], -r4, lsl #22
    786c:			; <UNDEFINED> instruction: 0xf85e2006
    7870:			; <UNDEFINED> instruction: 0xf8dcc00c
    7874:			; <UNDEFINED> instruction: 0xf8cdc000
    7878:			; <UNDEFINED> instruction: 0xf04fc00c
    787c:	stmib	sp, {sl, fp}^
    7880:	strls	r5, [r2], #-1024	; 0xfffffc00
    7884:	blx	3c5888 <__assert_fail@plt+0x3c3248>
    7888:	mcr	7, 5, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    788c:	andeq	r9, r1, r0, asr #9
    7890:	muleq	r0, ip, r2
    7894:	movwcs	fp, #1039	; 0x40f
    7898:	addlt	fp, r5, r0, lsr r5
    789c:	ldrd	pc, [ip], #-143	; 0xffffff71
    78a0:			; <UNDEFINED> instruction: 0xf8dfac08
    78a4:	ldrmi	ip, [sl], -ip, asr #32
    78a8:			; <UNDEFINED> instruction: 0xf85444fe
    78ac:	ldrmi	r5, [r9], -r4, lsl #22
    78b0:			; <UNDEFINED> instruction: 0xf85e2007
    78b4:			; <UNDEFINED> instruction: 0xf8dcc00c
    78b8:			; <UNDEFINED> instruction: 0xf8cdc000
    78bc:			; <UNDEFINED> instruction: 0xf04fc00c
    78c0:	stmib	sp, {sl, fp}^
    78c4:	strls	r5, [r2], #-1024	; 0xfffffc00
    78c8:			; <UNDEFINED> instruction: 0xf9ecf7ff
    78cc:	blmi	21a0f8 <__assert_fail@plt+0x217ab8>
    78d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    78d4:	blls	e1944 <__assert_fail@plt+0xdf304>
    78d8:	qaddle	r4, sl, r4
    78dc:	pop	{r0, r2, ip, sp, pc}
    78e0:	andlt	r4, r4, r0, lsr r0
    78e4:			; <UNDEFINED> instruction: 0xf7fa4770
    78e8:	svclt	0x0000ebb2
    78ec:	andeq	r9, r1, ip, ror r4
    78f0:	muleq	r0, ip, r2
    78f4:	andeq	r9, r1, r4, asr r4
    78f8:	movwcs	fp, #1038	; 0x40e
    78fc:	addlt	fp, r4, r0, lsr r5
    7900:	ldrd	pc, [ip], #-143	; 0xffffff71
    7904:			; <UNDEFINED> instruction: 0xf8dfac07
    7908:	strmi	ip, [r2], -ip, asr #32
    790c:			; <UNDEFINED> instruction: 0xf85444fe
    7910:	ldrmi	r5, [r9], -r4, lsl #22
    7914:			; <UNDEFINED> instruction: 0xf85e2007
    7918:			; <UNDEFINED> instruction: 0xf8dcc00c
    791c:			; <UNDEFINED> instruction: 0xf8cdc000
    7920:			; <UNDEFINED> instruction: 0xf04fc00c
    7924:	stmib	sp, {sl, fp}^
    7928:	strls	r5, [r2], #-1024	; 0xfffffc00
    792c:			; <UNDEFINED> instruction: 0xf9baf7ff
    7930:	blmi	21a15c <__assert_fail@plt+0x217b1c>
    7934:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7938:	blls	e19a8 <__assert_fail@plt+0xdf368>
    793c:	qaddle	r4, sl, r4
    7940:	pop	{r2, ip, sp, pc}
    7944:	andlt	r4, r3, r0, lsr r0
    7948:			; <UNDEFINED> instruction: 0xf7fa4770
    794c:	svclt	0x0000eb80
    7950:	andeq	r9, r1, r8, lsl r4
    7954:	muleq	r0, ip, r2
    7958:	strdeq	r9, [r1], -r0
    795c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7960:	ldrbtmi	fp, [ip], #1039	; 0x40f
    7964:	addlt	fp, r5, r0, lsr r5
    7968:	stcge	8, cr4, [r8], {18}
    796c:			; <UNDEFINED> instruction: 0xf8542300
    7970:	ldrmi	r5, [sl], -r4, lsl #22
    7974:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    7978:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
    797c:			; <UNDEFINED> instruction: 0xf04f9003
    7980:	bne	ffa07988 <__assert_fail@plt+0xffa05348>
    7984:	strpl	lr, [r0], #-2509	; 0xfffff633
    7988:	andcs	fp, r1, r8, lsl pc
    798c:			; <UNDEFINED> instruction: 0xf7ff9402
    7990:	bmi	285fbc <__assert_fail@plt+0x28397c>
    7994:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7998:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    799c:	subsmi	r9, sl, r3, lsl #22
    79a0:	andlt	sp, r5, r4, lsl #2
    79a4:	ldrhtmi	lr, [r0], -sp
    79a8:	ldrbmi	fp, [r0, -r4]!
    79ac:	bl	13c599c <__assert_fail@plt+0x13c335c>
    79b0:	andeq	r9, r1, r2, asr #7
    79b4:	muleq	r0, ip, r2
    79b8:	andeq	r9, r1, lr, lsl #7
    79bc:	andcs	r2, r1, r0, lsl #2
    79c0:	bllt	1459c4 <__assert_fail@plt+0x143384>
    79c4:			; <UNDEFINED> instruction: 0x460cb5f8
    79c8:			; <UNDEFINED> instruction: 0x46054616
    79cc:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
    79d0:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    79d4:	pop	{r0, r3, r4, fp, lr}
    79d8:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
    79dc:	svclt	0x00bef7ff
    79e0:			; <UNDEFINED> instruction: 0xf8144817
    79e4:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    79e8:			; <UNDEFINED> instruction: 0xffb8f7ff
    79ec:			; <UNDEFINED> instruction: 0xf1a62e01
    79f0:	rscle	r0, pc, r2, lsl #6
    79f4:	mrrcne	15, 1, r4, lr, cr3
    79f8:	ldrbtmi	r4, [pc], #-1062	; 7a00 <__assert_fail@plt+0x53c0>
    79fc:	blne	85a54 <__assert_fail@plt+0x83414>
    7a00:			; <UNDEFINED> instruction: 0xf7ff4638
    7a04:	adcsmi	pc, r4, #684	; 0x2ac
    7a08:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
    7a0c:	ldfltp	f5, [r8, #904]!	; 0x388
    7a10:	stmdami	sp, {r0, r9, sl, lr}
    7a14:			; <UNDEFINED> instruction: 0xf7ff4478
    7a18:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
    7a1c:			; <UNDEFINED> instruction: 0xe7dfd0da
    7a20:	rscsle	r2, r4, r0, lsl #20
    7a24:			; <UNDEFINED> instruction: 0xf8144809
    7a28:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    7a2c:			; <UNDEFINED> instruction: 0xff96f7ff
    7a30:			; <UNDEFINED> instruction: 0xf1a62e01
    7a34:	bicsle	r0, sp, r2, lsl #6
    7a38:	svclt	0x0000bdf8
    7a3c:	andeq	r8, r0, r6, ror #3
    7a40:	andeq	r7, r0, lr, lsl r5
    7a44:	andeq	r7, r0, r2, lsl #10
    7a48:	andeq	r7, r0, r4, ror #9
    7a4c:	ldrdeq	r7, [r0], -sl
    7a50:	stmdami	r2, {r0, r9, sl, lr}
    7a54:			; <UNDEFINED> instruction: 0xf7ff4478
    7a58:	svclt	0x0000bf1d
    7a5c:			; <UNDEFINED> instruction: 0x000074b8
    7a60:	strmi	fp, [fp], -r0, lsl #10
    7a64:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
    7a68:			; <UNDEFINED> instruction: 0x46024614
    7a6c:	andcs	r4, r6, r9, ror r4
    7a70:			; <UNDEFINED> instruction: 0xf7ff9400
    7a74:			; <UNDEFINED> instruction: 0xf7fafdf9
    7a78:	svclt	0x0000edb0
    7a7c:	andeq	r7, r0, r0, asr #9
    7a80:	addlt	fp, r3, r0, lsl #10
    7a84:	andne	lr, r0, #3358720	; 0x334000
    7a88:	stmdbmi	r3, {r1, r9, sl, lr}
    7a8c:	ldrbtmi	r2, [r9], #-6
    7a90:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    7a94:	stc	7, cr15, [r0, #1000]!	; 0x3e8
    7a98:			; <UNDEFINED> instruction: 0x000074be
    7a9c:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    7aa0:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    7aa4:	strtmi	fp, [r3], -ip, asr #2
    7aa8:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
    7aac:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    7ab0:	b	1845aa0 <__assert_fail@plt+0x1843460>
    7ab4:	stccs	0, cr6, [r0], {44}	; 0x2c
    7ab8:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    7abc:	andeq	r9, r1, r4, ror r7
    7ac0:	bcs	4f3d0 <__assert_fail@plt+0x4cd90>
    7ac4:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
    7ac8:	cmplt	r1, ip, lsl #12
    7acc:	svclt	0x00182801
    7ad0:			; <UNDEFINED> instruction: 0xf7fa2002
    7ad4:	strmi	lr, [r1], -sl, asr #23
    7ad8:	pop	{r5, r9, sl, lr}
    7adc:			; <UNDEFINED> instruction: 0xf7fa4010
    7ae0:	stmdacs	r1, {r0, r1, r2, r4, r7, sl, fp, ip, sp, pc}
    7ae4:	andcs	fp, r2, r8, lsl pc
    7ae8:	bl	fefc5ad8 <__assert_fail@plt+0xfefc3498>
    7aec:			; <UNDEFINED> instruction: 0x4010e8bd
    7af0:	blt	ff2c5ae0 <__assert_fail@plt+0xff2c34a0>
    7af4:	rscscc	pc, pc, pc, asr #32
    7af8:	svclt	0x00004770
    7afc:			; <UNDEFINED> instruction: 0x4604b538
    7b00:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    7b04:	teqlt	sp, sp, lsl r8
    7b08:	and	r4, r1, fp, lsr #12
    7b0c:	tstlt	fp, fp, lsl r8
    7b10:	adcmi	r6, r2, #5898240	; 0x5a0000
    7b14:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
    7b18:			; <UNDEFINED> instruction: 0xf7fa2008
    7b1c:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    7b20:	blmi	13bf0c <__assert_fail@plt+0x1398cc>
    7b24:	strpl	lr, [r0], #-2496	; 0xfffff640
    7b28:	andsvs	r4, r8, fp, ror r4
    7b2c:	svclt	0x0000bd38
    7b30:	andeq	r9, r1, r2, lsl r7
    7b34:	andeq	r9, r1, ip, ror #13
    7b38:	svclt	0x00004770
    7b3c:			; <UNDEFINED> instruction: 0x46024b1e
    7b40:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    7b44:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
    7b48:	subsvs	r4, sl, lr, ror r4
    7b4c:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
    7b50:	blx	643b70 <__assert_fail@plt+0x641530>
    7b54:			; <UNDEFINED> instruction: 0xf0052000
    7b58:			; <UNDEFINED> instruction: 0x4630f8d7
    7b5c:			; <UNDEFINED> instruction: 0xf7fa447d
    7b60:	biclt	lr, r0, sl, ror #21
    7b64:	stcl	7, cr15, [r6], {250}	; 0xfa
    7b68:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    7b6c:	b	1d45b5c <__assert_fail@plt+0x1d4351c>
    7b70:			; <UNDEFINED> instruction: 0xf7fa2000
    7b74:	andcs	lr, r1, sl, ror fp
    7b78:	bl	1dc5b68 <__assert_fail@plt+0x1dc3528>
    7b7c:			; <UNDEFINED> instruction: 0xf7fa2002
    7b80:	ldmdami	r2, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    7b84:			; <UNDEFINED> instruction: 0xf7fd4478
    7b88:	blmi	486bec <__assert_fail@plt+0x4845ac>
    7b8c:	pop	{r3, r5, r6, r7, fp, ip, lr}
    7b90:			; <UNDEFINED> instruction: 0xf7ff4070
    7b94:	stmdbmi	pc, {r0, r6, r7, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7b98:	strmi	r2, [r4], -r5, lsl #4
    7b9c:			; <UNDEFINED> instruction: 0xf7fa4479
    7ba0:			; <UNDEFINED> instruction: 0x4605ea50
    7ba4:			; <UNDEFINED> instruction: 0xf7fa4620
    7ba8:	stmdbmi	fp, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    7bac:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    7bb0:	strtmi	r4, [r8], -r3, lsl #12
    7bb4:	mrc2	7, 0, pc, cr2, cr15, {7}
    7bb8:	ldrdeq	r9, [r1], -r2
    7bbc:	andeq	r7, r0, r4, asr #8
    7bc0:			; <UNDEFINED> instruction: 0xffffff4d
    7bc4:	andeq	r9, r1, r8, asr #3
    7bc8:			; <UNDEFINED> instruction: 0x000002b8
    7bcc:			; <UNDEFINED> instruction: 0xffffff39
    7bd0:	ldrdeq	r0, [r0], -r4
    7bd4:	strdeq	r7, [r0], -r8
    7bd8:	andeq	r7, r0, sl, lsl #8
    7bdc:	orrslt	r7, fp, #4390912	; 0x430000
    7be0:	blcs	1ca5df0 <__assert_fail@plt+0x1ca37b0>
    7be4:	movwcs	fp, #3860	; 0xf14
    7be8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    7bec:	bcs	1df497c <__assert_fail@plt+0x1df233c>
    7bf0:	svclt	0x000878c2
    7bf4:	orreq	pc, r0, #67	; 0x43
    7bf8:	bcs	1e348c8 <__assert_fail@plt+0x1e32288>
    7bfc:	svclt	0x00087902
    7c00:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    7c04:	bcs	1cb4814 <__assert_fail@plt+0x1cb21d4>
    7c08:	svclt	0x00087942
    7c0c:	nopeq	{67}	; 0x43
    7c10:	bcs	1df4360 <__assert_fail@plt+0x1df1d20>
    7c14:	svclt	0x00087982
    7c18:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    7c1c:	bcs	1e342ac <__assert_fail@plt+0x1e31c6c>
    7c20:	svclt	0x000879c2
    7c24:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    7c28:	bcs	1cb41f8 <__assert_fail@plt+0x1cb1bb8>
    7c2c:	svclt	0x00087a02
    7c30:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    7c34:	bcs	1df4144 <__assert_fail@plt+0x1df1b04>
    7c38:	svclt	0x00087a42
    7c3c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7c40:	svclt	0x00082a78
    7c44:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    7c48:			; <UNDEFINED> instruction: 0x47704618
    7c4c:	svclt	0x00004770
    7c50:	andcs	r4, r4, r0, lsr #20
    7c54:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    7c58:	addlt	fp, r9, r0, lsr r5
    7c5c:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    7c60:	movwls	r6, #30747	; 0x781b
    7c64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7c68:			; <UNDEFINED> instruction: 0xf7fa9101
    7c6c:	stmdbls	r1, {r3, r9, fp, sp, lr, pc}
    7c70:	andcs	fp, r0, #24, 2
    7c74:	stmib	sp, {r8, r9, sp}^
    7c78:	andcs	r2, r4, r4, lsl #6
    7c7c:	movwcs	r2, #512	; 0x200
    7c80:	movwcs	lr, #10701	; 0x29cd
    7c84:	stmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c88:			; <UNDEFINED> instruction: 0xf7fab148
    7c8c:	stmdavs	r3, {r4, r6, r8, r9, fp, sp, lr, pc}
    7c90:	blcc	5994a8 <__assert_fail@plt+0x596e68>
    7c94:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
    7c98:	andcs	fp, r1, r8, lsl #30
    7c9c:	bmi	3fc0d0 <__assert_fail@plt+0x3f9a90>
    7ca0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    7ca4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ca8:	subsmi	r9, sl, r7, lsl #22
    7cac:	andlt	sp, r9, r1, lsl #2
    7cb0:			; <UNDEFINED> instruction: 0xf7fabd30
    7cb4:	stmdbmi	sl, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7cb8:	andcs	r2, r0, r5, lsl #4
    7cbc:			; <UNDEFINED> instruction: 0xf7fa4479
    7cc0:	strmi	lr, [r5], -r0, asr #19
    7cc4:			; <UNDEFINED> instruction: 0xf7fa6820
    7cc8:			; <UNDEFINED> instruction: 0x4601ea9a
    7ccc:			; <UNDEFINED> instruction: 0xf7ff4628
    7cd0:	svclt	0x0000fd85
    7cd4:	andeq	r9, r1, lr, asr #1
    7cd8:	muleq	r0, ip, r2
    7cdc:	andeq	r9, r1, r2, lsl #1
    7ce0:	andeq	r7, r0, r8, lsl #6
    7ce4:	andcs	r4, r4, r2, lsl sl
    7ce8:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    7cec:	addlt	fp, r9, r0, lsl #10
    7cf0:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    7cf4:	movwls	r6, #30747	; 0x781b
    7cf8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7cfc:			; <UNDEFINED> instruction: 0xf7fa9101
    7d00:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    7d04:	movwcs	lr, #18909	; 0x49dd
    7d08:	stmdbls	r1, {r2, sp}
    7d0c:	movwcs	lr, #10701	; 0x29cd
    7d10:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d14:	blmi	1da53c <__assert_fail@plt+0x1d7efc>
    7d18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7d1c:	blls	1e1d8c <__assert_fail@plt+0x1df74c>
    7d20:	qaddle	r4, sl, r3
    7d24:	andlt	r2, r9, r1
    7d28:	blx	145ea6 <__assert_fail@plt+0x143866>
    7d2c:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d30:	andeq	r9, r1, sl, lsr r0
    7d34:	muleq	r0, ip, r2
    7d38:	andeq	r9, r1, ip
    7d3c:	andcs	r4, r1, #2048	; 0x800
    7d40:	andsvs	r4, sl, fp, ror r4
    7d44:	svclt	0x00004770
    7d48:	ldrdeq	r9, [r1], -ip
    7d4c:			; <UNDEFINED> instruction: 0x4604b538
    7d50:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
    7d54:			; <UNDEFINED> instruction: 0xb12b686b
    7d58:	andcs	r4, r8, #7168	; 0x1c00
    7d5c:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    7d60:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
    7d64:	stmdane	r8!, {r3, r8, sp}^
    7d68:	bl	ff645d58 <__assert_fail@plt+0xff643718>
    7d6c:	rsbvs	r2, fp, r1, lsl #6
    7d70:	svclt	0x0000e7f2
    7d74:	andeq	r9, r1, sl, asr #9
    7d78:			; <UNDEFINED> instruction: 0x000194be
    7d7c:	tstcs	r4, sp, lsl #20
    7d80:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    7d84:	addlt	fp, r3, r0, lsl #10
    7d88:			; <UNDEFINED> instruction: 0x466858d3
    7d8c:	movwls	r6, #6171	; 0x181b
    7d90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7d94:	bl	ff0c5d84 <__assert_fail@plt+0xff0c3744>
    7d98:	blmi	1da5c0 <__assert_fail@plt+0x1d7f80>
    7d9c:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
    7da0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7da4:	subsmi	r9, sl, r1, lsl #22
    7da8:	andlt	sp, r3, r2, lsl #2
    7dac:	blx	145f2a <__assert_fail@plt+0x1438ea>
    7db0:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7db4:	andeq	r8, r1, r2, lsr #31
    7db8:	muleq	r0, ip, r2
    7dbc:	andeq	r8, r1, r8, lsl #31
    7dc0:	stmdblt	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7dc4:	blmi	79a640 <__assert_fail@plt+0x798000>
    7dc8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    7dcc:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    7dd0:	movwls	r6, #22555	; 0x581b
    7dd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7dd8:			; <UNDEFINED> instruction: 0xf64db320
    7ddc:	vsubl.s8	q11, d20, d3
    7de0:	vqsub.s8	d19, d4, d11
    7de4:	vmlsl.s<illegal width 8>	q9, d0, d0[0]
    7de8:	blx	fe88962e <__assert_fail@plt+0xfe886fee>
    7dec:	vst1.8	{d19-d22}, [pc], r0
    7df0:	stfges	f7, [r3, #-488]	; 0xfffffe18
    7df4:	ldceq	12, cr10, [r3], {1}
    7df8:	blx	1aca06 <__assert_fail@plt+0x1aa3c6>
    7dfc:	blx	48a52 <__assert_fail@plt+0x46412>
    7e00:	movwls	pc, #8963	; 0x2303	; <UNPREDICTABLE>
    7e04:			; <UNDEFINED> instruction: 0xf7fae008
    7e08:	stmdavs	r3, {r1, r4, r7, r9, fp, sp, lr, pc}
    7e0c:	tstle	r9, r4, lsl #22
    7e10:	muleq	r3, r5, r8
    7e14:	andeq	lr, r3, r4, lsl #17
    7e18:	strtmi	r4, [r0], -r9, lsr #12
    7e1c:	ldm	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e20:	blle	ffc11e28 <__assert_fail@plt+0xffc0f7e8>
    7e24:	blmi	19a648 <__assert_fail@plt+0x198008>
    7e28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7e2c:	blls	161e9c <__assert_fail@plt+0x15f85c>
    7e30:	qaddle	r4, sl, r1
    7e34:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    7e38:	stmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e3c:	andeq	r8, r1, ip, asr pc
    7e40:	muleq	r0, ip, r2
    7e44:	strdeq	r8, [r1], -ip
    7e48:	svclt	0x00004770
    7e4c:	svclt	0x00004770
    7e50:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    7e54:	blcs	21ec8 <__assert_fail@plt+0x1f888>
    7e58:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    7e5c:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
    7e60:			; <UNDEFINED> instruction: 0xd12a2b2d
    7e64:	blcs	9a5f78 <__assert_fail@plt+0x9a3938>
    7e68:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
    7e6c:			; <UNDEFINED> instruction: 0xf1a33002
    7e70:	stmdbcs	r9, {r4, r5, r8}
    7e74:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
    7e78:			; <UNDEFINED> instruction: 0xf8144604
    7e7c:			; <UNDEFINED> instruction: 0xf1a33f01
    7e80:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
    7e84:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
    7e88:	ldfltd	f3, [r0], #-136	; 0xffffff78
    7e8c:	andcs	r4, sl, #26214400	; 0x1900000
    7e90:	stmdalt	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e94:	andcs	r4, sl, #17825792	; 0x1100000
    7e98:			; <UNDEFINED> instruction: 0xf7fabc30
    7e9c:			; <UNDEFINED> instruction: 0xf04fb829
    7ea0:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
    7ea4:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
    7ea8:			; <UNDEFINED> instruction: 0x4619b11a
    7eac:			; <UNDEFINED> instruction: 0xf7fa220a
    7eb0:			; <UNDEFINED> instruction: 0x4611b81f
    7eb4:			; <UNDEFINED> instruction: 0xf7fa220a
    7eb8:			; <UNDEFINED> instruction: 0xf04fb81b
    7ebc:			; <UNDEFINED> instruction: 0x477030ff
    7ec0:	andeq	r9, r1, sl, asr #7
    7ec4:	ldmlt	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ec8:	mvnsmi	lr, #737280	; 0xb4000
    7ecc:	strmi	r2, [r4], -r1, lsl #2
    7ed0:			; <UNDEFINED> instruction: 0xf7fa2000
    7ed4:			; <UNDEFINED> instruction: 0x4e4eeab2
    7ed8:	andcc	r4, r1, lr, ror r4
    7edc:	strcs	sp, [r0, -sl, rrx]
    7ee0:	strmi	r2, [r8], -r1, lsl #2
    7ee4:	b	fea45ed4 <__assert_fail@plt+0xfea43894>
    7ee8:	rsbsle	r3, r2, r1
    7eec:	tstcs	r1, r0, lsl #10
    7ef0:			; <UNDEFINED> instruction: 0xf7fa2002
    7ef4:	andcc	lr, r1, r2, lsr #21
    7ef8:	blmi	11bbf98 <__assert_fail@plt+0x11b9958>
    7efc:	svclt	0x00182d02
    7f00:			; <UNDEFINED> instruction: 0xf04f2f02
    7f04:	svclt	0x000c0900
    7f08:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7f0c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7f10:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    7f14:	svccs	0x0001b19e
    7f18:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
    7f1c:			; <UNDEFINED> instruction: 0xf1b9d035
    7f20:	eorsle	r0, ip, r1, lsl #30
    7f24:	svceq	0x0000f1b8
    7f28:	bmi	efbf60 <__assert_fail@plt+0xef9920>
    7f2c:	ldrtmi	r4, [r0], -r3, lsr #12
    7f30:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7f34:	b	1345f24 <__assert_fail@plt+0x13438e4>
    7f38:			; <UNDEFINED> instruction: 0xf7fa2003
    7f3c:			; <UNDEFINED> instruction: 0xf1b8e9a8
    7f40:	mvnsle	r0, r0, lsl #30
    7f44:	mvnshi	lr, #12386304	; 0xbd0000
    7f48:	ldmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f4c:	blcs	261f60 <__assert_fail@plt+0x25f920>
    7f50:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
    7f54:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7f58:	stmdb	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f5c:	suble	r2, r7, r2, lsl #16
    7f60:	mvnle	r2, r0, lsl #26
    7f64:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    7f68:	mcrcs	8, 0, r6, cr0, cr14, {0}
    7f6c:	svccs	0x0001d0e4
    7f70:	ssatmi	sp, #25, fp, asr #3
    7f74:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7f78:	strtmi	r4, [r3], -sl, lsr #20
    7f7c:	ldrtmi	r2, [r0], -r1, lsl #2
    7f80:			; <UNDEFINED> instruction: 0xf7fa447a
    7f84:	vstrcs	s28, [r1, #-152]	; 0xffffff68
    7f88:	bmi	9fc6b4 <__assert_fail@plt+0x9fa074>
    7f8c:	strtmi	r4, [r3], -r9, lsr #12
    7f90:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    7f94:	b	745f84 <__assert_fail@plt+0x743944>
    7f98:	svceq	0x0001f1b9
    7f9c:	bmi	8fc6ac <__assert_fail@plt+0x8fa06c>
    7fa0:	strtmi	r4, [r3], -r9, asr #12
    7fa4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    7fa8:	b	4c5f98 <__assert_fail@plt+0x4c3958>
    7fac:	svceq	0x0000f1b8
    7fb0:			; <UNDEFINED> instruction: 0xe7c7d1bb
    7fb4:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7fb8:	blcs	261fcc <__assert_fail@plt+0x25f98c>
    7fbc:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
    7fc0:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7fc4:	stmia	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7fc8:	svclt	0x000c2800
    7fcc:	strcs	r2, [r2, -r1, lsl #14]
    7fd0:			; <UNDEFINED> instruction: 0xf7fae786
    7fd4:	stmdavs	r3, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    7fd8:	orrle	r2, r7, r9, lsl #22
    7fdc:	tstcs	r1, r5, lsl r8
    7fe0:			; <UNDEFINED> instruction: 0xf7fa4478
    7fe4:	stmdacs	r1, {r5, r6, r7, fp, sp, lr, pc}
    7fe8:	svclt	0x00184605
    7fec:	ldrb	r2, [lr, -r2, lsl #10]!
    7ff0:	svclt	0x00182d02
    7ff4:	svclt	0x000c2f02
    7ff8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7ffc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8000:	orrsle	r2, ip, r0, lsl #26
    8004:			; <UNDEFINED> instruction: 0xf04f4b06
    8008:	ldmpl	r3!, {r0, r8, fp}^
    800c:	usada8	r1, lr, r8, r6
    8010:	andeq	r8, r1, ip, asr #28
    8014:	andeq	r0, r0, r0, lsr #5
    8018:	andeq	r7, r0, r6, lsr r1
    801c:	andeq	r7, r0, lr, lsl #1
    8020:			; <UNDEFINED> instruction: 0x000002b4
    8024:	andeq	r7, r0, r0, ror r0
    8028:	andeq	r7, r0, r6, lsl #1
    802c:	muleq	r0, sl, r0
    8030:	andeq	r7, r0, r2, lsr #32
    8034:	andeq	r7, r0, r4
    8038:	ldrbmi	fp, [r0, -r0, lsl #2]!
    803c:	strmi	r4, [r2], -r3, lsl #18
    8040:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
    8044:			; <UNDEFINED> instruction: 0xf7ff4478
    8048:	svclt	0x0000bb5b
    804c:	andeq	r7, r0, r6, rrx
    8050:	andeq	r7, r0, r8, lsl #1
    8054:	blt	1546044 <__assert_fail@plt+0x1543a04>
    8058:			; <UNDEFINED> instruction: 0x4606b5f8
    805c:	strmi	r4, [pc], -r8, lsr #26
    8060:	bcs	1925c <__assert_fail@plt+0x16c1c>
    8064:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
    8068:	bllt	1ad98c0 <__assert_fail@plt+0x1ad7280>
    806c:			; <UNDEFINED> instruction: 0x46304639
    8070:	stmia	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8074:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
    8078:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    807c:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
    8080:			; <UNDEFINED> instruction: 0xf7fa681d
    8084:	stmdacs	r0, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    8088:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    808c:			; <UNDEFINED> instruction: 0xf005062d
    8090:	addlt	r4, r0, #1065353216	; 0x3f800000
    8094:	orrlt	r4, r3, #335544320	; 0x14000000
    8098:	rscle	r2, ip, r0, lsl #26
    809c:	blx	10c40b4 <__assert_fail@plt+0x10c1a74>
    80a0:	eorvs	r2, r3, r0, lsl #6
    80a4:	andcs	r4, r5, #24, 18	; 0x60000
    80a8:	ldrbtmi	r2, [r9], #-0
    80ac:	svc	0x00c8f7f9
    80b0:	strtmi	r4, [r8], -r4, lsl #12
    80b4:	b	1c60a4 <__assert_fail@plt+0x1c3a64>
    80b8:			; <UNDEFINED> instruction: 0x4631463a
    80bc:	strtmi	r4, [r0], -r3, lsl #12
    80c0:	blx	14460c6 <__assert_fail@plt+0x1443a86>
    80c4:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    80c8:			; <UNDEFINED> instruction: 0xf9f6f004
    80cc:			; <UNDEFINED> instruction: 0x46304639
    80d0:	ldm	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80d4:	sbcle	r2, lr, r0, lsl #16
    80d8:			; <UNDEFINED> instruction: 0xf7fae7d0
    80dc:	stmdacs	r0, {r2, r4, r5, r7, fp, sp, lr, pc}
    80e0:	blmi	23c40c <__assert_fail@plt+0x239dcc>
    80e4:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    80e8:	stmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80ec:	sbcle	r2, r2, r0, lsl #16
    80f0:	addlt	r0, r0, #47185920	; 0x2d00000
    80f4:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
    80f8:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
    80fc:	sbfx	sp, r2, #3, #27
    8100:	andeq	r8, r1, r4, asr #25
    8104:	andeq	r0, r0, r4, asr #5
    8108:	andeq	r7, r0, r2, asr #32
    810c:			; <UNDEFINED> instruction: 0x4604b510
    8110:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    8114:	strmi	fp, [r8], -r3, asr #2
    8118:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    811c:	strtmi	r4, [r0], -r1, lsl #12
    8120:			; <UNDEFINED> instruction: 0x4010e8bd
    8124:	stmdblt	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8128:	ldrmi	r4, [r9], -r0, lsr #12
    812c:			; <UNDEFINED> instruction: 0x4010e8bd
    8130:	ldmdblt	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8134:	svclt	0x00ccf7f9
    8138:			; <UNDEFINED> instruction: 0x4604b510
    813c:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    8140:	strmi	fp, [r8], -r3, asr #2
    8144:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    8148:	strtmi	r4, [r0], -r1, lsl #12
    814c:			; <UNDEFINED> instruction: 0x4010e8bd
    8150:	blt	6c6140 <__assert_fail@plt+0x6c3b00>
    8154:	ldrmi	r4, [r9], -r0, lsr #12
    8158:			; <UNDEFINED> instruction: 0x4010e8bd
    815c:	blt	54614c <__assert_fail@plt+0x543b0c>
    8160:	blmi	171aad4 <__assert_fail@plt+0x1718494>
    8164:	push	{r1, r3, r4, r5, r6, sl, lr}
    8168:	strdlt	r4, [r7], r0
    816c:	pkhtbmi	r5, r1, r3, asr #17
    8170:	movwls	r6, #22555	; 0x581b
    8174:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8178:	stmia	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    817c:	vadd.i8	d18, d0, d5
    8180:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
    8184:	bl	25a6dc <__assert_fail@plt+0x25809c>
    8188:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
    818c:			; <UNDEFINED> instruction: 0xf7f94628
    8190:	stmdacs	r0, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    8194:	addshi	pc, r3, r0, asr #32
    8198:	stmia	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    819c:			; <UNDEFINED> instruction: 0xf8df4e4f
    81a0:	tstcs	r8, r0, asr #2
    81a4:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
    81a8:	ldrbtmi	r4, [fp], #1150	; 0x47e
    81ac:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
    81b0:	bl	359bc0 <__assert_fail@plt+0x357580>
    81b4:			; <UNDEFINED> instruction: 0xf8da0001
    81b8:	movwls	r3, #4096	; 0x1000
    81bc:	stmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81c0:	svcls	0x00039c02
    81c4:			; <UNDEFINED> instruction: 0xf8dae010
    81c8:	ldmdacs	r1, {}	; <UNPREDICTABLE>
    81cc:	blls	bc7c4 <__assert_fail@plt+0xba184>
    81d0:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
    81d4:	strcs	r9, [r0, -r3, lsl #20]
    81d8:	strls	r1, [r2], #-2276	; 0xfffff71c
    81dc:	streq	lr, [r7, -r2, asr #22]
    81e0:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    81e4:	rsble	r9, fp, r3, lsl #14
    81e8:	ldrtmi	r4, [r9], -r0, lsr #12
    81ec:	movwcs	r2, #574	; 0x23e
    81f0:	ldc2l	0, cr15, [sl, #20]!
    81f4:	ldrtmi	r4, [r9], -r0, lsr #12
    81f8:			; <UNDEFINED> instruction: 0xf8162300
    81fc:	eorscs	ip, lr, #2
    8200:	andgt	pc, r0, r5, lsl #17
    8204:	ldc2l	0, cr15, [r0, #20]!
    8208:	movwcs	r2, #574	; 0x23e
    820c:	strmi	r4, [ip], -r7, lsl #12
    8210:	stc2l	0, cr15, [sl, #20]!
    8214:			; <UNDEFINED> instruction: 0x46214638
    8218:			; <UNDEFINED> instruction: 0xf8162300
    821c:	eorscs	ip, lr, #2
    8220:	andgt	pc, r1, r5, lsl #17
    8224:	stc2l	0, cr15, [r0, #20]!
    8228:	movwcs	r2, #574	; 0x23e
    822c:	strmi	r4, [ip], -r7, lsl #12
    8230:	ldc2l	0, cr15, [sl, #20]
    8234:			; <UNDEFINED> instruction: 0x46214638
    8238:			; <UNDEFINED> instruction: 0xf8162300
    823c:	eorscs	ip, lr, #2
    8240:	andgt	pc, r2, r5, lsl #17
    8244:	ldc2l	0, cr15, [r0, #20]
    8248:	movwcs	r2, #574	; 0x23e
    824c:	strmi	r4, [ip], -r7, lsl #12
    8250:	stc2l	0, cr15, [sl, #20]
    8254:			; <UNDEFINED> instruction: 0x46214638
    8258:			; <UNDEFINED> instruction: 0xf8162300
    825c:	eorscs	ip, lr, #2
    8260:	andgt	pc, r3, r5, lsl #17
    8264:	stc2l	0, cr15, [r0, #20]
    8268:	movwcs	r2, #574	; 0x23e
    826c:	strmi	r4, [ip], -r7, lsl #12
    8270:	ldc2	0, cr15, [sl, #20]!
    8274:	ldrtmi	r2, [r8], -r0, lsl #6
    8278:			; <UNDEFINED> instruction: 0xf8164621
    827c:	eorscs	ip, lr, #2
    8280:	andgt	pc, r4, r5, lsl #17
    8284:	ldc2	0, cr15, [r0, #20]!
    8288:	movwcs	r2, #574	; 0x23e
    828c:	stc2	0, cr15, [ip, #20]!
    8290:			; <UNDEFINED> instruction: 0x46484659
    8294:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
    8298:			; <UNDEFINED> instruction: 0xff38f7ff
    829c:	orrsle	r2, r2, r0, lsl #16
    82a0:			; <UNDEFINED> instruction: 0xf7fa9801
    82a4:	strbmi	lr, [r8], -sl, lsl #18
    82a8:	blmi	29aae8 <__assert_fail@plt+0x2984a8>
    82ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    82b0:	blls	162320 <__assert_fail@plt+0x15fce0>
    82b4:	qaddle	r4, sl, r9
    82b8:	pop	{r0, r1, r2, ip, sp, pc}
    82bc:			; <UNDEFINED> instruction: 0x20168ff0
    82c0:	ldm	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    82c4:	strb	r2, [pc, r0]!
    82c8:	strb	r2, [sp, r0]!
    82cc:	mrc	7, 5, APSR_nzcv, cr14, cr9, {7}
    82d0:	andeq	r8, r1, r0, asr #23
    82d4:	muleq	r0, ip, r2
    82d8:	andeq	r6, r0, r6, asr #4
    82dc:	andeq	r7, r0, r4, ror r0
    82e0:	andeq	r6, r0, r6, ror #30
    82e4:	andeq	r8, r1, r8, ror sl
    82e8:	stmdalt	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    82ec:	stmdblt	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    82f0:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
    82f4:			; <UNDEFINED> instruction: 0xf7f9e006
    82f8:			; <UNDEFINED> instruction: 0xf7faee82
    82fc:	stmdavs	r3, {r3, r4, fp, sp, lr, pc}
    8300:	tstle	lr, r2, lsr #22
    8304:			; <UNDEFINED> instruction: 0xf7f91c68
    8308:			; <UNDEFINED> instruction: 0x4629edb8
    830c:	cmplt	r0, r4, lsl #12
    8310:	svc	0x00b0f7f9
    8314:	strmi	r0, [r3], -sp, rrx
    8318:			; <UNDEFINED> instruction: 0x4620429c
    831c:	ldrmi	sp, [r8], -fp, ror #3
    8320:	movwcs	fp, #3384	; 0xd38
    8324:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    8328:			; <UNDEFINED> instruction: 0xf04fb5f8
    832c:	svcmi	0x001f33ff
    8330:	ldrbtmi	r6, [pc], #-3	; 8338 <__assert_fail@plt+0x5cf8>
    8334:			; <UNDEFINED> instruction: 0x4605b191
    8338:			; <UNDEFINED> instruction: 0xf7f9460c
    833c:	mcrrne	15, 12, lr, r3, cr12
    8340:	eorle	r4, r5, r6, lsl #12
    8344:	vst1.8	{d20-d22}, [pc :128], r1
    8348:			; <UNDEFINED> instruction: 0xf7f96280
    834c:	andcc	lr, r1, sl, ror #31
    8350:	eorvs	fp, lr, ip, lsl pc
    8354:	andle	r2, fp, r0, lsl #8
    8358:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    835c:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
    8360:			; <UNDEFINED> instruction: 0x0624681c
    8364:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    8368:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
    836c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    8370:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    8374:			; <UNDEFINED> instruction: 0xf7f9681d
    8378:	strmi	lr, [r4], -r2, asr #31
    837c:	strteq	fp, [sp], -r0, lsr #2
    8380:			; <UNDEFINED> instruction: 0xf005b284
    8384:	movwmi	r4, #16638	; 0x40fe
    8388:			; <UNDEFINED> instruction: 0xf7fa4630
    838c:			; <UNDEFINED> instruction: 0xe7e3e93a
    8390:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
    8394:			; <UNDEFINED> instruction: 0xf7f9681d
    8398:			; <UNDEFINED> instruction: 0x4604efb2
    839c:	sbcsle	r2, fp, r0, lsl #16
    83a0:	addlt	r0, r4, #47185920	; 0x2d00000
    83a4:	rscsmi	pc, lr, r5
    83a8:	ldrb	r4, [r5, r4, lsl #6]
    83ac:	strdeq	r8, [r1], -r2
    83b0:	andeq	r0, r0, r4, asr #5
    83b4:			; <UNDEFINED> instruction: 0xf04fb5f8
    83b8:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
    83bc:	andvs	r4, r3, r6, lsl #12
    83c0:	tstlt	r1, #124, 8	; 0x7c000000
    83c4:			; <UNDEFINED> instruction: 0xf7fa4608
    83c8:	strmi	lr, [r5], -r4, lsr #18
    83cc:	suble	r2, r8, r0, lsl #16
    83d0:	svc	0x0080f7f9
    83d4:	strmi	r1, [r7], -r3, asr #24
    83d8:			; <UNDEFINED> instruction: 0x212fd035
    83dc:			; <UNDEFINED> instruction: 0xf7fa4628
    83e0:	tstlt	r8, r8, asr r8
    83e4:	andvc	r2, r3, r0, lsl #6
    83e8:	sbcvs	pc, r0, #1325400064	; 0x4f000000
    83ec:	vsubhn.i16	d20, q0, <illegal reg q12.5>
    83f0:	ldrtmi	r4, [r8], -r0, lsl #4
    83f4:	svc	0x0094f7f9
    83f8:	andsle	r3, r0, r1
    83fc:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    8400:	ldcl	7, cr15, [ip, #996]!	; 0x3e4
    8404:			; <UNDEFINED> instruction: 0x46206037
    8408:	blmi	7b7bf0 <__assert_fail@plt+0x7b55b0>
    840c:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    8410:			; <UNDEFINED> instruction: 0xf0040624
    8414:			; <UNDEFINED> instruction: 0xf04444fe
    8418:			; <UNDEFINED> instruction: 0x46200437
    841c:	blmi	677c04 <__assert_fail@plt+0x6755c4>
    8420:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    8424:	svc	0x006af7f9
    8428:			; <UNDEFINED> instruction: 0xb1204604
    842c:	addlt	r0, r4, #56623104	; 0x3600000
    8430:	rscsmi	pc, lr, r6
    8434:	ldrtmi	r4, [r8], -r4, lsl #6
    8438:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    843c:			; <UNDEFINED> instruction: 0xf7f94628
    8440:			; <UNDEFINED> instruction: 0x4620edde
    8444:	blmi	3f7c2c <__assert_fail@plt+0x3f55ec>
    8448:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    844c:	svc	0x0056f7f9
    8450:	stmdacs	r0, {r2, r9, sl, lr}
    8454:			; <UNDEFINED> instruction: 0x0636d0f2
    8458:			; <UNDEFINED> instruction: 0xf006b284
    845c:	movwmi	r4, #16638	; 0x40fe
    8460:	blmi	242418 <__assert_fail@plt+0x23fdd8>
    8464:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    8468:	svc	0x0048f7f9
    846c:	stmdacs	r0, {r2, r9, sl, lr}
    8470:	strteq	sp, [fp], -r9, asr #1
    8474:			; <UNDEFINED> instruction: 0xf003b284
    8478:	tstmi	ip, #-134217725	; 0xf8000003
    847c:	svclt	0x0000e7c3
    8480:	andeq	r8, r1, r4, ror #18
    8484:	andeq	r0, r0, r4, asr #5
    8488:	ldrbmi	r2, [r0, -r0]!
    848c:	mvnsmi	lr, sp, lsr #18
    8490:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
    8494:	blmi	ef28a0 <__assert_fail@plt+0xef0260>
    8498:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    849c:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
    84a0:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
    84a4:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    84a8:			; <UNDEFINED> instruction: 0xf04f931d
    84ac:	strls	r0, [r0, #-768]	; 0xfffffd00
    84b0:	ldmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84b4:			; <UNDEFINED> instruction: 0xf8bdbb80
    84b8:	strmi	r3, [r4], -r4
    84bc:	tstle	sp, r1, lsl #22
    84c0:	blcs	af0c8 <__assert_fail@plt+0xaca88>
    84c4:	blcs	1bbe950 <__assert_fail@plt+0x1bbc310>
    84c8:	mrcne	8, 2, sp, cr8, cr11, {1}
    84cc:			; <UNDEFINED> instruction: 0xf7f91e9d
    84d0:			; <UNDEFINED> instruction: 0x4606ecd4
    84d4:	eorsle	r2, lr, r0, lsl #16
    84d8:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
    84dc:			; <UNDEFINED> instruction: 0xf7f9462a
    84e0:	ldrbpl	lr, [r4, #-3438]!	; 0xfffff292
    84e4:	blmi	9dad90 <__assert_fail@plt+0x9d8750>
    84e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    84ec:	blls	76255c <__assert_fail@plt+0x75ff1c>
    84f0:	qsuble	r4, sl, lr
    84f4:	andslt	r4, lr, r0, lsr r6
    84f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    84fc:	strbmi	r4, [r1], -r4, lsr #16
    8500:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    8504:			; <UNDEFINED> instruction: 0xf92ef7ff
    8508:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    850c:	strtmi	r4, [r6], -r1, asr #12
    8510:			; <UNDEFINED> instruction: 0xf7ff4478
    8514:	strb	pc, [r5, r7, lsr #18]!	; <UNPREDICTABLE>
    8518:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    851c:			; <UNDEFINED> instruction: 0xf7f9681c
    8520:			; <UNDEFINED> instruction: 0xb120eeee
    8524:	addlt	r0, r0, #36, 12	; 0x2400000
    8528:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    852c:			; <UNDEFINED> instruction: 0xf7f94320
    8530:	strbmi	lr, [r1], -sl, asr #31
    8534:	strmi	r2, [r2], -r0, lsl #12
    8538:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    853c:			; <UNDEFINED> instruction: 0xf912f7ff
    8540:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    8544:	strbmi	r4, [r1], -sl, lsr #12
    8548:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    854c:			; <UNDEFINED> instruction: 0xf90af7ff
    8550:			; <UNDEFINED> instruction: 0xf7f9e7c8
    8554:	blmi	443b4c <__assert_fail@plt+0x44150c>
    8558:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    855c:	mcr	7, 6, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    8560:	strteq	fp, [r4], -r0, lsr #2
    8564:			; <UNDEFINED> instruction: 0xf004b280
    8568:			; <UNDEFINED> instruction: 0x432044fe
    856c:	svc	0x00aaf7f9
    8570:	strmi	r4, [r2], -r1, asr #12
    8574:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    8578:			; <UNDEFINED> instruction: 0xf8f4f7ff
    857c:	svclt	0x0000e7b2
    8580:	andeq	r8, r1, sl, lsl #17
    8584:	muleq	r0, ip, r2
    8588:	andeq	r8, r1, r0, lsl #17
    858c:	andeq	r8, r1, ip, lsr r8
    8590:	andeq	r6, r0, r6, lsr ip
    8594:	andeq	r6, r0, r8, asr ip
    8598:	andeq	r0, r0, r4, asr #5
    859c:	ldrdeq	r6, [r0], -lr
    85a0:	andeq	r6, r0, lr, asr #24
    85a4:	andeq	r6, r0, r2, ror ip
    85a8:			; <UNDEFINED> instruction: 0xf7f9b508
    85ac:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    85b0:			; <UNDEFINED> instruction: 0x2000bfb8
    85b4:			; <UNDEFINED> instruction: 0xf7fadb02
    85b8:	andcs	lr, r1, r4, lsr #16
    85bc:	svclt	0x0000bd08
    85c0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    85c4:	svclt	0x00004770
    85c8:	muleq	r0, sl, ip
    85cc:	tstcs	r0, r8, lsr r5
    85d0:			; <UNDEFINED> instruction: 0xf884f7fc
    85d4:	strmi	r2, [r4], -r0, lsl #2
    85d8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    85dc:			; <UNDEFINED> instruction: 0xf87ef7fc
    85e0:	strtmi	r4, [r0], -r5, lsl #12
    85e4:			; <UNDEFINED> instruction: 0xf7fc4629
    85e8:	strmi	pc, [r3], -sp, asr #17
    85ec:	ldrmi	r4, [sp], -r8, lsr #12
    85f0:	stc	7, cr15, [r4, #-996]	; 0xfffffc1c
    85f4:			; <UNDEFINED> instruction: 0xf7f94620
    85f8:	blx	fed83a08 <__assert_fail@plt+0xfed813c8>
    85fc:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
    8600:	svclt	0x0000bd38
    8604:	andeq	r6, r0, lr, lsl #25
    8608:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
    860c:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    8610:	teqlt	r4, r0, lsl r9
    8614:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    8618:			; <UNDEFINED> instruction: 0xf7f94620
    861c:	movwcs	lr, #3312	; 0xcf0
    8620:			; <UNDEFINED> instruction: 0xf7ff602b
    8624:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8628:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    862c:			; <UNDEFINED> instruction: 0xf7fc4605
    8630:	smlabbcs	r0, r1, sl, pc	; <UNPREDICTABLE>
    8634:			; <UNDEFINED> instruction: 0xf7f94604
    8638:			; <UNDEFINED> instruction: 0xb198eeda
    863c:	strtmi	r4, [r8], -pc, lsl #28
    8640:	andcs	r4, r0, #245760	; 0x3c000
    8644:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    8648:			; <UNDEFINED> instruction: 0xf7fc6034
    864c:	tstcs	r0, r3, ror sl	; <UNPREDICTABLE>
    8650:			; <UNDEFINED> instruction: 0xf7f94604
    8654:	smlawtlt	r8, ip, lr, lr
    8658:			; <UNDEFINED> instruction: 0xf7f94620
    865c:	ldmdavs	r4!, {r4, r6, r7, sl, fp, sp, lr, pc}
    8660:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    8664:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
    8668:			; <UNDEFINED> instruction: 0xf7f96828
    866c:	eorvs	lr, ip, r8, asr #25
    8670:	svclt	0x0000e7d0
    8674:	andeq	r8, r1, r0, lsr #24
    8678:	andeq	r6, r0, sl, asr #24
    867c:	andeq	r8, r1, r8, ror #23
    8680:	andeq	r6, r0, sl, lsr ip
    8684:	andeq	r8, r1, r6, asr #23
    8688:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    868c:	strmi	fp, [r5], -ip, asr #2
    8690:	mrc	7, 0, APSR_nzcv, cr10, cr9, {7}
    8694:			; <UNDEFINED> instruction: 0xf8104428
    8698:	blcs	bd76a4 <__assert_fail@plt+0xbd5064>
    869c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    86a0:	strtmi	sp, [r0], -r1
    86a4:			; <UNDEFINED> instruction: 0x4628bd38
    86a8:	mrc	7, 4, APSR_nzcv, cr10, cr9, {7}
    86ac:			; <UNDEFINED> instruction: 0xf7f94604
    86b0:	cdpne	14, 4, cr14, cr3, cr12, {0}
    86b4:	addsmi	r4, ip, #587202560	; 0x23000000
    86b8:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
    86bc:	stfnee	f2, [r0], #-0
    86c0:	addmi	lr, r3, #2
    86c4:	rscle	r7, ip, r9, lsl r0
    86c8:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    86cc:	rscsle	r2, r8, pc, lsr #20
    86d0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    86d4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    86d8:	svclt	0x00004770
    86dc:	muleq	r0, r2, fp
    86e0:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
    86e4:			; <UNDEFINED> instruction: 0xf7f94478
    86e8:	rorslt	lr, r4, #26
    86ec:	strmi	r7, [r4], -r3, lsl #16
    86f0:			; <UNDEFINED> instruction: 0x4c0db91b
    86f4:			; <UNDEFINED> instruction: 0x4620447c
    86f8:			; <UNDEFINED> instruction: 0xf7ffbd10
    86fc:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8700:			; <UNDEFINED> instruction: 0x4604bf18
    8704:			; <UNDEFINED> instruction: 0xf7ff4620
    8708:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    870c:	blmi	1fcee0 <__assert_fail@plt+0x1fa8a0>
    8710:	strtmi	r2, [r0], -r1, lsl #4
    8714:	tstvc	sl, fp, ror r4
    8718:	stcmi	13, cr11, [r5], {16}
    871c:			; <UNDEFINED> instruction: 0x4620447c
    8720:	svclt	0x0000bd10
    8724:	andeq	r6, r0, ip, lsr #23
    8728:	andeq	r6, r0, r4, ror fp
    872c:	andeq	r8, r1, r8, lsl fp
    8730:	andeq	r6, r0, ip, asr #22
    8734:	tstlt	r0, r0, ror r5
    8738:	strmi	r7, [r4], -r3, lsl #16
    873c:			; <UNDEFINED> instruction: 0xf7ffb99b
    8740:	strcs	pc, [r0, #-4047]	; 0xfffff031
    8744:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
    8748:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    874c:	mrrc	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    8750:	tstcs	r0, r0, lsr #12
    8754:			; <UNDEFINED> instruction: 0xffc2f7fb
    8758:	strtmi	r4, [r8], -r3, lsl #12
    875c:	pop	{r0, r1, r4, r5, r7, sp, lr}
    8760:			; <UNDEFINED> instruction: 0xf7f94070
    8764:			; <UNDEFINED> instruction: 0xf7ffbc49
    8768:	cdpne	15, 0, cr15, cr5, cr15, {4}
    876c:	qadd16mi	fp, ip, r8
    8770:			; <UNDEFINED> instruction: 0xf7ff4620
    8774:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    8778:	blmi	fcf14 <__assert_fail@plt+0xfa8d4>
    877c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    8780:			; <UNDEFINED> instruction: 0xe7e0711a
    8784:	andeq	r8, r1, r4, ror #21
    8788:	andeq	r8, r1, lr, lsr #21
    878c:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    8790:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    8794:	strtmi	fp, [r0], -ip, lsl #2
    8798:			; <UNDEFINED> instruction: 0xf7ffbd38
    879c:	strtmi	pc, [r1], -r1, lsr #31
    87a0:			; <UNDEFINED> instruction: 0xff9cf7fb
    87a4:	adcvs	r4, r8, r4, lsl #12
    87a8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    87ac:	muleq	r1, ip, sl
    87b0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    87b4:	blx	fec26c1c <__assert_fail@plt+0xfec245dc>
    87b8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    87bc:	svclt	0x00004770
    87c0:	andeq	r8, r1, sl, ror sl
    87c4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    87c8:	svclt	0x00004770
    87cc:			; <UNDEFINED> instruction: 0x000065be
    87d0:	blmi	fe8db260 <__assert_fail@plt+0xfe8d8c20>
    87d4:	push	{r1, r3, r4, r5, r6, sl, lr}
    87d8:	ldrshtlt	r4, [r0], r0
    87dc:	pkhtbmi	r5, r9, r3, asr #17
    87e0:	stcmi	6, cr4, [r0, #520]!	; 0x208
    87e4:			; <UNDEFINED> instruction: 0x932f681b
    87e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    87ec:	andvs	r2, fp, r0, lsl #6
    87f0:			; <UNDEFINED> instruction: 0xf7ff447d
    87f4:	ldcmi	15, cr15, [ip], {203}	; 0xcb
    87f8:	rsbshi	pc, r0, #14614528	; 0xdf0000
    87fc:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
    8800:	ldrbtmi	sl, [r8], #3844	; 0xf04
    8804:			; <UNDEFINED> instruction: 0xf7f93504
    8808:			; <UNDEFINED> instruction: 0x4642eb9c
    880c:	strtmi	r2, [r3], -pc, lsr #2
    8810:	ldrtmi	r9, [r0], -r0
    8814:	mcr	7, 0, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    8818:			; <UNDEFINED> instruction: 0x4631463a
    881c:			; <UNDEFINED> instruction: 0xf7f92003
    8820:	stmdblt	r8!, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    8824:			; <UNDEFINED> instruction: 0xf4039b08
    8828:			; <UNDEFINED> instruction: 0xf5b34370
    882c:	andsle	r4, sp, r0, lsl #31
    8830:	blmi	14698c <__assert_fail@plt+0x14434c>
    8834:	mvnle	r2, r0, lsl #24
    8838:	ldrdcc	pc, [r0], -r9
    883c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    8840:	orreq	pc, r0, #67	; 0x43
    8844:	andcc	pc, r0, r9, asr #17
    8848:			; <UNDEFINED> instruction: 0xffa0f7ff
    884c:	stcl	7, cr15, [r8, #996]	; 0x3e4
    8850:	bmi	fe1da068 <__assert_fail@plt+0xfe1d7a28>
    8854:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
    8858:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    885c:	subsmi	r9, sl, pc, lsr #22
    8860:	rschi	pc, r7, r0, asr #32
    8864:	eorslt	r4, r0, r0, lsr #12
    8868:			; <UNDEFINED> instruction: 0x87f0e8bd
    886c:			; <UNDEFINED> instruction: 0xf7f99c0a
    8870:	addmi	lr, r4, #104, 22	; 0x1a000
    8874:			; <UNDEFINED> instruction: 0xf8d9d008
    8878:			; <UNDEFINED> instruction: 0xf0433000
    887c:			; <UNDEFINED> instruction: 0xf8c90304
    8880:			; <UNDEFINED> instruction: 0xf1ba3000
    8884:	sbcsle	r0, fp, r0, lsl #30
    8888:			; <UNDEFINED> instruction: 0xf7f94630
    888c:	stclne	13, cr14, [r3, #120]	; 0x78
    8890:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
    8894:	ldrdcc	pc, [r0], -r9
    8898:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    889c:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    88a0:	msreq	CPSR_fsxc, #192, 2	; 0x30
    88a4:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
    88a8:			; <UNDEFINED> instruction: 0xf7f94479
    88ac:	ldrtmi	lr, [sl], -ip, lsr #24
    88b0:	andcs	r4, r3, r1, lsr r6
    88b4:	mrc	7, 3, APSR_nzcv, cr0, cr9, {7}
    88b8:	cmple	r6, r0, lsl #16
    88bc:			; <UNDEFINED> instruction: 0xf4039b08
    88c0:			; <UNDEFINED> instruction: 0xf5b34370
    88c4:	rsble	r4, sl, r0, lsl #31
    88c8:	ldrdcc	pc, [r0], -r9
    88cc:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    88d0:	andcc	pc, r0, r9, asr #17
    88d4:	svceq	0x0000f1ba
    88d8:	blmi	19fcba8 <__assert_fail@plt+0x19fa568>
    88dc:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    88e0:	subsle	r2, r2, r0, lsl #22
    88e4:	ldrdcc	pc, [r0], -r9
    88e8:			; <UNDEFINED> instruction: 0xf043ac1e
    88ec:			; <UNDEFINED> instruction: 0xf8c90320
    88f0:			; <UNDEFINED> instruction: 0xf7ff3000
    88f4:	andls	pc, r3, fp, asr #30
    88f8:	stcl	7, cr15, [r6], #996	; 0x3e4
    88fc:	strtmi	r9, [r1], -r3, lsl #20
    8900:	andcs	r4, r2, r3, lsl #12
    8904:	ldc	7, cr15, [lr, #996]	; 0x3e4
    8908:	cmncs	r8, r0, lsr #12
    890c:	blx	9c4916 <__assert_fail@plt+0x9c22d6>
    8910:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8914:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
    8918:	movwcs	r4, #1538	; 0x602
    891c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8920:			; <UNDEFINED> instruction: 0xf8daf7fc
    8924:	strtmi	r4, [r8], -r4, lsl #12
    8928:	bl	1a46914 <__assert_fail@plt+0x1a442d4>
    892c:	subsle	r2, r9, r0, lsl #24
    8930:			; <UNDEFINED> instruction: 0x4621463a
    8934:			; <UNDEFINED> instruction: 0xf7f92003
    8938:	stmdacs	r0, {r4, r5, r9, sl, fp, sp, lr, pc}
    893c:			; <UNDEFINED> instruction: 0xf7f9d041
    8940:	stmdavs	r3, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    8944:	blcs	9a160 <__assert_fail@plt+0x97b20>
    8948:			; <UNDEFINED> instruction: 0xf8d9d053
    894c:			; <UNDEFINED> instruction: 0xf0433000
    8950:			; <UNDEFINED> instruction: 0xf8c90301
    8954:			; <UNDEFINED> instruction: 0xf1ba3000
    8958:			; <UNDEFINED> instruction: 0xf47f0f00
    895c:	qsub16mi	sl, r0, sl
    8960:	bl	134694c <__assert_fail@plt+0x134430c>
    8964:	ldrdcc	pc, [r0], -r9
    8968:			; <UNDEFINED> instruction: 0xf7f9e76a
    896c:	stmdavs	r3, {r5, r6, r7, sl, fp, sp, lr, pc}
    8970:	orrle	r2, pc, r2, lsl #22
    8974:	ldrtmi	r4, [r0], -r2, asr #18
    8978:			; <UNDEFINED> instruction: 0xf7ff4479
    897c:			; <UNDEFINED> instruction: 0xb1b8fbc7
    8980:	ldrdcc	pc, [r0], -r9
    8984:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    8988:			; <UNDEFINED> instruction: 0x4630e75a
    898c:	stc	7, cr15, [r8, #-996]!	; 0xfffffc1c
    8990:	stccs	6, cr4, [r0], {4}
    8994:	svcge	0x005df47f
    8998:	ldrdcc	pc, [r0], -r9
    899c:	stcls	7, cr14, [sl], {80}	; 0x50
    89a0:	b	ff3c698c <__assert_fail@plt+0xff3c434c>
    89a4:	orrle	r4, pc, r4, lsl #5
    89a8:	ldreq	r9, [sl], r8, lsl #22
    89ac:	ldr	sp, [r4, ip, lsl #3]
    89b0:			; <UNDEFINED> instruction: 0x4631463a
    89b4:			; <UNDEFINED> instruction: 0xf7f92003
    89b8:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    89bc:	svcge	0x007ef43f
    89c0:	blls	242768 <__assert_fail@plt+0x240128>
    89c4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    89c8:	svcmi	0x0080f5b3
    89cc:			; <UNDEFINED> instruction: 0xf8d9d01b
    89d0:			; <UNDEFINED> instruction: 0xf0433000
    89d4:			; <UNDEFINED> instruction: 0xf8c90308
    89d8:			; <UNDEFINED> instruction: 0xf1ba3000
    89dc:			; <UNDEFINED> instruction: 0xf47f0f00
    89e0:			; <UNDEFINED> instruction: 0xe7bcaf38
    89e4:	ldrdcc	pc, [r0], -r9
    89e8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    89ec:	andcc	pc, r0, r9, asr #17
    89f0:			; <UNDEFINED> instruction: 0xf1bae726
    89f4:	andle	r0, pc, r0, lsl #30
    89f8:	ldrdcc	pc, [r0], -r9
    89fc:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    8a00:	andcc	pc, r0, r9, asr #17
    8a04:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
    8a08:	b	fe6c69f4 <__assert_fail@plt+0xfe6c43b4>
    8a0c:	bicsle	r4, lr, r5, lsl #5
    8a10:	ldreq	r9, [fp], r8, lsl #22
    8a14:			; <UNDEFINED> instruction: 0xe71cd1db
    8a18:			; <UNDEFINED> instruction: 0x4620491a
    8a1c:			; <UNDEFINED> instruction: 0xf7ff4479
    8a20:	hvclt	4021	; 0xfb5
    8a24:	ldrdcc	pc, [r0], -r9
    8a28:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    8a2c:	andcc	pc, r0, r9, asr #17
    8a30:			; <UNDEFINED> instruction: 0xf7f9e795
    8a34:	ldrtmi	lr, [sl], -ip, lsl #22
    8a38:	andcs	r4, r3, r1, lsr r6
    8a3c:	stc	7, cr15, [ip, #996]!	; 0x3e4
    8a40:	adcle	r2, r6, r0, lsl #16
    8a44:	ldrdcc	pc, [r0], -r9
    8a48:	bcs	a2af8 <__assert_fail@plt+0xa04b8>
    8a4c:			; <UNDEFINED> instruction: 0xf043bf14
    8a50:			; <UNDEFINED> instruction: 0xf0430301
    8a54:			; <UNDEFINED> instruction: 0xf8c90340
    8a58:	str	r3, [r0, r0]
    8a5c:	andeq	r8, r1, r0, asr r5
    8a60:	muleq	r0, ip, r2
    8a64:			; <UNDEFINED> instruction: 0x000183b8
    8a68:	andeq	r6, r0, r2, lsr #25
    8a6c:	muleq	r0, sl, sl
    8a70:	andeq	r8, r1, lr, asr #9
    8a74:	andeq	r6, r0, r8, lsl sl
    8a78:	andeq	r8, r1, r0, asr r9
    8a7c:	andeq	r6, r0, sl, lsl #19
    8a80:	muleq	r0, r8, r7
    8a84:	strdeq	r6, [r0], -r4
    8a88:	addlt	fp, r2, r0, lsl r5
    8a8c:	bmi	3dbacc <__assert_fail@plt+0x3d948c>
    8a90:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
    8a94:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
    8a98:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a9c:			; <UNDEFINED> instruction: 0xf04f9301
    8aa0:	mrslt	r0, (UNDEF: 120)
    8aa4:	blmi	29b2d8 <__assert_fail@plt+0x298c98>
    8aa8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8aac:	blls	62b1c <__assert_fail@plt+0x604dc>
    8ab0:	qaddle	r4, sl, r6
    8ab4:	ldclt	0, cr11, [r0, #-8]
    8ab8:			; <UNDEFINED> instruction: 0xf7ff4669
    8abc:	rscvs	pc, r0, r9, lsl #29
    8ac0:			; <UNDEFINED> instruction: 0xf7f9e7f0
    8ac4:	svclt	0x0000eac4
    8ac8:	muleq	r1, sl, r7
    8acc:	muleq	r1, r0, r2
    8ad0:	muleq	r0, ip, r2
    8ad4:	andeq	r8, r1, ip, ror r2
    8ad8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8adc:	svclt	0x00004770
    8ae0:	ldrdeq	r6, [r0], -r2
    8ae4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8ae8:	svclt	0x00004770
    8aec:	ldrdeq	r6, [r0], -r2
    8af0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8af4:	svclt	0x00004770
    8af8:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    8afc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8b00:	svclt	0x00004770
    8b04:	andeq	r6, r0, lr, ror #15
    8b08:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8b0c:	svclt	0x00004770
    8b10:	andeq	r5, r0, sl, lsl #23
    8b14:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8b18:	svclt	0x00004770
    8b1c:	andeq	r6, r0, sl, ror #15
    8b20:	addlt	fp, r2, r0, lsl r5
    8b24:	bmi	51bb78 <__assert_fail@plt+0x519538>
    8b28:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    8b2c:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    8b30:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8b34:			; <UNDEFINED> instruction: 0xf04f9301
    8b38:	mrslt	r0, (UNDEF: 120)
    8b3c:	blmi	3db384 <__assert_fail@plt+0x3d8d44>
    8b40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8b44:	blls	62bb4 <__assert_fail@plt+0x60574>
    8b48:	tstle	r1, sl, asr r0
    8b4c:	ldclt	0, cr11, [r0, #-8]
    8b50:	smlalttlt	r6, r0, r0, r8
    8b54:	andcs	r4, r0, #180224	; 0x2c000
    8b58:			; <UNDEFINED> instruction: 0xf7fb4479
    8b5c:	blmi	2c8110 <__assert_fail@plt+0x2c5ad0>
    8b60:	tstvs	r8, fp, ror r4
    8b64:	strbtmi	lr, [r9], -sl, ror #15
    8b68:	mrc2	7, 1, pc, cr2, cr15, {7}
    8b6c:	ldrb	r6, [r1, r0, ror #1]!
    8b70:	b	1b46b5c <__assert_fail@plt+0x1b4451c>
    8b74:	andeq	r8, r1, r2, lsl #14
    8b78:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    8b7c:	muleq	r0, ip, r2
    8b80:	andeq	r8, r1, r4, ror #3
    8b84:			; <UNDEFINED> instruction: 0x000067bc
    8b88:	andeq	r8, r1, ip, asr #13
    8b8c:	cfstr32mi	mvfx11, [pc], {16}
    8b90:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    8b94:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
    8b98:			; <UNDEFINED> instruction: 0xf7f9b96b
    8b9c:	lsrvs	lr, sl, sp
    8ba0:	blmi	2f7fe8 <__assert_fail@plt+0x2f59a8>
    8ba4:	andmi	pc, sp, #64, 4
    8ba8:	stmdami	fp, {r1, r3, r8, fp, lr}
    8bac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8bb0:			; <UNDEFINED> instruction: 0xf7fe4478
    8bb4:	blmi	288950 <__assert_fail@plt+0x286310>
    8bb8:	andmi	pc, lr, #64, 4
    8bbc:	stmdami	r9, {r3, r8, fp, lr}
    8bc0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8bc4:			; <UNDEFINED> instruction: 0xf7fe4478
    8bc8:	svclt	0x0000ff5b
    8bcc:	muleq	r1, ip, r6
    8bd0:	strdeq	r6, [r0], -ip
    8bd4:	andeq	r6, r0, r2, ror r7
    8bd8:	andeq	r6, r0, r8, lsl #15
    8bdc:	andeq	r6, r0, r8, ror #17
    8be0:	andeq	r6, r0, lr, asr r7
    8be4:	muleq	r0, r0, r7
    8be8:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
    8bec:	andcs	r4, r1, #162816	; 0x27c00
    8bf0:	cmpvs	sl, fp, ror r4
    8bf4:	vadd.i8	d2, d0, d11
    8bf8:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    8bfc:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
    8c00:	eoreq	r0, sl, r6, lsr #32
    8c04:	subseq	r0, r0, sp, lsr r0
    8c08:	rsbseq	r0, r6, r3, rrx
    8c0c:	addseq	r0, fp, r9, lsl #1
    8c10:	sbceq	r0, r1, lr, lsr #1
    8c14:	blmi	fe588c4c <__assert_fail@plt+0xfe58660c>
    8c18:	blvs	ff619e0c <__assert_fail@plt+0xff6177cc>
    8c1c:			; <UNDEFINED> instruction: 0xf0002800
    8c20:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
    8c24:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    8c28:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    8c2c:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8c30:	blcs	1a440 <__assert_fail@plt+0x17e00>
    8c34:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    8c38:	ldrmi	r4, [r8], -pc, lsl #19
    8c3c:			; <UNDEFINED> instruction: 0xf7fb4479
    8c40:	blmi	fe3c8a2c <__assert_fail@plt+0xfe3c63ec>
    8c44:	bicsvs	r4, r8, fp, ror r4
    8c48:	pop	{r3, r8, sl, fp, ip, sp, pc}
    8c4c:	andcs	r4, r0, r8
    8c50:	blmi	fe301fc0 <__assert_fail@plt+0xfe2ff980>
    8c54:	bvs	619e48 <__assert_fail@plt+0x617808>
    8c58:	mvnle	r2, r0, lsl #16
    8c5c:			; <UNDEFINED> instruction: 0x4602699b
    8c60:			; <UNDEFINED> instruction: 0xf0002b00
    8c64:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
    8c68:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8c6c:			; <UNDEFINED> instruction: 0xff62f7fb
    8c70:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    8c74:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
    8c78:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
    8c7c:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
    8c80:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    8c84:	blcs	1a494 <__assert_fail@plt+0x17e54>
    8c88:	adchi	pc, r0, r0
    8c8c:	ldrmi	r4, [r8], -r0, lsl #19
    8c90:			; <UNDEFINED> instruction: 0xf7fb4479
    8c94:	blmi	20089d8 <__assert_fail@plt+0x2006398>
    8c98:	subsvs	r4, r8, #2063597568	; 0x7b000000
    8c9c:	blmi	1fb80c4 <__assert_fail@plt+0x1fb5a84>
    8ca0:	bvs	fe619e94 <__assert_fail@plt+0xfe617854>
    8ca4:			; <UNDEFINED> instruction: 0xd1bc2800
    8ca8:			; <UNDEFINED> instruction: 0x4602699b
    8cac:			; <UNDEFINED> instruction: 0xf0002b00
    8cb0:	ldmdbmi	sl!, {r1, r5, r7, pc}^
    8cb4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8cb8:			; <UNDEFINED> instruction: 0xff3cf7fb
    8cbc:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
    8cc0:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
    8cc4:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    8cc8:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
    8ccc:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
    8cd0:	blcs	1a4e0 <__assert_fail@plt+0x17ea0>
    8cd4:	addshi	pc, sp, r0
    8cd8:			; <UNDEFINED> instruction: 0x46184973
    8cdc:			; <UNDEFINED> instruction: 0xf7fb4479
    8ce0:	blmi	1cc898c <__assert_fail@plt+0x1cc634c>
    8ce4:	tstvs	r8, #2063597568	; 0x7b000000
    8ce8:	blmi	1c78110 <__assert_fail@plt+0x1c75ad0>
    8cec:	blvs	1619ee0 <__assert_fail@plt+0x16178a0>
    8cf0:	orrsle	r2, r6, r0, lsl #16
    8cf4:			; <UNDEFINED> instruction: 0x4602699b
    8cf8:			; <UNDEFINED> instruction: 0xf0002b00
    8cfc:	stmdbmi	sp!, {r0, r1, r7, pc}^
    8d00:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8d04:			; <UNDEFINED> instruction: 0xff16f7fb
    8d08:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    8d0c:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
    8d10:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    8d14:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
    8d18:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
    8d1c:	blcs	1a52c <__assert_fail@plt+0x17eec>
    8d20:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    8d24:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8d28:			; <UNDEFINED> instruction: 0xff04f7fb
    8d2c:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
    8d30:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
    8d34:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    8d38:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
    8d3c:	svcge	0x0071f47f
    8d40:			; <UNDEFINED> instruction: 0x4602699b
    8d44:	suble	r2, pc, r0, lsl #22
    8d48:	ldrmi	r4, [r8], -r0, ror #18
    8d4c:			; <UNDEFINED> instruction: 0xf7fb4479
    8d50:	blmi	180891c <__assert_fail@plt+0x18062dc>
    8d54:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
    8d58:	blmi	17b8180 <__assert_fail@plt+0x17b5b40>
    8d5c:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
    8d60:			; <UNDEFINED> instruction: 0xf47f2800
    8d64:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    8d68:	blcs	1a578 <__assert_fail@plt+0x17f38>
    8d6c:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
    8d70:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8d74:	mrc2	7, 6, pc, cr14, cr11, {7}
    8d78:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    8d7c:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
    8d80:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    8d84:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
    8d88:	svcge	0x004bf47f
    8d8c:			; <UNDEFINED> instruction: 0x4602699b
    8d90:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
    8d94:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8d98:	mcr2	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    8d9c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    8da0:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
    8da4:			; <UNDEFINED> instruction: 0x4602699b
    8da8:	suble	r2, r0, r0, lsl #22
    8dac:	ldrmi	r4, [r8], -pc, asr #18
    8db0:			; <UNDEFINED> instruction: 0xf7fb4479
    8db4:	blmi	13c88b8 <__assert_fail@plt+0x13c6278>
    8db8:	bicsvs	r4, r8, #2063597568	; 0x7b000000
    8dbc:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
    8dc0:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
    8dc4:			; <UNDEFINED> instruction: 0xf7fb4478
    8dc8:			; <UNDEFINED> instruction: 0xe7e7feb5
    8dcc:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
    8dd0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8dd4:	mcr2	7, 5, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    8dd8:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    8ddc:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
    8de0:			; <UNDEFINED> instruction: 0xf7fb4478
    8de4:	strb	pc, [r7, r7, lsr #29]	; <UNPREDICTABLE>
    8de8:	stmdami	r9, {r3, r6, r8, fp, lr}^
    8dec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8df0:	mcr2	7, 5, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    8df4:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    8df8:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    8dfc:			; <UNDEFINED> instruction: 0xf7fb4478
    8e00:			; <UNDEFINED> instruction: 0xe75bfe99
    8e04:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
    8e08:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8e0c:	mrc2	7, 4, pc, cr2, cr11, {7}
    8e10:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    8e14:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
    8e18:			; <UNDEFINED> instruction: 0xf7fb4478
    8e1c:	strb	pc, [r0, -fp, lsl #29]!	; <UNPREDICTABLE>
    8e20:	stmdami	r3, {r1, r6, r8, fp, lr}^
    8e24:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8e28:	mcr2	7, 4, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    8e2c:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    8e30:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
    8e34:			; <UNDEFINED> instruction: 0xf7fb4478
    8e38:			; <UNDEFINED> instruction: 0xe7bcfe7d
    8e3c:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    8e40:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8e44:	mrc2	7, 3, pc, cr6, cr11, {7}
    8e48:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
    8e4c:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
    8e50:			; <UNDEFINED> instruction: 0xf7fb4478
    8e54:	ldrbt	pc, [r4], pc, ror #28	; <UNPREDICTABLE>
    8e58:	vpmin.s8	d20, d0, d28
    8e5c:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
    8e60:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8e64:			; <UNDEFINED> instruction: 0xf7fe3214
    8e68:	svclt	0x0000fdfb
    8e6c:	andeq	r8, r1, ip, lsr r6
    8e70:	andeq	r8, r1, r4, lsl r6
    8e74:	andeq	r8, r1, r6, lsl #12
    8e78:	andeq	r6, r0, r0, lsr r7
    8e7c:	andeq	r8, r1, r8, ror #11
    8e80:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    8e84:	andeq	r6, r0, r2, lsr #14
    8e88:			; <UNDEFINED> instruction: 0x000185ba
    8e8c:			; <UNDEFINED> instruction: 0x000185b2
    8e90:	andeq	r6, r0, ip, lsl #14
    8e94:	muleq	r1, r4, r5
    8e98:	andeq	r8, r1, ip, lsl #11
    8e9c:	strdeq	r6, [r0], -sl
    8ea0:	andeq	r8, r1, lr, ror #10
    8ea4:	andeq	r8, r1, r6, ror #10
    8ea8:	andeq	r6, r0, r8, lsl r7
    8eac:	andeq	r8, r1, r8, asr #10
    8eb0:	andeq	r8, r1, r0, asr #10
    8eb4:	andeq	r6, r0, r2, lsr #14
    8eb8:	andeq	r8, r1, r2, lsr #10
    8ebc:	andeq	r8, r1, sl, lsl r5
    8ec0:	andeq	r6, r0, r2, lsl r7
    8ec4:	strdeq	r8, [r1], -lr
    8ec8:	strdeq	r8, [r1], -r6
    8ecc:	andeq	r6, r0, r4, lsl #14
    8ed0:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    8ed4:	ldrdeq	r8, [r1], -r0
    8ed8:	andeq	r6, r0, lr, lsl #14
    8edc:			; <UNDEFINED> instruction: 0x000184b2
    8ee0:	andeq	r8, r1, sl, lsr #9
    8ee4:	andeq	r6, r0, r6, asr #12
    8ee8:	andeq	r8, r1, lr, lsl #9
    8eec:	muleq	r0, r4, r6
    8ef0:	andeq	r8, r1, r4, ror r4
    8ef4:	andeq	r6, r0, r2, lsr #12
    8ef8:	strdeq	r6, [r0], -r4
    8efc:	ldrdeq	r6, [r0], -r4
    8f00:	andeq	r6, r0, sl, lsl #9
    8f04:			; <UNDEFINED> instruction: 0x000066b2
    8f08:	andeq	r6, r0, ip, ror r4
    8f0c:	andeq	r6, r0, r0, lsl #13
    8f10:	andeq	r6, r0, lr, ror #8
    8f14:	andeq	r6, r0, lr, asr #11
    8f18:			; <UNDEFINED> instruction: 0x000064bc
    8f1c:	andeq	r6, r0, r8, lsr #12
    8f20:	andeq	r6, r0, r2, asr r4
    8f24:	strdeq	r6, [r0], -sl
    8f28:	andeq	r6, r0, r0, lsr #9
    8f2c:	andeq	r6, r0, r8, lsl r6
    8f30:	andeq	r6, r0, r6, lsr r4
    8f34:	andeq	r6, r0, r6, lsl r6
    8f38:	andeq	r6, r0, r8, lsr #8
    8f3c:	andeq	r6, r0, r0, asr r5
    8f40:	andeq	r6, r0, r6, ror r4
    8f44:	andeq	r6, r0, r2, lsr r5
    8f48:	andeq	r6, r0, ip, lsl #8
    8f4c:	andeq	r6, r0, r8, asr #12
    8f50:			; <UNDEFINED> instruction: 0x000064be
    8f54:			; <UNDEFINED> instruction: 0xf7ff2001
    8f58:	svclt	0x0000bb57
    8f5c:	svcmi	0x00f0e92d
    8f60:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
    8f64:			; <UNDEFINED> instruction: 0xf1b8b083
    8f68:	tstls	r1, r8, lsl #30
    8f6c:	sbchi	pc, sl, r0, lsl #1
    8f70:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    8f74:	bicmi	pc, sp, #76, 12	; 0x4c00000
    8f78:	bicmi	pc, ip, #204, 12	; 0xcc00000
    8f7c:	blx	fe8da98a <__assert_fail@plt+0xfe8d834a>
    8f80:	ldmeq	fp, {r3, r8, r9, sp}
    8f84:	strmi	r0, [r3], #-152	; 0xffffff68
    8f88:	movweq	lr, #15272	; 0x3ba8
    8f8c:	blcs	99ff4 <__assert_fail@plt+0x979b4>
    8f90:	movwcs	fp, #3980	; 0xf8c
    8f94:	bl	d1ba0 <__assert_fail@plt+0xcf560>
    8f98:			; <UNDEFINED> instruction: 0xf7f80040
    8f9c:	strmi	lr, [r3], -lr, ror #30
    8fa0:	stmdacs	r0, {ip, pc}
    8fa4:	adchi	pc, sl, r0
    8fa8:	svceq	0x0004f1b8
    8fac:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    8fb0:			; <UNDEFINED> instruction: 0xf1094c89
    8fb4:	movwcc	r0, #33029	; 0x8105
    8fb8:			; <UNDEFINED> instruction: 0xf811447c
    8fbc:			; <UNDEFINED> instruction: 0xf1a86c04
    8fc0:			; <UNDEFINED> instruction: 0xf8110805
    8fc4:			; <UNDEFINED> instruction: 0xf1b80c02
    8fc8:			; <UNDEFINED> instruction: 0xf8110f04
    8fcc:	strmi	ip, [r9], r5, lsl #24
    8fd0:	stccs	8, cr15, [r3], {17}
    8fd4:	strne	lr, [r6, #-2639]	; 0xfffff5b1
    8fd8:	stcvc	8, cr15, [r1], {17}
    8fdc:	ldreq	pc, [r0, #-5]
    8fe0:			; <UNDEFINED> instruction: 0x0e8cea4f
    8fe4:	beq	ff043928 <__assert_fail@plt+0xff0412e8>
    8fe8:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
    8fec:	subeq	lr, r2, #323584	; 0x4f000
    8ff0:	cdpeq	0, 1, cr15, cr12, cr14, {0}
    8ff4:	andseq	pc, lr, #2
    8ff8:	beq	645028 <__assert_fail@plt+0x6429e8>
    8ffc:	vfnmane.f32	s28, s12, s28
    9000:	sbcsne	lr, r0, #270336	; 0x42000
    9004:	bne	1603934 <__assert_fail@plt+0x16012f4>
    9008:	vldmiaeq	ip, {s29-s107}
    900c:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
    9010:	addeq	pc, r4, r0, asr #7
    9014:	ldreq	pc, [pc, -r7]
    9018:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
    901c:			; <UNDEFINED> instruction: 0xf814469b
    9020:			; <UNDEFINED> instruction: 0xf101e00e
    9024:	stfpls	f0, [r6, #20]!
    9028:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    902c:	stcpl	13, cr5, [r2], #404	; 0x194
    9030:			; <UNDEFINED> instruction: 0xf8145c20
    9034:	stclpl	0, cr10, [r7, #40]!	; 0x28
    9038:	ldcgt	8, cr15, [r0], {3}
    903c:	stc	8, cr15, [pc], {3}
    9040:	stcvs	8, cr15, [lr], {3}
    9044:	stcpl	8, cr15, [sp], {3}
    9048:	stccs	8, cr15, [ip], {3}
    904c:	stceq	8, cr15, [fp], {3}
    9050:	stcge	8, cr15, [sl], {3}
    9054:	stcvc	8, cr15, [r9], {3}
    9058:			; <UNDEFINED> instruction: 0xf108d8af
    905c:			; <UNDEFINED> instruction: 0xf1b838ff
    9060:	vmax.f32	d0, d0, d3
    9064:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    9068:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
    906c:			; <UNDEFINED> instruction: 0xf8990287
    9070:			; <UNDEFINED> instruction: 0xf10b6000
    9074:			; <UNDEFINED> instruction: 0xf8990007
    9078:			; <UNDEFINED> instruction: 0xf8995001
    907c:	adcseq	r2, r4, r2
    9080:			; <UNDEFINED> instruction: 0xf8994b56
    9084:			; <UNDEFINED> instruction: 0x012f1003
    9088:	ldreq	pc, [ip], #-4
    908c:	b	111a280 <__assert_fail@plt+0x1117c40>
    9090:			; <UNDEFINED> instruction: 0xf0071495
    9094:	vorr.i32	d16, #-805306368	; 0xd0000000
    9098:	b	11ca5b0 <__assert_fail@plt+0x11c7f70>
    909c:	subseq	r1, r2, r2, lsl r7
    90a0:			; <UNDEFINED> instruction: 0xf81308f6
    90a4:			; <UNDEFINED> instruction: 0xf002c005
    90a8:	sbceq	r0, sp, lr, lsl r2
    90ac:	sbcsne	lr, r1, #270336	; 0x42000
    90b0:	ldreq	pc, [r8, #-5]
    90b4:	orreq	pc, r4, r1, asr #7
    90b8:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    90bc:	ldcpl	13, cr5, [lr, #112]	; 0x70
    90c0:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
    90c4:			; <UNDEFINED> instruction: 0xf88b5c5b
    90c8:			; <UNDEFINED> instruction: 0xf88b4001
    90cc:			; <UNDEFINED> instruction: 0xf88b6000
    90d0:			; <UNDEFINED> instruction: 0xf88bc002
    90d4:			; <UNDEFINED> instruction: 0xf88b7003
    90d8:			; <UNDEFINED> instruction: 0xf88be004
    90dc:			; <UNDEFINED> instruction: 0xf88b2006
    90e0:	blls	550fc <__assert_fail@plt+0x52abc>
    90e4:	bicmi	pc, sp, ip, asr #12
    90e8:	bicmi	pc, ip, ip, asr #13
    90ec:	movwcc	r2, #16896	; 0x4200
    90f0:	blx	fe865102 <__assert_fail@plt+0xfe862ac2>
    90f4:	stmdbls	r0, {r0, r1, r8, r9, ip}
    90f8:	strbpl	r0, [sl], #2203	; 0x89b
    90fc:	andlt	r9, r3, r0, lsl #16
    9100:	svchi	0x00f0e8bd
    9104:	ldmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9108:	andls	r2, r0, #0, 4
    910c:	andvs	r2, r3, r6, lsl r3
    9110:	andlt	r9, r3, r0, lsl #16
    9114:	svchi	0x00f0e8bd
    9118:	mulcs	r0, r9, r8
    911c:	blmi	c1aa84 <__assert_fail@plt+0xc18444>
    9120:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
    9124:			; <UNDEFINED> instruction: 0xf00108d2
    9128:	ldfpls	f0, [sl], {28}
    912c:			; <UNDEFINED> instruction: 0xf8005c5b
    9130:			; <UNDEFINED> instruction: 0xf88b2b02
    9134:	ldrb	r3, [r4, r1]
    9138:	mulmi	r0, r9, r8
    913c:	andeq	pc, r4, fp, lsl #2
    9140:	mulcs	r1, r9, r8
    9144:	adceq	r4, r1, r7, lsr #22
    9148:	tsteq	r5, r4, ror #17
    914c:	tsteq	ip, r1	; <UNPREDICTABLE>
    9150:	b	105a344 <__assert_fail@plt+0x1057d04>
    9154:			; <UNDEFINED> instruction: 0xf0051192
    9158:	vorr.i32	d16, #10485760	; 0x00a00000
    915c:	lfmpl	f0, 2, [lr], {68}	; 0x44
    9160:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
    9164:			; <UNDEFINED> instruction: 0xf88b5c9b
    9168:			; <UNDEFINED> instruction: 0xf88b6001
    916c:			; <UNDEFINED> instruction: 0xf88b4000
    9170:			; <UNDEFINED> instruction: 0xf88b1003
    9174:	ldr	r3, [r4, r2]!
    9178:	mulne	r1, r9, r8
    917c:	andeq	pc, r5, fp, lsl #2
    9180:	mulvs	r0, r9, r8
    9184:	mulcs	r2, r9, r8
    9188:	blmi	5c95c0 <__assert_fail@plt+0x5c6f80>
    918c:			; <UNDEFINED> instruction: 0xf00400b5
    9190:	b	110a1d8 <__assert_fail@plt+0x1107b98>
    9194:			; <UNDEFINED> instruction: 0xf0051412
    9198:	subseq	r0, r2, ip, lsl r5
    919c:	b	115a390 <__assert_fail@plt+0x1157d50>
    91a0:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
    91a4:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
    91a8:	andseq	pc, lr, #2
    91ac:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
    91b0:	ldcpl	13, cr5, [sl], {157}	; 0x9d
    91b4:			; <UNDEFINED> instruction: 0xf88b5c5b
    91b8:			; <UNDEFINED> instruction: 0xf88b7001
    91bc:			; <UNDEFINED> instruction: 0xf88b5000
    91c0:			; <UNDEFINED> instruction: 0xf88b4003
    91c4:			; <UNDEFINED> instruction: 0xf88b2004
    91c8:	str	r3, [sl, r2]
    91cc:	ldrdlt	pc, [r0], -sp
    91d0:	ldrbmi	lr, [r8], -r3, asr #14
    91d4:	svclt	0x0000e785
    91d8:	andeq	r6, r0, r8, lsl r5
    91dc:	andeq	r6, r0, r4, asr #8
    91e0:	andeq	r6, r0, lr, lsr #7
    91e4:	andeq	r6, r0, r0, lsl #7
    91e8:	andeq	r6, r0, r4, lsr r3
    91ec:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    91f0:	subsle	r2, r1, r0, lsr ip
    91f4:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    91f8:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
    91fc:	svclt	0x00882c09
    9200:	ldmdale	r3, {r8, r9, sl, sp}
    9204:			; <UNDEFINED> instruction: 0xf1a47844
    9208:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
    920c:			; <UNDEFINED> instruction: 0xf04f2700
    9210:	and	r0, r3, sl, lsl #28
    9214:	svcmi	0x0001f816
    9218:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    921c:	ldrtmi	fp, [r0], -sp, ror #5
    9220:	blx	39464e <__assert_fail@plt+0x39200e>
    9224:			; <UNDEFINED> instruction: 0xf1a4c707
    9228:	ldmible	r3!, {r4, r5, sl, fp}^
    922c:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
    9230:	teqle	sl, lr, lsr #18
    9234:	mcrrne	8, 4, r7, r4, cr5
    9238:	eorsle	r2, r8, r0, lsr sp
    923c:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
    9240:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
    9244:	andcs	fp, r0, r8, lsl #31
    9248:	andcs	sp, r0, sl, lsl #16
    924c:			; <UNDEFINED> instruction: 0xf814260a
    9250:	blx	1a0e5e <__assert_fail@plt+0x19e81e>
    9254:			; <UNDEFINED> instruction: 0xf1a51000
    9258:	sbclt	r0, sp, #48, 2
    925c:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
    9260:	stmdavc	r2!, {r4, sp, lr}
    9264:			; <UNDEFINED> instruction: 0xd1202a2e
    9268:	stclne	8, cr7, [r0], #-388	; 0xfffffe7c
    926c:	eorle	r2, r4, r0, lsr r9
    9270:	eorseq	pc, r0, #1073741864	; 0x40000028
    9274:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    9278:	strcs	fp, [r0], #-3976	; 0xfffff078
    927c:	strcs	sp, [r0], #-2058	; 0xfffff7f6
    9280:			; <UNDEFINED> instruction: 0xf810250a
    9284:	blx	150e92 <__assert_fail@plt+0x14e852>
    9288:			; <UNDEFINED> instruction: 0xf1a12404
    928c:	sbcslt	r0, r1, #48, 4
    9290:	ldmible	r6!, {r0, r3, r8, fp, sp}^
    9294:	ldcllt	0, cr6, [r0, #112]!	; 0x70
    9298:			; <UNDEFINED> instruction: 0xf1a47844
    929c:	rsclt	r0, lr, #48, 10	; 0xc000000
    92a0:	svclt	0x00882e09
    92a4:	stceq	0, cr15, [r0], {79}	; 0x4f
    92a8:	andcs	sp, r0, pc, lsr #17
    92ac:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    92b0:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    92b4:	strdcs	sp, [r0, -r9]
    92b8:	stmiavc	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    92bc:	bcs	257b84 <__assert_fail@plt+0x255544>
    92c0:	andcs	sp, r0, #3981312	; 0x3cc000
    92c4:	svclt	0x0000e7db
    92c8:			; <UNDEFINED> instruction: 0xb122b508
    92cc:	ldrmi	r4, [r1], -r4, lsl #16
    92d0:			; <UNDEFINED> instruction: 0xf7fe4478
    92d4:	strmi	pc, [r8], -r3, lsl #21
    92d8:	ldm	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    92dc:	ldrb	r4, [r5, r2, lsl #12]!
    92e0:	andeq	r6, r0, r0, lsr #4
    92e4:	stmdacs	r8!, {r3, r9, sl, lr}
    92e8:			; <UNDEFINED> instruction: 0x461a4611
    92ec:	stcle	0, cr13, [sp], {24}
    92f0:	svclt	0x0008280a
    92f4:	andle	r2, r7, r2
    92f8:	svclt	0x00082814
    92fc:	andle	r2, r3, r3
    9300:	svclt	0x00142800
    9304:	andcs	r2, r1, r4
    9308:	ldmiblt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    930c:	svclt	0x00082832
    9310:	rscsle	r2, r9, r6
    9314:	svclt	0x00142864
    9318:	andcs	r2, r7, r4
    931c:	ldmiblt	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9320:	ldrb	r2, [r1, r5]!
    9324:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    9328:	stmdblt	r8!, {r3, r4, fp, sp, lr}^
    932c:			; <UNDEFINED> instruction: 0x460cb510
    9330:	andmi	r2, sl, r1, lsl #2
    9334:	andle	r6, r9, r9, lsl r0
    9338:	andcs	r4, r5, #163840	; 0x28000
    933c:			; <UNDEFINED> instruction: 0xf7f84479
    9340:	strtmi	lr, [r1], -r0, lsl #29
    9344:	blx	12c7344 <__assert_fail@plt+0x12c4d04>
    9348:	ldrbmi	r2, [r0, -r0]!
    934c:	ldrmi	r4, [r0], -r6, lsl #18
    9350:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9354:	mrc	7, 3, APSR_nzcv, cr4, cr8, {7}
    9358:			; <UNDEFINED> instruction: 0xf7fe4621
    935c:	svclt	0x0000fa3f
    9360:	andeq	r7, r1, lr, asr #30
    9364:	andeq	r6, r0, ip, asr #3
    9368:	andeq	r6, r0, lr, ror #3
    936c:	mvnsmi	lr, #737280	; 0xb4000
    9370:	addlt	r4, r3, r1, lsl #13
    9374:	ldrmi	r4, [r1], -r8, lsl #12
    9378:	cdpne	3, 5, cr11, cr6, cr10, {0}
    937c:	strmi	r1, [r6], #-3652	; 0xfffff1bc
    9380:	streq	pc, [r1, -r0, asr #3]
    9384:	adcsmi	lr, r4, #1
    9388:	bl	1fd3f4 <__assert_fail@plt+0x1fadb4>
    938c:			; <UNDEFINED> instruction: 0xf9140804
    9390:	stccs	15, cr5, [r0, #-4]
    9394:			; <UNDEFINED> instruction: 0x461adaf7
    9398:	ldmdavc	sl, {r0, r1, r8, ip, sp, pc}
    939c:	cdp2	0, 4, cr15, cr2, cr3, {0}
    93a0:	strmi	r4, [r5], -r9, asr #12
    93a4:	ldmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93a8:	strtmi	r4, [r8], -r4, lsl #12
    93ac:	mcr	7, 1, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    93b0:	svclt	0x00181c63
    93b4:	strtmi	r4, [r0], -r4, asr #12
    93b8:	pop	{r0, r1, ip, sp, pc}
    93bc:			; <UNDEFINED> instruction: 0x460a83f0
    93c0:	strmi	r2, [r1], -r0, lsl #8
    93c4:	strbmi	r9, [r8], -r0, lsl #8
    93c8:	svc	0x00f6f7f8
    93cc:	strtmi	r4, [r0], -r4, lsl #12
    93d0:	pop	{r0, r1, ip, sp, pc}
    93d4:	svclt	0x000083f0
    93d8:	tstcs	r0, r8, lsl #16
    93dc:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    93e0:	stmia	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93e4:	tstcs	r0, r6, lsl #16
    93e8:			; <UNDEFINED> instruction: 0xf7f94478
    93ec:	stmdami	r5, {r3, r6, r7, fp, sp, lr, pc}
    93f0:			; <UNDEFINED> instruction: 0x4008e8bd
    93f4:	tstcs	r0, r8, ror r4
    93f8:	ldmdalt	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93fc:			; <UNDEFINED> instruction: 0xffffff03
    9400:			; <UNDEFINED> instruction: 0xfffffedd
    9404:			; <UNDEFINED> instruction: 0xffffff2d
    9408:			; <UNDEFINED> instruction: 0xf7f8b538
    940c:			; <UNDEFINED> instruction: 0x4604ef78
    9410:	addlt	fp, r4, #0, 2
    9414:	andcs	r4, r5, #98304	; 0x18000
    9418:	ldrbtmi	r2, [r9], #-0
    941c:	mrc	7, 0, APSR_nzcv, cr0, cr8, {7}
    9420:	strtmi	r4, [r0], -r5, lsl #12
    9424:	stmda	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9428:	strtmi	r4, [r8], -r1, lsl #12
    942c:			; <UNDEFINED> instruction: 0xf9d6f7fe
    9430:	andeq	r6, r0, lr, asr #2
    9434:			; <UNDEFINED> instruction: 0xf7f8b510
    9438:	stmdbmi	r5, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    943c:			; <UNDEFINED> instruction: 0x46044479
    9440:	stcl	7, cr15, [r4, #-992]	; 0xfffffc20
    9444:			; <UNDEFINED> instruction: 0x4c03b908
    9448:			; <UNDEFINED> instruction: 0x4620447c
    944c:	svclt	0x0000bd10
    9450:	andeq	r6, r0, r8, asr r1
    9454:	andeq	r6, r0, r4, asr #2
    9458:	addlt	fp, r3, r0, lsr r5
    945c:	strmi	fp, [sp], -r0, lsl #3
    9460:	strmi	r4, [r4], -pc, lsl #18
    9464:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    9468:	andcs	r2, r0, r5, lsl #4
    946c:	stcl	7, cr15, [r8, #992]!	; 0x3e0
    9470:	strtmi	r9, [sl], -r1, lsl #22
    9474:	andlt	r4, r3, r1, lsr #12
    9478:	ldrhtmi	lr, [r0], -sp
    947c:	stmdblt	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9480:	andls	r4, r1, #8, 18	; 0x20000
    9484:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9488:	ldcl	7, cr15, [sl, #992]	; 0x3e0
    948c:	stmdbmi	r6, {r0, r8, r9, fp, ip, pc}
    9490:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    9494:	pop	{r0, r1, ip, sp, pc}
    9498:			; <UNDEFINED> instruction: 0xf7fe4030
    949c:	svclt	0x0000b931
    94a0:	andeq	r6, r0, r2, lsr r1
    94a4:	andeq	r6, r0, r2, asr #2
    94a8:			; <UNDEFINED> instruction: 0x000058b2
    94ac:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
    94b0:	andle	r2, r0, sp, lsr #22
    94b4:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
    94b8:	mvnsle	r2, r0, lsl #22
    94bc:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    94c0:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    94c4:			; <UNDEFINED> instruction: 0x47704478
    94c8:	andeq	r6, r0, r6, asr #2
    94cc:	andeq	r6, r0, r0, asr #2
    94d0:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
    94d4:	andle	r2, r0, sp, lsr #22
    94d8:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
    94dc:	mvnsle	r2, r0, lsl #22
    94e0:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    94e4:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    94e8:			; <UNDEFINED> instruction: 0x47704478
    94ec:	andeq	r6, r0, lr, lsr #2
    94f0:	andeq	r6, r0, r8, lsr #2
    94f4:	svclt	0x0000e73a
    94f8:	addlt	fp, r2, r0, lsl r5
    94fc:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    9500:			; <UNDEFINED> instruction: 0xf88d461c
    9504:	strbtmi	r4, [fp], -r0
    9508:	ldrbtmi	r4, [ip], #3085	; 0xc0d
    950c:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    9510:	strls	r6, [r1], #-2084	; 0xfffff7dc
    9514:	streq	pc, [r0], #-79	; 0xffffffb1
    9518:			; <UNDEFINED> instruction: 0xf88d2400
    951c:			; <UNDEFINED> instruction: 0xf7ff4001
    9520:	bmi	2491bc <__assert_fail@plt+0x246b7c>
    9524:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    9528:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    952c:	subsmi	r9, sl, r1, lsl #22
    9530:	andlt	sp, r2, r1, lsl #2
    9534:			; <UNDEFINED> instruction: 0xf7f8bd10
    9538:	svclt	0x0000ed8a
    953c:	andeq	r7, r1, sl, lsl r8
    9540:	muleq	r0, ip, r2
    9544:	strdeq	r7, [r1], -lr
    9548:	str	r2, [pc, -r0, lsl #6]
    954c:			; <UNDEFINED> instruction: 0x4605b570
    9550:	cmplt	r9, ip, lsl #12
    9554:			; <UNDEFINED> instruction: 0xf7f84608
    9558:			; <UNDEFINED> instruction: 0x4621eeb8
    955c:	strmi	r2, [r2], -r0, lsl #6
    9560:	pop	{r3, r5, r9, sl, lr}
    9564:	smlsdx	r1, r0, r0, r4
    9568:	strmi	r4, [sl], -r4, lsl #24
    956c:	movwcs	r4, #1576	; 0x628
    9570:			; <UNDEFINED> instruction: 0x4621447c
    9574:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9578:	svclt	0x0000e6f8
    957c:	andeq	r5, r0, ip, lsl #3
    9580:	bcc	76190 <__assert_fail@plt+0x73b50>
    9584:	mcrne	5, 2, fp, cr12, cr0, {3}
    9588:	strmi	r1, [r6], -sp, lsl #17
    958c:	svccc	0x0001f814
    9590:	blcs	fe7dae5c <__assert_fail@plt+0xfe7d881c>
    9594:	andsne	lr, r3, #323584	; 0x4f000
    9598:	eorseq	pc, r7, r2, lsl #2
    959c:			; <UNDEFINED> instruction: 0xf102bf98
    95a0:			; <UNDEFINED> instruction: 0xf7f80030
    95a4:	stmdavc	r3!, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    95a8:			; <UNDEFINED> instruction: 0xf0034631
    95ac:	blcs	24a1f0 <__assert_fail@plt+0x247bb0>
    95b0:	eorseq	pc, r7, r3, lsl #2
    95b4:			; <UNDEFINED> instruction: 0xf103bf98
    95b8:			; <UNDEFINED> instruction: 0xf7f80030
    95bc:	adcmi	lr, ip, #144, 30	; 0x240
    95c0:	ldfltp	f5, [r0, #-912]!	; 0xfffffc70
    95c4:	svclt	0x00004770
    95c8:	mvnsmi	lr, #737280	; 0xb4000
    95cc:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
    95d0:	addhi	pc, r7, r0
    95d4:	stmdbcc	r1, {r0, r2, r6, r9, sl, fp, ip}
    95d8:	ldrmi	r1, [r7], -r6, asr #16
    95dc:	strtmi	r2, [r9], -r1
    95e0:	adcsmi	lr, fp, #15
    95e4:			; <UNDEFINED> instruction: 0xf1a3d04f
    95e8:	svccs	0x0000035c
    95ec:			; <UNDEFINED> instruction: 0xf383fab3
    95f0:	cmpne	r3, #323584	; 0x4f000
    95f4:	movwcs	fp, #3848	; 0xf08
    95f8:	cmple	r4, r0, lsl #22
    95fc:	adcsmi	r3, r1, #1
    9600:			; <UNDEFINED> instruction: 0xf811d00d
    9604:	blcs	1fd9210 <__assert_fail@plt+0x1fd6bd0>
    9608:	blcs	7f9270 <__assert_fail@plt+0x7f6c30>
    960c:	andeq	pc, sl, #-1073741784	; 0xc0000028
    9610:	bcs	ff9b4 <__assert_fail@plt+0xfd374>
    9614:	adcsmi	sp, r1, #52, 16	; 0x340000
    9618:	andeq	pc, r2, r0, lsl #2
    961c:			; <UNDEFINED> instruction: 0xf7f8d1f1
    9620:			; <UNDEFINED> instruction: 0xf8dfec2c
    9624:	ldrbtmi	r9, [r9], #212	; 0xd4
    9628:	strmi	r4, [r4], -r0, lsl #13
    962c:	adcsmi	lr, fp, #14
    9630:			; <UNDEFINED> instruction: 0xf1a3d03d
    9634:	blx	fec89fac <__assert_fail@plt+0xfec8796c>
    9638:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    963c:	svclt	0x00082f00
    9640:	bllt	fe891e48 <__assert_fail@plt+0xfe88f808>
    9644:	strmi	r7, [r4], -r3, lsr #32
    9648:			; <UNDEFINED> instruction: 0xd01342b5
    964c:	svccc	0x0001f815
    9650:	blcs	1fd07d8 <__assert_fail@plt+0x1fce198>
    9654:	blcs	7f92bc <__assert_fail@plt+0x7f6c7c>
    9658:	blcs	2bfa04 <__assert_fail@plt+0x2bd3c4>
    965c:	subseq	pc, ip, #79	; 0x4f
    9660:	tstle	r2, r2, lsr #32
    9664:			; <UNDEFINED> instruction: 0xf04f42b5
    9668:			; <UNDEFINED> instruction: 0xf104036e
    966c:			; <UNDEFINED> instruction: 0xf8040402
    9670:	mvnle	r3, r1, lsl #24
    9674:	strbmi	r2, [r0], -r0, lsl #6
    9678:	andlt	r7, r3, r3, lsr #32
    967c:	mvnshi	lr, #12386304	; 0xbd0000
    9680:	svceq	0x00f7f013
    9684:	andcc	sp, r5, r7, asr #1
    9688:	blcs	383574 <__assert_fail@plt+0x380f34>
    968c:	cmncs	r2, #2, 30
    9690:	strcc	r7, [r2], #-99	; 0xffffff9d
    9694:	blcs	33d9fc <__assert_fail@plt+0x33b3bc>
    9698:	blcs	2fd6f0 <__assert_fail@plt+0x2fb0b0>
    969c:	blcs	23d700 <__assert_fail@plt+0x23b0c0>
    96a0:	ldmdblt	r3!, {r1, r3, r4, ip, lr, pc}
    96a4:	strcc	r2, [r2], #-816	; 0xfffffcd0
    96a8:	stccc	8, cr15, [r1], {4}
    96ac:	subscs	lr, ip, #204, 14	; 0x3300000
    96b0:	movwls	r7, #34	; 0x22
    96b4:	rscscc	pc, pc, #79	; 0x4f
    96b8:	tstcs	r1, fp, asr #12
    96bc:			; <UNDEFINED> instruction: 0xf7f83404
    96c0:	strb	lr, [r1, r8, asr #28]
    96c4:	strcc	r2, [r2], #-870	; 0xfffffc9a
    96c8:	stccc	8, cr15, [r1], {4}
    96cc:	cmncs	r6, #188, 14	; 0x2f00000
    96d0:			; <UNDEFINED> instruction: 0xf8043402
    96d4:	ldr	r3, [r7, r1, lsl #24]!
    96d8:	strcc	r2, [r2], #-866	; 0xfffffc9e
    96dc:	stccc	8, cr15, [r1], {4}
    96e0:			; <UNDEFINED> instruction: 0x2001e7b2
    96e4:	bl	ff2476cc <__assert_fail@plt+0xff24508c>
    96e8:	strmi	r2, [r4], -r0, lsl #6
    96ec:	strbmi	r4, [r0], -r0, lsl #13
    96f0:	andlt	r7, r3, r3, lsr #32
    96f4:	mvnshi	lr, #12386304	; 0xbd0000
    96f8:	strdeq	r5, [r0], -r2
    96fc:			; <UNDEFINED> instruction: 0xf7ffb508
    9700:	tstlt	r0, r3, ror #30	; <UNPREDICTABLE>
    9704:			; <UNDEFINED> instruction: 0xf7ffbd08
    9708:	svclt	0x0000fe7f
    970c:			; <UNDEFINED> instruction: 0x4606b5f0
    9710:			; <UNDEFINED> instruction: 0x460f4d3f
    9714:	ldrsbt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    9718:	ldrbtmi	fp, [sp], #-139	; 0xffffff75
    971c:	ldrsbtgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    9720:	cfstrsge	mvf4, [r1], {254}	; 0xfe
    9724:			; <UNDEFINED> instruction: 0xf85ecd0f
    9728:			; <UNDEFINED> instruction: 0xf8dcc00c
    972c:			; <UNDEFINED> instruction: 0xf8cdc000
    9730:			; <UNDEFINED> instruction: 0xf04fc024
    9734:	strgt	r0, [pc], #-3072	; 973c <__assert_fail@plt+0x70fc>
    9738:	muleq	r3, r5, r8
    973c:	andeq	lr, r3, r4, lsl #17
    9740:			; <UNDEFINED> instruction: 0xf0014630
    9744:	vmlane.f32	s30, s9, s2
    9748:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    974c:	svclt	0x00082f00
    9750:	cmplt	ip, r1, lsl #8
    9754:	bmi	c5275c <__assert_fail@plt+0xc5011c>
    9758:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    975c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9760:	subsmi	r9, sl, r9, lsl #22
    9764:			; <UNDEFINED> instruction: 0x4620d152
    9768:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    976c:			; <UNDEFINED> instruction: 0xf0014630
    9770:			; <UNDEFINED> instruction: 0x4605fa7f
    9774:	eorsle	r2, pc, r0, lsl #16
    9778:	andcs	r4, r1, #36700160	; 0x2300000
    977c:			; <UNDEFINED> instruction: 0xf0012103
    9780:			; <UNDEFINED> instruction: 0x4669faf9
    9784:			; <UNDEFINED> instruction: 0xf0024628
    9788:	stmdacs	r6, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    978c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    9790:			; <UNDEFINED> instruction: 0x9c00da01
    9794:	stcge	3, cr11, [r7], {100}	; 0x64
    9798:	strtmi	r2, [r8], -r6, lsl #4
    979c:			; <UNDEFINED> instruction: 0xf0014621
    97a0:	andcc	pc, r1, r1, asr sp	; <UNPREDICTABLE>
    97a4:	bls	7d864 <__assert_fail@plt+0x7b224>
    97a8:	strtmi	sl, [r0], -r2, lsl #18
    97ac:	stc	7, cr15, [ip], #-992	; 0xfffffc20
    97b0:	bls	f5e98 <__assert_fail@plt+0xf3858>
    97b4:	strtmi	sl, [r0], -r4, lsl #18
    97b8:	stc	7, cr15, [r6], #-992	; 0xfffffc20
    97bc:	bls	175de4 <__assert_fail@plt+0x1737a4>
    97c0:	strtmi	sl, [r0], -r6, lsl #18
    97c4:	stc	7, cr15, [r0], #-992	; 0xfffffc20
    97c8:			; <UNDEFINED> instruction: 0xf89db158
    97cc:			; <UNDEFINED> instruction: 0x0619301c
    97d0:			; <UNDEFINED> instruction: 0x065ad510
    97d4:			; <UNDEFINED> instruction: 0xf003bf4c
    97d8:	vbic.i32	d16, #48896	; 0x0000bf00
    97dc:	blcs	20a5f0 <__assert_fail@plt+0x207fb0>
    97e0:	strcs	sp, [r1], #-264	; 0xfffffef8
    97e4:	eorsvs	r2, fp, r0, lsl #6
    97e8:			; <UNDEFINED> instruction: 0xf0014628
    97ec:	ldr	pc, [r2, pc, lsr #18]!
    97f0:			; <UNDEFINED> instruction: 0xe7f9603c
    97f4:	ldrb	r2, [r7, r0, lsl #8]!
    97f8:	stc	7, cr15, [r0, #992]	; 0x3e0
    97fc:	addlt	r4, r0, #44, 12	; 0x2c00000
    9800:			; <UNDEFINED> instruction: 0xe7a86038
    9804:	strcs	r6, [r0], #-2987	; 0xfffff455
    9808:			; <UNDEFINED> instruction: 0xe7ed603b
    980c:	ldc	7, cr15, [lr], {248}	; 0xf8
    9810:	andeq	r5, r0, lr, ror pc
    9814:	andeq	r7, r1, r4, lsl #12
    9818:	muleq	r0, ip, r2
    981c:	andeq	r7, r1, sl, asr #11
    9820:			; <UNDEFINED> instruction: 0x4604b570
    9824:	strmi	r4, [sp], -sp, lsl #28
    9828:	and	r4, r8, lr, ror r4
    982c:	stc	7, cr15, [sl, #992]	; 0x3e0
    9830:	stmdavc	r0!, {r3, r7, r8, ip, sp, pc}
    9834:	svclt	0x0004287c
    9838:	strcc	r7, [r1], #-2144	; 0xfffff7a0
    983c:			; <UNDEFINED> instruction: 0x4631b150
    9840:			; <UNDEFINED> instruction: 0xf7f84620
    9844:	strtmi	lr, [r9], -r4, ror #22
    9848:	strtmi	r4, [r0], -r2, lsl #12
    984c:	bcs	1a8a4 <__assert_fail@plt+0x18264>
    9850:	ldrmi	sp, [r0], -ip, ror #3
    9854:	andcs	fp, r1, r0, ror sp
    9858:	svclt	0x0000bd70
    985c:	strdeq	r5, [r0], -r8
    9860:	stmdbcs	r0, {r0, r5, r9, fp, lr}
    9864:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    9868:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    986c:	addlt	fp, r9, r0, lsr r5
    9870:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9874:			; <UNDEFINED> instruction: 0xf04f9307
    9878:	mrsle	r0, (UNDEF: 58)
    987c:	bmi	711884 <__assert_fail@plt+0x70f244>
    9880:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    9884:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9888:	subsmi	r9, sl, r7, lsl #22
    988c:	andlt	sp, r9, sl, lsr #2
    9890:	blge	f8d58 <__assert_fail@plt+0xf6718>
    9894:	strmi	sl, [ip], -r2, lsl #20
    9898:			; <UNDEFINED> instruction: 0xf7ffa901
    989c:	strmi	pc, [r5], -r7, lsr #25
    98a0:	rscle	r2, fp, r0, lsl #16
    98a4:	bge	1744c4 <__assert_fail@plt+0x171e84>
    98a8:	strtmi	sl, [r0], -r4, lsl #18
    98ac:	ldc2	7, cr15, [lr], {255}	; 0xff
    98b0:	rscle	r2, r3, r0, lsl #16
    98b4:	blls	1300c0 <__assert_fail@plt+0x12da80>
    98b8:	sfmle	f4, 4, [r1, #-616]	; 0xfffffd98
    98bc:	ldrb	r2, [lr, r1]
    98c0:	bls	be038 <__assert_fail@plt+0xbb9f8>
    98c4:	addsmi	r9, sl, #5120	; 0x1400
    98c8:	ldrshle	sp, [r7, #200]	; 0xc8
    98cc:	blls	1b00e0 <__assert_fail@plt+0x1adaa0>
    98d0:	lfmle	f4, 2, [r3], #616	; 0x268
    98d4:			; <UNDEFINED> instruction: 0x4601d1d2
    98d8:			; <UNDEFINED> instruction: 0xf7f84628
    98dc:	stmdacs	r0, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    98e0:	strb	sp, [fp, ip, ror #21]
    98e4:	bl	fecc78cc <__assert_fail@plt+0xfecc528c>
    98e8:			; <UNDEFINED> instruction: 0x000174ba
    98ec:	muleq	r0, ip, r2
    98f0:	andeq	r7, r1, r2, lsr #9
    98f4:	svcmi	0x00f0e92d
    98f8:	addlt	r4, r3, pc, lsl #12
    98fc:	stmdacs	r0, {r1, r2, r4, r9, sl, lr}
    9900:	addhi	pc, pc, r0
    9904:	strmi	r7, [r5], -r4, lsl #16
    9908:	svclt	0x00182c20
    990c:	tstle	r5, r9, lsl #24
    9910:	svcmi	0x0001f815
    9914:	svclt	0x00182c09
    9918:	rscsle	r2, r9, r0, lsr #24
    991c:			; <UNDEFINED> instruction: 0xf0002c2d
    9920:	stmdavc	fp!, {r0, r6, r7, pc}
    9924:	eorle	r2, r4, pc, lsr fp
    9928:	strtmi	r4, [r8], -r2, ror #18
    992c:			; <UNDEFINED> instruction: 0xf7f84479
    9930:	bllt	444470 <__assert_fail@plt+0x441e30>
    9934:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    9938:	mcr2	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    993c:	cmnlt	r2, r2, ror r8
    9940:			; <UNDEFINED> instruction: 0xf1064d5e
    9944:	ldrbtmi	r0, [sp], #-1032	; 0xfffffbf8
    9948:	stcne	8, cr15, [r8], {84}	; 0x54
    994c:	strcc	r4, [r8], #-1574	; 0xfffff9da
    9950:			; <UNDEFINED> instruction: 0xf7fd4628
    9954:			; <UNDEFINED> instruction: 0xf854fed5
    9958:	bcs	14970 <__assert_fail@plt+0x12330>
    995c:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9960:	svclt	0x00082b4d
    9964:	cmple	sl, sp, lsr r8
    9968:	andcs	r6, r0, sp, lsr r0
    996c:	pop	{r0, r1, ip, sp, pc}
    9970:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    9974:	sbcsle	r2, sp, r0, lsl #22
    9978:	ldccc	7, cr14, [r0], #-856	; 0xfffffca8
    997c:	stmdble	r1, {r0, r3, sl, fp, sp}^
    9980:	strtmi	r4, [r8], -pc, asr #18
    9984:			; <UNDEFINED> instruction: 0xf7fb4479
    9988:	strmi	pc, [r0], r1, ror #18
    998c:	rsbsle	r2, fp, r0, lsl #16
    9990:	stccs	8, cr6, [r0, #-20]	; 0xffffffec
    9994:	addhi	pc, r4, r0
    9998:			; <UNDEFINED> instruction: 0xf8df2300
    999c:			; <UNDEFINED> instruction: 0xf8df9128
    99a0:	strmi	sl, [r4], -r8, lsr #2
    99a4:	ldrbtmi	r9, [r9], #768	; 0x300
    99a8:	ldrbtmi	r4, [sl], #2888	; 0xb48
    99ac:	movwls	r4, #5243	; 0x147b
    99b0:			; <UNDEFINED> instruction: 0xf854e002
    99b4:	bicslt	r5, sp, r4, lsl #30
    99b8:	blcs	27a6c <__assert_fail@plt+0x2542c>
    99bc:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    99c0:	suble	r2, ip, r0, lsl #18
    99c4:			; <UNDEFINED> instruction: 0xe00546b3
    99c8:	ldrdne	pc, [ip], -fp
    99cc:	bleq	245e00 <__assert_fail@plt+0x2437c0>
    99d0:	suble	r2, r4, r0, lsl #18
    99d4:			; <UNDEFINED> instruction: 0xf7f84628
    99d8:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    99dc:			; <UNDEFINED> instruction: 0xf854d1f4
    99e0:	bls	215f8 <__assert_fail@plt+0x1efb8>
    99e4:	ldrdcc	pc, [r0], -fp
    99e8:	andls	r4, r0, #1744830464	; 0x68000000
    99ec:	mvnle	r2, r0, lsl #26
    99f0:			; <UNDEFINED> instruction: 0xf7f84640
    99f4:	ldmdavs	r8!, {r2, r8, r9, fp, sp, lr, pc}
    99f8:	movwmi	r9, #23808	; 0x5d00
    99fc:			; <UNDEFINED> instruction: 0x2000e7b4
    9a00:	mcrr	7, 15, pc, r4, cr8	; <UNPREDICTABLE>
    9a04:	ldc	7, cr15, [r2], {248}	; 0xf8
    9a08:	ldrmi	r2, [r1], -r0, lsl #4
    9a0c:	strtmi	r4, [r8], -r4, lsl #12
    9a10:			; <UNDEFINED> instruction: 0xf7f86022
    9a14:	mcrrne	12, 4, lr, r3, cr14
    9a18:	eorsle	r4, r1, r5, lsl #12
    9a1c:	tstmi	sp, #3866624	; 0x3b0000
    9a20:	stmdbcs	r0, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    9a24:	stmdami	sl!, {r0, r5, r7, ip, lr, pc}
    9a28:			; <UNDEFINED> instruction: 0xf7fd4478
    9a2c:	ldmdavs	r1!, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    9a30:	stfmid	f3, [r8], #-484	; 0xfffffe1c
    9a34:	ldrbtmi	r3, [ip], #-1544	; 0xfffff9f8
    9a38:	ldmdavs	r1!, {r1, sp, lr, pc}^
    9a3c:	cmplt	r1, r8, lsl #12
    9a40:			; <UNDEFINED> instruction: 0xf856683a
    9a44:	andsmi	r3, sl, #8, 24	; 0x800
    9a48:			; <UNDEFINED> instruction: 0x4620d0f7
    9a4c:			; <UNDEFINED> instruction: 0xff86f7fd
    9a50:	stmdami	r1!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9a54:			; <UNDEFINED> instruction: 0xf7fd4478
    9a58:	andcs	pc, r0, r1, lsl #31
    9a5c:	strbmi	lr, [r9], -r6, lsl #15
    9a60:			; <UNDEFINED> instruction: 0xf7f84628
    9a64:	cmplt	r0, r4, lsr sl
    9a68:	ldrbmi	r4, [r1], -r8, lsr #12
    9a6c:	b	bc7a54 <__assert_fail@plt+0xbc5414>
    9a70:			; <UNDEFINED> instruction: 0xf04fb968
    9a74:	movwls	r3, #1023	; 0x3ff
    9a78:	mlasvs	r8, fp, r7, lr
    9a7c:	ldr	r9, [r8, r0]
    9a80:	blcs	8a3b14 <__assert_fail@plt+0x8a14d4>
    9a84:	svcge	0x0070f47f
    9a88:	rscscc	pc, pc, pc, asr #32
    9a8c:	stmdbls	r1, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    9a90:	andcs	r2, r0, r5, lsl #4
    9a94:	b	ff547a7c <__assert_fail@plt+0xff54543c>
    9a98:			; <UNDEFINED> instruction: 0xf7fd6821
    9a9c:			; <UNDEFINED> instruction: 0xe788fe31
    9aa0:	str	r9, [r5, r0, lsl #10]!
    9aa4:	mcrr	7, 15, pc, r2, cr8	; <UNPREDICTABLE>
    9aa8:			; <UNDEFINED> instruction: 0x46032216
    9aac:	rscscc	pc, pc, pc, asr #32
    9ab0:	smmla	fp, sl, r0, r6
    9ab4:	andeq	r4, r0, ip, asr lr
    9ab8:	andeq	r5, r0, sl, lsl #26
    9abc:	andeq	r5, r0, r2, lsl sp
    9ac0:	andeq	r5, r0, r0, ror #25
    9ac4:	andeq	r5, r0, sl, ror #25
    9ac8:			; <UNDEFINED> instruction: 0x00005cbe
    9acc:	andeq	r5, r0, r0, asr #25
    9ad0:	strdeq	r5, [r0], -ip
    9ad4:	andeq	r5, r0, r6, lsl #24
    9ad8:	andeq	r6, r0, ip, ror #2
    9adc:	blmi	adc38c <__assert_fail@plt+0xad9d4c>
    9ae0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    9ae4:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    9ae8:	bmi	a5b300 <__assert_fail@plt+0xa58cc0>
    9aec:	movwls	r6, #14363	; 0x381b
    9af0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9af4:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
    9af8:	eorle	r2, r5, r3, lsl #22
    9afc:	teqle	pc, r2, lsl #22
    9b00:	vstrcs	d6, [r0, #-788]	; 0xfffffcec
    9b04:	ldmib	r0, {r3, r4, r5, ip, lr, pc}^
    9b08:	bge	8a73c <__assert_fail@plt+0x880fc>
    9b0c:	andls	r2, r0, #4, 2
    9b10:	andls	r6, r2, r2, ror #25
    9b14:	strmi	r6, [r8, r0, lsr #24]!
    9b18:	movvs	fp, #96, 2
    9b1c:	rscvs	r2, r3, #0, 6
    9b20:	blmi	69c398 <__assert_fail@plt+0x699d58>
    9b24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9b28:	blls	e3b98 <__assert_fail@plt+0xe1558>
    9b2c:	qsuble	r4, sl, r1
    9b30:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    9b34:	blls	a46c4 <__assert_fail@plt+0xa2084>
    9b38:	smlalle	r4, pc, sl, r2	; <UNPREDICTABLE>
    9b3c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    9b40:	ldc2l	7, cr15, [lr, #1012]	; 0x3f4
    9b44:			; <UNDEFINED> instruction: 0xe7e9203f
    9b48:	bvs	105c7a0 <__assert_fail@plt+0x105a160>
    9b4c:			; <UNDEFINED> instruction: 0xf50158d3
    9b50:	ldmdavs	fp, {r8, sl, ip, lr}
    9b54:	blvs	838068 <__assert_fail@plt+0x835a28>
    9b58:			; <UNDEFINED> instruction: 0xf7f84629
    9b5c:	rsbvs	lr, r5, #55296	; 0xd800
    9b60:	andcs	r4, r0, r3, lsl #12
    9b64:	ldrb	r6, [fp, r3, lsr #6]
    9b68:	strtmi	r4, [sl], -sp, lsl #16
    9b6c:			; <UNDEFINED> instruction: 0xf7fd4478
    9b70:			; <UNDEFINED> instruction: 0xe7f0fe91
    9b74:	b	1ac7b5c <__assert_fail@plt+0x1ac551c>
    9b78:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    9b7c:	mcr2	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    9b80:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    9b84:	mcr2	7, 3, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    9b88:	andeq	r7, r1, r4, asr #4
    9b8c:	muleq	r0, ip, r2
    9b90:	andeq	r7, r1, lr, lsr #4
    9b94:	andeq	r7, r1, r0, lsl #4
    9b98:	ldrdeq	r5, [r0], -r2
    9b9c:	andeq	r0, r0, ip, asr #5
    9ba0:	andeq	r5, r0, r4, asr #22
    9ba4:	andeq	r5, r0, sl, ror fp
    9ba8:	andeq	r5, r0, r6, asr fp
    9bac:	mvnsmi	lr, #737280	; 0xb4000
    9bb0:	ldrmi	fp, [sp], -r3, lsl #1
    9bb4:	svcls	0x000a2903
    9bb8:	blmi	fe09b3d8 <__assert_fail@plt+0xfe098d98>
    9bbc:	ldrdhi	pc, [r0], -r0
    9bc0:			; <UNDEFINED> instruction: 0xf8d7447b
    9bc4:	eorle	r9, r3, r0
    9bc8:	andle	r2, sp, r4, lsl #18
    9bcc:	rsbsle	r2, ip, r1, lsl #18
    9bd0:			; <UNDEFINED> instruction: 0xf0002905
    9bd4:	stmdbcs	r2, {r3, r4, r7, pc}
    9bd8:	movwcs	fp, #3868	; 0xf1c
    9bdc:	eorsle	r9, pc, r1, lsl #6
    9be0:	andlt	r9, r3, r1, lsl #16
    9be4:	mvnshi	lr, #12386304	; 0xbd0000
    9be8:	svceq	0x0000f1b9
    9bec:			; <UNDEFINED> instruction: 0x462cd030
    9bf0:	strtmi	r4, [r1], -sl, asr #12
    9bf4:			; <UNDEFINED> instruction: 0xf7f84640
    9bf8:	mcrrne	11, 14, lr, r3, cr6
    9bfc:	stmdacs	r0, {r0, r2, r3, r6, ip, lr, pc}
    9c00:	bl	fee813e0 <__assert_fail@plt+0xfee7eda0>
    9c04:	strmi	r0, [r4], #-2304	; 0xfffff700
    9c08:			; <UNDEFINED> instruction: 0xf8cdd1f2
    9c0c:	subs	r9, r9, r4
    9c10:	svceq	0x0000f1b9
    9c14:	sbchi	pc, ip, r0
    9c18:	movwls	r6, #6339	; 0x18c3
    9c1c:	adcs	fp, fp, r3, lsr r1
    9c20:	bl	fe147c08 <__assert_fail@plt+0xfe1455c8>
    9c24:	strmi	r6, [r4], -r3, lsl #16
    9c28:	cmple	r7, r4, lsl #22
    9c2c:	strtmi	r4, [r9], -sl, asr #12
    9c30:			; <UNDEFINED> instruction: 0xf7f84640
    9c34:	mcrrne	9, 7, lr, r2, cr8	; <UNPREDICTABLE>
    9c38:	stmdblt	r0!, {r1, r4, r5, r6, r7, ip, lr, pc}
    9c3c:	mvnscc	pc, #79	; 0x4f
    9c40:	movwls	r2, #4609	; 0x1201
    9c44:	ldrshtvs	r6, [r8], -r2
    9c48:	andlt	r9, r3, r1, lsl #16
    9c4c:	mvnshi	lr, #12386304	; 0xbd0000
    9c50:	andls	pc, r4, sp, asr #17
    9c54:			; <UNDEFINED> instruction: 0xf8c79801
    9c58:	andlt	r9, r3, r0
    9c5c:	mvnshi	lr, #12386304	; 0xbd0000
    9c60:	svceq	0x0001f1b8
    9c64:	bmi	16400b8 <__assert_fail@plt+0x163da78>
    9c68:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
    9c6c:	cmnle	r4, r0, lsl #22
    9c70:	stmdblt	r3!, {r0, r1, r4, r5, r6, fp, sp, lr}^
    9c74:	blcs	23f48 <__assert_fail@plt+0x21908>
    9c78:	strbmi	sp, [r0], -lr, asr #32
    9c7c:	stcl	7, cr15, [r0], {248}	; 0xf8
    9c80:			; <UNDEFINED> instruction: 0xb123682b
    9c84:			; <UNDEFINED> instruction: 0x46414851
    9c88:			; <UNDEFINED> instruction: 0xf7fd4478
    9c8c:	ldrtmi	pc, [r0], -r3, lsl #28	; <UNPREDICTABLE>
    9c90:	movwls	r2, #4864	; 0x1300
    9c94:	ldmib	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c98:			; <UNDEFINED> instruction: 0xf7f8e7a2
    9c9c:	stmdavs	r3, {r3, r6, r8, r9, fp, sp, lr, pc}
    9ca0:	adcle	r2, r5, r4, lsl #22
    9ca4:	bl	ac7c8c <__assert_fail@plt+0xac564c>
    9ca8:	movwls	fp, #4739	; 0x1283
    9cac:	bl	fc7c94 <__assert_fail@plt+0xfc5654>
    9cb0:			; <UNDEFINED> instruction: 0xf7f86800
    9cb4:			; <UNDEFINED> instruction: 0xf106eaa4
    9cb8:			; <UNDEFINED> instruction: 0x46020114
    9cbc:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    9cc0:	ldc2l	7, cr15, [r0, #-1012]	; 0xfffffc0c
    9cc4:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    9cc8:	movwcs	lr, #1988	; 0x7c4
    9ccc:	sbcvs	r9, r3, r1, lsl #6
    9cd0:	addvs	r6, r3, r3, asr #32
    9cd4:	andlt	r9, r3, r1, lsl #16
    9cd8:	mvnshi	lr, #12386304	; 0xbd0000
    9cdc:	svclt	0x00082b20
    9ce0:	adcsle	r2, r0, r0
    9ce4:	bl	2c7ccc <__assert_fail@plt+0x2c568c>
    9ce8:	stmdavs	r0!, {r0, r1, r9, sl, lr}
    9cec:	movwls	fp, #4763	; 0x129b
    9cf0:	b	fe147cd8 <__assert_fail@plt+0xfe145698>
    9cf4:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
    9cf8:	ldmdami	r6!, {r1, r9, sl, lr}
    9cfc:			; <UNDEFINED> instruction: 0xf7fd4478
    9d00:	andcs	pc, r0, r1, lsr sp	; <UNPREDICTABLE>
    9d04:	ldmdbmi	r4!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    9d08:	strtmi	r4, [r8], -sl, asr #12
    9d0c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    9d10:			; <UNDEFINED> instruction: 0xf7fa9301
    9d14:	strb	pc, [r3, -r1, lsr #23]!	; <UNPREDICTABLE>
    9d18:	blcs	291ec <__assert_fail@plt+0x26bac>
    9d1c:	blmi	bfdfd8 <__assert_fail@plt+0xbfb998>
    9d20:	ldreq	pc, [r4, -r6, lsl #2]
    9d24:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    9d28:	ands	fp, lr, r4, lsl r9
    9d2c:	mvnlt	r6, r4, lsr #16
    9d30:	movwcc	r6, #6243	; 0x1863
    9d34:			; <UNDEFINED> instruction: 0xf104d1fa
    9d38:	ldrtmi	r0, [r9], -r8
    9d3c:	stmia	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9d40:	mvnsle	r2, r0, lsl #16
    9d44:			; <UNDEFINED> instruction: 0xf8c4682b
    9d48:	blcs	29d60 <__assert_fail@plt+0x27720>
    9d4c:	stmdami	r4!, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
    9d50:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    9d54:	ldc2	7, cr15, [lr, #1012]	; 0x3f4
    9d58:			; <UNDEFINED> instruction: 0xf100e799
    9d5c:	stmdami	r1!, {r2, r4, r8}
    9d60:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    9d64:	ldc2	7, cr15, [r6, #1012]	; 0x3f4
    9d68:	stmdavs	fp!, {r1, r7, r8, r9, sl, sp, lr, pc}
    9d6c:			; <UNDEFINED> instruction: 0x4638b9d3
    9d70:	b	feac7d58 <__assert_fail@plt+0xfeac5718>
    9d74:	andcs	r4, r1, r1, lsl #12
    9d78:			; <UNDEFINED> instruction: 0xf7f8310c
    9d7c:			; <UNDEFINED> instruction: 0x4639ebf4
    9d80:	andcc	r4, r8, r4, lsl #12
    9d84:	stmib	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9d88:			; <UNDEFINED> instruction: 0xf8c44b17
    9d8c:	ldrbtmi	r8, [fp], #-4
    9d90:	andsvs	r6, ip, sl, lsl r8
    9d94:	ldrb	r6, [sl, -r2, lsr #32]!
    9d98:	mvnscc	pc, #79	; 0x4f
    9d9c:	movwcs	r9, #769	; 0x301
    9da0:			; <UNDEFINED> instruction: 0xe71d603b
    9da4:			; <UNDEFINED> instruction: 0x46394811
    9da8:			; <UNDEFINED> instruction: 0xf7fd4478
    9dac:			; <UNDEFINED> instruction: 0xe7defd73
    9db0:			; <UNDEFINED> instruction: 0xf44f4b0f
    9db4:	stmdbmi	pc, {r0, r1, r5, r6, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
    9db8:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    9dbc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9dc0:	ldc	7, cr15, [lr], #-992	; 0xfffffc20
    9dc4:	andeq	r7, r1, r4, ror #2
    9dc8:	andeq	r0, r0, ip, asr #5
    9dcc:	andeq	r5, r0, r0, lsl #22
    9dd0:	andeq	r5, r0, r6, lsr fp
    9dd4:	andeq	r5, r0, r0, asr sl
    9dd8:	andeq	r5, r0, r2, asr sl
    9ddc:	andeq	r7, r1, r4, asr r5
    9de0:	andeq	r5, r0, r2, asr sl
    9de4:	andeq	r5, r0, lr, lsl #20
    9de8:	andeq	r7, r1, sl, ror #9
    9dec:	andeq	r5, r0, r4, lsr #20
    9df0:	andeq	r6, r0, r6, ror r6
    9df4:	andeq	r5, r0, r8, ror r9
    9df8:	strdeq	r6, [r0], -lr
    9dfc:	stmdbcs	r3, {r0, r1, r2, r3, r4, r6, r9, fp, lr}
    9e00:	svcmi	0x00f0e92d
    9e04:	addlt	r4, r5, pc, lsl r6
    9e08:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
    9e0c:			; <UNDEFINED> instruction: 0xf8dd4c5d
    9e10:			; <UNDEFINED> instruction: 0xf04f9038
    9e14:	ldmpl	r3, {r9, sl}^
    9e18:			; <UNDEFINED> instruction: 0xf8d0447c
    9e1c:	strmi	sl, [r5], -r0
    9e20:	movwls	r6, #14363	; 0x381b
    9e24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9e28:	ldrdcs	pc, [r0], -r9
    9e2c:	suble	r9, r4, r1, lsl #12
    9e30:	andsle	r2, r8, r4, lsl #18
    9e34:	svclt	0x00022901
    9e38:	addvs	r6, r6, r6, asr #1
    9e3c:	andle	r4, r5, r4, lsr r6
    9e40:	rsble	r2, r1, r5, lsl #18
    9e44:	svclt	0x00182902
    9e48:	rsble	r4, r4, r4, lsr r6
    9e4c:	blmi	131c78c <__assert_fail@plt+0x131a14c>
    9e50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9e54:	blls	e3ec4 <__assert_fail@plt+0xe1884>
    9e58:			; <UNDEFINED> instruction: 0xf040405a
    9e5c:	strtmi	r8, [r0], -r2, lsl #1
    9e60:	pop	{r0, r2, ip, sp, pc}
    9e64:	ssub8mi	r8, r4, r0
    9e68:			; <UNDEFINED> instruction: 0xf10db322
    9e6c:	ldrtmi	r0, [r8], r8, lsl #22
    9e70:	and	r9, r5, r1, lsl #4
    9e74:	movwcs	lr, #6621	; 0x19dd
    9e78:	ldrmi	r1, [r8], #2770	; 0xad2
    9e7c:			; <UNDEFINED> instruction: 0xb1ba9201
    9e80:			; <UNDEFINED> instruction: 0x4641465b
    9e84:			; <UNDEFINED> instruction: 0x96024650
    9e88:	svc	0x00fcf7f7
    9e8c:	stmdacs	r0, {r2, r9, sl, lr}
    9e90:			; <UNDEFINED> instruction: 0xf7f8d0f0
    9e94:	addlt	lr, r4, #52, 20	; 0x34000
    9e98:	b	1247e80 <__assert_fail@plt+0x1245840>
    9e9c:			; <UNDEFINED> instruction: 0xf7f86800
    9ea0:			; <UNDEFINED> instruction: 0xf105e9ae
    9ea4:			; <UNDEFINED> instruction: 0x46020114
    9ea8:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    9eac:	mrrc2	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    9eb0:	andeq	lr, r7, #168, 22	; 0x2a000
    9eb4:	andcs	pc, r0, r9, asr #17
    9eb8:	bcs	43de0 <__assert_fail@plt+0x417a0>
    9ebc:	stmiavs	r3, {r0, r1, r4, r6, ip, lr, pc}^
    9ec0:	teqle	sp, r0, lsl #22
    9ec4:	ldrtmi	sl, [r9], -r1, lsl #22
    9ec8:			; <UNDEFINED> instruction: 0xf7f84650
    9ecc:	mcrrne	8, 7, lr, r3, cr14
    9ed0:	andle	r4, r8, r4, lsl #12
    9ed4:	ldmdblt	fp, {r0, r8, r9, fp, ip, pc}
    9ed8:	ldrbtcc	pc, [pc], #79	; 9ee0 <__assert_fail@plt+0x78a0>	; <UNPREDICTABLE>
    9edc:	rscvs	r2, sl, r1, lsl #4
    9ee0:	andcc	pc, r0, r9, asr #17
    9ee4:			; <UNDEFINED> instruction: 0xf7f8e7b2
    9ee8:	addlt	lr, r4, #40960	; 0xa000
    9eec:	b	7c7ed4 <__assert_fail@plt+0x7c5894>
    9ef0:			; <UNDEFINED> instruction: 0xf7f86800
    9ef4:			; <UNDEFINED> instruction: 0xf105e984
    9ef8:			; <UNDEFINED> instruction: 0x46020114
    9efc:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    9f00:	ldc2	7, cr15, [r0], #-1012	; 0xfffffc0c
    9f04:	strb	r9, [fp, r1, lsl #22]!
    9f08:	ldrtmi	r4, [r8], -r2, lsr #18
    9f0c:	ldrbtmi	r4, [r9], #-1588	; 0xfffff9cc
    9f10:	blx	fe8c7f00 <__assert_fail@plt+0xfe8c58c0>
    9f14:			; <UNDEFINED> instruction: 0x4630e79a
    9f18:	stmib	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f1c:	andle	r4, sl, r2, lsl #11
    9f20:			; <UNDEFINED> instruction: 0xf7f82001
    9f24:	strmi	lr, [r2, #2466]	; 0x9a2
    9f28:	blmi	6fdf44 <__assert_fail@plt+0x6fb904>
    9f2c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9f30:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    9f34:	strtmi	fp, [r8], -fp, asr #2
    9f38:			; <UNDEFINED> instruction: 0xf7f82400
    9f3c:	str	lr, [r5, r0, ror #16]
    9f40:	ldrbtcc	pc, [pc], #79	; 9f48 <__assert_fail@plt+0x7908>	; <UNPREDICTABLE>
    9f44:	andvs	pc, r0, r9, asr #17
    9f48:	ldrbmi	lr, [r0], -r0, lsl #15
    9f4c:	ldmdb	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f50:	ldmdami	r2, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9f54:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
    9f58:	ldrbtmi	r4, [r8], #-1618	; 0xfffff9ae
    9f5c:	ldc2	7, cr15, [sl], {253}	; 0xfd
    9f60:			; <UNDEFINED> instruction: 0xf7f8e7e7
    9f64:	blmi	3c413c <__assert_fail@plt+0x3c1afc>
    9f68:	rsbcs	pc, r2, #64, 4
    9f6c:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    9f70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9f74:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    9f78:	bl	18c7f60 <__assert_fail@plt+0x18c5920>
    9f7c:	andeq	r6, r1, sl, lsl pc
    9f80:	muleq	r0, ip, r2
    9f84:	andeq	r6, r1, ip, lsl #30
    9f88:	ldrdeq	r6, [r1], -r4
    9f8c:	andeq	r5, r0, sl, asr #18
    9f90:	andeq	r5, r0, lr, asr #16
    9f94:	strdeq	r5, [r0], -lr
    9f98:	andeq	r0, r0, ip, asr #5
    9f9c:	andeq	r5, r0, r2, asr #17
    9fa0:	andeq	r6, r0, r0, asr #9
    9fa4:	andeq	r5, r0, r2, asr #15
    9fa8:	andeq	r6, r0, r6, asr #32
    9fac:	blmi	51c800 <__assert_fail@plt+0x51a1c0>
    9fb0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    9fb4:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    9fb8:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    9fbc:			; <UNDEFINED> instruction: 0xf04f9303
    9fc0:	nopcs	{0}	; <UNPREDICTABLE>
    9fc4:	orrslt	r9, r8, r2, lsl #6
    9fc8:	orrlt	r6, sp, r5, asr #23
    9fcc:			; <UNDEFINED> instruction: 0x6c00aa02
    9fd0:	andls	r4, r0, #11534336	; 0xb00000
    9fd4:	andcs	r2, r0, #1073741825	; 0x40000001
    9fd8:	bmi	29be80 <__assert_fail@plt+0x299840>
    9fdc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    9fe0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9fe4:	subsmi	r9, sl, r3, lsl #22
    9fe8:	strtmi	sp, [r0], -r5, lsl #2
    9fec:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    9ff0:	eorhi	r2, r3, pc, lsr r3
    9ff4:			; <UNDEFINED> instruction: 0xf7f8e7f1
    9ff8:	svclt	0x0000e82a
    9ffc:	andeq	r6, r1, r4, ror sp
    a000:	muleq	r0, ip, r2
    a004:	andeq	r6, r1, r6, asr #26
    a008:	blmi	65c870 <__assert_fail@plt+0x65a230>
    a00c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a010:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    a014:	movwls	r6, #63515	; 0xf81b
    a018:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a01c:	svcmi	0x0015b1c8
    a020:	strmi	sl, [r4], -r7, lsl #28
    a024:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    a028:			; <UNDEFINED> instruction: 0x46315214
    a02c:	andls	r4, r5, #32, 12	; 0x2000000
    a030:			; <UNDEFINED> instruction: 0xffbcf7ff
    a034:	bvs	ff95b8e0 <__assert_fail@plt+0xff9592a0>
    a038:	strls	r9, [r2, #-2565]	; 0xfffff5fb
    a03c:	strls	r6, [r1, #-2725]	; 0xfffff55b
    a040:	strls	r6, [r0, #-2917]	; 0xfffff49b
    a044:	ldrtmi	r4, [r8], -r3, lsl #12
    a048:	stc2	7, cr15, [r4], #-1012	; 0xfffffc0c
    a04c:	stccs	12, cr6, [r0], {228}	; 0xe4
    a050:	bmi	27e7fc <__assert_fail@plt+0x27c1bc>
    a054:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    a058:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a05c:	subsmi	r9, sl, pc, lsl #22
    a060:	andslt	sp, r1, r1, lsl #2
    a064:			; <UNDEFINED> instruction: 0xf7f7bdf0
    a068:	svclt	0x0000eff2
    a06c:	andeq	r6, r1, r8, lsl sp
    a070:	muleq	r0, ip, r2
    a074:	andeq	r5, r0, ip, lsl #16
    a078:	andeq	r6, r1, lr, asr #25
    a07c:	mvnsmi	lr, sp, lsr #18
    a080:	ldcmi	0, cr11, [sp, #544]!	; 0x220
    a084:	ldcmi	6, cr4, [sp], #56	; 0x38
    a088:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
    a08c:	stmdbpl	ip!, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
    a090:	cfldrsmi	mvf4, [ip, #492]!	; 0x1ec
    a094:	strls	r6, [r7], #-2084	; 0xfffff7dc
    a098:	streq	pc, [r0], #-79	; 0xffffffb1
    a09c:			; <UNDEFINED> instruction: 0xf8534604
    a0a0:			; <UNDEFINED> instruction: 0xf8d88005
    a0a4:	blcs	160ac <__assert_fail@plt+0x13a6c>
    a0a8:	stmdavs	r5!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    a0ac:	eorsle	r2, r7, r1, lsl #26
    a0b0:			; <UNDEFINED> instruction: 0xf0402d00
    a0b4:	ldmib	r4, {r0, r1, r3, r6, r8, pc}^
    a0b8:	addsmi	r1, r1, #-1610612736	; 0xa0000000
    a0bc:	teqhi	fp, r0, lsl #4	; <UNPREDICTABLE>
    a0c0:	bne	14a4d48 <__assert_fail@plt+0x14a2708>
    a0c4:	strmi	r6, [r1], #-738	; 0xfffffd1e
    a0c8:	svc	0x0048f7f7
    a0cc:	adcvs	r6, r5, #925696	; 0xe2000
    a0d0:			; <UNDEFINED> instruction: 0x461042ba
    a0d4:	blvs	18fe978 <__assert_fail@plt+0x18fc338>
    a0d8:			; <UNDEFINED> instruction: 0xf8d8b32b
    a0dc:	blcs	160e4 <__assert_fail@plt+0x13aa4>
    a0e0:	addshi	pc, sl, r0, asr #32
    a0e4:	stfvsp	f3, [r5], #920	; 0x398
    a0e8:			; <UNDEFINED> instruction: 0xf0002d00
    a0ec:			; <UNDEFINED> instruction: 0xf8d880e0
    a0f0:	blcs	160f8 <__assert_fail@plt+0x13ab8>
    a0f4:	rschi	pc, r6, r0, asr #32
    a0f8:			; <UNDEFINED> instruction: 0xf7f76b20
    a0fc:	stcvs	15, cr14, [r0], #512	; 0x200
    a100:	svc	0x007cf7f7
    a104:			; <UNDEFINED> instruction: 0x46292258
    a108:			; <UNDEFINED> instruction: 0xf7f74620
    a10c:	qsaxmi	lr, r8, r8
    a110:	svc	0x0074f7f7
    a114:	ldrdcc	pc, [r0], -r8
    a118:			; <UNDEFINED> instruction: 0x4620b113
    a11c:			; <UNDEFINED> instruction: 0xff74f7ff
    a120:	rscscc	pc, pc, pc, asr #32
    a124:	stmiblt	r2!, {r0, r4, sp, lr, pc}^
    a128:	blcs	24fbc <__assert_fail@plt+0x2297c>
    a12c:	rschi	pc, fp, r0, asr #32
    a130:	svccs	0x00006be7
    a134:	blvs	18fe50c <__assert_fail@plt+0x18fbecc>
    a138:	blvs	fe8f856c <__assert_fail@plt+0xfe8f5f2c>
    a13c:	addmi	fp, r5, #-1946157056	; 0x8c000000
    a140:	blvs	8fed00 <__assert_fail@plt+0x8fc6c0>
    a144:	adcvs	r1, r2, #27136	; 0x6a00
    a148:	bmi	fe3e16b0 <__assert_fail@plt+0xfe3df070>
    a14c:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
    a150:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a154:	subsmi	r9, sl, r7, lsl #22
    a158:	rschi	pc, fp, r0, asr #32
    a15c:	pop	{r3, ip, sp, pc}
    a160:	blvs	ff9ea928 <__assert_fail@plt+0xff9e82e8>
    a164:	rscle	r2, sl, r0, lsl #30
    a168:	ldmib	r0, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    a16c:	bvs	ff896198 <__assert_fail@plt+0xff893b58>
    a170:	bne	fe2501dc <__assert_fail@plt+0xfe24db9c>
    a174:	stmmi	r5, {r1, r4, r9, fp, ip}
    a178:	smlabtcs	r0, sp, r9, lr
    a17c:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
    a180:			; <UNDEFINED> instruction: 0xf7fd1214
    a184:	ldr	pc, [r0, r7, lsl #23]
    a188:	ldrdne	pc, [r0], -r8
    a18c:	bne	fe6e4b20 <__assert_fail@plt+0xfe6e24e0>
    a190:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
    a194:	blcs	3e768 <__assert_fail@plt+0x3c128>
    a198:	addshi	pc, r2, r0
    a19c:	tstcs	r3, r3, lsr #22
    a1a0:	strmi	r6, [r3], #-3298	; 0xfffff31e
    a1a4:	andls	sl, r0, r5, lsl #16
    a1a8:	ldrmi	r6, [r8, r0, lsr #24]!
    a1ac:	ldrdcs	pc, [r0], -r8
    a1b0:	svcls	0x00056ae3
    a1b4:	rscvs	r4, r3, #989855744	; 0x3b000000
    a1b8:	bcs	1b9d4 <__assert_fail@plt+0x19394>
    a1bc:	stfnep	f5, [r2], {54}	; 0x36
    a1c0:	bge	1be7ac <__assert_fail@plt+0x1bc16c>
    a1c4:	andls	r2, r0, #0, 6
    a1c8:	blvs	ff9525d8 <__assert_fail@plt+0xff94ff98>
    a1cc:	stcvs	12, cr6, [r0], #-904	; 0xfffffc78
    a1d0:	strmi	r9, [r8, r6, lsl #6]!
    a1d4:			; <UNDEFINED> instruction: 0xf0402800
    a1d8:	stcvs	0, cr8, [r0], #-544	; 0xfffffde0
    a1dc:	stfvsp	f3, [r3], #-96	; 0xffffffa0
    a1e0:			; <UNDEFINED> instruction: 0xf0402b00
    a1e4:	movwcs	r8, #141	; 0x8d
    a1e8:	bvs	ff8129f4 <__assert_fail@plt+0xff8103b4>
    a1ec:	movwcc	lr, #63940	; 0xf9c4
    a1f0:	cdpcs	3, 0, cr6, cr0, cr2, {3}
    a1f4:	stmdacs	r0, {r0, r4, r5, ip, lr, pc}
    a1f8:	stfvsp	f5, [r5], #200	; 0xc8
    a1fc:	addle	r2, pc, r0, lsl #26
    a200:	ldrdcc	pc, [r0], -r8
    a204:			; <UNDEFINED> instruction: 0xf43f2b00
    a208:	stmdami	r1!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    a20c:	andsne	lr, r4, #212, 18	; 0x350000
    a210:			; <UNDEFINED> instruction: 0xf7fd4478
    a214:			; <UNDEFINED> instruction: 0xe76ffb3f
    a218:	ldmib	r4, {r1, r2, r3, r4, r6, fp, lr}^
    a21c:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
    a220:	blx	e4821e <__assert_fail@plt+0xe45bde>
    a224:			; <UNDEFINED> instruction: 0xf43f2e00
    a228:			; <UNDEFINED> instruction: 0xe75caf7b
    a22c:	andsne	lr, r4, #212, 18	; 0x350000
    a230:			; <UNDEFINED> instruction: 0xf0002800
    a234:	mcrrne	0, 9, r8, r3, cr6
    a238:	stmib	sp, {r0, r1, r3, r6, ip, lr, pc}^
    a23c:			; <UNDEFINED> instruction: 0xf7f81202
    a240:	vmlsls.f16	s28, s10, s4	; <UNPREDICTABLE>
    a244:	bls	dbaf8 <__assert_fail@plt+0xd94b8>
    a248:	strls	r9, [r1], -r2, lsl #18
    a24c:	ldmdami	r2, {ip, pc}^
    a250:			; <UNDEFINED> instruction: 0xf7fd4478
    a254:	bvs	ff848ed8 <__assert_fail@plt+0xff846898>
    a258:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sp, lr}
    a25c:	svcge	0x0060f43f
    a260:	addmi	r6, r5, #675840	; 0xa5000
    a264:	svcge	0x006bf67f
    a268:	vqdmulh.s<illegal width 8>	q10, q0, q6
    a26c:	stmdbmi	ip, {r2, r4, r5, r6, r9, ip, sp, lr}^
    a270:	ldrbtmi	r4, [fp], #-2124	; 0xfffff7b4
    a274:	tstcc	ip, #2030043136	; 0x79000000
    a278:			; <UNDEFINED> instruction: 0xf7f84478
    a27c:	stmdami	sl, {r1, r5, r6, r7, r8, fp, sp, lr, pc}^
    a280:	andsne	lr, r4, #212, 18	; 0x350000
    a284:			; <UNDEFINED> instruction: 0xf7fd4478
    a288:	blls	188ea4 <__assert_fail@plt+0x186864>
    a28c:	teqle	r4, r0, lsl #22
    a290:	ldrdcs	pc, [r0], -r8
    a294:	stmdbmi	r5, {r1, r3, r4, r7, r8, ip, sp, pc}^
    a298:	ldrbtmi	r4, [r9], #-2117	; 0xfffff7bb
    a29c:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
    a2a0:	tstls	r0, r2, ror #26
    a2a4:			; <UNDEFINED> instruction: 0xf7fd6d21
    a2a8:	bvs	ff848e84 <__assert_fail@plt+0xff846844>
    a2ac:			; <UNDEFINED> instruction: 0xf04fe7d8
    a2b0:	cmnvs	r5, #255	; 0xff
    a2b4:	ldrmi	lr, [r8], -r9, asr #14
    a2b8:	bicle	r2, sp, r0, lsl #26
    a2bc:	bvs	ff8c4204 <__assert_fail@plt+0xff8c1bc4>
    a2c0:	bfi	r4, r0, #12, #2
    a2c4:	ldmib	r4, {r0, r1, r3, r4, r5, fp, lr}^
    a2c8:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
    a2cc:	blx	ff8c82c8 <__assert_fail@plt+0xff8c5c88>
    a2d0:			; <UNDEFINED> instruction: 0x4603e712
    a2d4:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    a2d8:	ldrbtmi	r4, [ip], #2104	; 0x838
    a2dc:	ldrbtmi	r9, [r8], #-1793	; 0xfffff8ff
    a2e0:	andgt	pc, r0, sp, asr #17
    a2e4:	blx	ff5c82e0 <__assert_fail@plt+0xff5c5ca0>
    a2e8:			; <UNDEFINED> instruction: 0xf7f8e76b
    a2ec:	strmi	lr, [r1], -ip, ror #17
    a2f0:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
    a2f4:	blx	dc82f0 <__assert_fail@plt+0xdc5cb0>
    a2f8:	blvs	ffa040bc <__assert_fail@plt+0xffa01a7c>
    a2fc:	strb	r6, [sp, -r0, ror #21]
    a300:	mrc	7, 3, APSR_nzcv, cr12, cr7, {7}
    a304:			; <UNDEFINED> instruction: 0xf8d8e76f
    a308:	bcs	12310 <__assert_fail@plt+0xfcd0>
    a30c:	svcge	0x0008f43f
    a310:	ldrmi	r6, [r8], -r1, lsr #26
    a314:	tstls	r3, r2, ror #26
    a318:			; <UNDEFINED> instruction: 0xf7f89202
    a31c:	ldmib	sp, {r2, r4, r6, r7, fp, sp, lr, pc}^
    a320:	strmi	r2, [r3], -r2, lsl #2
    a324:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    a328:	blx	fed48324 <__assert_fail@plt+0xfed45ce4>
    a32c:	rscscc	pc, pc, pc, asr #32
    a330:			; <UNDEFINED> instruction: 0xf7f7e70b
    a334:	blmi	945d6c <__assert_fail@plt+0x94372c>
    a338:	rscsvs	pc, r4, #64, 4
    a33c:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
    a340:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a344:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    a348:	ldmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a34c:	vqdmulh.s<illegal width 8>	d20, d0, d17
    a350:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, sp, lr}
    a354:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
    a358:	tstcc	ip, #2030043136	; 0x79000000
    a35c:			; <UNDEFINED> instruction: 0xf7f84478
    a360:			; <UNDEFINED> instruction: 0x4603e970
    a364:	ldmdami	pc, {r1, r2, r3, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    a368:	smlsdxls	r1, lr, r4, r4
    a36c:			; <UNDEFINED> instruction: 0x96004478
    a370:	blx	fe44836c <__assert_fail@plt+0xfe445d2c>
    a374:	svclt	0x0000e799
    a378:	muleq	r1, sl, ip
    a37c:	muleq	r0, ip, r2
    a380:	muleq	r1, r4, ip
    a384:	andeq	r0, r0, ip, asr #5
    a388:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    a38c:	andeq	r5, r0, ip, ror #13
    a390:	strdeq	r5, [r0], -r8
    a394:	andeq	r5, r0, lr, asr #13
    a398:	andeq	r5, r0, r8, asr r7
    a39c:			; <UNDEFINED> instruction: 0x000061be
    a3a0:	andeq	r5, r0, r0, asr #9
    a3a4:	andeq	r5, r0, ip, asr r6
    a3a8:	strdeq	r5, [r0], -r4
    a3ac:	andeq	r5, r0, lr, asr #14
    a3b0:	andeq	r5, r0, sl, lsl #14
    a3b4:	andeq	r5, r0, lr, asr #12
    a3b8:	andeq	r5, r0, sl, ror #14
    a3bc:	andeq	r5, r0, sl, asr #13
    a3c0:	strdeq	r5, [r0], -sl
    a3c4:	andeq	r5, r0, r6, lsr #12
    a3c8:	strdeq	r6, [r0], -r0
    a3cc:	strdeq	r5, [r0], -r2
    a3d0:	andeq	r5, r0, lr, lsl #11
    a3d4:	ldrdeq	r6, [r0], -sl
    a3d8:	ldrdeq	r5, [r0], -ip
    a3dc:	andeq	r5, r0, r0, ror #10
    a3e0:	andeq	r5, r0, r0, lsl #13
    a3e4:	andeq	r5, r0, ip, lsr r6
    a3e8:	svcmi	0x00f8e92d
    a3ec:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    a3f0:	eorsle	r2, r9, r0, lsl #16
    a3f4:	strmi	r4, [r0], r2, lsr #20
    a3f8:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    a3fc:	ldrdcc	pc, [r0], -r9
    a400:	blmi	839114 <__assert_fail@plt+0x836ad4>
    a404:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    a408:			; <UNDEFINED> instruction: 0xf8dfb354
    a40c:	smlsdxcs	r0, ip, r0, fp
    a410:	bcc	6554 <__assert_fail@plt+0x3f14>
    a414:	stmdavs	r5!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    a418:	andle	r1, pc, fp, ror #24
    a41c:	streq	pc, [r8], -r4, lsl #2
    a420:	ldrtmi	r4, [r0], -r1, asr #12
    a424:	ldcl	7, cr15, [r2, #-988]	; 0xfffffc24
    a428:			; <UNDEFINED> instruction: 0xf8d9b940
    a42c:	ldmdblt	fp, {ip, sp}^
    a430:			; <UNDEFINED> instruction: 0xf7f84628
    a434:			; <UNDEFINED> instruction: 0xf8c4e8e6
    a438:	strmi	sl, [r7], -r4
    a43c:	stccs	8, cr6, [r0], {36}	; 0x24
    a440:	ldrtmi	sp, [r8], -r9, ror #3
    a444:	svchi	0x00f8e8bd
    a448:			; <UNDEFINED> instruction: 0x46584631
    a44c:	blx	8c8448 <__assert_fail@plt+0x8c5e08>
    a450:	strb	r6, [sp, r5, ror #16]!
    a454:	stmdami	sp, {r0, r9, sl, lr}
    a458:			; <UNDEFINED> instruction: 0xf7fd4478
    a45c:	bfi	pc, fp, (invalid: 20:16)	; <UNPREDICTABLE>
    a460:	ldrtmi	r4, [r8], -r7, lsr #12
    a464:	svchi	0x00f8e8bd
    a468:	sbccs	r4, ip, #9216	; 0x2400
    a46c:	stmdami	sl, {r0, r3, r8, fp, lr}
    a470:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a474:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
    a478:	stmia	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a47c:	andeq	r6, r1, r6, lsr r9
    a480:	andeq	r0, r0, ip, asr #5
    a484:	andeq	r6, r1, r4, ror lr
    a488:	andeq	r5, r0, r8, asr r6
    a48c:	strdeq	r5, [r0], -r8
    a490:	andeq	r5, r0, r0, asr #31
    a494:	andeq	r5, r0, r2, asr #5
    a498:	ldrdeq	r5, [r0], -r2
    a49c:	bcs	37a64 <__assert_fail@plt+0x35424>
    a4a0:	strmi	r4, [r4], -sp, lsl #12
    a4a4:	msreq	CPSR_fxc, pc, asr #32
    a4a8:	svclt	0x00144628
    a4ac:	strbvc	pc, [r0], pc, asr #8	; <UNPREDICTABLE>
    a4b0:	ldrbvc	pc, [fp], pc, asr #8	; <UNPREDICTABLE>
    a4b4:	svc	0x0014f7f7
    a4b8:			; <UNDEFINED> instruction: 0x4620b150
    a4bc:			; <UNDEFINED> instruction: 0xff94f7ff
    a4c0:	stmiblt	r8!, {r1, r8, sp}^
    a4c4:			; <UNDEFINED> instruction: 0x46204632
    a4c8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a4cc:	mcrlt	7, 3, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    a4d0:	cmncs	r7, r8, lsr #12
    a4d4:	svc	0x0004f7f7
    a4d8:			; <UNDEFINED> instruction: 0x4620b158
    a4dc:			; <UNDEFINED> instruction: 0xff84f7ff
    a4e0:			; <UNDEFINED> instruction: 0x4632b970
    a4e4:	vmax.s8	d20, d0, d16
    a4e8:	pop	{r0, r6, r8, sp}
    a4ec:			; <UNDEFINED> instruction: 0xf7f74070
    a4f0:			; <UNDEFINED> instruction: 0x4601be57
    a4f4:			; <UNDEFINED> instruction: 0x46204632
    a4f8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a4fc:	mrclt	7, 2, APSR_nzcv, cr0, cr7, {7}
    a500:	rscscc	pc, pc, pc, asr #32
    a504:	svclt	0x0000bd70
    a508:	ldrbmi	lr, [r0, sp, lsr #18]!
    a50c:	bmi	181bd6c <__assert_fail@plt+0x181972c>
    a510:	blmi	181bd94 <__assert_fail@plt+0x1819754>
    a514:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    a518:	strmi	r2, [r4], -r2, lsl #18
    a51c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a520:			; <UNDEFINED> instruction: 0xf04f930d
    a524:	blmi	170b12c <__assert_fail@plt+0x1708aec>
    a528:	rsble	r4, fp, fp, ror r4
    a52c:	suble	r2, r9, r3, lsl #18
    a530:	cmnle	r4, r4, lsl #18
    a534:	b	141cea0 <__assert_fail@plt+0x141a860>
    a538:	svclt	0x000c0106
    a53c:	tstcs	r0, r1, lsl #2
    a540:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    a544:	svclt	0x00142f00
    a548:	strcs	r4, [r0], #-1548	; 0xfffff9f4
    a54c:	ldrdcc	pc, [r0], -r9
    a550:	rsbsle	r2, r8, r0, lsl #22
    a554:			; <UNDEFINED> instruction: 0xf0002f00
    a558:	ldmdami	r1, {r2, r3, r7, pc}^
    a55c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    a560:			; <UNDEFINED> instruction: 0xf998f7fd
    a564:	suble	r2, sl, r0, lsl #24
    a568:	ldrdcc	pc, [r0], -r9
    a56c:	stmdami	sp, {r0, r1, r5, r8, ip, sp, pc}^
    a570:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    a574:			; <UNDEFINED> instruction: 0xf98ef7fd
    a578:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
    a57c:	stccs	8, cr6, [r0], {28}
    a580:			; <UNDEFINED> instruction: 0xf8dfd07e
    a584:	strcs	sl, [r0, #-296]	; 0xfffffed8
    a588:	strd	r4, [r6], -sl
    a58c:			; <UNDEFINED> instruction: 0xf7f74630
    a590:	strmi	lr, [r5], -r6, lsl #25
    a594:	stccs	8, cr6, [r0], {36}	; 0x24
    a598:	stmdavs	r6!, {r0, r3, r6, ip, lr, pc}^
    a59c:	rscsle	r1, r9, r3, ror ip
    a5a0:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
    a5a4:			; <UNDEFINED> instruction: 0x46404639
    a5a8:	ldc	7, cr15, [r0], {247}	; 0xf7
    a5ac:	mvnsle	r2, r0, lsl #16
    a5b0:	ldrdcc	pc, [r0], -r9
    a5b4:	rscle	r2, r9, r0, lsl #22
    a5b8:	ldrbmi	r4, [r0], -r1, asr #12
    a5bc:			; <UNDEFINED> instruction: 0xf96af7fd
    a5c0:	strb	r6, [r3, r6, ror #16]!
    a5c4:	ldmpl	fp, {r0, r2, r4, r5, r9, fp, lr}
    a5c8:	orrlt	r6, r3, fp, lsl r8
    a5cc:	subsle	r2, r9, r0, lsl #16
    a5d0:	andspl	lr, r4, #208, 18	; 0x340000
    a5d4:	strtmi	sl, [r0], -r5, lsl #18
    a5d8:			; <UNDEFINED> instruction: 0xf7ff9203
    a5dc:	bls	109980 <__assert_fail@plt+0x107340>
    a5e0:	strls	r4, [r0], -r9, lsr #12
    a5e4:	ldmdami	r2!, {r0, r1, r9, sl, lr}
    a5e8:			; <UNDEFINED> instruction: 0xf7fd4478
    a5ec:	bmi	c88b40 <__assert_fail@plt+0xc86500>
    a5f0:			; <UNDEFINED> instruction: 0xb124447a
    a5f4:	movtlt	r6, #56549	; 0xdce5
    a5f8:	stccs	6, cr4, [r0], {44}	; 0x2c
    a5fc:			; <UNDEFINED> instruction: 0xf04fd1fa
    a600:			; <UNDEFINED> instruction: 0xe01435ff
    a604:	ldmpl	fp, {r0, r2, r5, r9, fp, lr}
    a608:	bllt	10e467c <__assert_fail@plt+0x10e203c>
    a60c:	movweq	lr, #27220	; 0x6a54
    a610:	movwcs	fp, #7948	; 0x1f0c
    a614:	svccs	0x00002300
    a618:	movwcs	fp, #3848	; 0xf08
    a61c:	rscle	r2, lr, r0, lsl #22
    a620:			; <UNDEFINED> instruction: 0xf7ff4638
    a624:	stmdacc	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a628:	andcs	fp, r1, r8, lsl pc
    a62c:	bmi	89af48 <__assert_fail@plt+0x898908>
    a630:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    a634:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a638:	subsmi	r9, sl, sp, lsl #22
    a63c:	strtmi	sp, [r8], -r6, lsr #2
    a640:	pop	{r1, r2, r3, ip, sp, pc}
    a644:	stccs	7, cr8, [r0], {240}	; 0xf0
    a648:	bfi	sp, r6, #3, #22
    a64c:	addsmi	r6, r1, #230400	; 0x38400
    a650:	stcvs	15, cr11, [r2], #-16
    a654:	smlalle	r6, sl, r6, r0
    a658:	ldrbcc	pc, [pc, #79]!	; a6af <__assert_fail@plt+0x806f>	; <UNPREDICTABLE>
    a65c:	ldrtmi	lr, [r9], -r7, ror #15
    a660:	ldmdami	r6, {r0, r1, r2, r5, r8, ip, sp, pc}
    a664:			; <UNDEFINED> instruction: 0xf7fd4478
    a668:	bfi	pc, r5, (invalid: 18:15)	; <UNPREDICTABLE>
    a66c:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    a670:	ldmdbmi	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a674:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    a678:			; <UNDEFINED> instruction: 0xf7fd4478
    a67c:	ldr	pc, [lr, fp, lsl #18]!
    a680:	ldrb	r4, [r4, r5, lsr #12]
    a684:	ldrbcc	pc, [pc, #79]!	; a6db <__assert_fail@plt+0x809b>	; <UNPREDICTABLE>
    a688:	str	r4, [r3, sl, lsr #12]!
    a68c:	ldcl	7, cr15, [lr], {247}	; 0xf7
    a690:	andeq	r6, r1, lr, lsl #16
    a694:	muleq	r0, ip, r2
    a698:	strdeq	r6, [r1], -ip
    a69c:	andeq	r0, r0, ip, asr #5
    a6a0:	andeq	r5, r0, sl, ror r5
    a6a4:	andeq	r5, r0, r6, lsl #11
    a6a8:	strdeq	r6, [r1], -lr
    a6ac:	andeq	r5, r0, ip, lsl #11
    a6b0:	andeq	r5, r0, r8, asr #9
    a6b4:			; <UNDEFINED> instruction: 0xfffff5b9
    a6b8:	strdeq	r6, [r1], -r2
    a6bc:	andeq	r5, r0, r8, lsr #8
    a6c0:	andeq	r5, r0, sl, lsl r4
    a6c4:			; <UNDEFINED> instruction: 0x000054ba
    a6c8:	andeq	r5, r0, r0, ror #8
    a6cc:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    a6d0:	stfvsp	f3, [r3], {32}
    a6d4:			; <UNDEFINED> instruction: 0x4618b11b
    a6d8:	mvnsle	r2, r0, lsl #16
    a6dc:	blvs	ff05c4a4 <__assert_fail@plt+0xff059e64>
    a6e0:	mulle	r1, r1, r2
    a6e4:			; <UNDEFINED> instruction: 0x47704618
    a6e8:	stmdbvs	r2, {sl, fp, sp, lr}
    a6ec:	mvnsle	r2, r0, lsl #20
    a6f0:			; <UNDEFINED> instruction: 0x47703014
    a6f4:			; <UNDEFINED> instruction: 0xfffff4db
    a6f8:	blmi	177b20 <__assert_fail@plt+0x1754e0>
    a6fc:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
    a700:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    a704:			; <UNDEFINED> instruction: 0xf7ffb10b
    a708:	andcs	pc, r0, pc, ror ip	; <UNPREDICTABLE>
    a70c:	svclt	0x0000bd08
    a710:	andeq	r6, r1, r6, lsr #12
    a714:	andeq	r0, r0, ip, asr #5
    a718:	ldrblt	r2, [r0, #-2051]!	; 0xfffff7fd
    a71c:			; <UNDEFINED> instruction: 0x460dd818
    a720:	strmi	fp, [r6], -r9, lsl #6
    a724:	andcs	r2, r1, r8, asr r1
    a728:	svc	0x001cf7f7
    a72c:	strtmi	r4, [r8], -r4, lsl #12
    a730:			; <UNDEFINED> instruction: 0xf7f76026
    a734:	bmi	3c556c <__assert_fail@plt+0x3c2f2c>
    a738:	rsbvs	r2, r5, #0, 2
    a73c:	strbvs	r4, [r1, #-1146]!	; 0xfffffb86
    a740:	ldmdavs	r3, {r0, r5, r7, sl, sp, lr}^
    a744:	subsvs	r3, r3, r1, lsl #6
    a748:			; <UNDEFINED> instruction: 0x63206523
    a74c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    a750:	vqdmulh.s<illegal width 8>	d20, d0, d8
    a754:	stmdbmi	r8, {r0, r1, r2, r3, r6, r9, lr}
    a758:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    a75c:	movtcc	r4, #17529	; 0x4479
    a760:			; <UNDEFINED> instruction: 0xf7f74478
    a764:	stmdami	r6, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    a768:			; <UNDEFINED> instruction: 0xf7fd4478
    a76c:	svclt	0x0000f871
    a770:	andeq	r6, r1, ip, lsr fp
    a774:	ldrdeq	r5, [r0], -r6
    a778:	ldrdeq	r4, [r0], -r8
    a77c:	ldrdeq	r5, [r0], -r8
    a780:	andeq	r5, r0, r4, lsr r4
    a784:	mvnsmi	lr, sp, lsr #18
    a788:	ldrmi	fp, [r7], -r4, lsl #1
    a78c:	strmi	r9, [r8], -r3
    a790:	mcrls	1, 0, r2, cr3, cr7, {3}
    a794:	stc	7, cr15, [r4, #988]!	; 0x3dc
    a798:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    a79c:	svclt	0x00142800
    a7a0:	andcs	r2, r0, r2
    a7a4:			; <UNDEFINED> instruction: 0xffb8f7ff
    a7a8:	eorcs	r4, ip, r5, lsl #12
    a7ac:	bl	13c8790 <__assert_fail@plt+0x13c6150>
    a7b0:	tstcs	r1, sl, lsl fp
    a7b4:	rscscc	pc, pc, #79	; 0x4f
    a7b8:			; <UNDEFINED> instruction: 0x9600447b
    a7bc:	ldmdaeq	r4, {r8, ip, sp, lr, pc}
    a7c0:			; <UNDEFINED> instruction: 0x61214604
    a7c4:	stmib	r4, {r6, r9, sl, lr}^
    a7c8:			; <UNDEFINED> instruction: 0xf7f76700
    a7cc:	blmi	545edc <__assert_fail@plt+0x54389c>
    a7d0:	tstcs	r0, r4, lsl sl
    a7d4:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    a7d8:	stmib	r5, {r3, r4, r5, r6, sl, lr}^
    a7dc:	rscvs	r0, r1, pc, lsl #8
    a7e0:	smlabtne	r1, r4, r9, lr
    a7e4:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    a7e8:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
    a7ec:	stmiblt	pc, {r2, r4, r9, ip}	; <UNPREDICTABLE>
    a7f0:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    a7f4:			; <UNDEFINED> instruction: 0xf8cd480e
    a7f8:	ldrbtmi	r8, [r8], #-0
    a7fc:			; <UNDEFINED> instruction: 0xf84af7fd
    a800:	andcs	r2, r1, #0, 6
    a804:	strtmi	r2, [r8], -r3, lsl #2
    a808:	mrc2	7, 3, pc, cr14, cr15, {7}
    a80c:	andlt	r4, r4, r8, lsr #12
    a810:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a814:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    a818:	svclt	0x0000e7ec
    a81c:	andeq	r5, r0, r0, lsl r4
    a820:	andeq	r6, r1, r0, asr r5
    a824:	andeq	r0, r0, ip, asr #5
    a828:			; <UNDEFINED> instruction: 0xfffff3d1
    a82c:	andeq	r3, r0, sl, lsl #30
    a830:	ldrdeq	r5, [r0], -r6
    a834:	andeq	r5, r0, lr, lsr #7
    a838:	ldrbmi	lr, [r0, sp, lsr #18]!
    a83c:	bmi	1d9c09c <__assert_fail@plt+0x1d99a5c>
    a840:	blmi	1d9c2ac <__assert_fail@plt+0x1d99c6c>
    a844:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    a848:	ldrsbhi	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
    a84c:	ldmpl	r3, {r2, r9, sl, lr}^
    a850:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    a854:			; <UNDEFINED> instruction: 0xf04f930d
    a858:	stmdbcs	r0, {r8, r9}
    a85c:			; <UNDEFINED> instruction: 0x460fd052
    a860:	eorsle	r2, r0, r0, lsl #16
    a864:	blcs	b68878 <__assert_fail@plt+0xb66238>
    a868:	tstcs	r0, sl, lsr #32
    a86c:	strtmi	r2, [r0], -r1, lsl #4
    a870:	blx	ffbc886c <__assert_fail@plt+0xffbc622c>
    a874:			; <UNDEFINED> instruction: 0xf0401c41
    a878:	mcrcs	0, 0, r8, cr0, cr9, {4}
    a87c:	blmi	1a7ed9c <__assert_fail@plt+0x1a7c75c>
    a880:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a884:	stmdavs	pc!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
    a888:	andle	r1, r7, sl, ror ip
    a88c:	andeq	pc, r8, r5, lsl #2
    a890:			; <UNDEFINED> instruction: 0xf7f74621
    a894:	stmdacs	r0, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    a898:	addhi	pc, lr, r0
    a89c:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    a8a0:	blmi	187f06c <__assert_fail@plt+0x187ca2c>
    a8a4:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a8a8:	ldrdcc	pc, [r0], -sl
    a8ac:			; <UNDEFINED> instruction: 0xf0402b00
    a8b0:	strbmi	r8, [r9], -r5, lsr #1
    a8b4:	strtmi	r2, [r0], -r0, lsl #4
    a8b8:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
    a8bc:	eor	r4, fp, r7, lsl #12
    a8c0:	blcs	289d4 <__assert_fail@plt+0x26394>
    a8c4:	mcrcs	1, 0, sp, cr0, cr1, {6}
    a8c8:	mrrcmi	0, 6, sp, r8, cr12
    a8cc:	vst3.16	{d20-d22}, [pc :256], ip
    a8d0:	ldrtmi	r5, [r0], -r0, lsl #2
    a8d4:			; <UNDEFINED> instruction: 0xff20f7ff
    a8d8:	strtmi	r4, [r0], -r6, lsl #12
    a8dc:	ldcl	7, cr15, [r4], #988	; 0x3dc
    a8e0:	andscc	r4, r8, r1, lsl #13
    a8e4:	b	fecc88c8 <__assert_fail@plt+0xfecc6288>
    a8e8:			; <UNDEFINED> instruction: 0xf1092301
    a8ec:	strtmi	r0, [r1], -r1, lsl #4
    a8f0:	andvs	r4, r7, r5, lsl #12
    a8f4:	andscc	r6, r4, fp, lsr #2
    a8f8:	bl	18488dc <__assert_fail@plt+0x184629c>
    a8fc:			; <UNDEFINED> instruction: 0xf8584b4a
    a900:	eor	sl, r6, r3
    a904:			; <UNDEFINED> instruction: 0xd1b82800
    a908:	eor	r2, sp, r0, lsl #12
    a90c:			; <UNDEFINED> instruction: 0x46499a16
    a910:			; <UNDEFINED> instruction: 0xf7ff4620
    a914:	strmi	pc, [r7], -r3, asr #27
    a918:	rscsle	r1, r5, fp, ror ip
    a91c:			; <UNDEFINED> instruction: 0xf8584b42
    a920:	vst4.8	{d26-d29}, [pc], r3
    a924:	ldrtmi	r5, [r0], -r0, lsl #2
    a928:	mrc2	7, 7, pc, cr6, cr15, {7}
    a92c:	strtmi	r4, [r0], -r6, lsl #12
    a930:	stcl	7, cr15, [sl], {247}	; 0xf7
    a934:			; <UNDEFINED> instruction: 0xf7f73018
    a938:	movwcs	lr, #2698	; 0xa8a
    a93c:	strmi	r4, [r5], -r1, lsr #12
    a940:			; <UNDEFINED> instruction: 0x612b6007
    a944:			; <UNDEFINED> instruction: 0xf7f73014
    a948:	strtmi	lr, [r0], -r2, lsl #24
    a94c:	stcl	7, cr15, [r8, #-988]	; 0xfffffc24
    a950:			; <UNDEFINED> instruction: 0xf8da64b0
    a954:	movwcs	r1, #0
    a958:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
    a95c:	strcs	lr, [pc, #-2502]	; 9f9e <__assert_fail@plt+0x795e>
    a960:	stmib	r5, {r0, r1, r3, r5, r6, r7, sp, lr}^
    a964:	ldmdblt	r9, {r0, r8, r9, ip, sp}^
    a968:	blmi	b1d238 <__assert_fail@plt+0xb1abf8>
    a96c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a970:	blls	3649e0 <__assert_fail@plt+0x3623a0>
    a974:	qdaddle	r4, sl, sp
    a978:	andlt	r4, lr, r0, lsr r6
    a97c:			; <UNDEFINED> instruction: 0x87f0e8bd
    a980:	andsvc	lr, r4, #3506176	; 0x358000
    a984:	ldrtmi	sl, [r0], -r5, lsl #18
    a988:			; <UNDEFINED> instruction: 0xf7ff9203
    a98c:	stmdavs	sp!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
    a990:	bls	dc27c <__assert_fail@plt+0xd9c3c>
    a994:	strls	r4, [r1, #-1571]	; 0xfffff9dd
    a998:	stmdami	r7!, {ip, pc}
    a99c:			; <UNDEFINED> instruction: 0xf7fc4478
    a9a0:			; <UNDEFINED> instruction: 0xe7e1ff79
    a9a4:	ldrtmi	r4, [r7], -r5, lsr #24
    a9a8:			; <UNDEFINED> instruction: 0xe790447c
    a9ac:	andcs	r4, r0, #76546048	; 0x4900000
    a9b0:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    a9b4:	ldrb	r4, [r7, r6, lsl #12]
    a9b8:			; <UNDEFINED> instruction: 0xf04f4b1b
    a9bc:	strdvs	r3, [sl], #-47	; 0xffffffd1	; <UNPREDICTABLE>
    a9c0:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a9c4:	ldrdcc	pc, [r0], -sl
    a9c8:	strcs	fp, [r0, #-2547]	; 0xfffff60d
    a9cc:	movwcs	r2, #512	; 0x200
    a9d0:	strls	r4, [r0, #-1592]	; 0xfffff9c8
    a9d4:	bl	fea489b8 <__assert_fail@plt+0xfea46378>
    a9d8:	svclt	0x00083101
    a9dc:	svccc	0x00fff1b0
    a9e0:			; <UNDEFINED> instruction: 0xf7f7d19f
    a9e4:	strtmi	lr, [lr], -r4, lsr #25
    a9e8:			; <UNDEFINED> instruction: 0xf7f76800
    a9ec:	ldrtmi	lr, [r9], -r8, lsl #24
    a9f0:	ldmdami	r3, {r1, r9, sl, lr}
    a9f4:			; <UNDEFINED> instruction: 0xf7fc4478
    a9f8:			; <UNDEFINED> instruction: 0xe7b5feb5
    a9fc:			; <UNDEFINED> instruction: 0x46214811
    aa00:			; <UNDEFINED> instruction: 0xf7fc4478
    aa04:	ldrb	pc, [r4, -r7, asr #30]	; <UNPREDICTABLE>
    aa08:	strtmi	r4, [r1], -pc, lsl #16
    aa0c:			; <UNDEFINED> instruction: 0xf7fc4478
    aa10:	ldrb	pc, [sl, r1, asr #30]	; <UNPREDICTABLE>
    aa14:	bl	6c89f8 <__assert_fail@plt+0x6c63b8>
    aa18:	ldrdeq	r6, [r1], -lr
    aa1c:	muleq	r0, ip, r2
    aa20:	ldrdeq	r6, [r1], -r4
    aa24:	strdeq	r6, [r1], -r8
    aa28:	andeq	r0, r0, ip, asr #5
    aa2c:	andeq	r4, r0, r8, lsr sp
    aa30:			; <UNDEFINED> instruction: 0xfffff24f
    aa34:			; <UNDEFINED> instruction: 0x000163b8
    aa38:	andeq	r5, r0, ip, lsr #5
    aa3c:	andeq	r4, r0, r8, ror #24
    aa40:	andeq	r5, r0, ip, lsl r2
    aa44:	andeq	r5, r0, r8, lsr #4
    aa48:	andeq	r5, r0, r0, ror #3
    aa4c:	blmi	f5d344 <__assert_fail@plt+0xf5ad04>
    aa50:	push	{r1, r3, r4, r5, r6, sl, lr}
    aa54:	strdlt	r4, [pc], r0
    aa58:			; <UNDEFINED> instruction: 0x260058d3
    aa5c:			; <UNDEFINED> instruction: 0x46054a3a
    aa60:	movwls	r6, #55323	; 0xd81b
    aa64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aa68:	ldrbtmi	r9, [sl], #-1540	; 0xfffff9fc
    aa6c:	subsle	r2, r7, r0, lsl #16
    aa70:			; <UNDEFINED> instruction: 0xf8df4b36
    aa74:			; <UNDEFINED> instruction: 0xf8dfa0dc
    aa78:			; <UNDEFINED> instruction: 0xf8df90dc
    aa7c:	ldrbtmi	r8, [sl], #220	; 0xdc
    aa80:	ldrbtmi	r5, [r9], #2263	; 0x8d7
    aa84:	strd	r4, [r7], -r8	; <UNPREDICTABLE>
    aa88:	ldrsbtlt	pc, [ip], -r4	; <UNPREDICTABLE>
    aa8c:	svceq	0x0000f1bb
    aa90:	stclvs	0, cr13, [r2], #72	; 0x48
    aa94:			; <UNDEFINED> instruction: 0x6c20a904
    aa98:	mrsls	r2, LR_irq
    aa9c:	ldrbmi	r2, [r8, r2, lsl #2]
    aaa0:	cmplt	r8, r3, lsl #12
    aaa4:	mcrcs	6, 0, r4, cr0, cr0, {1}
    aaa8:	ldrmi	fp, [lr], -r8, lsl #30
    aaac:	stc	7, cr15, [sl, #-988]	; 0xfffffc24
    aab0:	strbmi	r4, [r0], -r1, lsl #12
    aab4:	mrc2	7, 2, pc, cr6, cr12, {7}
    aab8:			; <UNDEFINED> instruction: 0xf7f76ca0
    aabc:	blvs	845544 <__assert_fail@plt+0x842f04>
    aac0:	bvs	18b6f88 <__assert_fail@plt+0x18b4948>
    aac4:			; <UNDEFINED> instruction: 0xf7f72100
    aac8:	blvs	845c38 <__assert_fail@plt+0x8435f8>
    aacc:	b	fe5c8ab0 <__assert_fail@plt+0xfe5c6470>
    aad0:			; <UNDEFINED> instruction: 0xf7f74620
    aad4:			; <UNDEFINED> instruction: 0xb325ea94
    aad8:	stclvs	6, cr4, [sp], #176	; 0xb0
    aadc:	blcs	a4b70 <__assert_fail@plt+0xa2530>
    aae0:	ldmdavs	fp!, {r0, r4, ip, lr, pc}
    aae4:	sbcle	r2, pc, r0, lsl #22
    aae8:	stmdbge	r5, {r1, r5, r6, r8, sl, fp, sp, lr}
    aaec:			; <UNDEFINED> instruction: 0xf8d44620
    aaf0:	andls	fp, r3, #80	; 0x50
    aaf4:	blx	16c8af8 <__assert_fail@plt+0x16c64b8>
    aaf8:	ldrbmi	r9, [r9], -r3, lsl #20
    aafc:	strbmi	r4, [r8], -r3, lsl #12
    ab00:	mcr2	7, 6, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    ab04:	strtmi	lr, [r0], -r0, asr #15
    ab08:			; <UNDEFINED> instruction: 0xffe8f7fe
    ab0c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ab10:			; <UNDEFINED> instruction: 0xf7f7d0e7
    ab14:			; <UNDEFINED> instruction: 0x4601ecd8
    ab18:			; <UNDEFINED> instruction: 0xf7fc4650
    ab1c:	strb	pc, [r0, r3, lsr #28]!	; <UNPREDICTABLE>
    ab20:	bmi	39c340 <__assert_fail@plt+0x399d00>
    ab24:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    ab28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ab2c:	subsmi	r9, sl, sp, lsl #22
    ab30:	ldrtmi	sp, [r0], -r3, lsl #2
    ab34:	pop	{r0, r1, r2, r3, ip, sp, pc}
    ab38:			; <UNDEFINED> instruction: 0xf7f78ff0
    ab3c:	svclt	0x0000ea88
    ab40:	ldrdeq	r6, [r1], -r4
    ab44:	muleq	r0, ip, r2
    ab48:			; <UNDEFINED> instruction: 0x000162ba
    ab4c:	andeq	r0, r0, ip, asr #5
    ab50:	strdeq	r5, [r0], -r2
    ab54:	andeq	r5, r0, r2, lsl r2
    ab58:	andeq	r5, r0, ip, lsr #4
    ab5c:	strdeq	r6, [r1], -lr
    ab60:	blmi	7dd3e0 <__assert_fail@plt+0x7dada0>
    ab64:	ldrblt	r4, [r0, #1146]!	; 0x47a
    ab68:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    ab6c:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    ab70:			; <UNDEFINED> instruction: 0xf04f9303
    ab74:	cmnlt	r8, r0, lsl #6
    ab78:	blcs	a4b8c <__assert_fail@plt+0xa254c>
    ab7c:	svcge	0x0002d01d
    ab80:	blvs	ff95c458 <__assert_fail@plt+0xff959e18>
    ab84:			; <UNDEFINED> instruction: 0xb1a56ce2
    ab88:	movwcs	r6, #3104	; 0xc20
    ab8c:	strls	r2, [r0, -r6, lsl #2]
    ab90:	stclvs	7, cr4, [r4], #672	; 0x2a0
    ab94:	mvnsle	r2, r0, lsl #24
    ab98:			; <UNDEFINED> instruction: 0xf7ff4630
    ab9c:	bmi	48a900 <__assert_fail@plt+0x4882c0>
    aba0:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    aba4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aba8:	subsmi	r9, sl, r3, lsl #22
    abac:	andlt	sp, r5, r4, lsl r1
    abb0:			; <UNDEFINED> instruction: 0x4614bdf0
    abb4:	mvnle	r2, r0, lsl #24
    abb8:	stcvs	7, cr14, [r3], {238}	; 0xee
    abbc:	ldmdavc	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
    abc0:	sbcsle	r2, ip, r0, lsl #20
    abc4:			; <UNDEFINED> instruction: 0xf7f74618
    abc8:	bfi	lr, lr, (invalid: 25:24)
    abcc:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    abd0:	stmdacs	r0, {r0, r1, r9, sl, lr}
    abd4:	ubfx	sp, r3, #1, #19
    abd8:	b	e48bbc <__assert_fail@plt+0xe4657c>
    abdc:	andeq	r6, r1, r0, asr #3
    abe0:	muleq	r0, ip, r2
    abe4:	andeq	r6, r1, r2, lsl #3
    abe8:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    abec:			; <UNDEFINED> instruction: 0xf7ff2003
    abf0:	svclt	0x0000bd93
    abf4:			; <UNDEFINED> instruction: 0x4606b5f8
    abf8:	strmi	r2, [ip], -r1
    abfc:	stc2	7, cr15, [ip, #1020]	; 0x3fc
    ac00:	adcmi	r6, r3, #274432	; 0x43000
    ac04:	ldmdbne	r7!, {r1, r2, r3, r8, ip, lr, pc}
    ac08:	svccc	0x00011e73
    ac0c:	streq	pc, [r1], -r6, asr #3
    ac10:	ldmne	r2!, {r2, r4, r5, r8, ip, sp, pc}^
    ac14:	svcpl	0x0001f813
    ac18:	adcsmi	r6, fp, #1024	; 0x400
    ac1c:	mvnsle	r5, sp, lsl #9
    ac20:	lfmlt	f6, 2, [r8, #784]!	; 0x310
    ac24:	vqdmulh.s<illegal width 8>	d20, d0, d5
    ac28:	stmdbmi	r5, {r1, r3, r6, r7, r9, lr}
    ac2c:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    ac30:	cmpcc	r0, #2030043136	; 0x79000000
    ac34:			; <UNDEFINED> instruction: 0xf7f74478
    ac38:	svclt	0x0000ed04
    ac3c:	andeq	r5, r0, r2, lsl #16
    ac40:	andeq	r4, r0, r4, lsl #22
    ac44:	andeq	r5, r0, r0, lsr #1
    ac48:	strlt	fp, [r8, #-376]	; 0xfffffe88
    ac4c:	blcs	b68c60 <__assert_fail@plt+0xb66620>
    ac50:	stmdavc	r3, {r0, r8, ip, lr, pc}^
    ac54:	andcs	fp, r1, #-1073741810	; 0xc000000e
    ac58:			; <UNDEFINED> instruction: 0xf7fd2100
    ac5c:	strdcc	pc, [r1], -r9
    ac60:	andcs	fp, r1, r8, lsl pc
    ac64:	andcs	fp, r1, r8, lsl #26
    ac68:	andcs	fp, r1, r8, lsl #26
    ac6c:	svclt	0x00004770
    ac70:	addlt	fp, r3, r0, lsl #10
    ac74:	andcs	r4, r0, #4, 22	; 0x1000
    ac78:	andls	r2, r0, #1073741824	; 0x40000000
    ac7c:			; <UNDEFINED> instruction: 0xf7ff447b
    ac80:	ldrdlt	pc, [r3], -fp
    ac84:	blx	148e02 <__assert_fail@plt+0x1467c2>
    ac88:	andeq	r3, r0, ip, lsl #9
    ac8c:	addlt	fp, r3, r0, lsl #10
    ac90:	andcs	r4, r2, #4, 22	; 0x1000
    ac94:	mrscs	r9, (UNDEF: 17)
    ac98:			; <UNDEFINED> instruction: 0xf7ff447b
    ac9c:	andlt	pc, r3, sp, asr #27
    aca0:	blx	148e1e <__assert_fail@plt+0x1467de>
    aca4:	muleq	r0, r8, r4
    aca8:	addlt	fp, r3, r0, lsl #10
    acac:	tstcs	r0, r4, lsl #22
    acb0:	tstls	r0, r2, lsl #4
    acb4:			; <UNDEFINED> instruction: 0xf7ff447b
    acb8:			; <UNDEFINED> instruction: 0xb003fdbf
    acbc:	blx	148e3a <__assert_fail@plt+0x1467fa>
    acc0:	andeq	r5, r0, r4, lsr r0
    acc4:	ldrb	r2, [sp, #-512]	; 0xfffffe00
    acc8:	ldrb	r2, [fp, #-513]	; 0xfffffdff
    accc:	mvnsmi	lr, sp, lsr #18
    acd0:	addlt	r4, r2, r6, lsl #12
    acd4:	cmncs	r7, r8, lsl #12
    acd8:			; <UNDEFINED> instruction: 0xf7f74617
    acdc:			; <UNDEFINED> instruction: 0xf44feb02
    ace0:	stmdacs	r0, {r8, ip, lr}
    ace4:	andcs	fp, r2, r4, lsl pc
    ace8:			; <UNDEFINED> instruction: 0xf7ff2000
    acec:			; <UNDEFINED> instruction: 0x4605fd15
    acf0:			; <UNDEFINED> instruction: 0xf7f72036
    acf4:	blmi	605004 <__assert_fail@plt+0x6029c4>
    acf8:			; <UNDEFINED> instruction: 0xf04f2101
    acfc:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    ad00:			; <UNDEFINED> instruction: 0xf1009600
    ad04:			; <UNDEFINED> instruction: 0x46040814
    ad08:	strbmi	r6, [r0], -r1, lsr #2
    ad0c:	strvs	lr, [r0, -r4, asr #19]
    ad10:	bl	7c8cf4 <__assert_fail@plt+0x7c66b4>
    ad14:	bmi	45d95c <__assert_fail@plt+0x45b31c>
    ad18:	ldrbtmi	r2, [fp], #-0
    ad1c:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
    ad20:	strne	lr, [pc], #-2501	; ad28 <__assert_fail@plt+0x86e8>
    ad24:	andeq	lr, r2, r4, asr #19
    ad28:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    ad2c:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
    ad30:	ldmdblt	pc, {r2, r4, r9, ip}^	; <UNPREDICTABLE>
    ad34:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    ad38:			; <UNDEFINED> instruction: 0xf8cd480b
    ad3c:	ldrbtmi	r8, [r8], #-0
    ad40:	stc2	7, cr15, [r8, #1008]!	; 0x3f0
    ad44:	andlt	r4, r2, r8, lsr #12
    ad48:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ad4c:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    ad50:	svclt	0x0000e7f2
    ad54:	andeq	r4, r0, lr, ror #31
    ad58:	andeq	r6, r1, sl
    ad5c:	andeq	r0, r0, ip, asr #5
    ad60:			; <UNDEFINED> instruction: 0xfffff0db
    ad64:	andeq	r3, r0, r6, asr #19
    ad68:			; <UNDEFINED> instruction: 0x00004fb6
    ad6c:	andeq	r4, r0, r6, ror lr
    ad70:	svclt	0x00a8f7ff
    ad74:	stmdbcs	r1, {r4, r5, r6, r8, sl, ip, sp, pc}
    ad78:	addlt	r4, lr, r3, lsr #26
    ad7c:	ldrbtmi	r4, [sp], #-3107	; 0xfffff3dd
    ad80:			; <UNDEFINED> instruction: 0x4d23592c
    ad84:	strls	r6, [sp], #-2084	; 0xfffff7dc
    ad88:	streq	pc, [r0], #-79	; 0xffffffb1
    ad8c:	andle	r4, fp, sp, ror r4
    ad90:	blx	feec8d96 <__assert_fail@plt+0xfeec6756>
    ad94:	blmi	75d618 <__assert_fail@plt+0x75afd8>
    ad98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ad9c:	blls	364e0c <__assert_fail@plt+0x3627cc>
    ada0:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
    ada4:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
    ada8:			; <UNDEFINED> instruction: 0x46044b1b
    adac:	stmiapl	fp!, {r1, r2, r4, r9, sl, lr}^
    adb0:	cmnlt	fp, fp, lsl r8
    adb4:	ldmib	r0, {r4, r8, r9, ip, sp, pc}^
    adb8:	stmdbge	r5, {r2, r4, r9, ip, lr}
    adbc:	andls	r4, r3, #32, 12	; 0x2000000
    adc0:			; <UNDEFINED> instruction: 0xf8f4f7ff
    adc4:	strtmi	r9, [r9], -r3, lsl #20
    adc8:	strmi	r9, [r3], -r0, lsl #12
    adcc:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    add0:	stc2l	7, cr15, [r0, #-1008]!	; 0xfffffc10
    add4:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    add8:	stfvsp	f3, [r0], #144	; 0x90
    addc:	strmi	fp, [r4], -r8, lsr #2
    ade0:	mvnsle	r2, r0, lsl #24
    ade4:	rscscc	pc, pc, pc, asr #32
    ade8:	blvs	ff8c4d40 <__assert_fail@plt+0xff8c2700>
    adec:	svclt	0x0004429a
    adf0:	subsvs	r6, lr, r3, lsr #24
    adf4:			; <UNDEFINED> instruction: 0xf04fd0ce
    adf8:			; <UNDEFINED> instruction: 0xe7cb30ff
    adfc:	ldrbcc	pc, [pc, #79]!	; ae53 <__assert_fail@plt+0x8813>	; <UNPREDICTABLE>
    ae00:	ldrb	r4, [sl, sl, lsr #12]
    ae04:	stmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae08:	andeq	r5, r1, r6, lsr #31
    ae0c:	muleq	r0, ip, r2
    ae10:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    ae14:	andeq	r5, r1, ip, lsl #31
    ae18:	andeq	r0, r0, ip, asr #5
    ae1c:	andeq	r4, r0, r2, asr #30
    ae20:			; <UNDEFINED> instruction: 0xffffedd3
    ae24:	mvnsmi	lr, #737280	; 0xb4000
    ae28:	bmi	141c870 <__assert_fail@plt+0x141a230>
    ae2c:	blmi	141c6b0 <__assert_fail@plt+0x141a070>
    ae30:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    ae34:			; <UNDEFINED> instruction: 0xf8df6805
    ae38:			; <UNDEFINED> instruction: 0x4604913c
    ae3c:	stccs	8, cr5, [r2, #-844]	; 0xfffffcb4
    ae40:			; <UNDEFINED> instruction: 0x460e44f9
    ae44:	movwls	r6, #47131	; 0xb81b
    ae48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ae4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ae50:	rsbsle	r9, r3, r2, lsl #6
    ae54:	blcs	fe63e8 <__assert_fail@plt+0xfe3da8>
    ae58:	subscs	sp, r8, r8, ror ip
    ae5c:	svc	0x00f6f7f6
    ae60:			; <UNDEFINED> instruction: 0x46212258
    ae64:			; <UNDEFINED> instruction: 0xf7f74605
    ae68:	stcvs	8, cr14, [r0], #680	; 0x2a8
    ae6c:			; <UNDEFINED> instruction: 0xf7f7b108
    ae70:	stmdavs	r2!, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    ae74:	strtvs	r2, [r8], #768	; 0x300
    ae78:	stmib	r4, {r0, r1, r9, fp, sp}^
    ae7c:	strbtvs	r3, [r3], #-783	; 0xfffffcf1
    ae80:	suble	r6, r2, r3, ror #6
    ae84:	svclt	0x00092a01
    ae88:	bvs	1822f1c <__assert_fail@plt+0x18208dc>
    ae8c:	andpl	pc, r0, #1325400064	; 0x4f000000
    ae90:	svclt	0x00084610
    ae94:			; <UNDEFINED> instruction: 0xf7f66262
    ae98:	stmdbvs	fp!, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    ae9c:	andcs	r6, r0, #2768896	; 0x2a4000
    aea0:	stmiane	r9, {r0, r2, r5, r6, r7, sl, sp, lr}^
    aea4:			; <UNDEFINED> instruction: 0x61a14b34
    aea8:	stmib	r4, {r0, r3, r5, r6, r8, fp, sp, lr}^
    aeac:	strbtvs	r6, [r7], #-2063	; 0xfffff7f1
    aeb0:	adcvs	r6, r2, #536870926	; 0x2000000e
    aeb4:			; <UNDEFINED> instruction: 0x63206222
    aeb8:			; <UNDEFINED> instruction: 0x6d6d69e8
    aebc:	tsteq	r1, r0, asr #22
    aec0:	mvnvs	r2, r0
    aec4:	tstcs	r0, r1, lsl #10
    aec8:	stmib	r4, {r0, r2, r5, r6, r8, sl, sp, lr}^
    aecc:	stmib	r4, {r2, r8}^
    aed0:			; <UNDEFINED> instruction: 0xf8590102
    aed4:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    aed8:	ldrtmi	fp, [r5], -fp, ror #19
    aedc:	bge	b741c <__assert_fail@plt+0xb4ddc>
    aee0:	andls	r2, r0, #0, 6
    aee4:	stfvse	f2, [r2], #4
    aee8:	ldrmi	r6, [r0, r0, lsr #24]!
    aeec:	stmdacs	r0, {r0, r2, r9, sl, lr}
    aef0:	bmi	8bf3c0 <__assert_fail@plt+0x8bcd80>
    aef4:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    aef8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aefc:	subsmi	r9, sl, fp, lsl #22
    af00:			; <UNDEFINED> instruction: 0x4628d132
    af04:	pop	{r0, r2, r3, ip, sp, pc}
    af08:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r0
    af0c:	movwcs	r5, #8192	; 0x2000
    af10:	eorvs	r6, r3, r0, ror #4
    af14:	stmdbge	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    af18:	stcvs	6, cr4, [r6, #-128]!	; 0xffffff80
    af1c:			; <UNDEFINED> instruction: 0xf846f7ff
    af20:	ldrtmi	r4, [r1], -sl, lsr #12
    af24:	ldmdami	r6, {r0, r1, r9, sl, lr}
    af28:			; <UNDEFINED> instruction: 0xf7fc4478
    af2c:	ldmdavs	fp!, {r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    af30:			; <UNDEFINED> instruction: 0x4620b113
    af34:			; <UNDEFINED> instruction: 0xf868f7ff
    af38:	strb	r6, [lr, r6, ror #23]
    af3c:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
    af40:	stmdacs	r0, {r0, r2, r9, sl, lr}
    af44:	stfvsp	f5, [r3, #-852]!	; 0xfffffcac
    af48:	vstrle	d2, [r6, #252]	; 0xfc
    af4c:	ldrbcs	r4, [r9, #-2061]	; 0xfffff7f3
    af50:			; <UNDEFINED> instruction: 0xf7fc4478
    af54:	strb	pc, [ip, r7, lsl #24]	; <UNPREDICTABLE>
    af58:	b	fed48f3c <__assert_fail@plt+0xfed468fc>
    af5c:	stmdami	sl, {r0, r9, sl, lr}
    af60:			; <UNDEFINED> instruction: 0xf7fc4478
    af64:			; <UNDEFINED> instruction: 0xe7c4fbff
    af68:	ldmda	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af6c:	strdeq	r5, [r1], -r2
    af70:	muleq	r0, ip, r2
    af74:	andeq	r5, r1, r4, ror #29
    af78:	andeq	r0, r0, ip, asr #5
    af7c:	andeq	r5, r1, lr, lsr #28
    af80:	andeq	r4, r0, r0, asr #28
    af84:	andeq	r4, r0, r8, ror #27
    af88:	andeq	r4, r0, r0, lsr #28
    af8c:			; <UNDEFINED> instruction: 0xf7ff2300
    af90:	svclt	0x0000bf49
    af94:	mvnsmi	lr, #737280	; 0xb4000
    af98:	stclmi	0, cr11, [sl, #-572]!	; 0xfffffdc4
    af9c:	stclmi	6, cr4, [sl], #-56	; 0xffffffc8
    afa0:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
    afa4:	strmi	r4, [r7], -r9, ror #22
    afa8:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    afac:	stmdavs	r4!, {r8, sl, sp}
    afb0:			; <UNDEFINED> instruction: 0xf04f940d
    afb4:	cfstrdmi	mvd0, [r6], #-0
    afb8:			; <UNDEFINED> instruction: 0xf8539504
    afbc:			; <UNDEFINED> instruction: 0xf8d88004
    afc0:	blcs	16fc8 <__assert_fail@plt+0x14988>
    afc4:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}
    afc8:	movweq	pc, #8226	; 0x2022	; <UNPREDICTABLE>
    afcc:	tstle	r1, r1, lsl #22
    afd0:	blcs	263c4 <__assert_fail@plt+0x23d84>
    afd4:	addshi	pc, r9, r0, asr #32
    afd8:	bmi	17943e0 <__assert_fail@plt+0x1791da0>
    afdc:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    afe0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    afe4:	subsmi	r9, sl, sp, lsl #22
    afe8:	addshi	pc, sl, r0, asr #32
    afec:	andlt	r4, pc, r8, lsr #12
    aff0:	mvnshi	lr, #12386304	; 0xbd0000
    aff4:			; <UNDEFINED> instruction: 0x463c6bfd
    aff8:			; <UNDEFINED> instruction: 0x6cfcb9dd
    affc:			; <UNDEFINED> instruction: 0xf0002c00
    b000:	blvs	e2b24c <__assert_fail@plt+0xe28c0c>
    b004:	svc	0x00faf7f6
    b008:			; <UNDEFINED> instruction: 0xf7f66cb8
    b00c:	shsub8mi	lr, r8, r8
    b010:			; <UNDEFINED> instruction: 0x46212258
    b014:	svc	0x00d2f7f6
    b018:			; <UNDEFINED> instruction: 0xf7f64620
    b01c:			; <UNDEFINED> instruction: 0xe7dceff0
    b020:	svceq	0x0000f1b9
    b024:	stcvs	0, cr13, [r3], #-56	; 0xffffffc8
    b028:	andle	r4, fp, fp, asr #10
    b02c:			; <UNDEFINED> instruction: 0xb12c6ce4
    b030:	adcmi	r6, lr, #234496	; 0x39400
    b034:	stclvs	0, cr13, [r4], #976	; 0x3d0
    b038:	mvnsle	r2, r0, lsl #24
    b03c:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    b040:	stc2	7, cr15, [r6], {252}	; 0xfc
    b044:	suble	r2, r9, r2, lsl #20
    b048:	cmplt	sp, r0, lsr #24
    b04c:	stmdbge	r4, {r1, r5, r6, r7, sl, fp, sp, lr}
    b050:	mrsls	r2, LR_irq
    b054:	strmi	r2, [r8, r2, lsl #2]!
    b058:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b05c:	stfvsd	f5, [r0], #-276	; 0xfffffeec
    b060:	stfvsp	f3, [r3], #-32	; 0xffffffe0
    b064:	adcmi	fp, r7, #3325952	; 0x32c000
    b068:	andsle	r6, fp, r5, ror #25
    b06c:	ldmdami	fp!, {r0, r2, r3, r7, r8, ip, sp, pc}
    b070:			; <UNDEFINED> instruction: 0xf7fc4478
    b074:	vstrvs	d31, [r2, #-948]	; 0xfffffc4c
    b078:	vstrvs.16	s20, [r4, #-10]	; <UNPREDICTABLE>
    b07c:			; <UNDEFINED> instruction: 0xf7fe9203
    b080:	bls	10aedc <__assert_fail@plt+0x10889c>
    b084:	strmi	r4, [r3], -r1, lsr #12
    b088:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    b08c:	stc2	7, cr15, [r2], {252}	; 0xfc
    b090:	ldmdami	r4!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    b094:			; <UNDEFINED> instruction: 0xf7fc4478
    b098:			; <UNDEFINED> instruction: 0xf7f6fbdb
    b09c:	movwcs	lr, #4016	; 0xfb0
    b0a0:	strb	r6, [r0, r3, lsr #8]!
    b0a4:	suble	r2, r8, r0, lsl #26
    b0a8:			; <UNDEFINED> instruction: 0xf7f66b38
    b0ac:	ldcvs	15, cr14, [r8], #672	; 0x2a0
    b0b0:	svc	0x00a4f7f6
    b0b4:			; <UNDEFINED> instruction: 0x46292258
    b0b8:			; <UNDEFINED> instruction: 0xf7f64638
    b0bc:	strtmi	lr, [r8], -r0, lsl #31
    b0c0:	svc	0x009cf7f6
    b0c4:	ldrdcc	pc, [r0], -r8
    b0c8:	addle	r2, r5, r0, lsl #22
    b0cc:	strcs	r4, [r0, #-2086]	; 0xfffff7da
    b0d0:	ldcvs	13, cr6, [r9, #-488]!	; 0xfffffe18
    b0d4:			; <UNDEFINED> instruction: 0xf7fc4478
    b0d8:			; <UNDEFINED> instruction: 0xe77efbdd
    b0dc:			; <UNDEFINED> instruction: 0xf7fe4620
    b0e0:			; <UNDEFINED> instruction: 0x4605fcfd
    b0e4:	blvs	ff97960c <__assert_fail@plt+0xff976fcc>
    b0e8:			; <UNDEFINED> instruction: 0xf7f7e7ae
    b0ec:	strmi	lr, [r1], -ip, ror #19
    b0f0:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    b0f4:	blx	dc90ee <__assert_fail@plt+0xdc6aae>
    b0f8:			; <UNDEFINED> instruction: 0xf7f7e76f
    b0fc:	strmi	lr, [r1], -r4, ror #19
    b100:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    b104:	blx	bc90fe <__assert_fail@plt+0xbc6abe>
    b108:	blmi	6c4eac <__assert_fail@plt+0x6c286c>
    b10c:	addvs	pc, sl, #64, 4
    b110:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
    b114:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b118:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
    b11c:	b	fe449100 <__assert_fail@plt+0xfe446ac0>
    b120:	svc	0x0094f7f6
    b124:			; <UNDEFINED> instruction: 0xf44f4b16
    b128:	ldmdbmi	r6, {r1, r4, r6, r7, r9, sp, lr}
    b12c:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
    b130:	cmncc	r8, #2030043136	; 0x79000000
    b134:			; <UNDEFINED> instruction: 0xf7f74478
    b138:	ldmdami	r4, {r2, r7, r9, fp, sp, lr, pc}
    b13c:			; <UNDEFINED> instruction: 0xf7fc4478
    b140:	svclt	0x0000fb87
    b144:	andeq	r5, r1, r2, lsl #27
    b148:	muleq	r0, ip, r2
    b14c:	andeq	r5, r1, sl, ror sp
    b150:	andeq	r0, r0, ip, asr #5
    b154:	andeq	r5, r1, r6, asr #26
    b158:	andeq	r4, r0, r2, ror #28
    b15c:	strdeq	r4, [r0], -ip
    b160:	andeq	r4, r0, r2, lsl sp
    b164:	andeq	r4, r0, ip, lsr #27
    b168:	andeq	r4, r0, r0, asr sp
    b16c:	strdeq	r4, [r0], -sl
    b170:	andeq	r4, r0, r2, asr #25
    b174:	andeq	r5, r0, ip, lsl r3
    b178:	andeq	r4, r0, lr, lsl r6
    b17c:	muleq	r0, sl, ip
    b180:	andeq	r5, r0, r2, lsl #6
    b184:	andeq	r4, r0, r4, lsl #12
    b188:	andeq	r4, r0, ip, lsl #25
    b18c:			; <UNDEFINED> instruction: 0x00004cb8
    b190:	ldrblt	r6, [r0, #2051]	; 0x803
    b194:	blcs	59da4 <__assert_fail@plt+0x57764>
    b198:	ldmib	r0, {r0, r6, r8, fp, ip, lr, pc}^
    b19c:	strmi	r3, [r4], -sl, lsl #4
    b1a0:	ldmdale	r1!, {r0, r1, r4, r7, r9, lr}
    b1a4:			; <UNDEFINED> instruction: 0x6702e9d0
    b1a8:	tsteq	r7, r6, asr sl
    b1ac:	addsmi	sp, r3, #-1073741821	; 0xc0000003
    b1b0:	blvs	83fa0c <__assert_fail@plt+0x83d3cc>
    b1b4:	adcvs	r1, r1, #22784	; 0x5900
    b1b8:	addmi	r5, sl, #192, 24	; 0xc000
    b1bc:	ldmib	r4, {r0, r3, r4, r8, r9, ip, lr, pc}^
    b1c0:	movwcc	r3, #4612	; 0x1204
    b1c4:			; <UNDEFINED> instruction: 0xf1426123
    b1c8:	cmnvs	r2, r0, lsl #4
    b1cc:	ldmib	r0, {r4, r6, r7, r8, sl, fp, ip, sp, pc}^
    b1d0:	adcsmi	r0, r0, #4, 2
    b1d4:	blle	ffa9b8c0 <__assert_fail@plt+0xffa99280>
    b1d8:	rscscc	pc, pc, pc, asr #32
    b1dc:	andcs	fp, r1, #208, 26	; 0x3400
    b1e0:	ldrmi	r4, [r1], -r0, lsr #12
    b1e4:			; <UNDEFINED> instruction: 0xff4af7fe
    b1e8:	rscsle	r1, r5, r3, asr #24
    b1ec:	andne	lr, sl, #212, 18	; 0x350000
    b1f0:	blmi	385184 <__assert_fail@plt+0x382b44>
    b1f4:	adcsvc	pc, r9, #64, 4
    b1f8:	stmdami	sp, {r2, r3, r8, fp, lr}
    b1fc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b200:	ldrbtmi	r3, [r8], #-892	; 0xfffffc84
    b204:	b	7491e8 <__assert_fail@plt+0x746ba8>
    b208:	vqdmulh.s<illegal width 8>	d20, d0, d10
    b20c:	stmdbmi	sl, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
    b210:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    b214:	cmncc	ip, #2030043136	; 0x79000000
    b218:			; <UNDEFINED> instruction: 0xf7f74478
    b21c:	stmdami	r8, {r1, r4, r9, fp, sp, lr, pc}
    b220:			; <UNDEFINED> instruction: 0xf7fc4478
    b224:	svclt	0x0000fb15
    b228:	andeq	r5, r0, r4, lsr r2
    b22c:	andeq	r4, r0, r6, lsr r5
    b230:	ldrdeq	r4, [r0], -r2
    b234:	andeq	r5, r0, lr, lsl r2
    b238:	andeq	r4, r0, r0, lsr #10
    b23c:			; <UNDEFINED> instruction: 0x000046bc
    b240:			; <UNDEFINED> instruction: 0x00004cb0
    b244:	push	{r0, r1, fp, sp, lr}
    b248:	blcc	9ba10 <__assert_fail@plt+0x993d0>
    b24c:	ldmdble	fp, {r0, r8, r9, fp, sp}^
    b250:	ldmib	r0, {r0, r1, r2, r4, r9, sl, lr}^
    b254:	strmi	r2, [r6], -r2, lsl #6
    b258:	tstmi	r3, #13631488	; 0xd00000
    b25c:	svccs	0x0000d012
    b260:	strcs	sp, [r0], #-80	; 0xffffffb0
    b264:	tstlt	sp, r5
    b268:	bleq	89284 <__assert_fail@plt+0x86c44>
    b26c:	adcsmi	r3, ip, #16777216	; 0x1000000
    b270:			; <UNDEFINED> instruction: 0x4630d012
    b274:			; <UNDEFINED> instruction: 0xff8cf7ff
    b278:	mvnsle	r1, r2, asr #24
    b27c:			; <UNDEFINED> instruction: 0xf04fb964
    b280:	strd	r3, [r9], -pc	; <UNPREDICTABLE>
    b284:	adcmi	r2, r7, #0, 8
    b288:	ldmib	r6, {r1, r5, fp, ip, lr, pc}^
    b28c:	ldmdbne	r2, {r2, r8, r9, sp}
    b290:	mvnvc	lr, #68608	; 0x10c00
    b294:	movwcs	lr, #18886	; 0x49c6
    b298:	pop	{r5, r9, sl, lr}
    b29c:	blvs	c6ba64 <__assert_fail@plt+0xc69424>
    b2a0:	strtmi	r4, [r8], -r2, asr #12
    b2a4:	ldrmi	r4, [r9], #-1093	; 0xfffffbbb
    b2a8:	mcr	7, 4, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    b2ac:	strbmi	r6, [r2], #-2738	; 0xfffff54e
    b2b0:	adcmi	r6, r7, #536870923	; 0x2000000b
    b2b4:	andcs	sp, r1, #3817472	; 0x3a4000
    b2b8:			; <UNDEFINED> instruction: 0x46114630
    b2bc:	mrc2	7, 6, pc, cr14, cr14, {7}
    b2c0:	andsle	r1, r5, r3, asr #24
    b2c4:			; <UNDEFINED> instruction: 0xf805b10d
    b2c8:	strcc	r0, [r1], #-2817	; 0xfffff4ff
    b2cc:	ldmible	ip, {r0, r1, r2, r5, r7, r9, lr}^
    b2d0:	andcc	lr, sl, #3506176	; 0x358000
    b2d4:	rscle	r4, lr, #805306377	; 0x30000009
    b2d8:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    b2dc:	ldrmi	r1, [r0, #2770]	; 0xad2
    b2e0:	ldrmi	fp, [r0], r8, lsr #30
    b2e4:	cfstrscs	mvf4, [r0, #-272]	; 0xfffffef0
    b2e8:	strbmi	sp, [r3], #-473	; 0xfffffe27
    b2ec:			; <UNDEFINED> instruction: 0xe7e062b3
    b2f0:	movwcs	lr, #18902	; 0x49d6
    b2f4:	bl	10d1744 <__assert_fail@plt+0x10cf104>
    b2f8:	stmib	r6, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
    b2fc:	stccs	3, cr2, [r0], {4}
    b300:	ldr	sp, [ip, sl, asr #3]!
    b304:			; <UNDEFINED> instruction: 0xe7c7463c
    b308:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b30c:	blx	fe849304 <__assert_fail@plt+0xfe846cc4>
    b310:	strdeq	r4, [r0], -r6
    b314:	bcs	38afc <__assert_fail@plt+0x364bc>
    b318:	stmdavs	r3, {r0, r6, ip, lr, pc}
    b31c:	blcs	5cb34 <__assert_fail@plt+0x5a4f4>
    b320:	strmi	sp, [pc], -r8, asr #16
    b324:	ldrdpl	lr, [r9, -r0]
    b328:	addsmi	r6, r5, #798720	; 0xc3000
    b32c:	ldrmi	fp, [r5], -r8, lsr #30
    b330:	addsmi	r1, r5, #368640	; 0x5a000
    b334:			; <UNDEFINED> instruction: 0x2600d912
    b338:	bvs	fe903358 <__assert_fail@plt+0xfe900d18>
    b33c:			; <UNDEFINED> instruction: 0xd1232b01
    b340:	adcvs	r6, r6, #925696	; 0xe2000
    b344:	andsle	r4, r5, #-1610612726	; 0xa000000a
    b348:	tstcs	r0, sl, lsr #12
    b34c:			; <UNDEFINED> instruction: 0xf7fe4620
    b350:	mulcc	r1, r5, lr
    b354:	ldmib	r4, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    b358:	bne	148fb88 <__assert_fail@plt+0x148d548>
    b35c:	svclt	0x002842aa
    b360:	ldrmi	r4, [r5], -sl, lsr #12
    b364:	blvs	8f7914 <__assert_fail@plt+0x8f52d4>
    b368:	ldrmi	r4, [r9], #-1592	; 0xfffff9c8
    b36c:	mcr	7, 1, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    b370:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    b374:			; <UNDEFINED> instruction: 0xf04f42aa
    b378:	svclt	0x00280100
    b37c:	ldrmi	r4, [r5], -sl, lsr #12
    b380:			; <UNDEFINED> instruction: 0xf04fe7f1
    b384:	udf	#13151	; 0x335f
    b388:			; <UNDEFINED> instruction: 0xf6404b10
    b38c:	ldmdbmi	r0, {r1, r5, r9}
    b390:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    b394:	orrcc	r4, ip, #2030043136	; 0x79000000
    b398:			; <UNDEFINED> instruction: 0xf7f74478
    b39c:	blmi	3c58ec <__assert_fail@plt+0x3c32ac>
    b3a0:	andseq	pc, r1, #64, 12	; 0x4000000
    b3a4:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    b3a8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b3ac:	ldrbtmi	r3, [r8], #-908	; 0xfffffc74
    b3b0:	stmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b3b4:			; <UNDEFINED> instruction: 0xf6404b0b
    b3b8:	stmdbmi	fp, {r1, r4, r9}
    b3bc:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    b3c0:	orrcc	r4, ip, #2030043136	; 0x79000000
    b3c4:			; <UNDEFINED> instruction: 0xf7f74478
    b3c8:	svclt	0x0000e93c
    b3cc:	muleq	r0, lr, r0
    b3d0:	andeq	r4, r0, r0, lsr #7
    b3d4:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    b3d8:	andeq	r5, r0, r8, lsl #1
    b3dc:	andeq	r4, r0, sl, lsl #7
    b3e0:	andeq	r4, r0, lr, ror fp
    b3e4:	andeq	r5, r0, r2, ror r0
    b3e8:	andeq	r4, r0, r4, ror r3
    b3ec:	andeq	r4, r0, r4, ror fp
    b3f0:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    b3f4:	ldmdble	pc, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
    b3f8:	strmi	r6, [r4], -r3, asr #21
    b3fc:	strmi	r6, [sp], -r2, asr #20
    b400:	mulle	r7, r3, r2
    b404:	stmdble	ip, {r1, r3, r4, r7, r9, lr}
    b408:	andcs	r6, r0, r2, lsr #22
    b40c:	rscvs	r1, r1, #22784	; 0x5900
    b410:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
    b414:	blx	18c9416 <__assert_fail@plt+0x18c6dd6>
    b418:	mvnsle	r2, r0, lsl #16
    b41c:	bvs	18a5fb0 <__assert_fail@plt+0x18a3970>
    b420:	blmi	2053e8 <__assert_fail@plt+0x202da8>
    b424:	subeq	pc, r5, #64, 12	; 0x4000000
    b428:	stmdami	r7, {r1, r2, r8, fp, lr}
    b42c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b430:	ldrbtmi	r3, [r8], #-920	; 0xfffffc68
    b434:	stmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b438:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    b43c:	blx	249434 <__assert_fail@plt+0x246df4>
    b440:	andeq	r5, r0, r4
    b444:	andeq	r4, r0, r6, lsl #6
    b448:	andeq	r4, r0, sl, ror fp
    b44c:	andeq	r4, r0, r2, asr #22
    b450:	ldrblt	r6, [r0, #2051]!	; 0x803
    b454:	addlt	r2, r3, r1, lsl #22
    b458:	strmi	fp, [r5], -r2, lsl #31
    b45c:			; <UNDEFINED> instruction: 0x460f4616
    b460:	ldmdble	sp, {r0, r8, ip, pc}
    b464:	bvs	ffab7ba4 <__assert_fail@plt+0xffab5564>
    b468:	adcmi	r6, r2, #108, 20	; 0x6c000
    b46c:	strtmi	sp, [r8], -r6, lsl #6
    b470:	blx	d49472 <__assert_fail@plt+0xd46e32>
    b474:	rscsle	r2, r5, r0, lsl #16
    b478:	ldcllt	0, cr11, [r0, #12]!
    b47c:	blvs	a11f14 <__assert_fail@plt+0xa0f8d4>
    b480:			; <UNDEFINED> instruction: 0x463942b4
    b484:	svclt	0x00284410
    b488:			; <UNDEFINED> instruction: 0x46224634
    b48c:	ldc	7, cr15, [r6, #984]	; 0x3d8
    b490:	blne	da6044 <__assert_fail@plt+0xda3a04>
    b494:	rscvs	r4, fp, #587202560	; 0x23000000
    b498:	andcs	sp, r0, r6, lsl #2
    b49c:	ldcllt	0, cr11, [r0, #12]!
    b4a0:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    b4a4:			; <UNDEFINED> instruction: 0xf9d4f7fc
    b4a8:	strb	r4, [r0, r7, lsr #8]!
    b4ac:	andeq	r4, r0, r2, lsr #22
    b4b0:	svcmi	0x00f8e92d
    b4b4:			; <UNDEFINED> instruction: 0xf8dd2903
    b4b8:	strmi	r8, [r5], -r8, lsr #32
    b4bc:			; <UNDEFINED> instruction: 0x765cf8df
    b4c0:			; <UNDEFINED> instruction: 0x461e4692
    b4c4:			; <UNDEFINED> instruction: 0xf8d8447f
    b4c8:			; <UNDEFINED> instruction: 0xf0004000
    b4cc:	stmdbcs	r4, {r0, r2, r7, pc}
    b4d0:	stmdbcs	r1, {r1, r2, r3, ip, lr, pc}
    b4d4:	andshi	pc, r9, #0
    b4d8:			; <UNDEFINED> instruction: 0xf0002905
    b4dc:	stmdbcs	r2, {r0, r1, r3, r5, r9, pc}
    b4e0:			; <UNDEFINED> instruction: 0xf04fbf18
    b4e4:			; <UNDEFINED> instruction: 0xf0000900
    b4e8:			; <UNDEFINED> instruction: 0x464880d6
    b4ec:	svchi	0x00f8e8bd
    b4f0:	blcs	25804 <__assert_fail@plt+0x231c4>
    b4f4:	sbcshi	pc, sp, #0
    b4f8:			; <UNDEFINED> instruction: 0xf5b36943
    b4fc:	bl	eb104 <__assert_fail@plt+0xe8ac4>
    b500:	vabd.s8	d0, d0, d4
    b504:			; <UNDEFINED> instruction: 0xf5b78300
    b508:	svclt	0x00287f00
    b50c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b510:	adcshi	pc, r0, r0, asr #1
    b514:	svcvs	0x0080f5b7
    b518:	addshi	pc, r0, r0, asr #1
    b51c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    b520:	subseq	r2, fp, sl, lsl #4
    b524:	addsmi	r4, pc, #17825792	; 0x1100000
    b528:	andeq	pc, r1, #-2147483648	; 0x80000000
    b52c:	ldmdbcs	pc, {r0, r3, r4, r5, r6, r7, r9, ip, lr, pc}	; <UNPREDICTABLE>
    b530:	ldrbeq	lr, [r3], #-2639	; 0xfffff5b1
    b534:	sbchi	pc, r6, #0, 6
    b538:	mvneq	pc, r1, asr #32
    b53c:			; <UNDEFINED> instruction: 0xf7ff4650
    b540:	stmdbvs	sl!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    b544:	adcsmi	fp, ip, #124928	; 0x1e800
    b548:	svclt	0x00284691
    b54c:			; <UNDEFINED> instruction: 0x4622463c
    b550:			; <UNDEFINED> instruction: 0x46504631
    b554:			; <UNDEFINED> instruction: 0xff7cf7ff
    b558:	cmnle	sl, r0, lsl #16
    b55c:	blx	fee52260 <__assert_fail@plt+0xfee4fc20>
    b560:			; <UNDEFINED> instruction: 0xf5b7f389
    b564:	svclt	0x00287f00
    b568:	svceq	0x0000f1b9
    b56c:	b	13dc60c <__assert_fail@plt+0x13d9fcc>
    b570:	sbcle	r1, pc, r3, asr r3	; <UNPREDICTABLE>
    b574:	svclt	0x00082f00
    b578:	blcs	14180 <__assert_fail@plt+0x11b40>
    b57c:	stmdbvs	fp!, {r0, r2, r4, r5, r7, ip, lr, pc}^
    b580:			; <UNDEFINED> instruction: 0xf0402b00
    b584:			; <UNDEFINED> instruction: 0xf5b78282
    b588:			; <UNDEFINED> instruction: 0xf0807f00
    b58c:	stmdbvs	r8!, {r0, r1, r4, r5, r6, r9, pc}
    b590:			; <UNDEFINED> instruction: 0xf0002800
    b594:	ldrtmi	r8, [r1], -r2, ror #3
    b598:			; <UNDEFINED> instruction: 0xf7f6463a
    b59c:			; <UNDEFINED> instruction: 0xf04fed10
    b5a0:	cmnvs	pc, r0, lsl #18
    b5a4:			; <UNDEFINED> instruction: 0xf5b2e7a1
    b5a8:			; <UNDEFINED> instruction: 0xf0407f00
    b5ac:	stmdbvs	r9!, {r1, r2, r4, r7, r9, pc}
    b5b0:			; <UNDEFINED> instruction: 0xf7ff4650
    b5b4:	strmi	pc, [r1], sp, asr #30
    b5b8:			; <UNDEFINED> instruction: 0xf5a7b948
    b5bc:			; <UNDEFINED> instruction: 0xf8c57700
    b5c0:	adcsmi	r8, ip, #20
    b5c4:	ldrtmi	fp, [ip], -r8, lsr #30
    b5c8:	sbcle	r2, r7, r0, lsl #24
    b5cc:			; <UNDEFINED> instruction: 0xf7f6e7bf
    b5d0:	blx	807030 <__assert_fail@plt+0x8049f0>
    b5d4:	ldrb	pc, [r0, r0, lsl #19]!	; <UNPREDICTABLE>
    b5d8:			; <UNDEFINED> instruction: 0xf0002c00
    b5dc:			; <UNDEFINED> instruction: 0xf8d08289
    b5e0:			; <UNDEFINED> instruction: 0xf1b9901c
    b5e4:	cmple	r1, r0, lsl #30
    b5e8:	ldrmi	r6, [r7], -r2, asr #16
    b5ec:			; <UNDEFINED> instruction: 0x464fb352
    b5f0:	adcmi	fp, r2, #134217729	; 0x8000001
    b5f4:			; <UNDEFINED> instruction: 0x46504631
    b5f8:	strtmi	fp, [r2], -r8, lsr #30
    b5fc:			; <UNDEFINED> instruction: 0xf7ff4693
    b600:	strmi	pc, [r3, #3617]	; 0xe21
    b604:	mcrrne	13, 5, sp, r3, cr11
    b608:	strtmi	r6, [r9], -lr, ror #16
    b60c:	ldmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    b610:			; <UNDEFINED> instruction: 0x4603bf18
    b614:	streq	pc, [r8, #-2271]	; 0xfffff721
    b618:	stmiane	r4!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
    b61c:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
    b620:			; <UNDEFINED> instruction: 0x46224433
    b624:			; <UNDEFINED> instruction: 0xf89ef7fc
    b628:			; <UNDEFINED> instruction: 0xf8c84648
    b62c:	pop	{ip, sp, lr}
    b630:			; <UNDEFINED> instruction: 0xf7f68ff8
    b634:	blx	806fcc <__assert_fail@plt+0x80498c>
    b638:	str	pc, [pc, r0, lsl #19]
    b63c:	vst4.<illegal width 64>	{d18,d20,d22,d24}, [pc :128], r9
    b640:	ldrb	r7, [fp, -r0, lsl #8]!
    b644:	blcs	a59f8 <__assert_fail@plt+0xa33b8>
    b648:	adchi	pc, ip, r0
    b64c:			; <UNDEFINED> instruction: 0xf0002b00
    b650:	stmibvs	r8!, {r0, r1, r2, r5, r9, pc}
    b654:	eorsle	r2, fp, r0, lsl #16
    b658:			; <UNDEFINED> instruction: 0xf04f28bf
    b65c:			; <UNDEFINED> instruction: 0x61ab0300
    b660:	movwcs	sp, #11352	; 0x2c58
    b664:	rsbvs	r4, r8, r2, lsl #12
    b668:	strb	r6, [r1, fp, ror #1]
    b66c:			; <UNDEFINED> instruction: 0xf04f2700
    b670:			; <UNDEFINED> instruction: 0xe7d939ff
    b674:	stmdacs	r0, {r8, fp, sp, lr}
    b678:			; <UNDEFINED> instruction: 0x81aff000
    b67c:			; <UNDEFINED> instruction: 0x46314418
    b680:			; <UNDEFINED> instruction: 0xf04f4622
    b684:			; <UNDEFINED> instruction: 0xf7f60900
    b688:	stmdbvs	fp!, {r1, r3, r4, r7, sl, fp, sp, lr, pc}^
    b68c:	strtmi	r4, [r3], #-1608	; 0xfffff9b8
    b690:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
    b694:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b698:			; <UNDEFINED> instruction: 0xf0002b02
    b69c:	stmdavs	r3, {r4, r5, r6, r8, pc}^
    b6a0:	blcs	1d10c <__assert_fail@plt+0x1aacc>
    b6a4:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    b6a8:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    b6ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    b6b0:			; <UNDEFINED> instruction: 0xf0402b00
    b6b4:			; <UNDEFINED> instruction: 0x4628815e
    b6b8:	stc	7, cr15, [r0], #984	; 0x3d8
    b6bc:	stmdavs	sl!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
    b6c0:	strmi	r1, [r6], #-2596	; 0xfffff5dc
    b6c4:	bl	fe89c6e8 <__assert_fail@plt+0xfe89a0a8>
    b6c8:	rsbvs	r0, sl, r0, lsl #4
    b6cc:			; <UNDEFINED> instruction: 0xe7abd190
    b6d0:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
    b6d4:	cmple	r2, r0, lsl #22
    b6d8:	movwne	lr, #43482	; 0xa9da
    b6dc:	eorsle	r4, lr, #-1879048183	; 0x90000009
    b6e0:			; <UNDEFINED> instruction: 0x3010f8da
    b6e4:			; <UNDEFINED> instruction: 0xf8da1c48
    b6e8:	movwcc	r2, #4144	; 0x1030
    b6ec:	andscc	pc, r0, sl, asr #17
    b6f0:			; <UNDEFINED> instruction: 0x3014f8da
    b6f4:	eoreq	pc, r8, sl, asr #17
    b6f8:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    b6fc:	andscc	pc, r4, sl, asr #17
    b700:	ldmcs	pc!, {r4, r6, sl, fp, ip, lr}	; <UNPREDICTABLE>
    b704:	movwcs	sp, #11270	; 0x2c06
    b708:	rscvs	r6, fp, r8, rrx
    b70c:	suble	r2, r9, r0, lsl #16
    b710:	strb	r4, [sp, -r2, lsl #12]!
    b714:	stcle	8, cr2, [lr], #-892	; 0xfffffc84
    b718:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
    b71c:	biceq	pc, r0, #160, 2	; 0x28
    b720:	rsbvs	r0, fp, fp, lsl r2
    b724:	ldmib	sl, {r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    b728:	addsmi	r0, r0, #-1610612736	; 0xa0000000
    b72c:			; <UNDEFINED> instruction: 0xf8dad22b
    b730:	mcrrne	0, 1, r2, r1, cr0
    b734:	eorne	pc, r8, sl, asr #17
    b738:	andcc	r3, r1, #192, 6
    b73c:	andscs	pc, r0, sl, asr #17
    b740:			; <UNDEFINED> instruction: 0x2014f8da
    b744:	tsteq	r2, pc, asr #32	; <UNPREDICTABLE>
    b748:	andeq	pc, r0, #-2147483632	; 0x80000010
    b74c:	andscs	pc, r4, sl, asr #17
    b750:	ldrsbtcs	pc, [r0], -sl	; <UNPREDICTABLE>
    b754:	rscvs	r5, r9, r2, lsl ip
    b758:	rsbvs	r4, sl, sl, lsl r4
    b75c:	ldrbmi	lr, [r0], -r8, asr #14
    b760:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
    b764:	bicle	r1, ip, r3, asr #24
    b768:			; <UNDEFINED> instruction: 0xf04f48ef
    b76c:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
    b770:			; <UNDEFINED> instruction: 0xfff8f7fb
    b774:	ldmcs	pc!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    b778:			; <UNDEFINED> instruction: 0xf000d01d
    b77c:	andcs	r0, r1, #31
    b780:	rsbvs	r4, sl, r2, lsl #1
    b784:			; <UNDEFINED> instruction: 0x4650e734
    b788:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
    b78c:			; <UNDEFINED> instruction: 0xf0001c41
    b790:	stmdavs	sl!, {r0, r2, r3, r4, r8, pc}^
    b794:	rscvs	r2, fp, r2, lsl #6
    b798:	strmi	r3, [r2], #-704	; 0xfffffd40
    b79c:	bcs	2394c <__assert_fail@plt+0x2130c>
    b7a0:	svcge	0x0026f47f
    b7a4:			; <UNDEFINED> instruction: 0xf987fab7
    b7a8:	mvnvs	r2, r1, lsl #6
    b7ac:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    b7b0:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
    b7b4:			; <UNDEFINED> instruction: 0xf8dae738
    b7b8:	blcs	17840 <__assert_fail@plt+0x15200>
    b7bc:	ldmib	sl, {r1, r2, r5, r6, r8, ip, lr, pc}^
    b7c0:	addmi	r1, r1, #10
    b7c4:			; <UNDEFINED> instruction: 0xf8dad262
    b7c8:	mcrrne	0, 1, r3, sl, cr0
    b7cc:	eorcs	pc, r8, sl, asr #17
    b7d0:			; <UNDEFINED> instruction: 0xf8ca3301
    b7d4:			; <UNDEFINED> instruction: 0xf8da3010
    b7d8:			; <UNDEFINED> instruction: 0xf1433014
    b7dc:			; <UNDEFINED> instruction: 0xf8ca0300
    b7e0:			; <UNDEFINED> instruction: 0xf8da3014
    b7e4:	mrrcpl	0, 3, r3, sl, cr0
    b7e8:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
    b7ec:	b	13dc1f8 <__assert_fail@plt+0x13d9bb8>
    b7f0:	rsbvs	r6, sl, r2, lsl #4
    b7f4:			; <UNDEFINED> instruction: 0xf8dad258
    b7f8:			; <UNDEFINED> instruction: 0xf1013010
    b7fc:			; <UNDEFINED> instruction: 0xf8ca0e01
    b800:	movwcc	lr, #4136	; 0x1028
    b804:	andscc	pc, r0, sl, asr #17
    b808:			; <UNDEFINED> instruction: 0x3014f8da
    b80c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    b810:	andscc	pc, r4, sl, asr #17
    b814:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    b818:			; <UNDEFINED> instruction: 0xf8da5c5b
    b81c:	addmi	r1, r1, #40	; 0x28
    b820:	andmi	lr, r3, #270336	; 0x42000
    b824:	subsle	r6, r1, #106	; 0x6a
    b828:			; <UNDEFINED> instruction: 0x3010f8da
    b82c:	mvfeqs	f7, f1
    b830:	eor	pc, r8, sl, asr #17
    b834:			; <UNDEFINED> instruction: 0xf8ca3301
    b838:			; <UNDEFINED> instruction: 0xf8da3010
    b83c:			; <UNDEFINED> instruction: 0xf1433014
    b840:			; <UNDEFINED> instruction: 0xf8ca0300
    b844:			; <UNDEFINED> instruction: 0xf8da3014
    b848:	mrrcpl	0, 3, r3, fp, cr0
    b84c:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
    b850:	b	109c25c <__assert_fail@plt+0x1099c1c>
    b854:	rsbvs	r2, sl, r3, lsl #4
    b858:			; <UNDEFINED> instruction: 0xf8dad249
    b85c:	mcrrne	0, 1, r3, r8, cr0
    b860:	eoreq	pc, r8, sl, asr #17
    b864:			; <UNDEFINED> instruction: 0xf8ca3301
    b868:			; <UNDEFINED> instruction: 0xf8da3010
    b86c:			; <UNDEFINED> instruction: 0xf1433014
    b870:			; <UNDEFINED> instruction: 0xf8ca0300
    b874:			; <UNDEFINED> instruction: 0xf8da3014
    b878:	mrrcpl	0, 3, r3, r8, cr0
    b87c:	movwcs	r4, #8962	; 0x2302
    b880:	rscvs	r6, fp, sl, rrx
    b884:			; <UNDEFINED> instruction: 0xf47f2a00
    b888:			; <UNDEFINED> instruction: 0xe78baeb3
    b88c:			; <UNDEFINED> instruction: 0xf7ff4650
    b890:			; <UNDEFINED> instruction: 0xf8dafc7f
    b894:	streq	r3, [r2], -r0, lsr #32
    b898:	stmdblt	fp!, {r1, r3, r5, r6, sp, lr}
    b89c:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
    b8a0:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
    b8a4:			; <UNDEFINED> instruction: 0xd3a64281
    b8a8:			; <UNDEFINED> instruction: 0xf7ff4650
    b8ac:			; <UNDEFINED> instruction: 0xf8dafc71
    b8b0:	stmdavs	fp!, {r5, ip}^
    b8b4:	vst3.8	{d0-d2}, [r2], r2
    b8b8:	tstmi	sl, #-268435449	; 0xf0000007
    b8bc:	stmdblt	r9!, {r1, r3, r5, r6, sp, lr}
    b8c0:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
    b8c4:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
    b8c8:			; <UNDEFINED> instruction: 0xd3ad4281
    b8cc:			; <UNDEFINED> instruction: 0xf7ff4650
    b8d0:			; <UNDEFINED> instruction: 0xf8dafc5f
    b8d4:	stmdavs	fp!, {r5, ip}^
    b8d8:	addslt	r0, r2, #536870912	; 0x20000000
    b8dc:	rsbvs	r4, sl, sl, lsl r3
    b8e0:			; <UNDEFINED> instruction: 0xf8dab929
    b8e4:			; <UNDEFINED> instruction: 0xf8da002c
    b8e8:	addmi	r1, r1, #40	; 0x28
    b8ec:			; <UNDEFINED> instruction: 0x4650d3b5
    b8f0:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    b8f4:	svclt	0x00181c42
    b8f8:			; <UNDEFINED> instruction: 0xd1bf686a
    b8fc:			; <UNDEFINED> instruction: 0xf04f488b
    b900:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
    b904:			; <UNDEFINED> instruction: 0xff2ef7fb
    b908:	blmi	fe1c5348 <__assert_fail@plt+0xfe1c2d08>
    b90c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    b910:	stmiavs	fp!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
    b914:	movwcs	fp, #331	; 0x14b
    b918:	movwcs	r6, #171	; 0xab
    b91c:	ldrmi	r6, [r9], fp, ror #3
    b920:	strbmi	r6, [r8], -fp, lsr #2
    b924:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
    b928:	stmdavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b92c:	stmib	r5, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}^
    b930:	ldrb	r3, [r2, r1, lsl #6]!
    b934:			; <UNDEFINED> instruction: 0x4622497e
    b938:			; <UNDEFINED> instruction: 0xf04f4618
    b93c:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
    b940:	stc2	7, cr15, [sl, #992]	; 0x3e0
    b944:	stmdavs	fp!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
    b948:	strb	r6, [r6, fp, lsr #1]!
    b94c:			; <UNDEFINED> instruction: 0xf04f4879
    b950:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
    b954:			; <UNDEFINED> instruction: 0xff06f7fb
    b958:	vst1.32	{d30-d32}, [pc :128], r6
    b95c:			; <UNDEFINED> instruction: 0xf7f67000
    b960:			; <UNDEFINED> instruction: 0x6128ea76
    b964:			; <UNDEFINED> instruction: 0x4601e617
    b968:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
    b96c:			; <UNDEFINED> instruction: 0xff92f7fb
    b970:	ldmdami	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    b974:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    b978:			; <UNDEFINED> instruction: 0xff8cf7fb
    b97c:	stmiavs	r3, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}^
    b980:	rsble	r2, lr, r0, lsl #22
    b984:			; <UNDEFINED> instruction: 0x2cbf6944
    b988:			; <UNDEFINED> instruction: 0xf5b4d95f
    b98c:	eorle	r5, fp, #3, 30
    b990:	strbeq	pc, [r0], r4, lsr #3	; <UNPREDICTABLE>
    b994:	beq	c5d1dc <__assert_fail@plt+0xc5ab9c>
    b998:			; <UNDEFINED> instruction: 0xf7ff31c0
    b99c:	stmdacs	r0, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    b9a0:			; <UNDEFINED> instruction: 0xf7f6d059
    b9a4:	stmdavs	r0, {r2, r6, r7, sl, fp, sp, lr, pc}
    b9a8:	stc	7, cr15, [r8], #-984	; 0xfffffc28
    b9ac:	stmdami	r4!, {r0, r9, sl, lr}^
    b9b0:			; <UNDEFINED> instruction: 0xf7fb4478
    b9b4:			; <UNDEFINED> instruction: 0xf7f6fed7
    b9b8:	blx	806c48 <__assert_fail@plt+0x804608>
    b9bc:	stmdbvs	r8!, {r7, r8, fp, ip, sp, lr, pc}
    b9c0:	bl	7499a0 <__assert_fail@plt+0x747360>
    b9c4:	stmib	r5, {r8, r9, sp}^
    b9c8:	strbt	r3, [sp], -r4, lsl #6
    b9cc:			; <UNDEFINED> instruction: 0xf04f485d
    b9d0:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
    b9d4:	mcr2	7, 6, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    b9d8:	vst1.8	{d30-d32}, [pc :128], r6
    b9dc:			; <UNDEFINED> instruction: 0xf7f67000
    b9e0:	stmdbvs	fp!, {r1, r2, r4, r5, r9, fp, sp, lr, pc}^
    b9e4:	strb	r6, [r9], -r8, lsr #2
    b9e8:			; <UNDEFINED> instruction: 0x461021ff
    b9ec:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    b9f0:	bicsle	r2, r6, r0, lsl #16
    b9f4:	ldrbmi	r0, [r0], -r1, lsr #28
    b9f8:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
    b9fc:	bicsle	r2, r0, r0, lsl #16
    ba00:	smlabtmi	r7, r4, r3, pc	; <UNPREDICTABLE>
    ba04:			; <UNDEFINED> instruction: 0xf7ff4650
    ba08:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    ba0c:	vmla.f<illegal width 8>	<illegal reg q14.5>, q10, d1[2]
    ba10:	ldrbmi	r2, [r0], -r7, lsl #2
    ba14:	stc2l	7, cr15, [ip], #1020	; 0x3fc
    ba18:	bicle	r2, r2, r0, lsl #16
    ba1c:	ldrbmi	fp, [r0], -r1, ror #5
    ba20:	stc2l	7, cr15, [r6], #1020	; 0x3fc
    ba24:	cfmadda32ne	mvax4, mvax4, mvfx3, mvfx1
    ba28:	movwcs	fp, #7960	; 0x1f18
    ba2c:	svceq	0x0000f1b9
    ba30:	movwcs	fp, #3864	; 0xf18
    ba34:	stmdbvs	r9!, {r0, r1, r3, r5, r8, ip, sp, pc}
    ba38:	ldrbmi	r4, [r0], -r2, lsr #12
    ba3c:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
    ba40:			; <UNDEFINED> instruction: 0xf1b94681
    ba44:	adcsle	r0, sl, r0, lsl #30
    ba48:	strtmi	lr, [r1], -fp, lsr #15
    ba4c:			; <UNDEFINED> instruction: 0xf7ff4610
    ba50:	strmi	pc, [r1], pc, asr #25
    ba54:	rscslt	lr, r1, #60555264	; 0x39c0000
    ba58:			; <UNDEFINED> instruction: 0xf7ff4650
    ba5c:	strmi	pc, [r1], r9, asr #25
    ba60:	bmi	e859ec <__assert_fail@plt+0xe833ac>
    ba64:	tstmi	r2, r0, asr #4	; <UNPREDICTABLE>
    ba68:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
    ba6c:	adcscc	r4, r8, #120, 8	; 0x78000000
    ba70:			; <UNDEFINED> instruction: 0xfff6f7fb
    ba74:	vpadd.i8	d20, d0, d22
    ba78:	ldmdbmi	r6!, {r0, r2, r6, r7, r9, ip, sp}
    ba7c:	ldrbtmi	r4, [fp], #-2102	; 0xfffff7ca
    ba80:			; <UNDEFINED> instruction: 0x33a84479
    ba84:			; <UNDEFINED> instruction: 0xf7f64478
    ba88:	blmi	d47200 <__assert_fail@plt+0xd44bc0>
    ba8c:	rsbsvc	pc, r1, #1325400064	; 0x4f000000
    ba90:	ldmdami	r4!, {r0, r1, r4, r5, r8, fp, lr}
    ba94:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    ba98:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
    ba9c:	ldcl	7, cr15, [r0, #984]	; 0x3d8
    baa0:	vpmin.s8	d20, d0, d17
    baa4:	ldmdami	r1!, {r0, r2, r4, r5, r6, r8, ip, sp}
    baa8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    baac:			; <UNDEFINED> instruction: 0xf7fb32b8
    bab0:	bmi	c0ba14 <__assert_fail@plt+0xc093d4>
    bab4:	biccc	pc, lr, r0, asr #4
    bab8:	ldrbtmi	r4, [sl], #-2094	; 0xfffff7d2
    babc:	adcscc	r4, r8, #120, 8	; 0x78000000
    bac0:			; <UNDEFINED> instruction: 0xffcef7fb
    bac4:	vqdmulh.s<illegal width 8>	d20, d0, d28
    bac8:	stmdbmi	ip!, {r1, r2, r3, r5, r7, r9, ip, sp}
    bacc:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
    bad0:			; <UNDEFINED> instruction: 0x33a84479
    bad4:			; <UNDEFINED> instruction: 0xf7f64478
    bad8:	blmi	ac71b0 <__assert_fail@plt+0xac4b70>
    badc:	adcscc	pc, r3, #64, 4
    bae0:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
    bae4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bae8:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
    baec:	stc	7, cr15, [r8, #984]!	; 0x3d8
    baf0:			; <UNDEFINED> instruction: 0xf44f4b27
    baf4:	stmdbmi	r7!, {r0, r1, r2, r6, r9, ip, sp, lr}
    baf8:	ldrbtmi	r4, [fp], #-2087	; 0xfffff7d9
    bafc:			; <UNDEFINED> instruction: 0x33a84479
    bb00:			; <UNDEFINED> instruction: 0xf7f64478
    bb04:	blmi	987184 <__assert_fail@plt+0x984b44>
    bb08:	addscc	pc, r6, #64, 4
    bb0c:	stmdami	r5!, {r2, r5, r8, fp, lr}
    bb10:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bb14:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
    bb18:	ldc	7, cr15, [r2, #984]	; 0x3d8
    bb1c:	andeq	r5, r1, r0, ror #16
    bb20:	andeq	r4, r0, sl, asr #20
    bb24:	andeq	r0, r0, ip, asr #5
    bb28:	andeq	r4, r0, r2, lsl #17
    bb2c:	andeq	r4, r0, lr, lsr r7
    bb30:	andeq	r4, r0, lr, ror #15
    bb34:	andeq	r4, r0, sl, ror #15
    bb38:	andeq	r4, r0, sl, lsr #15
    bb3c:	andeq	r4, r0, r6, ror #15
    bb40:	andeq	r4, r0, r4, asr #15
    bb44:	andeq	r4, r0, r6, asr #12
    bb48:	andeq	r4, r0, r6, asr #19
    bb4c:	andeq	r3, r0, r8, asr #25
    bb50:			; <UNDEFINED> instruction: 0x000049b2
    bb54:			; <UNDEFINED> instruction: 0x00003cb4
    bb58:	andeq	r4, r0, r0, ror r6
    bb5c:	muleq	r0, ip, r9
    bb60:	muleq	r0, lr, ip
    bb64:	andeq	r4, r0, lr, asr #12
    bb68:	andeq	r4, r0, r8, lsl #19
    bb6c:	andeq	r3, r0, sl, lsl #25
    bb70:	andeq	r4, r0, r6, ror r9
    bb74:	andeq	r3, r0, r8, ror ip
    bb78:	andeq	r4, r0, r2, ror #18
    bb7c:	andeq	r3, r0, r4, ror #24
    bb80:	andeq	r4, r0, ip, ror #11
    bb84:	andeq	r4, r0, ip, asr #18
    bb88:	andeq	r3, r0, lr, asr #24
    bb8c:	andeq	r4, r0, r2, ror #11
    bb90:	andeq	r4, r0, r6, lsr r9
    bb94:	andeq	r3, r0, r8, lsr ip
    bb98:			; <UNDEFINED> instruction: 0x000044bc
    bb9c:	andeq	r4, r0, r0, lsr #18
    bba0:	andeq	r3, r0, r2, lsr #24
    bba4:	andeq	r4, r0, r6, lsl #11
    bba8:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
    bbac:	addlt	r2, r2, r1, lsl #22
    bbb0:	strmi	sp, [r4], -ip, lsl #18
    bbb4:	tstls	r1, r8, lsl #12
    bbb8:	bl	fe1c9b98 <__assert_fail@plt+0xfe1c7558>
    bbbc:	strmi	r9, [r2], -r1, lsl #18
    bbc0:	andlt	r4, r2, r0, lsr #12
    bbc4:			; <UNDEFINED> instruction: 0x4010e8bd
    bbc8:	mcrrlt	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    bbcc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    bbd0:	mrc2	7, 1, pc, cr14, cr11, {7}
    bbd4:	andeq	r4, r0, r6, asr #11
    bbd8:			; <UNDEFINED> instruction: 0x4615b570
    bbdc:	addlt	r4, ip, fp, lsl sl
    bbe0:			; <UNDEFINED> instruction: 0x46044b1b
    bbe4:			; <UNDEFINED> instruction: 0x460e447a
    bbe8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    bbec:			; <UNDEFINED> instruction: 0xf04f930b
    bbf0:	and	r0, r0, r0, lsl #6
    bbf4:			; <UNDEFINED> instruction: 0x4620461c
    bbf8:			; <UNDEFINED> instruction: 0xff70f7fd
    bbfc:			; <UNDEFINED> instruction: 0x6ce3b9b0
    bc00:	mvnsle	r2, r0, lsl #22
    bc04:	ldrtmi	r6, [r0], -r3, ror #21
    bc08:	addsmi	r6, sp, #33792	; 0x8400
    bc0c:	ldrmi	fp, [sp], -r8, lsr #30
    bc10:			; <UNDEFINED> instruction: 0xf7f6462a
    bc14:	bmi	40636c <__assert_fail@plt+0x403d2c>
    bc18:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    bc1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bc20:	subsmi	r9, sl, fp, lsl #22
    bc24:			; <UNDEFINED> instruction: 0x4628d110
    bc28:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    bc2c:	stmdbge	r3, {r1, r5, r6, r8, sl, fp, sp, lr}
    bc30:	stcvs	6, cr4, [r5, #-128]!	; 0xffffff80
    bc34:			; <UNDEFINED> instruction: 0xf7fe9201
    bc38:	bls	8a324 <__assert_fail@plt+0x87ce4>
    bc3c:	strmi	r4, [r3], -r9, lsr #12
    bc40:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    bc44:	mcr2	7, 0, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    bc48:	b	49c28 <__assert_fail@plt+0x475e8>
    bc4c:	andeq	r5, r1, r0, asr #2
    bc50:	muleq	r0, ip, r2
    bc54:	andeq	r5, r1, sl, lsl #2
    bc58:	andeq	r4, r0, r2, lsl #11
    bc5c:	mvnsmi	lr, #737280	; 0xb4000
    bc60:	blcs	65c94 <__assert_fail@plt+0x63654>
    bc64:	stmdavs	r3, {r0, r3, r4, r5, fp, ip, lr, pc}
    bc68:	blcs	9d670 <__assert_fail@plt+0x9b030>
    bc6c:	blvs	fe18011c <__assert_fail@plt+0xfe17dadc>
    bc70:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    bc74:	vst2.<illegal width 64>	{d27,d29}, [pc :256], r5
    bc78:	strmi	r4, [r9], r0
    bc7c:	stmia	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc80:	strmi	r4, [r6], -pc, lsr #12
    bc84:	adcmi	lr, r5, #9
    bc88:	ldrtmi	r4, [r1], -r2, lsl #12
    bc8c:	svclt	0x00384640
    bc90:			; <UNDEFINED> instruction: 0xf7ff4625
    bc94:	stmdblt	r8, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    bc98:	vst3.8	{d20-d22}, [pc :128], r7
    bc9c:	ldrtmi	r4, [r1], -r0, lsl #4
    bca0:			; <UNDEFINED> instruction: 0xf7ff4648
    bca4:	mcrrne	10, 12, pc, r3, cr15	; <UNPREDICTABLE>
    bca8:	mvnle	r4, r4, lsl #12
    bcac:	ldrtmi	fp, [r0], -sp, lsr #18
    bcb0:	stmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bcb4:	pop	{r3, r4, r5, r9, sl, lr}
    bcb8:			; <UNDEFINED> instruction: 0x462983f8
    bcbc:			; <UNDEFINED> instruction: 0xf0014630
    bcc0:			; <UNDEFINED> instruction: 0xe7f4f9bf
    bcc4:			; <UNDEFINED> instruction: 0xf6404b0a
    bcc8:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, r9}
    bccc:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    bcd0:	biccc	r4, r8, #2030043136	; 0x79000000
    bcd4:			; <UNDEFINED> instruction: 0xf7f64478
    bcd8:	blmi	246fb0 <__assert_fail@plt+0x244970>
    bcdc:	adceq	pc, lr, #64, 12	; 0x4000000
    bce0:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    bce4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bce8:	ldrbtmi	r3, [r8], #-968	; 0xfffffc38
    bcec:	stc	7, cr15, [r8], #984	; 0x3d8
    bcf0:	andeq	r4, r0, r2, ror #14
    bcf4:	andeq	r3, r0, r4, ror #20
    bcf8:	andeq	r4, r0, r8, ror r5
    bcfc:	andeq	r4, r0, ip, asr #14
    bd00:	andeq	r3, r0, lr, asr #20
    bd04:	andeq	r4, r0, r2, lsr #10
    bd08:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
    bd0c:	stmdble	fp, {r0, r8, r9, fp, sp}
    bd10:	strmi	r6, [r4], -r3, asr #25
    bd14:	blvs	ff878208 <__assert_fail@plt+0xff875bc8>
    bd18:	strtmi	r2, [r0], -r0, lsl #4
    bd1c:			; <UNDEFINED> instruction: 0xf93af7ff
    bd20:	blcs	270b4 <__assert_fail@plt+0x24a74>
    bd24:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
    bd28:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    bd2c:	ldc2	7, cr15, [r0, #1004]	; 0x3ec
    bd30:	andeq	r4, r0, r2, ror #10
    bd34:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
    bd38:	blcs	5a948 <__assert_fail@plt+0x58308>
    bd3c:	stmdavs	r3, {r0, r1, r2, r3, fp, ip, lr, pc}
    bd40:	blcc	9d55c <__assert_fail@plt+0x9af1c>
    bd44:	ldmdale	r5, {r0, r8, r9, fp, sp}
    bd48:	strmi	r4, [r8], -ip, lsl #12
    bd4c:			; <UNDEFINED> instruction: 0xffdcf7ff
    bd50:	ldrdcs	lr, [fp, -r4]
    bd54:	pop	{r3, r5, r9, sl, lr}
    bd58:			; <UNDEFINED> instruction: 0xf7ff4038
    bd5c:	blmi	2fab48 <__assert_fail@plt+0x2f8508>
    bd60:	andvs	pc, r8, #1325400064	; 0x4f000000
    bd64:	stmdami	fp, {r1, r3, r8, fp, lr}
    bd68:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bd6c:	ldrbtmi	r3, [r8], #-980	; 0xfffffc2c
    bd70:	stcl	7, cr15, [r6], #-984	; 0xfffffc28
    bd74:			; <UNDEFINED> instruction: 0xf6404b08
    bd78:	stmdbmi	r8, {r0, r7, r9}
    bd7c:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    bd80:	bicscc	r4, r4, #2030043136	; 0x79000000
    bd84:			; <UNDEFINED> instruction: 0xf7f64478
    bd88:	svclt	0x0000ec5c
    bd8c:	andeq	r4, r0, r8, asr #13
    bd90:	andeq	r3, r0, sl, asr #19
    bd94:	andeq	r4, r0, lr, asr #10
    bd98:			; <UNDEFINED> instruction: 0x000046b2
    bd9c:			; <UNDEFINED> instruction: 0x000039b4
    bda0:	andeq	r4, r0, r8, ror r5
    bda4:	b	14b8f6c <__assert_fail@plt+0x14b692c>
    bda8:	stmdbvs	r5, {r0, r1, sl}
    bdac:	svclt	0x00186981
    bdb0:	stmibvs	r4, {r0, r9, sl, sp}^
    bdb4:	strcs	fp, [r0], -r8, lsl #30
    bdb8:	stmdbne	r9, {r1, r7, sp, lr}^
    bdbc:	sbcvs	r6, r3, r2, asr #18
    bdc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bdc4:	streq	lr, [r4], #-2882	; 0xfffff4be
    bdc8:	andcs	r6, r0, #1610612736	; 0x60000000
    bdcc:	orrvs	r6, r1, r4, asr #3
    bdd0:	stmib	r0, {r4, r5, r6, sl, fp, ip, sp, pc}^
    bdd4:	ldrbmi	r2, [r0, -r4, lsl #6]!
    bdd8:	blmi	7de658 <__assert_fail@plt+0x7dc018>
    bddc:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    bde0:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    bde4:	tstls	fp, #1769472	; 0x1b0000
    bde8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bdec:	movwcs	fp, #265	; 0x109
    bdf0:	strmi	r6, [r3], -fp
    bdf4:	stmdacs	r0, {r6, r7, sl, fp, sp, lr}
    bdf8:	bmi	6405ec <__assert_fail@plt+0x63dfac>
    bdfc:	ldrbtmi	r6, [sl], #-3033	; 0xfffff427
    be00:	svclt	0x001c4291
    be04:	mrscs	r2, (UNDEF: 0)
    be08:	bmi	57fe38 <__assert_fail@plt+0x57d7f8>
    be0c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    be10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    be14:	subsmi	r9, sl, fp, lsl fp
    be18:	andslt	sp, sp, r9, lsl r1
    be1c:	blx	149f9a <__assert_fail@plt+0x14795a>
    be20:			; <UNDEFINED> instruction: 0x466a6c1b
    be24:	ldmdavs	r9, {r0, r1, sp}
    be28:	stmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    be2c:	ldmib	sp, {r4, r8, fp, ip, sp, pc}^
    be30:	strb	r0, [sl, ip, lsl #2]!
    be34:	b	1ec9e14 <__assert_fail@plt+0x1ec77d4>
    be38:			; <UNDEFINED> instruction: 0xf7f66800
    be3c:	strmi	lr, [r1], -r0, ror #19
    be40:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    be44:	stc2	7, cr15, [lr], {251}	; 0xfb
    be48:	mrscs	r2, (UNDEF: 0)
    be4c:			; <UNDEFINED> instruction: 0xf7f6e7dd
    be50:	svclt	0x0000e8fe
    be54:	andeq	r4, r1, r8, asr #30
    be58:	muleq	r0, ip, r2
    be5c:			; <UNDEFINED> instruction: 0xffffddab
    be60:	andeq	r4, r1, r6, lsl pc
    be64:	strdeq	r4, [r0], -r6
    be68:	stclvs	6, cr4, [r0], {3}
    be6c:	mvnsle	r2, r0, lsl #16
    be70:	blvs	ff65e688 <__assert_fail@plt+0xff65c048>
    be74:	addsmi	r4, r1, #2046820352	; 0x7a000000
    be78:	ldcvs	15, cr11, [fp], {6}
    be7c:			; <UNDEFINED> instruction: 0xf04f6818
    be80:			; <UNDEFINED> instruction: 0x477030ff
    be84:			; <UNDEFINED> instruction: 0xffffdd35
    be88:	stmdbvs	r2, {r0, r1, r7, r8, fp, sp, lr}
    be8c:	ldrlt	r6, [r0], #-2369	; 0xfffff6bf
    be90:	ldmne	r8, {r2, r6, r7, r8, fp, sp, lr}
    be94:	tsteq	r1, r4, asr #22
    be98:	blmi	14a014 <__assert_fail@plt+0x1479d4>
    be9c:	svclt	0x00004770
    bea0:	ldrblt	r6, [r0, #2049]!	; 0x801
    bea4:			; <UNDEFINED> instruction: 0xf031461e
    bea8:	addlt	r0, r3, r2, lsl #6
    beac:	ldrmi	r4, [r7], -r4, lsl #12
    beb0:	stclvs	0, cr13, [r2], #120	; 0x78
    beb4:	andcs	r2, r0, r0, lsl #6
    beb8:			; <UNDEFINED> instruction: 0x61a72100
    bebc:	adcvs	r6, r3, #-2147483591	; 0x80000039
    bec0:			; <UNDEFINED> instruction: 0x63a36223
    bec4:	smlabteq	r4, r4, r9, lr
    bec8:	smlabteq	r2, r4, r9, lr
    becc:	ldmdami	ip, {r1, r3, r5, r6, r8, ip, sp, pc}
    bed0:			; <UNDEFINED> instruction: 0xf7fb4478
    bed4:	stclvs	12, cr15, [r3], #892	; 0x37c
    bed8:	blvs	ff8783cc <__assert_fail@plt+0xff875d8c>
    bedc:	strtmi	r2, [r0], -r0, lsl #4
    bee0:			; <UNDEFINED> instruction: 0xf858f7ff
    bee4:	blcs	27278 <__assert_fail@plt+0x24c38>
    bee8:	strdcs	sp, [r0], -r7
    beec:	ldcllt	0, cr11, [r0, #12]!
    bef0:	stclvs	6, cr4, [r4], #148	; 0x94
    bef4:	mvnsle	r2, r0, lsl #24
    bef8:	blvs	ffa9eb48 <__assert_fail@plt+0xffa9c508>
    befc:	addsmi	r4, sl, #2063597568	; 0x7b000000
    bf00:	stfvsd	f5, [r9], #-104	; 0xffffff98
    bf04:			; <UNDEFINED> instruction: 0x4633463a
    bf08:	strls	r6, [r0], #-2056	; 0xfffff7f8
    bf0c:	stmdb	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf10:	svclt	0x000e3101
    bf14:	svccc	0x00fff1b0
    bf18:	strtmi	r6, [ip], -ip, ror #5
    bf1c:			; <UNDEFINED> instruction: 0xf7f6d1c9
    bf20:	stmdavs	r0, {r1, r2, r9, fp, sp, lr, pc}
    bf24:	stmdb	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf28:	stmdami	r7, {r0, r9, sl, lr}
    bf2c:			; <UNDEFINED> instruction: 0xf7fb4478
    bf30:			; <UNDEFINED> instruction: 0xf04ffc19
    bf34:			; <UNDEFINED> instruction: 0xe7d930ff
    bf38:	rscscc	pc, pc, pc, asr #32
    bf3c:	svclt	0x0000e7d6
    bf40:	muleq	r0, r0, r4
    bf44:			; <UNDEFINED> instruction: 0xffffdcad
    bf48:	andeq	r4, r0, r0, lsr #8
    bf4c:	smlabblt	fp, r3, ip, r6
    bf50:			; <UNDEFINED> instruction: 0x47704618
    bf54:	bllt	feec9f54 <__assert_fail@plt+0xfeec7914>
    bf58:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    bf5c:	stfvsp	f3, [r3], {32}
    bf60:			; <UNDEFINED> instruction: 0x4618b11b
    bf64:	mvnsle	r2, r0, lsl #16
    bf68:	blvs	ff05dd30 <__assert_fail@plt+0xff05b6f0>
    bf6c:	svclt	0x00064291
    bf70:	andscc	r6, r4, r0, lsl #24
    bf74:			; <UNDEFINED> instruction: 0x47704618
    bf78:			; <UNDEFINED> instruction: 0xffffdc4f
    bf7c:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    bf80:	stfvsp	f3, [r3], {32}
    bf84:	ldrmi	fp, [r8], -fp, lsr #2
    bf88:	mvnsle	r2, r0, lsl #16
    bf8c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    bf90:	blvs	ff0ddd58 <__assert_fail@plt+0xff0db718>
    bf94:			; <UNDEFINED> instruction: 0xd1f94293
    bf98:	andscc	r6, r4, r0, lsl #24
    bf9c:	svclt	0x00004770
    bfa0:			; <UNDEFINED> instruction: 0xffffdc2b
    bfa4:	andeq	r4, r0, sl, lsl #8
    bfa8:			; <UNDEFINED> instruction: 0x4604b570
    bfac:	stmdavs	r3, {r0, r3, r7, r8, fp, ip, sp, pc}
    bfb0:	blmi	5f8504 <__assert_fail@plt+0x5f5ec4>
    bfb4:	ldrbtmi	r6, [fp], #-3041	; 0xfffff41f
    bfb8:			; <UNDEFINED> instruction: 0xd11e4299
    bfbc:	andcs	r4, r0, #32, 12	; 0x2000000
    bfc0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    bfc4:	svclt	0x00e6f7fe
    bfc8:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    bfcc:	stc2l	7, cr15, [r2], #-1004	; 0xfffffc14
    bfd0:	strmi	lr, [sp], -pc, ror #15
    bfd4:			; <UNDEFINED> instruction: 0x21202001
    bfd8:	b	ff149fb8 <__assert_fail@plt+0xff147978>
    bfdc:	tstcs	r1, r6, lsr #16
    bfe0:	strmi	r2, [r2], -r0, lsl #6
    bfe4:	sbcsvs	r4, r1, r0, lsr #12
    bfe8:	orrsvs	r4, r5, fp, lsl #18
    bfec:	ldrbtmi	r6, [r9], #-22	; 0xffffffea
    bff0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    bff4:			; <UNDEFINED> instruction: 0xf7fe6053
    bff8:	blmi	23bc54 <__assert_fail@plt+0x239614>
    bffc:	andsvs	pc, lr, #1325400064	; 0x4f000000
    c000:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    c004:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c008:	ldrbtmi	r3, [r8], #-1000	; 0xfffffc18
    c00c:	ldc2	7, cr15, [r8, #-1004]!	; 0xfffffc14
    c010:			; <UNDEFINED> instruction: 0xfffff4f7
    c014:	ldrdeq	r4, [r0], -r2
    c018:			; <UNDEFINED> instruction: 0xfffff4bf
    c01c:	andeq	r4, r0, ip, lsr #8
    c020:	andeq	r3, r0, lr, lsr #14
    c024:	ldrdeq	r4, [r0], -r6
    c028:	svcmi	0x00f0e92d
    c02c:			; <UNDEFINED> instruction: 0xf8d1b083
    c030:	ldrmi	fp, [r1], r0
    c034:	ldrdge	pc, [r0], -r2
    c038:	movwls	r4, #5658	; 0x161a
    c03c:			; <UNDEFINED> instruction: 0xf38bfabb
    c040:			; <UNDEFINED> instruction: 0x46046817
    c044:	tstls	r0, fp, asr r9
    c048:	svceq	0x0001f1ba
    c04c:	sadd8mi	fp, sl, r4
    c050:	andeq	pc, r1, #67	; 0x43
    c054:	svccs	0x0001b992
    c058:	adchi	pc, r0, r0, asr #4
    c05c:	svcvc	0x0080f5b7
    c060:			; <UNDEFINED> instruction: 0x465846ba
    c064:			; <UNDEFINED> instruction: 0xf44fbf28
    c068:	ldrbmi	r7, [r1], -r0, lsl #21
    c06c:	stmia	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c070:	strmi	r9, [r3], r0, lsl #22
    c074:			; <UNDEFINED> instruction: 0xf8c96018
    c078:	and	sl, r6, r0
    c07c:	svceq	0x0001f1ba
    c080:			; <UNDEFINED> instruction: 0xf043bf98
    c084:	blcs	cc90 <__assert_fail@plt+0xa650>
    c088:	bvs	900830 <__assert_fail@plt+0x8fe1f0>
    c08c:	ldrbmi	r2, [r8], r0, lsl #10
    c090:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}^
    c094:	addsmi	r1, r9, #671088640	; 0x28000000
    c098:	stmdbvs	r3!, {r0, r3, r4, r9, ip, lr, pc}
    c09c:	stmdbvs	r6!, {r3, r6, sl, fp, ip}^
    c0a0:	movwcc	r3, #5377	; 0x1501
    c0a4:	blvs	8e4538 <__assert_fail@plt+0x8e1ef8>
    c0a8:	streq	pc, [r0], -r6, asr #2
    c0ac:	cmnvs	r6, r0, lsr #5
    c0b0:	mrrcpl	6, 4, r4, fp, cr6
    c0b4:	stmdacs	sl, {r3, r4, r9, sl, lr}
    c0b8:	blcc	8a0d8 <__assert_fail@plt+0x87a98>
    c0bc:			; <UNDEFINED> instruction: 0xf10ad014
    c0c0:	adcmi	r3, fp, #-67108861	; 0xfc000003
    c0c4:	ssatmi	sp, #17, r6
    c0c8:	blcs	2695c <__assert_fail@plt+0x2431c>
    c0cc:	strtmi	sp, [r0], -r1, ror #1
    c0d0:			; <UNDEFINED> instruction: 0xf85ef7ff
    c0d4:	suble	r1, r0, r3, asr #24
    c0d8:	strbmi	r2, [r6], -sl, lsl #16
    c0dc:			; <UNDEFINED> instruction: 0xf105b2c3
    c0e0:			; <UNDEFINED> instruction: 0xf8060501
    c0e4:	mvnle	r3, r1, lsl #22
    c0e8:	strtmi	r2, [r8], -r0, lsl #6
    c0ec:	andlt	r7, r3, r3, lsr r0
    c0f0:	svchi	0x00f0e8bd
    c0f4:			; <UNDEFINED> instruction: 0xd01d45ba
    c0f8:	svcvs	0x0080f5ba
    c0fc:	svclt	0x00344658
    c100:	orrvc	pc, r0, pc, asr #8
    c104:	orrvs	pc, r0, pc, asr #8
    c108:	ldrmi	r4, [sl, #1162]!	; 0x48a
    c10c:	ldrtmi	fp, [sl], r8, lsr #30
    c110:			; <UNDEFINED> instruction: 0xf7f64651
    c114:	blls	46284 <__assert_fail@plt+0x43c44>
    c118:	andsvs	r1, r8, r6, asr #18
    c11c:			; <UNDEFINED> instruction: 0xf8c94683
    c120:	ldrtmi	sl, [r0], r0
    c124:			; <UNDEFINED> instruction: 0x4620e7d0
    c128:			; <UNDEFINED> instruction: 0xf832f7ff
    c12c:	andsle	r1, fp, r2, asr #24
    c130:	andsle	r2, r9, sl, lsl #16
    c134:	blcs	269c8 <__assert_fail@plt+0x24388>
    c138:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    c13c:	addsmi	r0, r8, #671088640	; 0x28000000
    c140:	stmdbvs	r3!, {r0, r4, r5, r6, r7, r9, ip, lr, pc}
    c144:	blvs	853268 <__assert_fail@plt+0x850c28>
    c148:			; <UNDEFINED> instruction: 0x61233301
    c14c:	adcvs	r6, r7, #1622016	; 0x18c000
    c150:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    c154:	stfpls	f6, [r8], {99}	; 0x63
    c158:	strbmi	lr, [r6], -sl, ror #15
    c15c:	strtmi	r2, [r8], -r0, lsl #6
    c160:	andlt	r7, r3, r3, lsr r0
    c164:	svchi	0x00f0e8bd
    c168:	andle	r4, fp, #750780416	; 0x2cc00000
    c16c:	tstcs	sl, r1, lsl #20
    c170:			; <UNDEFINED> instruction: 0xf8882300
    c174:	strtmi	r1, [r8], -r0
    c178:	movwcs	r6, #19
    c17c:	andlt	r7, r3, r3, lsr r0
    c180:	svchi	0x00f0e8bd
    c184:			; <UNDEFINED> instruction: 0xf6404b0b
    c188:	stmdbmi	fp, {r0, r5, r9, sp}
    c18c:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    c190:			; <UNDEFINED> instruction: 0xf5034479
    c194:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
    c198:	b	14ca178 <__assert_fail@plt+0x14c7b38>
    c19c:			; <UNDEFINED> instruction: 0xf44f4b08
    c1a0:	stmdbmi	r8, {r5, r9, sp, lr}
    c1a4:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    c1a8:			; <UNDEFINED> instruction: 0xf5034479
    c1ac:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
    c1b0:	b	11ca190 <__assert_fail@plt+0x11c7b50>
    c1b4:	andeq	r4, r0, r2, lsr #5
    c1b8:	andeq	r3, r0, r4, lsr #11
    c1bc:	andeq	r4, r0, lr, lsl #5
    c1c0:	andeq	r4, r0, sl, lsl #5
    c1c4:	andeq	r3, r0, ip, lsl #11
    c1c8:	andeq	r4, r0, lr, asr #4
    c1cc:			; <UNDEFINED> instruction: 0x4604b538
    c1d0:			; <UNDEFINED> instruction: 0x460dbb9a
    c1d4:	bvs	8f88e0 <__assert_fail@plt+0x8f62a0>
    c1d8:	bllt	fe4dda60 <__assert_fail@plt+0xfe4db420>
    c1dc:	andne	lr, sl, #212, 18	; 0x350000
    c1e0:	bl	fe89cc2c <__assert_fail@plt+0xfe89a5ec>
    c1e4:	eorle	r0, ip, #67108864	; 0x4000000
    c1e8:	svclt	0x002842ab
    c1ec:	ldrmi	r4, [r8], -fp, lsr #12
    c1f0:	movwcs	lr, #18900	; 0x49d4
    c1f4:	strmi	r1, [r1], #-2605	; 0xfffff5d3
    c1f8:	adcvs	r1, r1, #1179648	; 0x120000
    c1fc:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    c200:	movwcs	lr, #18884	; 0x49c4
    c204:	mvnle	r2, r0, lsl #26
    c208:	bvs	ff8bb6f0 <__assert_fail@plt+0xff8b90b0>
    c20c:	addsmi	r6, r3, #667648	; 0xa3000
    c210:	movweq	lr, #15266	; 0x3ba2
    c214:	ldmib	r4, {r2, r3, r9, ip, lr, pc}^
    c218:	adcvs	r0, r2, #4, 2
    c21c:	bvs	fe8d2524 <__assert_fail@plt+0xfe8cfee4>
    c220:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    c224:	smlabteq	r4, r4, r9, lr
    c228:	bl	fe89cc7c <__assert_fail@plt+0xfe89a63c>
    c22c:	mvnsle	r0, #201326592	; 0xc000000
    c230:			; <UNDEFINED> instruction: 0xf7fe4620
    c234:	andcc	pc, r1, sp, lsr #31
    c238:	bvs	9005d8 <__assert_fail@plt+0x8fdf98>
    c23c:	mvnsle	r2, r0, lsl #22
    c240:			; <UNDEFINED> instruction: 0xf7fee7e3
    c244:	stccc	15, cr15, [r1, #-660]	; 0xfffffd6c
    c248:	sbcsle	r3, sp, r1
    c24c:	bicle	r2, r2, r0, lsl #26
    c250:	svclt	0x0000e7da
    c254:	andcs	r4, r1, #2048	; 0x800
    c258:	andsvs	r4, sl, fp, ror r4
    c25c:	svclt	0x00004770
    c260:	andeq	r5, r1, r8, lsr #32
    c264:			; <UNDEFINED> instruction: 0x460db570
    c268:	sbclt	r4, r8, r4, lsl r9
    c26c:			; <UNDEFINED> instruction: 0x46044b14
    c270:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    c274:	movtls	r6, #30747	; 0x781b
    c278:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c27c:	mcrge	1, 0, fp, cr1, cr10, {1}
    c280:	ldrtmi	r2, [r2], -r0, lsl #2
    c284:	svc	0x0038f7f5
    c288:	blcs	6635c <__assert_fail@plt+0x63d1c>
    c28c:	stmdage	r5!, {r0, r3, ip, lr, pc}
    c290:			; <UNDEFINED> instruction: 0xf7f69524
    c294:	andcs	lr, r0, #228, 16	; 0xe40000
    c298:	strtmi	sl, [r0], -r4, lsr #18
    c29c:			; <UNDEFINED> instruction: 0xf7f59245
    c2a0:	bmi	247f58 <__assert_fail@plt+0x245918>
    c2a4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    c2a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c2ac:	subsmi	r9, sl, r7, asr #22
    c2b0:	sublt	sp, r8, r1, lsl #2
    c2b4:			; <UNDEFINED> instruction: 0xf7f5bd70
    c2b8:	svclt	0x0000eeca
    c2bc:			; <UNDEFINED> instruction: 0x00014ab4
    c2c0:	muleq	r0, ip, r2
    c2c4:	andeq	r4, r1, lr, ror sl
    c2c8:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
    c2cc:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    c2d0:	addlt	r4, r3, sp, asr #28
    c2d4:			; <UNDEFINED> instruction: 0x4605685b
    c2d8:	blcs	1d4d8 <__assert_fail@plt+0x1ae98>
    c2dc:	addhi	pc, r7, r0, asr #32
    c2e0:	tstcs	r1, sl, asr #22
    c2e4:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    c2e8:	qaddlt	r6, r9, r2
    c2ec:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
    c2f0:	andcs	r2, r2, r1, lsl #4
    c2f4:			; <UNDEFINED> instruction: 0xf7f64479
    c2f8:	andcs	lr, r0, r6, ror #16
    c2fc:			; <UNDEFINED> instruction: 0xf93af7fb
    c300:	teqlt	r0, r4, lsl #12
    c304:	svc	0x00e0f7f5
    c308:	strmi	r4, [r2], -r1, lsr #12
    c30c:			; <UNDEFINED> instruction: 0xf7f62002
    c310:	stmdbmi	r0, {r1, r3, r4, r6, fp, sp, lr, pc}^
    c314:	andcs	r2, r2, r9, lsl #4
    c318:			; <UNDEFINED> instruction: 0xf7f64479
    c31c:	stclcs	8, cr14, [r0, #-336]	; 0xfffffeb0
    c320:	blmi	f82458 <__assert_fail@plt+0xf7fe18>
    c324:			; <UNDEFINED> instruction: 0xf85358f3
    c328:	stmdbcs	r0, {r0, r2, r5, ip}
    c32c:	blmi	f008bc <__assert_fail@plt+0xefe27c>
    c330:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
    c334:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    c338:	adcsmi	r4, r4, #48234496	; 0x2e00000
    c33c:	vqshl.s8	q10, <illegal reg q13.5>, q3
    c340:	strmi	r6, [pc], -r7, ror #18
    c344:	ldrbtmi	r9, [sl], #769	; 0x301
    c348:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
    c34c:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
    c350:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c354:	stccs	13, cr13, [r1], {34}	; 0x22
    c358:			; <UNDEFINED> instruction: 0xf043bf08
    c35c:	strtmi	r0, [r1], -r1, lsl #6
    c360:	blcs	1dc28 <__assert_fail@plt+0x1b5e8>
    c364:			; <UNDEFINED> instruction: 0xf001d041
    c368:	andcs	pc, r1, #154624	; 0x25c00
    c36c:			; <UNDEFINED> instruction: 0x46034651
    c370:	ldmdblt	r3!, {r1, sp}
    c374:	stmda	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c378:			; <UNDEFINED> instruction: 0x46214630
    c37c:	ldc2l	0, cr15, [r6], {1}
    c380:	blx	fe25dbc2 <__assert_fail@plt+0xfe25b582>
    c384:			; <UNDEFINED> instruction: 0xf1b82304
    c388:	b	13ce394 <__assert_fail@plt+0x13cbd54>
    c38c:	bl	ff129724 <__assert_fail@plt+0xff1270e4>
    c390:	andsle	r0, r9, r3, lsr #9
    c394:			; <UNDEFINED> instruction: 0xf00742b4
    c398:	ldclle	3, cr0, [ip], {1}
    c39c:	ldrtmi	r4, [r0], -r1, lsr #12
    c3a0:	blx	1ec83ae <__assert_fail@plt+0x1ec5d6e>
    c3a4:	andcs	r9, r1, #1024	; 0x400
    c3a8:	pkhbtmi	r1, r3, r9, lsl #16
    c3ac:			; <UNDEFINED> instruction: 0xf7f62002
    c3b0:			; <UNDEFINED> instruction: 0xf1bbe80a
    c3b4:	svclt	0x00180f00
    c3b8:	ldrb	r2, [sp, r1, lsl #14]
    c3bc:	andcs	r4, r1, #409600	; 0x64000
    c3c0:	andcs	r4, r2, r9, ror r4
    c3c4:	svc	0x00fef7f5
    c3c8:	andscs	r4, r4, #376832	; 0x5c000
    c3cc:	ldrbtmi	r2, [r9], #-2
    c3d0:	svc	0x00f8f7f5
    c3d4:	strtmi	r2, [r8], -r0, lsl #4
    c3d8:			; <UNDEFINED> instruction: 0xf7ff4611
    c3dc:	strtmi	pc, [r8], -r3, asr #30
    c3e0:	pop	{r0, r1, ip, sp, pc}
    c3e4:			; <UNDEFINED> instruction: 0xf7f54ff0
    c3e8:			; <UNDEFINED> instruction: 0x461fbd37
    c3ec:			; <UNDEFINED> instruction: 0xf7f5e7c9
    c3f0:			; <UNDEFINED> instruction: 0xe775ed36
    c3f4:	tstls	r1, r8, lsl #12
    c3f8:	svc	0x0066f7f5
    c3fc:	strmi	r9, [r2], -r1, lsl #18
    c400:	svclt	0x0000e7df
    c404:			; <UNDEFINED> instruction: 0x00014fb2
    c408:	andeq	r4, r1, ip, asr #20
    c40c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    c410:	andeq	r3, r0, ip, asr #17
    c414:	andeq	r4, r0, r4, lsr r2
    c418:	andeq	r0, r0, r4, lsr #5
    c41c:	andeq	r4, r0, ip, lsl r2
    c420:	andeq	r4, r0, r2, lsl r2
    c424:	andeq	r3, r0, r8, asr #13
    c428:	muleq	r0, r6, r1
    c42c:	addlt	fp, r2, r0, ror r5
    c430:	blmi	6fb1d8 <__assert_fail@plt+0x6f8b98>
    c434:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
    c438:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
    c43c:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
    c440:	ldrmi	r2, [r9], -r2
    c444:	adcsvs	r9, r5, r1, lsl #6
    c448:			; <UNDEFINED> instruction: 0xff0cf7ff
    c44c:	stmdbls	r1, {r0, r9, sp}
    c450:			; <UNDEFINED> instruction: 0xf7ff4610
    c454:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    c458:	andcs	r2, pc, r1, lsl #4
    c45c:			; <UNDEFINED> instruction: 0xff02f7ff
    c460:	andcs	r9, r1, #16384	; 0x4000
    c464:			; <UNDEFINED> instruction: 0xf7ff2003
    c468:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    c46c:	andcs	r2, fp, r1, lsl #4
    c470:	mrc2	7, 7, pc, cr8, cr15, {7}
    c474:	strtmi	r4, [r2], -ip, lsl #18
    c478:	ldrbtmi	r2, [r9], #-10
    c47c:	mrc2	7, 7, pc, cr2, cr15, {7}
    c480:	tstcs	r1, r2, lsr #12
    c484:	andlt	r2, r2, sp
    c488:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c48c:	blmi	20603c <__assert_fail@plt+0x2039fc>
    c490:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
    c494:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    c498:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c49c:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c4a0:			; <UNDEFINED> instruction: 0xfffffe8b
    c4a4:	andeq	r4, r1, r2, asr #28
    c4a8:			; <UNDEFINED> instruction: 0xfffffdd7
    c4ac:	andeq	r4, r0, r2, asr #2
    c4b0:	andeq	r4, r0, r4, ror #1
    c4b4:	strdeq	r4, [r0], -sl
    c4b8:	adclt	fp, r5, r0, lsr r5
    c4bc:	bmi	55f514 <__assert_fail@plt+0x55ced4>
    c4c0:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
    c4c4:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
    c4c8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c4cc:			; <UNDEFINED> instruction: 0xf04f9323
    c4d0:	ldmiblt	r5!, {r8, r9}
    c4d4:	tstls	r1, r3, lsl #18
    c4d8:			; <UNDEFINED> instruction: 0xf7f54608
    c4dc:			; <UNDEFINED> instruction: 0xf104ef1c
    c4e0:	stmdbls	r1, {r4, r9}
    c4e4:			; <UNDEFINED> instruction: 0xf7f54628
    c4e8:	bmi	3479b8 <__assert_fail@plt+0x345378>
    c4ec:	rscvs	r2, r3, r1, lsl #6
    c4f0:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    c4f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c4f8:	subsmi	r9, sl, r3, lsr #22
    c4fc:	eorlt	sp, r5, r5, lsl #2
    c500:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
    c504:			; <UNDEFINED> instruction: 0xf7fb4478
    c508:			; <UNDEFINED> instruction: 0xf7f5f9a3
    c50c:	svclt	0x0000eda0
    c510:			; <UNDEFINED> instruction: 0x00014dbe
    c514:	andeq	r4, r1, r0, ror #16
    c518:	muleq	r0, ip, r2
    c51c:	andeq	r4, r1, r2, lsr r8
    c520:	muleq	r0, r8, r0
    c524:	cfstr32mi	mvfx11, [r8], {16}
    c528:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    c52c:			; <UNDEFINED> instruction: 0xf104b143
    c530:	andcs	r0, r0, #16, 2
    c534:			; <UNDEFINED> instruction: 0xf7f52002
    c538:	movwcs	lr, #3338	; 0xd0a
    c53c:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    c540:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    c544:			; <UNDEFINED> instruction: 0xf984f7fb
    c548:	andeq	r4, r1, r8, asr sp
    c54c:	andeq	r4, r0, sl, ror r0
    c550:	svcmi	0x00f0e92d
    c554:	strmi	fp, [fp], r3, lsl #1
    c558:	stmib	sp, {r6, r8, sp}^
    c55c:			; <UNDEFINED> instruction: 0xf7f5b200
    c560:			; <UNDEFINED> instruction: 0xf8dfeec0
    c564:			; <UNDEFINED> instruction: 0xf8df9088
    c568:	ldrbtmi	r8, [r9], #136	; 0x88
    c56c:			; <UNDEFINED> instruction: 0x460544f8
    c570:	stfnep	f3, [lr], #-564	; 0xfffffdcc
    c574:	ldrtmi	r2, [r0], -r0, asr #2
    c578:	mrc	7, 5, APSR_nzcv, cr2, cr5, {7}
    c57c:	blcc	106a730 <__assert_fail@plt+0x10680f0>
    c580:			; <UNDEFINED> instruction: 0x46042b19
    c584:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
    c588:	andlt	r4, r3, r0, lsr #12
    c58c:	svchi	0x00f0e8bd
    c590:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
    c594:	strtmi	sp, [ip], -sp, ror #3
    c598:	andlt	r4, r3, r0, lsr #12
    c59c:	svchi	0x00f0e8bd
    c5a0:	strbmi	r1, [fp], r7, lsl #23
    c5a4:			; <UNDEFINED> instruction: 0xf04f2005
    c5a8:	and	r0, r9, r0, lsl #20
    c5ac:	beq	889dc <__assert_fail@plt+0x8639c>
    c5b0:	svceq	0x000af1ba
    c5b4:			; <UNDEFINED> instruction: 0xf858d0ec
    c5b8:			; <UNDEFINED> instruction: 0x4658b03a
    c5bc:	mcr	7, 4, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    c5c0:	mvnsle	r4, r7, lsl #5
    c5c4:			; <UNDEFINED> instruction: 0x463a4658
    c5c8:			; <UNDEFINED> instruction: 0xf7f54631
    c5cc:	stmdacs	r0, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    c5d0:	blls	40d88 <__assert_fail@plt+0x3e748>
    c5d4:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    c5d8:	bl	a4654 <__assert_fail@plt+0xa2014>
    c5dc:	bls	4d50c <__assert_fail@plt+0x4aecc>
    c5e0:	ldmdavs	ip, {r2, r4, sp, lr}^
    c5e4:	andlt	r4, r3, r0, lsr #12
    c5e8:	svchi	0x00f0e8bd
    c5ec:	andeq	r4, r0, r2, lsl #1
    c5f0:	andeq	r4, r1, r8, asr #12
    c5f4:	ldrdeq	r4, [r1], -lr
    c5f8:	str	fp, [r9, r0, lsl #2]!
    c5fc:	svclt	0x00004770
    c600:	bmi	edeaf0 <__assert_fail@plt+0xedc4b0>
    c604:	blmi	edd7f0 <__assert_fail@plt+0xedb1b0>
    c608:	mvnsmi	lr, #737280	; 0xb4000
    c60c:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
    c610:			; <UNDEFINED> instruction: 0x4606447b
    c614:	andls	r6, r7, #1179648	; 0x120000
    c618:	andeq	pc, r0, #79	; 0x4f
    c61c:	orrlt	r6, r3, fp, lsl r8
    c620:	addsmi	r6, r6, #5898240	; 0x5a0000
    c624:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    c628:	bmi	cf8be0 <__assert_fail@plt+0xcf65a0>
    c62c:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    c630:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c634:	subsmi	r9, sl, r7, lsl #22
    c638:	strtmi	sp, [r0], -ip, asr #2
    c63c:	pop	{r0, r3, ip, sp, pc}
    c640:	mcrcs	3, 0, r8, cr0, cr0, {7}
    c644:			; <UNDEFINED> instruction: 0xf10dd044
    c648:	svcge	0x00010808
    c64c:			; <UNDEFINED> instruction: 0x46424630
    c650:			; <UNDEFINED> instruction: 0xf7ff4639
    c654:			; <UNDEFINED> instruction: 0x4605ff7d
    c658:	eorsle	r2, r9, r0, lsl #16
    c65c:			; <UNDEFINED> instruction: 0xf10d4630
    c660:			; <UNDEFINED> instruction: 0xf7f5090c
    c664:			; <UNDEFINED> instruction: 0x4634ee32
    c668:	strbmi	r4, [r8], -r1, lsl #12
    c66c:			; <UNDEFINED> instruction: 0xf0003164
    c670:	bls	8bb7c <__assert_fail@plt+0x8953c>
    c674:	strbmi	r4, [r8], -r1, lsr #12
    c678:			; <UNDEFINED> instruction: 0xf0001b12
    c67c:	strtmi	pc, [r9], -pc, ror #26
    c680:			; <UNDEFINED> instruction: 0xf0004648
    c684:	stcls	13, cr15, [r2], {165}	; 0xa5
    c688:	ldrtmi	r4, [r9], -r2, asr #12
    c68c:	strtmi	r3, [r0], -r1, lsl #8
    c690:			; <UNDEFINED> instruction: 0xff5ef7ff
    c694:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c698:	strtmi	sp, [r1], -fp, ror #3
    c69c:			; <UNDEFINED> instruction: 0xf0004648
    c6a0:	ldmdbmi	r6, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    c6a4:	strbmi	r2, [r8], -r1, lsl #4
    c6a8:			; <UNDEFINED> instruction: 0xf0004479
    c6ac:			; <UNDEFINED> instruction: 0x4629fd57
    c6b0:			; <UNDEFINED> instruction: 0xf0004648
    c6b4:	strmi	pc, [r4], -sp, ror #27
    c6b8:	andcs	fp, ip, r0, ror r1
    c6bc:	bl	ff1ca698 <__assert_fail@plt+0xff1c8058>
    c6c0:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    c6c4:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
    c6c8:	andsvs	r6, r8, r1, lsl #8
    c6cc:	str	r6, [ip, r2]!
    c6d0:			; <UNDEFINED> instruction: 0xe7aa4634
    c6d4:	ldc	7, cr15, [sl], #980	; 0x3d4
    c6d8:	mcr	7, 1, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    c6dc:			; <UNDEFINED> instruction: 0xf7f56800
    c6e0:	strmi	lr, [r1], -lr, lsl #27
    c6e4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    c6e8:			; <UNDEFINED> instruction: 0xf878f7fb
    c6ec:	andeq	r4, r1, r0, lsr #14
    c6f0:	muleq	r0, ip, r2
    c6f4:	andeq	r4, r1, r0, lsl #26
    c6f8:	strdeq	r4, [r1], -r6
    c6fc:	andeq	r2, r0, r4, asr r0
    c700:	andeq	r4, r1, lr, asr #24
    c704:	andeq	r3, r0, lr, lsl #30
    c708:			; <UNDEFINED> instruction: 0x4607b5f8
    c70c:	ldrmi	r4, [r5], -lr, lsl #12
    c710:	mcr	7, 0, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    c714:	blcs	5a6728 <__assert_fail@plt+0x5a40e8>
    c718:	blmi	8807a8 <__assert_fail@plt+0x87e168>
    c71c:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    c720:			; <UNDEFINED> instruction: 0xb1786898
    c724:	andcs	r4, r1, #31744	; 0x7c00
    c728:	addsvs	r4, sl, fp, ror r4
    c72c:	bmi	7b8c68 <__assert_fail@plt+0x7b6628>
    c730:	blmi	794738 <__assert_fail@plt+0x7920f8>
    c734:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
    c738:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c73c:	stmib	r3, {r0, r4, sp, lr}^
    c740:	ldcllt	0, cr0, [r8, #12]!
    c744:	andcs	r4, r5, #442368	; 0x6c000
    c748:			; <UNDEFINED> instruction: 0xf7f54479
    c74c:			; <UNDEFINED> instruction: 0x4606ec7a
    c750:			; <UNDEFINED> instruction: 0xf7f56820
    c754:			; <UNDEFINED> instruction: 0x4601ed54
    c758:			; <UNDEFINED> instruction: 0xf7fa4630
    c75c:	ubfx	pc, r1, #31, #2
    c760:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
    c764:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    c768:	bl	fec4a744 <__assert_fail@plt+0xfec48104>
    c76c:	blmi	4fad74 <__assert_fail@plt+0x4f8734>
    c770:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    c774:	andsvs	r6, sl, r8, lsl r8
    c778:	bicsle	r2, r7, r0, lsl #16
    c77c:	andcs	r4, r5, #16, 18	; 0x40000
    c780:			; <UNDEFINED> instruction: 0xf7f54479
    c784:			; <UNDEFINED> instruction: 0x463aec5e
    c788:			; <UNDEFINED> instruction: 0xf7fa4631
    c78c:			; <UNDEFINED> instruction: 0xe7cdffb9
    c790:	andcs	r4, r1, #12, 22	; 0x3000
    c794:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c798:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
    c79c:	strb	sp, [sp, r6, asr #3]!
    c7a0:	strdeq	r4, [r1], -r6
    c7a4:	andeq	r4, r1, ip, ror #23
    c7a8:	andeq	r4, r1, r2, asr sl
    c7ac:	ldrdeq	r4, [r1], -ip
    c7b0:	andeq	r1, r0, r6, ror pc
    c7b4:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    c7b8:	andeq	r1, r0, sl, asr #30
    c7bc:	andeq	r4, r1, r2, lsr #23
    c7c0:	andeq	r3, r0, r8, lsr pc
    c7c4:	andeq	r4, r1, r0, lsl #23
    c7c8:	svcmi	0x00f0e92d
    c7cc:	stc	7, cr2, [sp, #-0]
    c7d0:	ldrtmi	r8, [r8], r2, lsl #22
    c7d4:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    c7d8:	addslt	r4, r3, ip, ror r4
    c7dc:			; <UNDEFINED> instruction: 0xf8df9204
    c7e0:	movwls	r2, #38116	; 0x94e4
    c7e4:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    c7e8:	strls	r4, [r8], #-1146	; 0xfffffb86
    c7ec:	andne	lr, r6, sp, asr #19
    c7f0:	strvc	lr, [r2, -sp, asr #19]
    c7f4:			; <UNDEFINED> instruction: 0xf8df58d3
    c7f8:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
    c7fc:			; <UNDEFINED> instruction: 0xf04f9311
    c800:	blls	18d408 <__assert_fail@plt+0x18adc8>
    c804:	mcr	4, 0, r4, cr8, cr12, {3}
    c808:	blcs	1f050 <__assert_fail@plt+0x1ca10>
    c80c:	bls	20093c <__assert_fail@plt+0x1fe2fc>
    c810:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c814:	strbmi	r9, [lr], -r3, lsl #24
    c818:	beq	107428 <__assert_fail@plt+0x104de8>
    c81c:			; <UNDEFINED> instruction: 0x46431e55
    c820:	bcc	8c50 <__assert_fail@plt+0x6610>
    c824:	ldrmi	r4, [pc], -r8, asr #13
    c828:	svccc	0x0001f815
    c82c:			; <UNDEFINED> instruction: 0xf103b157
    c830:	ldmibeq	sl, {r6, r8}^
    c834:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
    c838:	andcs	fp, r0, #148, 30	; 0x250
    c83c:	andeq	pc, r1, #2
    c840:	cmple	ip, r0, lsl #20
    c844:	svceq	0x0000f1b8
    c848:	ldreq	sp, [pc], -r1, ror #2
    c84c:	addhi	pc, fp, r0, lsl #2
    c850:	mrrcne	10, 0, r9, r0, cr4
    c854:	andsle	r4, r1, r1, lsl r6
    c858:	svclt	0x00182b7f
    c85c:	vpadd.i8	d18, d0, d15
    c860:	addsmi	r8, r3, #170	; 0xaa
    c864:	adchi	pc, r7, r0
    c868:	subseq	pc, ip, #-1073741784	; 0xc0000028
    c86c:			; <UNDEFINED> instruction: 0xf282fab2
    c870:	stmdbcs	r0, {r1, r4, r6, r8, fp}
    c874:	andcs	fp, r0, #8, 30
    c878:	cmple	r0, r0, lsl #20
    c87c:			; <UNDEFINED> instruction: 0xf804b10c
    c880:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
    c884:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    c888:	streq	pc, [r0, -pc, asr #32]
    c88c:	blls	100fc4 <__assert_fail@plt+0xfe984>
    c890:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
    c894:	andeq	pc, r1, r9, lsl #2
    c898:	b	ff64a874 <__assert_fail@plt+0xff648234>
    c89c:	andls	r9, r3, r6, lsl #22
    c8a0:			; <UNDEFINED> instruction: 0xd1b42b00
    c8a4:			; <UNDEFINED> instruction: 0x9c039b03
    c8a8:			; <UNDEFINED> instruction: 0x9018f8dd
    c8ac:	rscsle	r2, r1, r0, lsl #22
    c8b0:	blcs	334dc <__assert_fail@plt+0x30e9c>
    c8b4:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
    c8b8:	eorvc	r9, r3, r9, lsl #22
    c8bc:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    c8c0:	strcc	pc, [r4], #-2271	; 0xfffff721
    c8c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c8c8:	blls	466938 <__assert_fail@plt+0x4642f8>
    c8cc:			; <UNDEFINED> instruction: 0xf040405a
    c8d0:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
    c8d4:	ldc	0, cr11, [sp], #76	; 0x4c
    c8d8:	pop	{r1, r8, r9, fp, pc}
    c8dc:	strdlt	r8, [ip, #-240]	; 0xffffff10
    c8e0:	strtmi	r9, [r0], -r0, lsl #6
    c8e4:			; <UNDEFINED> instruction: 0xf04f4bfb
    c8e8:	strdcs	r3, [r1, -pc]
    c8ec:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
    c8f0:	stc	7, cr15, [lr, #-980]!	; 0xfffffc2c
    c8f4:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    c8f8:	orrsle	r4, r5, r5, asr r5
    c8fc:	stccs	7, cr14, [r0], {199}	; 0xc7
    c900:	teqhi	r7, r0	; <UNPREDICTABLE>
    c904:	cmpcs	ip, #32, 12	; 0x2000000
    c908:	blcc	8a910 <__assert_fail@plt+0x882d0>
    c90c:			; <UNDEFINED> instruction: 0xf083e137
    c910:			; <UNDEFINED> instruction: 0xf1060280
    c914:	bcs	fcf520 <__assert_fail@plt+0xfccee0>
    c918:			; <UNDEFINED> instruction: 0x2c00d908
    c91c:	addshi	pc, r4, r0, asr #32
    c920:	bl	256128 <__assert_fail@plt+0x253ae8>
    c924:	ldrtmi	r0, [r0], fp, lsl #19
    c928:	strb	r2, [r5, r1, lsl #14]!
    c92c:			; <UNDEFINED> instruction: 0xf0039902
    c930:			; <UNDEFINED> instruction: 0xf1b8023f
    c934:	b	108e940 <__assert_fail@plt+0x108c300>
    c938:	andls	r1, r2, #268435464	; 0x10000008
    c93c:	svclt	0x0018aa12
    c940:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
    c944:	uadd16mi	fp, lr, r8
    c948:	stccc	8, cr15, [ip], {2}
    c94c:	blls	2410a4 <__assert_fail@plt+0x23ea64>
    c950:	svccs	0x000068df
    c954:	adchi	pc, fp, r0
    c958:			; <UNDEFINED> instruction: 0xf0402c00
    c95c:			; <UNDEFINED> instruction: 0x270080d5
    c960:			; <UNDEFINED> instruction: 0x463e44d9
    c964:			; <UNDEFINED> instruction: 0xf003e7c8
    c968:	bcs	ff00d4f0 <__assert_fail@plt+0xff00aeb0>
    c96c:	addshi	pc, r6, r0
    c970:	rscseq	pc, r0, #3
    c974:			; <UNDEFINED> instruction: 0xf0002ae0
    c978:			; <UNDEFINED> instruction: 0xf00380a2
    c97c:	bcs	ffc0d564 <__assert_fail@plt+0xffc0af24>
    c980:	adcshi	pc, r8, r0
    c984:	rscseq	pc, ip, #3
    c988:			; <UNDEFINED> instruction: 0xf0002af8
    c98c:			; <UNDEFINED> instruction: 0xf00380c8
    c990:	bcs	fff0d590 <__assert_fail@plt+0xfff0af50>
    c994:	rschi	pc, r1, r0
    c998:	movwls	fp, #332	; 0x14c
    c99c:	blmi	ff39e224 <__assert_fail@plt+0xff39bbe4>
    c9a0:	rscscc	pc, pc, #79	; 0x4f
    c9a4:	strcc	r2, [r4], #-257	; 0xfffffeff
    c9a8:			; <UNDEFINED> instruction: 0xf7f5447b
    c9ac:			; <UNDEFINED> instruction: 0xf109ecd2
    c9b0:	strcs	r0, [r1, -r4, lsl #18]
    c9b4:			; <UNDEFINED> instruction: 0xb3bce7a0
    c9b8:	eorvc	r2, r2, ip, asr r2
    c9bc:	vqdmulh.s<illegal width 8>	d2, d0, d13
    c9c0:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    c9c4:	blle	ac89d8 <__assert_fail@plt+0xac6398>
    c9c8:	blle	ff70393c <__assert_fail@plt+0xff7012fc>
    c9cc:	blle	903940 <__assert_fail@plt+0x901300>
    c9d0:	smladeq	lr, ip, r5, r1
    c9d4:			; <UNDEFINED> instruction: 0xf1092372
    c9d8:	rsbvc	r0, r3, r2, lsl #18
    c9dc:	strcc	r2, [r2], #-1792	; 0xfffff900
    c9e0:	cmncs	r6, #36175872	; 0x2280000
    c9e4:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    c9e8:	strcs	r7, [r0, -r3, rrx]
    c9ec:	str	r3, [r3, r2, lsl #8]
    c9f0:			; <UNDEFINED> instruction: 0xf1092376
    c9f4:	rsbvc	r0, r3, r2, lsl #18
    c9f8:	strcc	r2, [r2], #-1792	; 0xfffff900
    c9fc:	cmncs	lr, #124, 14	; 0x1f00000
    ca00:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    ca04:	strcs	r7, [r0, -r3, rrx]
    ca08:	ldrb	r3, [r5, -r2, lsl #8]!
    ca0c:			; <UNDEFINED> instruction: 0xf1092362
    ca10:	rsbvc	r0, r3, r2, lsl #18
    ca14:	strcc	r2, [r2], #-1792	; 0xfffff900
    ca18:	teqcs	r0, #28835840	; 0x1b80000
    ca1c:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    ca20:	strcs	r7, [r0, -r3, rrx]
    ca24:	strb	r3, [r7, -r2, lsl #8]!
    ca28:	vqdmulh.s<illegal width 8>	d2, d0, d13
    ca2c:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
    ca30:	andge	pc, r7, r3
    ca34:	adcge	sl, r0, r0, lsr #1
    ca38:	andge	sl, r7, r0, lsr #1
    ca3c:	streq	r0, [r7, -r7, lsl #14]
    ca40:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    ca44:	ldrb	r2, [r7, -r0, lsl #14]
    ca48:			; <UNDEFINED> instruction: 0xf0002e00
    ca4c:			; <UNDEFINED> instruction: 0xf8df8090
    ca50:	bl	12d488 <__assert_fail@plt+0x12ae48>
    ca54:	svcge	0x000f0686
    ca58:	andslt	pc, r4, sp, asr #17
    ca5c:			; <UNDEFINED> instruction: 0x46d344f8
    ca60:			; <UNDEFINED> instruction: 0xf81746aa
    ca64:	strtmi	r5, [r0], -r1, lsl #22
    ca68:	strcc	r4, [r4], #-1603	; 0xfffff9bd
    ca6c:	rscscc	pc, pc, #79	; 0x4f
    ca70:	strls	r2, [r0, #-257]	; 0xfffffeff
    ca74:	stcl	7, cr15, [ip], #-980	; 0xfffffc2c
    ca78:	ldrhle	r4, [r2, #36]!	; 0x24
    ca7c:			; <UNDEFINED> instruction: 0x46da4655
    ca80:			; <UNDEFINED> instruction: 0xf8dd782b
    ca84:	movwls	fp, #20
    ca88:	blmi	fe55e350 <__assert_fail@plt+0xfe55bd10>
    ca8c:	rscscc	pc, pc, #79	; 0x4f
    ca90:	ldfnes	f2, [r4, #-4]!
    ca94:			; <UNDEFINED> instruction: 0xf7f5447b
    ca98:	smlsld	lr, r1, ip, ip
    ca9c:	strbmi	r2, [r7], -r1, lsl #12
    caa0:	eorscc	pc, ip, sp, lsl #17
    caa4:			; <UNDEFINED> instruction: 0xf00346b0
    caa8:	movwls	r0, #8991	; 0x231f
    caac:	blls	286744 <__assert_fail@plt+0x284104>
    cab0:	stfcsd	f3, [r0], {123}	; 0x7b
    cab4:	strcs	sp, [r0], -r6, asr #2
    cab8:	ssatmi	r4, #17, r9, asr #9
    cabc:			; <UNDEFINED> instruction: 0x4647e71c
    cac0:	eorscc	pc, ip, sp, lsl #17
    cac4:			; <UNDEFINED> instruction: 0xf0032601
    cac8:			; <UNDEFINED> instruction: 0xf04f030f
    cacc:	movwls	r0, #10242	; 0x2802
    cad0:	bls	c6720 <__assert_fail@plt+0xc40e0>
    cad4:	orreq	pc, r0, #-2147483608	; 0x80000028
    cad8:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
    cadc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    cae0:	stccs	6, cr4, [r0], {94}	; 0x5e
    cae4:	adchi	pc, pc, r0
    cae8:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    caec:	blcs	8ab04 <__assert_fail@plt+0x884c4>
    caf0:	str	r4, [r1, -r7, asr #12]
    caf4:			; <UNDEFINED> instruction: 0xf88d4647
    caf8:			; <UNDEFINED> instruction: 0x2601303c
    cafc:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    cb00:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cb04:	ldrbt	r9, [r7], r2, lsl #6
    cb08:	bge	3ddba8 <__assert_fail@plt+0x3db568>
    cb0c:			; <UNDEFINED> instruction: 0xf8121e63
    cb10:			; <UNDEFINED> instruction: 0xf8031b01
    cb14:	addsmi	r1, lr, #1, 30
    cb18:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    cb1c:			; <UNDEFINED> instruction: 0x4647e71f
    cb20:	eorscc	pc, ip, sp, lsl #17
    cb24:			; <UNDEFINED> instruction: 0xf0032601
    cb28:			; <UNDEFINED> instruction: 0xf04f0303
    cb2c:	movwls	r0, #10244	; 0x2804
    cb30:	b	14066c0 <__assert_fail@plt+0x1404080>
    cb34:			; <UNDEFINED> instruction: 0x2c000b8b
    cb38:	strcs	sp, [r0, -pc, ror #2]
    cb3c:			; <UNDEFINED> instruction: 0x463e44d9
    cb40:			; <UNDEFINED> instruction: 0xe6d946b8
    cb44:	bge	3ddbe4 <__assert_fail@plt+0x3db5a4>
    cb48:			; <UNDEFINED> instruction: 0xf8121e63
    cb4c:			; <UNDEFINED> instruction: 0xf8031b01
    cb50:	adcsmi	r1, r3, #1, 30
    cb54:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    cb58:	strbmi	lr, [r7], -sp, lsr #15
    cb5c:	eorscc	pc, ip, sp, lsl #17
    cb60:			; <UNDEFINED> instruction: 0xf0032601
    cb64:			; <UNDEFINED> instruction: 0xf04f0301
    cb68:	movwls	r0, #10245	; 0x2805
    cb6c:	strtmi	lr, [r6], -r4, asr #13
    cb70:	strcs	lr, [r0, -r9, lsl #15]
    cb74:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    cb78:			; <UNDEFINED> instruction: 0xe6bd463c
    cb7c:	movwls	r1, #3168	; 0xc60
    cb80:	rscscc	pc, pc, #79	; 0x4f
    cb84:	tstcs	r1, r7, asr fp
    cb88:			; <UNDEFINED> instruction: 0xf1091cc4
    cb8c:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
    cb90:			; <UNDEFINED> instruction: 0xf7f52700
    cb94:	ssat	lr, #16, lr, asr #23
    cb98:			; <UNDEFINED> instruction: 0x26004f53
    cb9c:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
    cba0:	eorvc	r4, r6, pc, ror r4
    cba4:			; <UNDEFINED> instruction: 0x463944f8
    cba8:	ldrdeq	pc, [r0], -r8
    cbac:	bl	6cab88 <__assert_fail@plt+0x6c8548>
    cbb0:	strmi	r1, [r5], -r3, asr #24
    cbb4:	blls	100d54 <__assert_fail@plt+0xfe714>
    cbb8:	strls	r1, [sp], #-2788	; 0xfffff51c
    cbbc:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
    cbc0:	andls	r0, lr, r8, lsl r1
    cbc4:	svcne	0x0010ebb3
    cbc8:			; <UNDEFINED> instruction: 0xf7f5d171
    cbcc:	bge	3c70d4 <__assert_fail@plt+0x3c4a94>
    cbd0:	andls	sl, r0, #12, 22	; 0x3000
    cbd4:	bge	377008 <__assert_fail@plt+0x3749c8>
    cbd8:	strtmi	r4, [r8], -r4, lsl #12
    cbdc:			; <UNDEFINED> instruction: 0xf7f5940c
    cbe0:	andcc	lr, r1, lr, ror #18
    cbe4:	blmi	10c10b4 <__assert_fail@plt+0x10bea74>
    cbe8:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    cbec:	eorsle	r2, r4, r0, lsl #16
    cbf0:	andcs	r4, r1, #64, 22	; 0x10000
    cbf4:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
    cbf8:			; <UNDEFINED> instruction: 0xf7f5615a
    cbfc:	strtmi	lr, [r0], -r0, lsl #20
    cc00:	ldmib	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc04:	ldmib	sp, {r2, r9, fp, ip, pc}^
    cc08:	movwcs	r1, #6
    cc0c:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    cc10:	strtmi	r9, [r8], -r3
    cc14:	stmdb	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc18:	strls	lr, [r5, #-1616]	; 0xfffff9b0
    cc1c:	streq	lr, [fp, -r4, lsl #22]
    cc20:	bpl	448488 <__assert_fail@plt+0x445e48>
    cc24:	ldrtmi	sl, [r8], pc, lsl #28
    cc28:	blvc	8ac88 <__assert_fail@plt+0x88648>
    cc2c:	strtmi	r4, [fp], -r0, lsr #12
    cc30:			; <UNDEFINED> instruction: 0xf04f3404
    cc34:	strdcs	r3, [r1, -pc]
    cc38:			; <UNDEFINED> instruction: 0xf7f59700
    cc3c:	strbmi	lr, [r4, #-2954]	; 0xfffff476
    cc40:	stflsd	f5, [r5, #-968]	; 0xfffffc38
    cc44:			; <UNDEFINED> instruction: 0x4627e779
    cc48:	ldrb	r4, [r5], -r0, lsr #13
    cc4c:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
    cc50:	andsvc	r9, lr, r3, lsl #8
    cc54:	ldmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc58:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    cc5c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cc60:	stmib	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc64:			; <UNDEFINED> instruction: 0xf7f54606
    cc68:			; <UNDEFINED> instruction: 0xf8d8eb62
    cc6c:	andls	r2, r2, #0
    cc70:			; <UNDEFINED> instruction: 0xf7f56800
    cc74:	bls	c778c <__assert_fail@plt+0xc514c>
    cc78:			; <UNDEFINED> instruction: 0x46034639
    cc7c:			; <UNDEFINED> instruction: 0xf7fa4630
    cc80:			; <UNDEFINED> instruction: 0xe7b5fd3f
    cc84:	andcs	r4, r1, #59768832	; 0x3900000
    cc88:	ldrdeq	pc, [r0], -r8
    cc8c:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    cc90:			; <UNDEFINED> instruction: 0xf7f59803
    cc94:	blmi	68736c <__assert_fail@plt+0x684d2c>
    cc98:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    cc9c:	ldrdne	lr, [r6], -sp
    cca0:			; <UNDEFINED> instruction: 0xf7ff691b
    cca4:	mulls	r3, r1, sp
    cca8:			; <UNDEFINED> instruction: 0xf7f5e608
    ccac:	bmi	5473f4 <__assert_fail@plt+0x544db4>
    ccb0:	orrcs	pc, r3, r0, asr #4
    ccb4:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
    ccb8:			; <UNDEFINED> instruction: 0xf7fa4478
    ccbc:	svclt	0x0000fed1
    ccc0:	andeq	r4, r1, ip, lsr fp
    ccc4:	andeq	r4, r1, ip, lsr r5
    ccc8:	muleq	r0, ip, r2
    cccc:	strdeq	r3, [r0], -r8
    ccd0:	andeq	r4, r1, r0, ror #8
    ccd4:	andeq	r3, r0, lr, lsl #28
    ccd8:	andeq	r3, r0, r4, asr sp
    ccdc:	andeq	r3, r0, r0, lsr #25
    cce0:	andeq	r3, r0, r8, ror #24
    cce4:	andeq	r2, r0, sl, lsl #21
    cce8:	andeq	r1, r0, r0, lsl fp
    ccec:	andeq	r4, r1, r4, ror #11
    ccf0:	andeq	r4, r1, ip, lsr #14
    ccf4:	andeq	r4, r1, lr, lsl r7
    ccf8:			; <UNDEFINED> instruction: 0x00003abe
    ccfc:	andeq	r4, r1, sl, ror r6
    cd00:	andeq	r3, r0, r6, asr #21
    cd04:	andeq	r3, r0, ip, asr #20
    cd08:			; <UNDEFINED> instruction: 0x4604b570
    cd0c:	subsle	r2, r4, r0, lsl #16
    cd10:			; <UNDEFINED> instruction: 0xf7f54620
    cd14:	stmdacs	r3, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    cd18:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
    cd1c:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
    cd20:	andcs	r4, r0, #1081344	; 0x108000
    cd24:	ldrmi	r4, [r0], -r2, asr #22
    cd28:	cfstrdmi	mvd4, [r2], {121}	; 0x79
    cd2c:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    cd30:	stmib	r3, {r2, r3, sp, lr}^
    cd34:	lfmlt	f2, 2, [r0, #-12]!
    cd38:	andcs	r4, r3, #1032192	; 0xfc000
    cd3c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    cd40:	mcr2	7, 2, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    cd44:	mvnle	r2, r0, lsl #16
    cd48:	blcs	17eb0dc <__assert_fail@plt+0x17e8a9c>
    cd4c:	blcs	b7c9b4 <__assert_fail@plt+0xb7a374>
    cd50:	stclne	15, cr11, [r5], #72	; 0x48
    cd54:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
    cd58:	rscle	r2, r1, r0, lsl #22
    cd5c:			; <UNDEFINED> instruction: 0x46284937
    cd60:			; <UNDEFINED> instruction: 0xf7f74479
    cd64:	stmdacs	r0, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    cd68:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
    cd6c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    cd70:	stc2l	7, cr15, [sl, #988]	; 0x3dc
    cd74:	sbcsle	r2, r3, r0, lsl #16
    cd78:			; <UNDEFINED> instruction: 0x46284932
    cd7c:			; <UNDEFINED> instruction: 0xf7f74479
    cd80:	stmdacs	r0, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    cd84:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
    cd88:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    cd8c:	ldc2	7, cr15, [ip, #988]!	; 0x3dc
    cd90:	sbcle	r2, r5, r0, lsl #16
    cd94:	strtmi	r4, [r8], -sp, lsr #18
    cd98:			; <UNDEFINED> instruction: 0xf7f74479
    cd9c:	stmiblt	r8, {r0, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    cda0:	strcs	r4, [r0], #-2603	; 0xfffff5d5
    cda4:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
    cda8:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
    cdac:			; <UNDEFINED> instruction: 0x4620447b
    cdb0:	andsvs	r4, r1, r9, ror r4
    cdb4:	strpl	lr, [r3], #-2499	; 0xfffff63d
    cdb8:	andcs	fp, lr, r0, ror sp
    cdbc:	bl	1dcad98 <__assert_fail@plt+0x1dc8758>
    cdc0:	str	r4, [r5, r4, lsl #12]!
    cdc4:	strtmi	r4, [r8], -r5, lsr #28
    cdc8:			; <UNDEFINED> instruction: 0x4631447e
    cdcc:	ldc2	7, cr15, [ip, #988]	; 0x3dc
    cdd0:	rscle	r2, r5, r0, lsl #16
    cdd4:			; <UNDEFINED> instruction: 0x46204631
    cdd8:	b	14adb4 <__assert_fail@plt+0x148774>
    cddc:	strmi	r1, [r5], -r2, asr #24
    cde0:			; <UNDEFINED> instruction: 0xf7f5d015
    cde4:	strtmi	lr, [r1], -r4, ror #16
    cde8:			; <UNDEFINED> instruction: 0xf7f54630
    cdec:	mcrrne	9, 15, lr, r3, cr12	; <UNPREDICTABLE>
    cdf0:	andsle	r4, r3, r5, lsl #12
    cdf4:	ldmda	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cdf8:	blmi	69f664 <__assert_fail@plt+0x69d024>
    cdfc:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    ce00:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
    ce04:	andsvs	r4, r4, r8, lsl #12
    ce08:	strne	lr, [r3, #-2499]	; 0xfffff63d
    ce0c:			; <UNDEFINED> instruction: 0x4620bd70
    ce10:	andcs	r4, r0, #51380224	; 0x3100000
    ce14:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    ce18:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    ce1c:			; <UNDEFINED> instruction: 0x46214630
    ce20:			; <UNDEFINED> instruction: 0xf7ff2200
    ce24:			; <UNDEFINED> instruction: 0x4628fc71
    ce28:	svclt	0x0000bd70
    ce2c:	andeq	r4, r1, r0, ror #8
    ce30:	andeq	r4, r1, r8, ror #11
    ce34:	andeq	r3, r0, lr, lsl sl
    ce38:	andeq	r3, r0, sl, lsl #20
    ce3c:	strdeq	r3, [r0], -r0
    ce40:	andeq	r3, r0, sl, ror #19
    ce44:	andeq	r3, r0, r0, ror #19
    ce48:	ldrdeq	r3, [r0], -sl
    ce4c:	ldrdeq	r3, [r0], -ip
    ce50:	andeq	r4, r1, r0, ror #7
    ce54:	andeq	r4, r1, r8, ror #10
    ce58:	andeq	r1, r0, r0, lsl #18
    ce5c:	andeq	r1, r0, r8, ror #17
    ce60:	andeq	r4, r1, sl, lsl #7
    ce64:	andeq	r4, r1, r2, lsl r5
    ce68:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ce6c:			; <UNDEFINED> instruction: 0x47706818
    ce70:	andeq	r4, r1, lr, lsl r3
    ce74:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ce78:			; <UNDEFINED> instruction: 0x477068d8
    ce7c:	muleq	r1, lr, r4
    ce80:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
    ce84:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
    ce88:	push	{r0, r3, r4, r5, r6, sl, lr}
    ce8c:	strdlt	r4, [sl], r0
    ce90:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
    ce94:	andls	r6, r9, #1179648	; 0x120000
    ce98:	andeq	pc, r0, #79	; 0x4f
    ce9c:	cmnle	r1, r0, lsl #28
    cea0:	ldmdbvs	r8, {r2, r9, sl, lr}
    cea4:	teqle	r7, r0, lsl #16
    cea8:	blcs	2af3c <__assert_fail@plt+0x288fc>
    ceac:	addshi	pc, sp, r0
    ceb0:	ldreq	r4, [r9], -r2, lsr #12
    ceb4:	svccc	0x0001f812
    ceb8:	andcc	fp, r1, r4, asr pc
    cebc:	blcs	18ecc <__assert_fail@plt+0x1688c>
    cec0:	strdcc	sp, [r1], -r7
    cec4:	svc	0x00c2f7f4
    cec8:	strmi	r7, [r5], -r3, lsr #16
    cecc:			; <UNDEFINED> instruction: 0xb1ab4602
    ced0:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
    ced4:			; <UNDEFINED> instruction: 0xf802bfa8
    ced8:	ble	2dbae4 <__assert_fail@plt+0x2d94a4>
    cedc:	ldmibeq	fp, {r4, r9, sl, lr}
    cee0:	teqeq	pc, r1	; <UNPREDICTABLE>
    cee4:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
    cee8:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
    ceec:	blcc	caef4 <__assert_fail@plt+0xc88b4>
    cef0:			; <UNDEFINED> instruction: 0x46027051
    cef4:	svccc	0x0001f814
    cef8:	mvnle	r2, r0, lsl #22
    cefc:	andsvc	r2, r3, r0, lsl #6
    cf00:	blmi	fdf808 <__assert_fail@plt+0xfdd1c8>
    cf04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cf08:	blls	266f78 <__assert_fail@plt+0x264938>
    cf0c:	cmnle	r1, sl, asr r0
    cf10:	andlt	r4, sl, r8, lsr #12
    cf14:	ldrhhi	lr, [r0, #141]!	; 0x8d
    cf18:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    cf1c:	ldrbtmi	r4, [r8], #3387	; 0xd3b
    cf20:			; <UNDEFINED> instruction: 0xf8d8447d
    cf24:	strtmi	r1, [r8], -r0
    cf28:	ldmdb	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf2c:	strmi	r1, [r7], -r2, asr #24
    cf30:	stmdavc	r3!, {r4, r6, ip, lr, pc}
    cf34:	blcs	1e7c4 <__assert_fail@plt+0x1c184>
    cf38:			; <UNDEFINED> instruction: 0x061bd059
    cf3c:	svccc	0x0001f812
    cf40:			; <UNDEFINED> instruction: 0x3601bf54
    cf44:	blcs	1a764 <__assert_fail@plt+0x18124>
    cf48:	ldfnep	f5, [r0], #-988	; 0xfffffc24
    cf4c:	svc	0x007ef7f4
    cf50:	strmi	r9, [r5], -r5, lsl #8
    cf54:			; <UNDEFINED> instruction: 0xf7f54620
    cf58:	bge	247640 <__assert_fail@plt+0x245000>
    cf5c:	andls	sl, r0, #6144	; 0x1800
    cf60:	bge	1f737c <__assert_fail@plt+0x1f4d3c>
    cf64:	strmi	r9, [r4], r6, lsl #10
    cf68:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    cf6c:			; <UNDEFINED> instruction: 0xf7f4c607
    cf70:	andcc	lr, r1, r6, lsr #31
    cf74:	blls	1c0fa4 <__assert_fail@plt+0x1be964>
    cf78:	andsvc	r2, sl, r0, lsl #4
    cf7c:			; <UNDEFINED> instruction: 0xf7f44638
    cf80:			; <UNDEFINED> instruction: 0xe7bdef96
    cf84:	b	b4af60 <__assert_fail@plt+0xb48920>
    cf88:	ldr	r4, [r9, r5, lsl #12]!
    cf8c:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    cf90:			; <UNDEFINED> instruction: 0xb1406998
    cf94:			; <UNDEFINED> instruction: 0x46214b1f
    cf98:	andcs	r4, r1, #40, 12	; 0x2800000
    cf9c:	orrsvs	r4, sl, fp, ror r4
    cfa0:	ldm	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cfa4:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    cfa8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cfac:	stmda	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cfb0:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    cfb4:	tstls	r3, r9, lsl r8
    cfb8:			; <UNDEFINED> instruction: 0xf7f54606
    cfbc:	stmdavs	r0, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    cfc0:	ldmdb	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cfc4:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
    cfc8:			; <UNDEFINED> instruction: 0x4603447a
    cfcc:			; <UNDEFINED> instruction: 0xf7fa4630
    cfd0:	bfi	pc, r7, #23, #9	; <UNPREDICTABLE>
    cfd4:			; <UNDEFINED> instruction: 0xf8d84628
    cfd8:	andcs	r1, r1, #0
    cfdc:	blx	fe54afe2 <__assert_fail@plt+0xfe5489a2>
    cfe0:			; <UNDEFINED> instruction: 0xf7ff4620
    cfe4:	strmi	pc, [r5], -sp, asr #30
    cfe8:	andcs	lr, r1, sl, lsl #15
    cfec:	ldrmi	lr, [lr], -sl, ror #14
    cff0:	str	r2, [fp, r1]!
    cff4:	stmda	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cff8:	andeq	r4, r1, lr, lsl #9
    cffc:	muleq	r1, ip, lr
    d000:	muleq	r0, ip, r2
    d004:	andeq	r3, r1, r0, lsr #28
    d008:	andeq	r4, r1, sl, ror #4
    d00c:	muleq	r0, r0, r7
    d010:	andeq	r4, r1, r6, lsl #7
    d014:	andeq	r4, r1, r8, ror r3
    d018:	andeq	r3, r0, r2, ror r7
    d01c:	ldrdeq	r4, [r1], -r6
    d020:	andeq	r1, r0, r8, ror #13
    d024:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    d028:			; <UNDEFINED> instruction: 0xf7ff691b
    d02c:	svclt	0x0000bbcd
    d030:	andeq	r4, r1, lr, ror #5
    d034:	ldmlt	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d038:	svclt	0x003ef7f4
    d03c:	svclt	0x0034f7f4
    d040:	rscscc	pc, pc, #79	; 0x4f
    d044:	blt	74b020 <__assert_fail@plt+0x7489e0>
    d048:	blmi	7df8c8 <__assert_fail@plt+0x7dd288>
    d04c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d050:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
    d054:	strmi	r4, [sp], -r4, lsl #12
    d058:	teqls	r5, #1769472	; 0x1b0000
    d05c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d060:	blx	fe44b046 <__assert_fail@plt+0xfe448a06>
    d064:	andcs	fp, r1, r0, asr r9
    d068:	blmi	5df8d0 <__assert_fail@plt+0x5dd290>
    d06c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d070:	blls	d670e0 <__assert_fail@plt+0xd64aa0>
    d074:	qsuble	r4, sl, r2
    d078:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
    d07c:	strbtmi	r4, [sl], -r1, lsr #12
    d080:			; <UNDEFINED> instruction: 0xf7f52003
    d084:	smlabblt	r8, sl, sl, lr
    d088:	strb	r2, [sp, r0]!
    d08c:			; <UNDEFINED> instruction: 0x4629aa1a
    d090:			; <UNDEFINED> instruction: 0xf7f52003
    d094:	stmdacs	r0, {r1, r7, r9, fp, sp, lr, pc}
    d098:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    d09c:	ldmib	sp, {r8}^
    d0a0:	addsmi	r2, r9, #1744830464	; 0x68000000
    d0a4:	addsmi	fp, r0, #8, 30
    d0a8:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    d0ac:	ldmib	sp, {r3, r4, r8}^
    d0b0:	addsmi	r2, r9, #-939524096	; 0xc8000000
    d0b4:	addsmi	fp, r0, #6, 30
    d0b8:	andcs	r2, r0, r1
    d0bc:			; <UNDEFINED> instruction: 0xf7f4e7d4
    d0c0:	svclt	0x0000efc6
    d0c4:	ldrdeq	r3, [r1], -r8
    d0c8:	muleq	r0, ip, r2
    d0cc:			; <UNDEFINED> instruction: 0x00013cb8
    d0d0:			; <UNDEFINED> instruction: 0x4604b510
    d0d4:	teqlt	r8, r0, lsl #17
    d0d8:			; <UNDEFINED> instruction: 0xf7ff6821
    d0dc:	stmiavs	r0!, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d0e0:	svc	0x008cf7f4
    d0e4:	adcvs	r2, r3, r0, lsl #6
    d0e8:			; <UNDEFINED> instruction: 0xf7f568e0
    d0ec:	andcs	lr, r0, r6, ror #19
    d0f0:	svclt	0x0000bd10
    d0f4:			; <UNDEFINED> instruction: 0x4604b510
    d0f8:	strmi	r2, [r8], -r0, lsl #6
    d0fc:	eorvs	r6, r3, r1, rrx
    d100:			; <UNDEFINED> instruction: 0xf7f460e3
    d104:	strhtvs	lr, [r0], sl
    d108:	ldfltd	f3, [r0, #-0]
    d10c:	stmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d110:	rscvs	r6, r3, r3, lsl #16
    d114:	svclt	0x0000bd10
    d118:			; <UNDEFINED> instruction: 0x4604b510
    d11c:	strmi	r2, [r8], -r0, lsl #6
    d120:	eorvs	r6, r3, r1, rrx
    d124:			; <UNDEFINED> instruction: 0xf7f560e3
    d128:	adcvs	lr, r0, sl, asr #16
    d12c:	ldfltd	f3, [r0, #-0]
    d130:	ldm	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d134:	rscvs	r6, r3, r3, lsl #16
    d138:	svclt	0x0000bd10
    d13c:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
    d140:	addmi	r6, sl, #131072	; 0x20000
    d144:	andvs	sp, r3, r2, lsl #16
    d148:			; <UNDEFINED> instruction: 0x47704770
    d14c:	bne	14a7360 <__assert_fail@plt+0x14a4d20>
    d150:	ldrmi	r6, [r9], #-2
    d154:			; <UNDEFINED> instruction: 0xf7f44618
    d158:	svclt	0x0000beff
    d15c:			; <UNDEFINED> instruction: 0xf382fab2
    d160:			; <UNDEFINED> instruction: 0x4604b570
    d164:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
    d168:	svclt	0x00182800
    d16c:	tstlt	r3, r1, lsl #6
    d170:			; <UNDEFINED> instruction: 0x4615bd70
    d174:	andcc	lr, r0, #212, 18	; 0x350000
    d178:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
    d17c:	addsmi	r1, r1, #1458176	; 0x164000
    d180:			; <UNDEFINED> instruction: 0xf505d308
    d184:	ldrmi	r6, [r1], #-384	; 0xfffffe80
    d188:			; <UNDEFINED> instruction: 0xf7f56061
    d18c:	cmplt	r0, r6, lsr r9
    d190:	adcvs	r6, r0, r3, lsr #16
    d194:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
    d198:			; <UNDEFINED> instruction: 0xf7f44631
    d19c:	stmdavs	r2!, {r4, r8, r9, sl, fp, sp, lr, pc}
    d1a0:	eorvs	r4, r2, sl, lsr #8
    d1a4:			; <UNDEFINED> instruction: 0xf7f5bd70
    d1a8:	stmdavs	r1!, {r1, r6, r7, fp, sp, lr, pc}
    d1ac:	stmiavs	r0!, {r0, r1, fp, sp, lr}
    d1b0:	svclt	0x00082b00
    d1b4:	rscvs	r2, r3, ip, lsl #6
    d1b8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d1bc:	svclt	0x0040f7ff
    d1c0:	strlt	fp, [r8, #-289]	; 0xfffffedf
    d1c4:			; <UNDEFINED> instruction: 0xffcaf7ff
    d1c8:	stclt	0, cr2, [r8, #-0]
    d1cc:	ldrbmi	r2, [r0, -r0]!
    d1d0:	addlt	fp, r2, r0, lsl r5
    d1d4:	strmi	r4, [r8], -r4, lsl #12
    d1d8:			; <UNDEFINED> instruction: 0xf7f59101
    d1dc:	stmdbls	r1, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
    d1e0:	strtmi	r4, [r0], -r2, lsl #12
    d1e4:	pop	{r1, ip, sp, pc}
    d1e8:			; <UNDEFINED> instruction: 0xf7ff4010
    d1ec:	svclt	0x0000bfb7
    d1f0:			; <UNDEFINED> instruction: 0xf8dfb40e
    d1f4:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
    d1f8:	bge	27941c <__assert_fail@plt+0x276ddc>
    d1fc:	ldrbtmi	r4, [ip], #2843	; 0xb1b
    d200:			; <UNDEFINED> instruction: 0xf8524604
    d204:	stmdage	r4, {r2, r8, r9, fp, ip}
    d208:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    d20c:	movwls	r6, #22555	; 0x581b
    d210:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d214:			; <UNDEFINED> instruction: 0xf7f59203
    d218:	stmdacs	r0, {r2, r6, r7, fp, sp, lr, pc}
    d21c:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
    d220:	tstls	r1, r8, lsl #12
    d224:	ldmda	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d228:	strmi	r9, [r2], -r1, lsl #18
    d22c:			; <UNDEFINED> instruction: 0xf7ff4620
    d230:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d234:	mcr	7, 7, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    d238:	blmi	31fa74 <__assert_fail@plt+0x31d434>
    d23c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d240:	blls	1672b0 <__assert_fail@plt+0x164c70>
    d244:	qaddle	r4, sl, ip
    d248:	pop	{r0, r1, r2, ip, sp, pc}
    d24c:	andlt	r4, r3, r0, lsl r0
    d250:			; <UNDEFINED> instruction: 0xf7f54770
    d254:	stmdavs	r3, {r2, r3, r5, r6, fp, sp, lr, pc}
    d258:	svclt	0x00082b00
    d25c:	rscvs	r2, r3, ip, lsl #6
    d260:			; <UNDEFINED> instruction: 0xf7f4e7ea
    d264:	svclt	0x0000eef4
    d268:	andeq	r3, r1, r6, lsr #22
    d26c:	muleq	r0, ip, r2
    d270:	andeq	r3, r1, r8, ror #21
    d274:	strmi	r6, [r3], -r2, asr #17
    d278:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
    d27c:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
    d280:	tstcs	r0, sl
    d284:	stmib	r3, {r2, r3, r9, sp}^
    d288:	ldrbmi	r1, [r0, -r2, lsl #4]!
    d28c:	svclt	0x0000e720
    d290:	blmi	69fafc <__assert_fail@plt+0x69d4bc>
    d294:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d298:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    d29c:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    d2a0:			; <UNDEFINED> instruction: 0xf04f9301
    d2a4:	mvnlt	r0, r0, lsl #6
    d2a8:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
    d2ac:	andcs	r6, ip, #65536	; 0x10000
    d2b0:	eorvs	r6, r9, r4, lsl #17
    d2b4:	andcc	lr, r2, #192, 18	; 0x300000
    d2b8:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
    d2bc:	bmi	43b808 <__assert_fail@plt+0x4391c8>
    d2c0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    d2c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d2c8:	subsmi	r9, sl, r1, lsl #22
    d2cc:			; <UNDEFINED> instruction: 0x4620d111
    d2d0:	ldclt	0, cr11, [r0, #-12]!
    d2d4:			; <UNDEFINED> instruction: 0xf7f54620
    d2d8:	stmdacs	r0, {r4, r7, fp, sp, lr, pc}
    d2dc:			; <UNDEFINED> instruction: 0x4604bf18
    d2e0:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    d2e4:	blcs	1eca0 <__assert_fail@plt+0x1c660>
    d2e8:			; <UNDEFINED> instruction: 0xf7ffd0e0
    d2ec:			; <UNDEFINED> instruction: 0x4604fef1
    d2f0:			; <UNDEFINED> instruction: 0xf7f4e7e2
    d2f4:	svclt	0x0000eeac
    d2f8:	muleq	r1, r0, sl
    d2fc:	muleq	r0, ip, r2
    d300:	andeq	r3, r1, r2, ror #20
    d304:	strmi	fp, [r3], -r8, lsl #10
    d308:	stmdblt	r0!, {r6, r7, fp, sp, lr}
    d30c:			; <UNDEFINED> instruction: 0xb1096898
    d310:	andvs	r6, fp, fp, lsl r8
    d314:			; <UNDEFINED> instruction: 0xf7f5bd08
    d318:	ldrdcs	lr, [r0], -r0
    d31c:	svclt	0x0000bd08
    d320:			; <UNDEFINED> instruction: 0x4605b5f0
    d324:	strmi	fp, [r8], -r5, lsl #1
    d328:			; <UNDEFINED> instruction: 0x460f4616
    d32c:	svc	0x00ccf7f4
    d330:	ldrtmi	r4, [r0], -r4, lsl #12
    d334:	svc	0x00c8f7f4
    d338:	andcc	r4, sl, r0, lsr #8
    d33c:	ldc	7, cr15, [ip, #976]	; 0x3d0
    d340:	blmi	5ba008 <__assert_fail@plt+0x5b79c8>
    d344:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    d348:	eorvs	ip, r0, r3, lsl #22
    d34c:	rsbvs	r1, r1, r0, ror #27
    d350:			; <UNDEFINED> instruction: 0xf7f44639
    d354:	ldrtmi	lr, [r1], -lr, ror #28
    d358:			; <UNDEFINED> instruction: 0xf800233d
    d35c:			; <UNDEFINED> instruction: 0xf7f43b01
    d360:	stmdbmi	pc, {r3, r5, r6, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    d364:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    d368:			; <UNDEFINED> instruction: 0x4606461a
    d36c:	stmdahi	sp, {r3, r5, r9, sl, lr}
    d370:	eorshi	r4, r5, r1, lsr #12
    d374:	movwcc	lr, #10701	; 0x29cd
    d378:	movwcc	lr, #2509	; 0x9cd
    d37c:	svc	0x000af7f4
    d380:	strtmi	r4, [r0], -r3, lsl #12
    d384:			; <UNDEFINED> instruction: 0xf7f4461c
    d388:			; <UNDEFINED> instruction: 0x4620ee3a
    d38c:	ldcllt	0, cr11, [r0, #20]!
    d390:			; <UNDEFINED> instruction: 0xf7f4200c
    d394:	addlt	lr, r4, #3040	; 0xbe0
    d398:	svclt	0x0000e7f7
    d39c:	andeq	r3, r0, sl, asr #8
    d3a0:	andeq	r2, r0, sl, asr r8
    d3a4:	push	{r0, r4, r5, r7, r8, r9, fp, lr}
    d3a8:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    d3ac:	strmi	fp, [r5], -r5, lsl #1
    d3b0:	mcrcs	8, 0, r6, cr0, cr14, {0}
    d3b4:	adcshi	pc, r6, r0
    d3b8:	blcs	2b48c <__assert_fail@plt+0x28e4c>
    d3bc:	adcshi	pc, r2, r0
    d3c0:	svc	0x0070f7f4
    d3c4:	tstlt	r8, r4, lsl #12
    d3c8:	andlt	r4, r5, r0, lsr #12
    d3cc:	mvnshi	lr, #12386304	; 0xbd0000
    d3d0:	strmi	r4, [r2], -r3, lsl #12
    d3d4:	stmdavs	r8!, {r0, r4, r5, r9, sl, lr}
    d3d8:	stmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d3dc:	stmdacs	r0, {r2, r9, sl, lr}
    d3e0:	adchi	pc, fp, r0, asr #32
    d3e4:	stmdavs	pc!, {r1, r5, r7, fp, lr}	; <UNPREDICTABLE>
    d3e8:			; <UNDEFINED> instruction: 0xf7f44478
    d3ec:	strmi	lr, [r2], -r2, ror #29
    d3f0:	stmibmi	r0!, {r6, r8, ip, sp, pc}
    d3f4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    d3f8:			; <UNDEFINED> instruction: 0xff92f7ff
    d3fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d400:	sbcshi	pc, sp, r0, asr #32
    d404:	ldrbtmi	r4, [r8], #-2204	; 0xfffff764
    d408:	mrc	7, 6, APSR_nzcv, cr2, cr4, {7}
    d40c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d410:	rschi	pc, sp, r0
    d414:	stmdacs	r0, {fp, ip, sp, lr}
    d418:	adchi	pc, r0, r0
    d41c:			; <UNDEFINED> instruction: 0x46324997
    d420:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    d424:			; <UNDEFINED> instruction: 0xff7cf7ff
    d428:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d42c:	sbchi	pc, r7, r0, asr #32
    d430:	ldrbtmi	r4, [r8], #-2195	; 0xfffff76d
    d434:	mrc	7, 5, APSR_nzcv, cr12, cr4, {7}
    d438:	cmplt	r0, r2, lsl #12
    d43c:			; <UNDEFINED> instruction: 0x46384991
    d440:			; <UNDEFINED> instruction: 0xf7ff4479
    d444:	strmi	pc, [r6], -sp, ror #30
    d448:			; <UNDEFINED> instruction: 0xf0402800
    d44c:	strhcs	r8, [r0, -r8]
    d450:			; <UNDEFINED> instruction: 0xf7f44608
    d454:			; <UNDEFINED> instruction: 0x4606effe
    d458:			; <UNDEFINED> instruction: 0xf0002800
    d45c:			; <UNDEFINED> instruction: 0xf7f480cd
    d460:	andcc	lr, r1, r4, lsr pc
    d464:	stc	7, cr15, [r8, #-976]	; 0xfffffc30
    d468:	stmdacs	r0, {r7, r9, sl, lr}
    d46c:	addshi	pc, pc, r0
    d470:			; <UNDEFINED> instruction: 0x26014631
    d474:	mcr	7, 3, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    d478:	andcs	r4, r0, r3, lsl #19
    d47c:			; <UNDEFINED> instruction: 0xf7f44479
    d480:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d484:	adchi	pc, r1, r0, asr #32
    d488:	andcs	r4, r0, r1, asr #12
    d48c:	svc	0x00e0f7f4
    d490:			; <UNDEFINED> instruction: 0xf7f44640
    d494:			; <UNDEFINED> instruction: 0x2100edb4
    d498:			; <UNDEFINED> instruction: 0xf7f42005
    d49c:	pkhtbmi	lr, r0, sl, asr #31
    d4a0:			; <UNDEFINED> instruction: 0xf0002800
    d4a4:			; <UNDEFINED> instruction: 0xf7f480b7
    d4a8:	andcc	lr, r1, r0, lsl pc
    d4ac:	stcl	7, cr15, [r4], #976	; 0x3d0
    d4b0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    d4b4:			; <UNDEFINED> instruction: 0x4641d07b
    d4b8:	mcr	7, 2, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    d4bc:	andcs	r4, r5, r3, ror r9
    d4c0:			; <UNDEFINED> instruction: 0xf7f44479
    d4c4:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d4c8:	strcs	fp, [r0], -r8, lsl #30
    d4cc:			; <UNDEFINED> instruction: 0xf0402e00
    d4d0:			; <UNDEFINED> instruction: 0x464980b6
    d4d4:			; <UNDEFINED> instruction: 0xf7f42005
    d4d8:			; <UNDEFINED> instruction: 0x4648efbc
    d4dc:	stc	7, cr15, [lr, #976]	; 0x3d0
    d4e0:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
    d4e4:	mcr	7, 3, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    d4e8:			; <UNDEFINED> instruction: 0xb1204602
    d4ec:	ldrtmi	r4, [r8], -r9, ror #18
    d4f0:			; <UNDEFINED> instruction: 0xf7ff4479
    d4f4:	stmdami	r8!, {r0, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
    d4f8:			; <UNDEFINED> instruction: 0xf7f44478
    d4fc:			; <UNDEFINED> instruction: 0x4602ee5a
    d500:	stmdbmi	r6!, {r5, r8, ip, sp, pc}^
    d504:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    d508:			; <UNDEFINED> instruction: 0xff0af7ff
    d50c:	movwcs	r4, #2404	; 0x964
    d510:			; <UNDEFINED> instruction: 0x461a4638
    d514:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    d518:	stmib	sp, {r1, r8, r9, ip, sp}^
    d51c:			; <UNDEFINED> instruction: 0xf7f43300
    d520:	smmlar	r1, sl, lr, lr
    d524:	strbcs	r4, [sp], #-2143	; 0xfffff7a1
    d528:			; <UNDEFINED> instruction: 0xf7fa4478
    d52c:	movwcs	pc, #2331	; 0x91b	; <UNPREDICTABLE>
    d530:	eorvs	r4, fp, r0, lsr #12
    d534:	pop	{r0, r2, ip, sp, pc}
    d538:			; <UNDEFINED> instruction: 0xf7f483f0
    d53c:	ldrtmi	lr, [r1], -r4, asr #31
    d540:	ldmdami	r9, {r1, r9, sl, lr}^
    d544:			; <UNDEFINED> instruction: 0xf7fa4478
    d548:	stmdavs	r8!, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
    d54c:	svc	0x0092f7f4
    d550:	strtmi	r2, [r0], -r0, lsl #6
    d554:	andlt	r6, r5, fp, lsr #32
    d558:	mvnshi	lr, #12386304	; 0xbd0000
    d55c:	mcr	7, 5, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
    d560:	andcs	fp, r0, r0, lsl #6
    d564:	mcr	7, 5, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    d568:	ldmiblt	r8, {r1, r2, r9, sl, lr}^
    d56c:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    d570:	mrc	7, 0, APSR_nzcv, cr14, cr4, {7}
    d574:	strmi	r2, [r8], -r0, lsl #2
    d578:	svc	0x006af7f4
    d57c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d580:			; <UNDEFINED> instruction: 0xf7f4d06e
    d584:	andcc	lr, r1, r2, lsr #29
    d588:	ldcl	7, cr15, [r6], #-976	; 0xfffffc30
    d58c:	cmnlt	r0, r0, lsl #13
    d590:			; <UNDEFINED> instruction: 0x26004631
    d594:	ldcl	7, cr15, [sl, #976]	; 0x3d0
    d598:	ldrtmi	r4, [r0], -r5, asr #18
    d59c:			; <UNDEFINED> instruction: 0xf7f44479
    d5a0:			; <UNDEFINED> instruction: 0xe771ef58
    d5a4:	blcs	2b678 <__assert_fail@plt+0x29038>
    d5a8:	svcge	0x0042f43f
    d5ac:	andcs	lr, ip, r6, lsr r7
    d5b0:	stc	7, cr15, [lr, #976]!	; 0x3d0
    d5b4:	sfmcs	f3, 1, [r0], {132}	; 0x84
    d5b8:	svcge	0x0006f43f
    d5bc:	ldmdami	sp!, {r1, r2, r5, r9, sl, lr}
    d5c0:	ldrbtmi	r4, [r8], #-1588	; 0xfffff9cc
    d5c4:			; <UNDEFINED> instruction: 0xf8cef7fa
    d5c8:	ldmdbmi	fp!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    d5cc:	ldrtmi	r4, [r8], -r2, lsl #12
    d5d0:			; <UNDEFINED> instruction: 0xf7ff4479
    d5d4:	strbmi	pc, [r1], -r5, lsr #29	; <UNPREDICTABLE>
    d5d8:	andcs	r4, r0, r6, lsl #12
    d5dc:	svc	0x0038f7f4
    d5e0:			; <UNDEFINED> instruction: 0xf7f44640
    d5e4:	cdpcs	13, 0, cr14, cr0, cr12, {0}
    d5e8:	strcs	sp, [r1], -r9, ror #3
    d5ec:			; <UNDEFINED> instruction: 0xf7f4e753
    d5f0:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
    d5f4:			; <UNDEFINED> instruction: 0xe7b9d1b5
    d5f8:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
    d5fc:	svc	0x0028f7f4
    d600:	stmdacs	r0, {r1, r9, sl, lr}
    d604:	stmdbmi	lr!, {r0, r4, r5, r6, r7, ip, lr, pc}
    d608:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    d60c:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    d610:	strb	r4, [r8, r6, lsl #12]!
    d614:	andcs	r4, r5, fp, lsr #18
    d618:			; <UNDEFINED> instruction: 0xf7f44479
    d61c:	stmdacs	r0, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    d620:	strcs	fp, [r0], -r8, lsl #30
    d624:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx2
    d628:	svcge	0x005af43f
    d62c:	ldrtmi	r4, [r8], -r6, lsr #18
    d630:			; <UNDEFINED> instruction: 0xf7ff4479
    d634:			; <UNDEFINED> instruction: 0x4606fe75
    d638:	bicle	r2, r0, r0, lsl #28
    d63c:	stmdbmi	r3!, {r4, r6, r8, r9, sl, sp, lr, pc}
    d640:	ldrtmi	r4, [r8], -r2, lsl #12
    d644:			; <UNDEFINED> instruction: 0xf7ff4479
    d648:	strbmi	pc, [r9], -fp, ror #28	; <UNPREDICTABLE>
    d64c:	andcs	r4, r5, r6, lsl #12
    d650:	mrc	7, 7, APSR_nzcv, cr14, cr4, {7}
    d654:			; <UNDEFINED> instruction: 0xf7f44648
    d658:	mcrcs	12, 0, lr, cr0, cr2, {6}
    d65c:	ldr	sp, [pc, -pc, lsr #3]!
    d660:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    d664:	mrc	7, 7, APSR_nzcv, cr4, cr4, {7}
    d668:	svclt	0x0000e715
    d66c:	andeq	r3, r1, r6, lsl #31
    d670:	strdeq	r3, [r0], -r4
    d674:	strdeq	r3, [r0], -r6
    d678:	ldrdeq	r3, [r0], -lr
    d67c:	ldrdeq	r3, [r0], -sl
    d680:	andeq	r3, r0, r2, asr #7
    d684:	andeq	r3, r0, r4, asr #7
    d688:	andeq	r1, r0, r0, lsl #5
    d68c:	andeq	r1, r0, ip, lsr r2
    d690:	andeq	r3, r0, r2, asr #6
    d694:	andeq	r3, r0, r0, asr #6
    d698:	andeq	r3, r0, r4, asr #6
    d69c:	andeq	r3, r0, sl, asr #6
    d6a0:	andeq	r3, r0, r0, asr r3
    d6a4:	andeq	r3, r0, r0, ror r2
    d6a8:	andeq	r3, r0, ip, ror r2
    d6ac:	andeq	r3, r0, r6, lsl #5
    d6b0:	andeq	r1, r0, r0, ror #2
    d6b4:	andeq	r3, r0, r2, asr #5
    d6b8:	andeq	r3, r0, ip, lsr r2
    d6bc:	andeq	r1, r0, r2, lsl #2
    d6c0:	andeq	r3, r0, r2, lsl #4
    d6c4:	andeq	r1, r0, r4, ror #1
    d6c8:	andeq	r3, r0, r8, ror #3
    d6cc:	ldrdeq	r3, [r0], -r4
    d6d0:	muleq	r0, sl, r0
    d6d4:	strdlt	fp, [r3], r0
    d6d8:	tstlt	sl, #655360	; 0xa0000
    d6dc:			; <UNDEFINED> instruction: 0x460d4e13
    d6e0:	strcs	r4, [fp, -r4, lsl #12]!
    d6e4:	and	r4, r7, lr, ror r4
    d6e8:	svclt	0x000c2a20
    d6ec:	eorvc	r7, r2, r7, lsr #32
    d6f0:			; <UNDEFINED> instruction: 0xf815460c
    d6f4:	orrslt	r2, r2, r1, lsl #30
    d6f8:	svclt	0x00182a2b
    d6fc:			; <UNDEFINED> instruction: 0xf1042a1f
    d700:	ldmle	r1!, {r0, r8}^
    d704:	andls	r4, r0, #32, 12	; 0x2000000
    d708:			; <UNDEFINED> instruction: 0xf04f4633
    d70c:	strdcs	r3, [r1, -pc]
    d710:			; <UNDEFINED> instruction: 0xf7f43403
    d714:			; <UNDEFINED> instruction: 0xf815ee1e
    d718:	bcs	19324 <__assert_fail@plt+0x16ce4>
    d71c:	strtmi	sp, [r0], -ip, ror #3
    d720:	ldcllt	0, cr11, [r0, #12]!
    d724:	strtmi	r4, [r0], -r4, lsl #12
    d728:	ldcllt	0, cr11, [r0, #12]!
    d72c:	andeq	r3, r0, r8, asr #3
    d730:			; <UNDEFINED> instruction: 0x460cb510
    d734:	andscs	r4, r1, #212992	; 0x34000
    d738:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d73c:	svc	0x0046f7f4
    d740:			; <UNDEFINED> instruction: 0x7c61b918
    d744:	bicseq	pc, pc, r1, lsl r0	; <UNPREDICTABLE>
    d748:	stmdami	r9, {r1, r2, ip, lr, pc}
    d74c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    d750:			; <UNDEFINED> instruction: 0xf8a0f7fa
    d754:	ldclt	0, cr2, [r0, #-0]
    d758:			; <UNDEFINED> instruction: 0xf104220a
    d75c:			; <UNDEFINED> instruction: 0xf7f40011
    d760:			; <UNDEFINED> instruction: 0xf7faeda8
    d764:	andcs	pc, r0, r9, ror #24
    d768:	svclt	0x0000bd10
    d76c:	andeq	r3, r0, sl, ror r1
    d770:	andeq	r3, r0, sl, ror r1
    d774:			; <UNDEFINED> instruction: 0x4604b570
    d778:	strcs	r4, [r0, #-3596]	; 0xfffff1f4
    d77c:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    d780:	ldc	7, cr15, [ip], #-976	; 0xfffffc30
    d784:	eorsvs	r4, r5, r0, lsr #12
    d788:			; <UNDEFINED> instruction: 0xf7f4b154
    d78c:	mulcc	r1, lr, sp
    d790:	bl	1ccb768 <__assert_fail@plt+0x1cc9128>
    d794:			; <UNDEFINED> instruction: 0xb1206030
    d798:			; <UNDEFINED> instruction: 0xf7f44621
    d79c:			; <UNDEFINED> instruction: 0x4628ecd8
    d7a0:	andcs	fp, ip, r0, ror sp
    d7a4:	ldc	7, cr15, [r4], #976	; 0x3d0
    d7a8:	lfmlt	f3, 3, [r0, #-512]!	; 0xfffffe00
    d7ac:			; <UNDEFINED> instruction: 0x00013bb4
    d7b0:	svcmi	0x00f0e92d
    d7b4:	bmi	1c9f018 <__assert_fail@plt+0x1c9c9d8>
    d7b8:	blmi	1c9f038 <__assert_fail@plt+0x1c9c9f8>
    d7bc:	ldrbtmi	fp, [sl], #-143	; 0xffffff71
    d7c0:	stmdage	r7, {r0, r7, r9, sl, lr}
    d7c4:	ldrdlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    d7c8:	pkhtbmi	r5, r8, r3, asr #17
    d7cc:			; <UNDEFINED> instruction: 0xa1b8f8df
    d7d0:	movwls	r6, #55323	; 0xd81b
    d7d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d7d8:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
    d7dc:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, sl, lr}
    d7e0:	sbchi	pc, r4, r0, asr #32
    d7e4:	svceq	0x0000f1b9
    d7e8:	adcshi	pc, fp, r0
    d7ec:			; <UNDEFINED> instruction: 0xf7f44648
    d7f0:	strmi	lr, [r4], -ip, ror #26
    d7f4:	svceq	0x0000f1b8
    d7f8:	adchi	pc, lr, r0
    d7fc:			; <UNDEFINED> instruction: 0xf7f44640
    d800:	strmi	lr, [r5], -r4, ror #26
    d804:			; <UNDEFINED> instruction: 0xf0002f00
    d808:	ldrtmi	r8, [r8], -r3, lsr #1
    d80c:	ldcl	7, cr15, [ip, #-976]	; 0xfffffc30
    d810:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx3
    d814:	addshi	pc, r8, r0
    d818:	movwls	r4, #22064	; 0x5630
    d81c:	ldcl	7, cr15, [r4, #-976]	; 0xfffffc30
    d820:	stmdbne	r2!, {r0, r2, r8, r9, fp, ip, pc}^
    d824:	ldrmi	r4, [r8], #-1043	; 0xfffffbed
    d828:	subeq	lr, r0, r0, lsl #22
    d82c:			; <UNDEFINED> instruction: 0xf7f4301f
    d830:	strmi	lr, [r4], -r4, lsr #22
    d834:			; <UNDEFINED> instruction: 0xf0002800
    d838:	ldclmi	0, cr8, [r4, #-632]	; 0xfffffd88
    d83c:	stfeqd	f7, [pc], {-0}
    d840:	cfstrsgt	mvf4, [pc, #-500]	; d654 <__assert_fail@plt+0xb014>
    d844:	blls	625bd8 <__assert_fail@plt+0x623598>
    d848:	rsbvs	r6, r1, r0, lsr #32
    d84c:	blcs	25adc <__assert_fail@plt+0x2349c>
    d850:	strbtmi	sp, [r0], -sp, ror #2
    d854:			; <UNDEFINED> instruction: 0xf7ff4649
    d858:	strcs	pc, [r0, #-3901]!	; 0xfffff0c3
    d85c:			; <UNDEFINED> instruction: 0xf10d4641
    d860:			; <UNDEFINED> instruction: 0xf8000824
    d864:			; <UNDEFINED> instruction: 0xf7ff5b01
    d868:	shasxmi	pc, r9, r5	; <UNPREDICTABLE>
    d86c:	blpl	8b874 <__assert_fail@plt+0x89234>
    d870:			; <UNDEFINED> instruction: 0xff30f7ff
    d874:			; <UNDEFINED> instruction: 0xf8004631
    d878:			; <UNDEFINED> instruction: 0xf7ff5b01
    d87c:	andcs	pc, sl, #43, 30	; 0xac
    d880:	stfmie	f2, [r3, #-256]	; 0xffffff00
    d884:			; <UNDEFINED> instruction: 0x4603447d
    d888:	andsvc	r4, sl, r0, asr #12
    d88c:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    d890:	andcs	r4, r0, r0, asr #20
    d894:	strtmi	r4, [r1], -r3, asr #12
    d898:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    d89c:	stmib	sp, {r8, sl, ip, pc}^
    d8a0:	andls	r0, r1, r2
    d8a4:			; <UNDEFINED> instruction: 0xf7f49807
    d8a8:			; <UNDEFINED> instruction: 0x4605ec76
    d8ac:			; <UNDEFINED> instruction: 0xf7f44620
    d8b0:	cmnlt	sp, #169984	; 0x29800
    d8b4:	svcmi	0x00fef015
    d8b8:	andvs	pc, r6, r5, asr #7
    d8bc:	adclt	sp, sl, #7
    d8c0:	tstne	r5, #64, 4	; <UNPREDICTABLE>
    d8c4:	svclt	0x0004429a
    d8c8:			; <UNDEFINED> instruction: 0xf0400600
    d8cc:	stmdbge	r8, {r0, r1, r5, r6, r8, sl}
    d8d0:			; <UNDEFINED> instruction: 0xf7ff4640
    d8d4:	strmi	pc, [r4], -pc, asr #25
    d8d8:	stmdbls	r8, {r4, r8, ip, sp, pc}
    d8dc:	blx	fec4b8e2 <__assert_fail@plt+0xfec492a2>
    d8e0:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    d8e4:	bl	fe2cb8bc <__assert_fail@plt+0xfe2c927c>
    d8e8:	svceq	0x0000f1bb
    d8ec:			; <UNDEFINED> instruction: 0xf8cbd001
    d8f0:	stmdals	r7, {ip, lr}
    d8f4:	ldc	7, cr15, [lr, #976]!	; 0x3d0
    d8f8:	blmi	8a019c <__assert_fail@plt+0x89db5c>
    d8fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d900:	blls	367970 <__assert_fail@plt+0x365330>
    d904:	teqle	r4, sl, asr r0
    d908:	andlt	r4, pc, r0, lsr #12
    d90c:	svchi	0x00f0e8bd
    d910:	andcs	r4, r1, #557056	; 0x88000
    d914:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    d918:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
    d91c:	strbmi	r4, [r0], -r9, lsr #12
    d920:	stc2	7, cr15, [r8], #1020	; 0x3fc
    d924:			; <UNDEFINED> instruction: 0xf7f44604
    d928:	addlt	lr, r5, #59904	; 0xea00
    d92c:	blmi	7478a4 <__assert_fail@plt+0x745264>
    d930:	blgt	deb24 <__assert_fail@plt+0xdc4e4>
    d934:			; <UNDEFINED> instruction: 0xf8c4781b
    d938:			; <UNDEFINED> instruction: 0xf8cc000f
    d93c:			; <UNDEFINED> instruction: 0xf88c1004
    d940:			; <UNDEFINED> instruction: 0xf1043008
    d944:	usada8	r4, r7, ip, r0
    d948:	andcs	r4, r1, r6, lsl lr
    d94c:			; <UNDEFINED> instruction: 0xe768447e
    d950:	movwcs	r4, #7957	; 0x1f15
    d954:			; <UNDEFINED> instruction: 0xe75c447f
    d958:	ldrsbhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    d95c:	ldrbtmi	r2, [r8], #1281	; 0x501
    d960:			; <UNDEFINED> instruction: 0xf8dfe750
    d964:	strcs	r9, [r1], #-76	; 0xffffffb4
    d968:			; <UNDEFINED> instruction: 0xe74344f9
    d96c:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    d970:			; <UNDEFINED> instruction: 0xf7f4e7ba
    d974:	andcs	lr, ip, ip, ror #22
    d978:	bl	ff2cb950 <__assert_fail@plt+0xff2c9310>
    d97c:	ldr	fp, [r3, r5, lsl #5]!
    d980:	andeq	r3, r1, r6, ror #10
    d984:	muleq	r0, ip, r2
    d988:	andeq	r3, r1, r8, asr #10
    d98c:	andeq	r3, r0, ip, lsr #1
    d990:			; <UNDEFINED> instruction: 0xfffffea9
    d994:	andeq	r0, r0, r0, asr #5
    d998:	andeq	r3, r1, r8, lsr #8
    d99c:	andeq	r0, r0, r6, ror #27
    d9a0:	andeq	r2, r0, ip, asr #31
    d9a4:			; <UNDEFINED> instruction: 0x000015b4
    d9a8:	andeq	r1, r0, ip, lsr #11
    d9ac:	andeq	r1, r0, r2, lsr #11
    d9b0:	muleq	r0, r8, r5
    d9b4:	blmi	5a0210 <__assert_fail@plt+0x59dbd0>
    d9b8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d9bc:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    d9c0:	stmdage	r4, {r0, r2, r9, sl, lr}
    d9c4:	movwls	r6, #22555	; 0x581b
    d9c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d9cc:	stc2l	7, cr15, [sl], #1020	; 0x3fc
    d9d0:	stmdblt	r8!, {r2, r9, sl, lr}^
    d9d4:	strmi	r4, [r2], -r3, lsl #12
    d9d8:	strtmi	r9, [r9], -r3
    d9dc:	andls	r9, r1, r2
    d9e0:	stmdals	r4, {ip, pc}
    d9e4:	bl	ff5cb9bc <__assert_fail@plt+0xff5c937c>
    d9e8:	stmdals	r4, {r2, r9, sl, lr}
    d9ec:	stcl	7, cr15, [r2, #-976]	; 0xfffffc30
    d9f0:	blmi	1e0218 <__assert_fail@plt+0x1ddbd8>
    d9f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d9f8:	blls	167a68 <__assert_fail@plt+0x165428>
    d9fc:	qaddle	r4, sl, r2
    da00:	andlt	r4, r7, r0, lsr #12
    da04:			; <UNDEFINED> instruction: 0xf7f4bd30
    da08:	svclt	0x0000eb22
    da0c:	andeq	r3, r1, ip, ror #6
    da10:	muleq	r0, ip, r2
    da14:	andeq	r3, r1, r0, lsr r3
    da18:	blmi	6e0288 <__assert_fail@plt+0x6ddc48>
    da1c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    da20:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp, pc}^
    da24:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    da28:			; <UNDEFINED> instruction: 0xf04f937d
    da2c:			; <UNDEFINED> instruction: 0xf7f40300
    da30:	bl	48b68 <__assert_fail@plt+0x46528>
    da34:			; <UNDEFINED> instruction: 0xf5b30340
    da38:	svclt	0x00887fe1
    da3c:	ldmdale	r4, {r3, r5, r7, sp}
    da40:			; <UNDEFINED> instruction: 0x466f4d12
    da44:	ldrbtmi	r4, [sp], #-1596	; 0xfffff9c4
    da48:	stmdavs	sp!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
    da4c:	ldrtmi	ip, [r1], -pc, lsl #8
    da50:	andseq	pc, r1, sp, lsl #2
    da54:			; <UNDEFINED> instruction: 0xf7ff8025
    da58:	tstcs	sl, sp, lsr lr	; <UNPREDICTABLE>
    da5c:	strmi	r2, [r3], -r0, lsl #4
    da60:	andsvc	r4, r9, r8, lsr r6
    da64:			; <UNDEFINED> instruction: 0xf7ff705a
    da68:	bmi	28d904 <__assert_fail@plt+0x28b2c4>
    da6c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    da70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    da74:	subsmi	r9, sl, sp, ror fp
    da78:	rsbslt	sp, pc, r1, lsl #2
    da7c:			; <UNDEFINED> instruction: 0xf7f4bdf0
    da80:	svclt	0x0000eae6
    da84:	andeq	r3, r1, r8, lsl #6
    da88:	muleq	r0, ip, r2
    da8c:	andeq	r2, r0, r2, asr #29
    da90:			; <UNDEFINED> instruction: 0x000132b6
    da94:	andeq	r0, r0, r0
    da98:			; <UNDEFINED> instruction: 0xf0002900
    da9c:	b	fe02df9c <__assert_fail@plt+0xfe02b95c>
    daa0:	svclt	0x00480c01
    daa4:	cdpne	2, 4, cr4, cr10, cr9, {2}
    daa8:	tsthi	pc, r0	; <UNPREDICTABLE>
    daac:	svclt	0x00480003
    dab0:	addmi	r4, fp, #805306372	; 0x30000004
    dab4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    dab8:			; <UNDEFINED> instruction: 0xf0004211
    dabc:	blx	fecedf50 <__assert_fail@plt+0xfeceb910>
    dac0:	blx	fec8a4d4 <__assert_fail@plt+0xfec87e94>
    dac4:	bl	fe849cd0 <__assert_fail@plt+0xfe847690>
    dac8:			; <UNDEFINED> instruction: 0xf1c20202
    dacc:	andge	r0, r4, pc, lsl r2
    dad0:	andne	lr, r2, #0, 22
    dad4:	andeq	pc, r0, pc, asr #32
    dad8:	svclt	0x00004697
    dadc:	andhi	pc, r0, pc, lsr #7
    dae0:	svcvc	0x00c1ebb3
    dae4:	bl	103d6ec <__assert_fail@plt+0x103b0ac>
    dae8:	svclt	0x00280000
    daec:	bicvc	lr, r1, #166912	; 0x28c00
    daf0:	svcvc	0x0081ebb3
    daf4:	bl	103d6fc <__assert_fail@plt+0x103b0bc>
    daf8:	svclt	0x00280000
    dafc:	orrvc	lr, r1, #166912	; 0x28c00
    db00:	svcvc	0x0041ebb3
    db04:	bl	103d70c <__assert_fail@plt+0x103b0cc>
    db08:	svclt	0x00280000
    db0c:	movtvc	lr, #7075	; 0x1ba3
    db10:	svcvc	0x0001ebb3
    db14:	bl	103d71c <__assert_fail@plt+0x103b0dc>
    db18:	svclt	0x00280000
    db1c:	movwvc	lr, #7075	; 0x1ba3
    db20:	svcvs	0x00c1ebb3
    db24:	bl	103d72c <__assert_fail@plt+0x103b0ec>
    db28:	svclt	0x00280000
    db2c:	bicvs	lr, r1, #166912	; 0x28c00
    db30:	svcvs	0x0081ebb3
    db34:	bl	103d73c <__assert_fail@plt+0x103b0fc>
    db38:	svclt	0x00280000
    db3c:	orrvs	lr, r1, #166912	; 0x28c00
    db40:	svcvs	0x0041ebb3
    db44:	bl	103d74c <__assert_fail@plt+0x103b10c>
    db48:	svclt	0x00280000
    db4c:	movtvs	lr, #7075	; 0x1ba3
    db50:	svcvs	0x0001ebb3
    db54:	bl	103d75c <__assert_fail@plt+0x103b11c>
    db58:	svclt	0x00280000
    db5c:	movwvs	lr, #7075	; 0x1ba3
    db60:	svcpl	0x00c1ebb3
    db64:	bl	103d76c <__assert_fail@plt+0x103b12c>
    db68:	svclt	0x00280000
    db6c:	bicpl	lr, r1, #166912	; 0x28c00
    db70:	svcpl	0x0081ebb3
    db74:	bl	103d77c <__assert_fail@plt+0x103b13c>
    db78:	svclt	0x00280000
    db7c:	orrpl	lr, r1, #166912	; 0x28c00
    db80:	svcpl	0x0041ebb3
    db84:	bl	103d78c <__assert_fail@plt+0x103b14c>
    db88:	svclt	0x00280000
    db8c:	movtpl	lr, #7075	; 0x1ba3
    db90:	svcpl	0x0001ebb3
    db94:	bl	103d79c <__assert_fail@plt+0x103b15c>
    db98:	svclt	0x00280000
    db9c:	movwpl	lr, #7075	; 0x1ba3
    dba0:	svcmi	0x00c1ebb3
    dba4:	bl	103d7ac <__assert_fail@plt+0x103b16c>
    dba8:	svclt	0x00280000
    dbac:	bicmi	lr, r1, #166912	; 0x28c00
    dbb0:	svcmi	0x0081ebb3
    dbb4:	bl	103d7bc <__assert_fail@plt+0x103b17c>
    dbb8:	svclt	0x00280000
    dbbc:	orrmi	lr, r1, #166912	; 0x28c00
    dbc0:	svcmi	0x0041ebb3
    dbc4:	bl	103d7cc <__assert_fail@plt+0x103b18c>
    dbc8:	svclt	0x00280000
    dbcc:	movtmi	lr, #7075	; 0x1ba3
    dbd0:	svcmi	0x0001ebb3
    dbd4:	bl	103d7dc <__assert_fail@plt+0x103b19c>
    dbd8:	svclt	0x00280000
    dbdc:	movwmi	lr, #7075	; 0x1ba3
    dbe0:	svccc	0x00c1ebb3
    dbe4:	bl	103d7ec <__assert_fail@plt+0x103b1ac>
    dbe8:	svclt	0x00280000
    dbec:	biccc	lr, r1, #166912	; 0x28c00
    dbf0:	svccc	0x0081ebb3
    dbf4:	bl	103d7fc <__assert_fail@plt+0x103b1bc>
    dbf8:	svclt	0x00280000
    dbfc:	orrcc	lr, r1, #166912	; 0x28c00
    dc00:	svccc	0x0041ebb3
    dc04:	bl	103d80c <__assert_fail@plt+0x103b1cc>
    dc08:	svclt	0x00280000
    dc0c:	movtcc	lr, #7075	; 0x1ba3
    dc10:	svccc	0x0001ebb3
    dc14:	bl	103d81c <__assert_fail@plt+0x103b1dc>
    dc18:	svclt	0x00280000
    dc1c:	movwcc	lr, #7075	; 0x1ba3
    dc20:	svccs	0x00c1ebb3
    dc24:	bl	103d82c <__assert_fail@plt+0x103b1ec>
    dc28:	svclt	0x00280000
    dc2c:	biccs	lr, r1, #166912	; 0x28c00
    dc30:	svccs	0x0081ebb3
    dc34:	bl	103d83c <__assert_fail@plt+0x103b1fc>
    dc38:	svclt	0x00280000
    dc3c:	orrcs	lr, r1, #166912	; 0x28c00
    dc40:	svccs	0x0041ebb3
    dc44:	bl	103d84c <__assert_fail@plt+0x103b20c>
    dc48:	svclt	0x00280000
    dc4c:	movtcs	lr, #7075	; 0x1ba3
    dc50:	svccs	0x0001ebb3
    dc54:	bl	103d85c <__assert_fail@plt+0x103b21c>
    dc58:	svclt	0x00280000
    dc5c:	movwcs	lr, #7075	; 0x1ba3
    dc60:	svcne	0x00c1ebb3
    dc64:	bl	103d86c <__assert_fail@plt+0x103b22c>
    dc68:	svclt	0x00280000
    dc6c:	bicne	lr, r1, #166912	; 0x28c00
    dc70:	svcne	0x0081ebb3
    dc74:	bl	103d87c <__assert_fail@plt+0x103b23c>
    dc78:	svclt	0x00280000
    dc7c:	orrne	lr, r1, #166912	; 0x28c00
    dc80:	svcne	0x0041ebb3
    dc84:	bl	103d88c <__assert_fail@plt+0x103b24c>
    dc88:	svclt	0x00280000
    dc8c:	movtne	lr, #7075	; 0x1ba3
    dc90:	svcne	0x0001ebb3
    dc94:	bl	103d89c <__assert_fail@plt+0x103b25c>
    dc98:	svclt	0x00280000
    dc9c:	movwne	lr, #7075	; 0x1ba3
    dca0:	svceq	0x00c1ebb3
    dca4:	bl	103d8ac <__assert_fail@plt+0x103b26c>
    dca8:	svclt	0x00280000
    dcac:	biceq	lr, r1, #166912	; 0x28c00
    dcb0:	svceq	0x0081ebb3
    dcb4:	bl	103d8bc <__assert_fail@plt+0x103b27c>
    dcb8:	svclt	0x00280000
    dcbc:	orreq	lr, r1, #166912	; 0x28c00
    dcc0:	svceq	0x0041ebb3
    dcc4:	bl	103d8cc <__assert_fail@plt+0x103b28c>
    dcc8:	svclt	0x00280000
    dccc:	movteq	lr, #7075	; 0x1ba3
    dcd0:	svceq	0x0001ebb3
    dcd4:	bl	103d8dc <__assert_fail@plt+0x103b29c>
    dcd8:	svclt	0x00280000
    dcdc:	movweq	lr, #7075	; 0x1ba3
    dce0:	svceq	0x0000f1bc
    dce4:	submi	fp, r0, #72, 30	; 0x120
    dce8:	b	fe71fab0 <__assert_fail@plt+0xfe71d470>
    dcec:	svclt	0x00480f00
    dcf0:	ldrbmi	r4, [r0, -r0, asr #4]!
    dcf4:	andcs	fp, r0, r8, lsr pc
    dcf8:	b	13fd910 <__assert_fail@plt+0x13fb2d0>
    dcfc:			; <UNDEFINED> instruction: 0xf04070ec
    dd00:	ldrbmi	r0, [r0, -r1]!
    dd04:			; <UNDEFINED> instruction: 0xf281fab1
    dd08:	andseq	pc, pc, #-2147483600	; 0x80000030
    dd0c:	svceq	0x0000f1bc
    dd10:			; <UNDEFINED> instruction: 0xf002fa23
    dd14:	submi	fp, r0, #72, 30	; 0x120
    dd18:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    dd1c:			; <UNDEFINED> instruction: 0xf06fbfc8
    dd20:	svclt	0x00b84000
    dd24:	andmi	pc, r0, pc, asr #32
    dd28:	ldmdalt	r6!, {ip, sp, lr, pc}^
    dd2c:	rscsle	r2, r4, r0, lsl #18
    dd30:	andmi	lr, r3, sp, lsr #18
    dd34:	mrc2	7, 5, pc, cr3, cr15, {7}
    dd38:			; <UNDEFINED> instruction: 0x4006e8bd
    dd3c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    dd40:	smlatbeq	r3, r1, fp, lr
    dd44:	svclt	0x00004770
    dd48:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    dd4c:	svclt	0x00be2900
    dd50:			; <UNDEFINED> instruction: 0xf04f2000
    dd54:	and	r4, r6, r0, lsl #2
    dd58:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    dd5c:			; <UNDEFINED> instruction: 0xf06fbf1c
    dd60:			; <UNDEFINED> instruction: 0xf04f4100
    dd64:			; <UNDEFINED> instruction: 0xf00030ff
    dd68:			; <UNDEFINED> instruction: 0xf1adb857
    dd6c:	stmdb	sp!, {r3, sl, fp}^
    dd70:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    dd74:	blcs	449a0 <__assert_fail@plt+0x42360>
    dd78:			; <UNDEFINED> instruction: 0xf000db1a
    dd7c:			; <UNDEFINED> instruction: 0xf8ddf853
    dd80:	ldmib	sp, {r2, sp, lr, pc}^
    dd84:	andlt	r2, r4, r2, lsl #6
    dd88:	submi	r4, r0, #112, 14	; 0x1c00000
    dd8c:	cmpeq	r1, r1, ror #22
    dd90:	blle	6d8998 <__assert_fail@plt+0x6d6358>
    dd94:			; <UNDEFINED> instruction: 0xf846f000
    dd98:	ldrd	pc, [r4], -sp
    dd9c:	movwcs	lr, #10717	; 0x29dd
    dda0:	submi	fp, r0, #4
    dda4:	cmpeq	r1, r1, ror #22
    dda8:	bl	18de6f8 <__assert_fail@plt+0x18dc0b8>
    ddac:	ldrbmi	r0, [r0, -r3, asr #6]!
    ddb0:	bl	18de700 <__assert_fail@plt+0x18dc0c0>
    ddb4:			; <UNDEFINED> instruction: 0xf0000343
    ddb8:			; <UNDEFINED> instruction: 0xf8ddf835
    ddbc:	ldmib	sp, {r2, sp, lr, pc}^
    ddc0:	andlt	r2, r4, r2, lsl #6
    ddc4:	bl	185e6cc <__assert_fail@plt+0x185c08c>
    ddc8:	ldrbmi	r0, [r0, -r1, asr #2]!
    ddcc:	bl	18de71c <__assert_fail@plt+0x18dc0dc>
    ddd0:			; <UNDEFINED> instruction: 0xf0000343
    ddd4:			; <UNDEFINED> instruction: 0xf8ddf827
    ddd8:	ldmib	sp, {r2, sp, lr, pc}^
    dddc:	andlt	r2, r4, r2, lsl #6
    dde0:	bl	18de730 <__assert_fail@plt+0x18dc0f0>
    dde4:	ldrbmi	r0, [r0, -r3, asr #6]!
    dde8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    ddec:	svclt	0x00082900
    ddf0:	svclt	0x001c2800
    ddf4:	mvnscc	pc, pc, asr #32
    ddf8:	rscscc	pc, pc, pc, asr #32
    ddfc:	stmdalt	ip, {ip, sp, lr, pc}
    de00:	stfeqd	f7, [r8], {173}	; 0xad
    de04:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    de08:			; <UNDEFINED> instruction: 0xf80cf000
    de0c:	ldrd	pc, [r4], -sp
    de10:	movwcs	lr, #10717	; 0x29dd
    de14:	ldrbmi	fp, [r0, -r4]!
    de18:			; <UNDEFINED> instruction: 0xf04fb502
    de1c:			; <UNDEFINED> instruction: 0xf7f40008
    de20:	stclt	8, cr14, [r2, #-120]	; 0xffffff88
    de24:	svclt	0x00084299
    de28:	push	{r4, r7, r9, lr}
    de2c:			; <UNDEFINED> instruction: 0x46044ff0
    de30:	andcs	fp, r0, r8, lsr pc
    de34:			; <UNDEFINED> instruction: 0xf8dd460d
    de38:	svclt	0x0038c024
    de3c:	cmnle	fp, #1048576	; 0x100000
    de40:			; <UNDEFINED> instruction: 0x46994690
    de44:			; <UNDEFINED> instruction: 0xf283fab3
    de48:	rsbsle	r2, r0, r0, lsl #22
    de4c:			; <UNDEFINED> instruction: 0xf385fab5
    de50:	rsble	r2, r8, r0, lsl #26
    de54:			; <UNDEFINED> instruction: 0xf1a21ad2
    de58:	blx	2516e0 <__assert_fail@plt+0x24f0a0>
    de5c:	blx	24ca6c <__assert_fail@plt+0x24a42c>
    de60:			; <UNDEFINED> instruction: 0xf1c2f30e
    de64:	b	12cfaec <__assert_fail@plt+0x12cd4ac>
    de68:	blx	a10a7c <__assert_fail@plt+0xa0e43c>
    de6c:	b	130aa90 <__assert_fail@plt+0x1308450>
    de70:	blx	210a84 <__assert_fail@plt+0x20e444>
    de74:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    de78:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    de7c:	andcs	fp, r0, ip, lsr pc
    de80:	movwle	r4, #42497	; 0xa601
    de84:	bl	fed15e90 <__assert_fail@plt+0xfed13850>
    de88:	blx	eeb8 <__assert_fail@plt+0xc878>
    de8c:	blx	84a2cc <__assert_fail@plt+0x847c8c>
    de90:	bl	198aab4 <__assert_fail@plt+0x1988474>
    de94:	tstmi	r9, #46137344	; 0x2c00000
    de98:	bcs	1e0e0 <__assert_fail@plt+0x1baa0>
    de9c:	b	1401f94 <__assert_fail@plt+0x13ff954>
    dea0:	b	13d0010 <__assert_fail@plt+0x13cd9d0>
    dea4:	b	1210418 <__assert_fail@plt+0x120ddd8>
    dea8:	ldrmi	r7, [r6], -fp, asr #17
    deac:	bl	fed45ee0 <__assert_fail@plt+0xfed438a0>
    deb0:	bl	194ead8 <__assert_fail@plt+0x194c498>
    deb4:	ldmne	fp, {r0, r3, r9, fp}^
    deb8:	beq	2c8be8 <__assert_fail@plt+0x2c65a8>
    debc:			; <UNDEFINED> instruction: 0xf14a1c5c
    dec0:	cfsh32cc	mvfx0, mvfx1, #0
    dec4:	strbmi	sp, [sp, #-7]
    dec8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    decc:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    ded0:	adfccsz	f4, f1, #5.0
    ded4:	blx	1826b8 <__assert_fail@plt+0x180078>
    ded8:	blx	94bafc <__assert_fail@plt+0x9494bc>
    dedc:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    dee0:	vseleq.f32	s30, s28, s11
    dee4:	blx	9542ec <__assert_fail@plt+0x951cac>
    dee8:	b	110bef8 <__assert_fail@plt+0x11098b8>
    deec:			; <UNDEFINED> instruction: 0xf1a2040e
    def0:			; <UNDEFINED> instruction: 0xf1c20720
    def4:	blx	20f77c <__assert_fail@plt+0x20d13c>
    def8:	blx	14ab08 <__assert_fail@plt+0x1484c8>
    defc:	blx	14bb20 <__assert_fail@plt+0x1494e0>
    df00:	b	110a710 <__assert_fail@plt+0x11080d0>
    df04:	blx	90eb28 <__assert_fail@plt+0x90c4e8>
    df08:	bl	118b728 <__assert_fail@plt+0x11890e8>
    df0c:	teqmi	r3, #1073741824	; 0x40000000
    df10:	strbmi	r1, [r5], -r0, lsl #21
    df14:	tsteq	r3, r1, ror #22
    df18:	svceq	0x0000f1bc
    df1c:	stmib	ip, {r0, ip, lr, pc}^
    df20:	pop	{r8, sl, lr}
    df24:	blx	fed31eec <__assert_fail@plt+0xfed2f8ac>
    df28:	msrcc	CPSR_, #132, 6	; 0x10000002
    df2c:	blx	fee47d7c <__assert_fail@plt+0xfee4573c>
    df30:	blx	fed8a958 <__assert_fail@plt+0xfed88318>
    df34:	eorcc	pc, r0, #335544322	; 0x14000002
    df38:	orrle	r2, fp, r0, lsl #26
    df3c:	svclt	0x0000e7f3
    df40:	mvnsmi	lr, #737280	; 0xb4000
    df44:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    df48:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    df4c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    df50:	svc	0x006cf7f3
    df54:	blne	1d9f150 <__assert_fail@plt+0x1d9cb10>
    df58:	strhle	r1, [sl], -r6
    df5c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    df60:	svccc	0x0004f855
    df64:	strbmi	r3, [sl], -r1, lsl #8
    df68:	ldrtmi	r4, [r8], -r1, asr #12
    df6c:	adcmi	r4, r6, #152, 14	; 0x2600000
    df70:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    df74:	svclt	0x000083f8
    df78:	andeq	r2, r1, r6, asr ip
    df7c:	andeq	r2, r1, ip, asr #24
    df80:	svclt	0x00004770
    df84:	tstcs	r0, r2, lsl #22
    df88:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    df8c:	stmiblt	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    df90:	andeq	r3, r1, r8, ror r0

Disassembly of section .fini:

0000df94 <.fini>:
    df94:	push	{r3, lr}
    df98:	pop	{r3, pc}
