Project Information                  e:\vhdldesigns\ee231\15mips-8\execute.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 03/08/2002 13:07:07

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


EXECUTE


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

execute   EPF10K70RC240-4  37     17     0    0         0  %    89       2  %

User Pins:                 37     17     0  



Project Information                  e:\vhdldesigns\ee231\15mips-8\execute.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Ignored unnecessary INPUT pin 'function_opcode5'
Warning: Ignored unnecessary INPUT pin 'function_opcode4'
Warning: Ignored unnecessary INPUT pin 'pc_plus_41'
Warning: Ignored unnecessary INPUT pin 'pc_plus_40'


Project Information                  e:\vhdldesigns\ee231\15mips-8\execute.rpt

** FILE HIERARCHY **



|lpm_add_sub:342|
|lpm_add_sub:342|addcore:adder|
|lpm_add_sub:342|altshift:result_ext_latency_ffs|
|lpm_add_sub:342|altshift:carry_ext_latency_ffs|
|lpm_add_sub:342|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:399|
|lpm_add_sub:399|addcore:adder|
|lpm_add_sub:399|altshift:result_ext_latency_ffs|
|lpm_add_sub:399|altshift:carry_ext_latency_ffs|
|lpm_add_sub:399|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:488|
|lpm_add_sub:488|addcore:adder|
|lpm_add_sub:488|altshift:result_ext_latency_ffs|
|lpm_add_sub:488|altshift:carry_ext_latency_ffs|
|lpm_add_sub:488|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1034|
|lpm_add_sub:1034|addcore:adder|
|lpm_add_sub:1034|altshift:result_ext_latency_ffs|
|lpm_add_sub:1034|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1034|altshift:oflow_ext_latency_ffs|


Device-Specific Information:         e:\vhdldesigns\ee231\15mips-8\execute.rpt
execute

***** Logic for device 'execute' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                f                                       f                                                                      
                                u                                       u                                                                      
                                n                                       n                                                                      
                                c                                       c                                                                      
                                t r       r   r r         r       r r   t     s s s                                                            
                                i e       e   e e         e   a   e e   i   a i i i                                                            
                                o a       a   a a p       a   l   a a   o   l g g g                                                            
                                n d       d   d d c       d   u   d d   n   u n n n                                                            
                      R R R R R _ _ R   R _ R _ _ _ R   R _   _ R _ _   _ R _ _ _ _ R R R R   R R R R R R R   R R R R R R R   R R R R R R R R  
                      E E E E E o d E   E d E d d p E   E d   r E d d   o E r e e e E E E E   E E E E E E E   E E E E E E E   E E E E E E E E  
                      S S S S S p a S G S a S a a l S V S a   e S a a G p S e x x x S S S S V S S S S S S S G S S S S S S S V S S S S S S S S  
                      E E E E E c t E N E t E t t u E C E t   s E t t N c E s t t t E E E E C E E E E E E E N E E E E E E E C E E E E E E E E  
                      R R R R R o a R D R a R a a s R C R a z u R a a D o R u e e e R R R R C R R R R R R R D R R R R R R R C R R R R R R R R  
                      V V V V V d _ V I V _ V _ _ _ V I V _ e l V _ _ I d V l n n n V V V V I V V V V V V V I V V V V V V V I V V V V V V V V  
                      E E E E E e 1 E N E 2 E 1 1 4 E N E 1 r t E 1 1 N e E t d d d E E E E N E E E E E E E N E E E E E E E N E E E E E E E E  
                      D D D D D 2 2 D T D 6 D 7 3 4 D T D 1 o 3 D 4 6 T 0 D 0 4 6 3 D D D D T D D D D D D D T D D D D D D D T D D D D D D D D  
                    --------------------------------------------------------------------------------------------------------------------------_ 
                   / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
                  /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
            #TCK |  1                                                                                                                         180 | ^DATA0 
      ^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
           ^nCEO |  3                                                                                                                         178 | ^nCE 
            #TDO |  4                                                                                                                         177 | #TDI 
          VCCINT |  5                                                                                                                         176 | GNDINT 
        RESERVED |  6                                                                                                                         175 | RESERVED 
        RESERVED |  7                                                                                                                         174 | RESERVED 
        RESERVED |  8                                                                                                                         173 | RESERVED 
        RESERVED |  9                                                                                                                         172 | RESERVED 
          GNDINT | 10                                                                                                                         171 | RESERVED 
        RESERVED | 11                                                                                                                         170 | VCCINT 
        RESERVED | 12                                                                                                                         169 | RESERVED 
        RESERVED | 13                                                                                                                         168 | RESERVED 
        RESERVED | 14                                                                                                                         167 | RESERVED 
        RESERVED | 15                                                                                                                         166 | RESERVED 
          VCCINT | 16                                                                                                                         165 | GNDINT 
        RESERVED | 17                                                                                                                         164 | RESERVED 
        RESERVED | 18                                                                                                                         163 | RESERVED 
     add_result1 | 19                                                                                                                         162 | RESERVED 
        RESERVED | 20                                                                                                                         161 | RESERVED 
        RESERVED | 21                                                                                                                         160 | VCCINT 
          GNDINT | 22                                                                                                                         159 | RESERVED 
        RESERVED | 23                                                                                                                         158 | RESERVED 
        RESERVED | 24                                                                                                                         157 | RESERVED 
        RESERVED | 25                                                                                                                         156 | RESERVED 
        RESERVED | 26                                                                                                                         155 | GNDINT 
          VCCINT | 27                                                                                                                         154 | RESERVED 
        RESERVED | 28                                                                                                                         153 | RESERVED 
        RESERVED | 29                                                                                                                         152 | RESERVED 
        RESERVED | 30                                                                                                                         151 | RESERVED 
        RESERVED | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
          GNDINT | 32                                                                                                                         149 | RESERVED 
        RESERVED | 33                                                                                                                         148 | RESERVED 
        RESERVED | 34                                                                                                                         147 | RESERVED 
        RESERVED | 35                                                                                                                         146 | RESERVED 
        RESERVED | 36                                                                                                                         145 | GNDINT 
          VCCINT | 37                                                                                                                         144 | RESERVED 
        RESERVED | 38                                                                                                                         143 | pc_plus_43 
        RESERVED | 39                                                                                                                         142 | sign_extend2 
        RESERVED | 40                                                                                                                         141 | aluop0 
        RESERVED | 41                                                                                                                         140 | VCCINT 
          GNDINT | 42                                                                                                                         139 | aluop1 
     alu_result1 | 43                                                                                                                         138 | read_data_21 
     add_result0 | 44                                                                                                                         137 | add_result6 
     alu_result2 | 45                                                                                                                         136 | pc_plus_47 
     add_result3 | 46                                                                                                                         135 | GNDINT 
          VCCINT | 47                                                                                                                         134 | pc_plus_46 
     add_result5 | 48                                                                                                                         133 | RESERVED 
     add_result7 | 49                                                                                                                         132 | RESERVED 
     add_result4 | 50                                                                                                                         131 | pc_plus_45 
        RESERVED | 51                                                                                                                         130 | VCCINT 
          GNDINT | 52                                                                                                                         129 | RESERVED 
        RESERVED | 53                                                                                                                         128 | RESERVED 
        RESERVED | 54                                                                                                                         127 | RESERVED 
        RESERVED | 55                                                                                                                         126 | RESERVED 
        RESERVED | 56                                                                                                                         125 | GNDINT 
          VCCINT | 57                                                                                                                         124 | ^MSEL0 
            #TMS | 58                                                                                                                         123 | ^MSEL1 
           #TRST | 59                                                                                                                         122 | VCCINT 
        ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
                 |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
                  \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
                   \--------------------------------------------------------------------------------------------------------------------------- 
                      r r R R R a f a G s r r f R r r V p R R a r s a G R a r V a s s G R R V R R R R R R R G R R R R R R R V R R R R R R R R  
                      e e E E E d u l N i e e u E e e C c E E l e i l N E l e C l i i N E E C E E E E E E E N E E E E E E E C E E E E E E E E  
                      a a S S S d n u D g a a n S a a C _ S S u a g u D S u a C u g g D S S C S S S S S S S D S S S S S S S C S S S S S S S S  
                      d d E E E _ c _ I n d d c E d d I p E E _ d n _ I E _ d I s n n I E E I E E E E E E E I E E E E E E E I E E E E E E E E  
                      _ _ R R R r t r N _ _ _ t R _ _ N l R R r _ _ r N R r _ N r _ _ N R R N R R R R R R R N R R R R R R R N R R R R R R R R  
                      d d V V V e i e T e d d i V d d T u V V e d e e T V e d T c e e T V V T V V V V V V V T V V V V V V V T V V V V V V V V  
                      a a E E E s o s   x a a o E a a   s E E s a x s   E s a     x x   E E   E E E E E E E   E E E E E E E   E E E E E E E E  
                      t t D D D u n u   t t t n D t t   _ D D u t t u   D u t     t t   D D   D D D D D D D   D D D D D D D   D D D D D D D D  
                      a a       l _ l   e a a _   a a   4     l a e l     l a     e e                                                          
                      _ _       t o t   n _ _ o   _ _   2     t _ n t     t _     n n                                                          
                      2 2       2 p 5   d 2 1 p   2 2         7 1 d 4     6 2     d d                                                          
                      4 7         c     7 0 5 c   5 3           0 0         2     5 1                                                          
                                  o           o                                                                                                
                                  d           d                                                                                                
                                  e           e                                                                                                
                                  1           3                                                                                                


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:         e:\vhdldesigns\ee231\15mips-8\execute.rpt
execute

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
G27      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      11/26( 42%)   
G28      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    0/2    0/2      12/26( 46%)   
G29      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2       9/26( 34%)   
G30      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2       9/26( 34%)   
G33      8/ 8(100%)   3/ 8( 37%)   0/ 8(  0%)    0/2    0/2      17/26( 65%)   
G34      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2       9/26( 34%)   
G36      7/ 8( 87%)   0/ 8(  0%)   5/ 8( 62%)    0/2    0/2       6/26( 23%)   
G40      2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       5/26( 19%)   
G46      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2       9/26( 34%)   
G47      8/ 8(100%)   2/ 8( 25%)   6/ 8( 75%)    0/2    0/2      12/26( 46%)   
G49      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2       9/26( 34%)   
H40      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    0/2    0/2       9/26( 34%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            48/183    ( 26%)
Total logic cells used:                         89/3744   (  2%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 3.30/4    ( 82%)
Total fan-in:                                 294/14976   (  1%)

Total input pins required:                      37
Total input I/O cell registers required:         0
Total output pins required:                     17
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     89
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         6/3744   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   8   8   8   0   0   8   8   0   7   0   0   0   2   0   0   0   0   0   8   8   0   8   0   0   0     81/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0      8/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   8   8   8   0   0   8   8   0   7   0   0   0  10   0   0   0   0   0   8   8   0   8   0   0   0     89/0  



Device-Specific Information:         e:\vhdldesigns\ee231\15mips-8\execute.rpt
execute

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 141      -     -    G    --      INPUT                0    0    0    1  aluop0
 139      -     -    G    --      INPUT                0    0    0    6  aluop1
  90      -     -    -    --      INPUT                0    0    0    8  alusrc
 215      -     -    -    29      INPUT                0    0    0    1  function_opcode0
  67      -     -    -    46      INPUT                0    0    0    1  function_opcode1
 235      -     -    -    46      INPUT                0    0    0    5  function_opcode2
  73      -     -    -    39      INPUT                0    0    0    1  function_opcode3
  78      -     -    -    36      INPUT                0    0    0    3  pc_plus_42
 143      -     -    G    --      INPUT                0    0    0    2  pc_plus_43
 226      -     -    -    38      INPUT                0    0    0    2  pc_plus_44
 131      -     -    H    --      INPUT                0    0    0    2  pc_plus_45
 134      -     -    H    --      INPUT                0    0    0    2  pc_plus_46
 136      -     -    H    --      INPUT                0    0    0    4  pc_plus_47
  82      -     -    -    32      INPUT                0    0    0    6  read_data_10
 222      -     -    -    35      INPUT                0    0    0    6  read_data_11
 234      -     -    -    45      INPUT                0    0    0    6  read_data_12
 227      -     -    -    39      INPUT                0    0    0    6  read_data_13
 218      -     -    -    32      INPUT                0    0    0    6  read_data_14
  72      -     -    -    42      INPUT                0    0    0    6  read_data_15
 217      -     -    -    31      INPUT                0    0    0    6  read_data_16
 228      -     -    -    40      INPUT                0    0    0    4  read_data_17
  71      -     -    -    43      INPUT                0    0    0    1  read_data_20
 138      -     -    G    --      INPUT                0    0    0    1  read_data_21
  88      -     -    -    27      INPUT                0    0    0    1  read_data_22
  76      -     -    -    37      INPUT                0    0    0    1  read_data_23
  61      -     -    -    52      INPUT                0    0    0    1  read_data_24
  75      -     -    -    37      INPUT                0    0    0    1  read_data_25
 230      -     -    -    43      INPUT                0    0    0    1  read_data_26
  62      -     -    -    51      INPUT                0    0    0    1  read_data_27
  83      -     -    -    31      INPUT                0    0    0    4  sign_extend0
  92      -     -    -    --      INPUT                0    0    0    3  sign_extend1
 142      -     -    G    --      INPUT                0    0    0    3  sign_extend2
 210      -     -    -    --      INPUT                0    0    0    3  sign_extend3
 212      -     -    -    --      INPUT                0    0    0    3  sign_extend4
  91      -     -    -    --      INPUT                0    0    0    3  sign_extend5
 211      -     -    -    --      INPUT                0    0    0    3  sign_extend6
  70      -     -    -    44      INPUT                0    0    0    2  sign_extend7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:         e:\vhdldesigns\ee231\15mips-8\execute.rpt
execute

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  44      -     -    G    --     OUTPUT                0    1    0    0  add_result0
  19      -     -    C    --     OUTPUT                0    1    0    0  add_result1
  66      -     -    -    47     OUTPUT                0    1    0    0  add_result2
  46      -     -    H    --     OUTPUT                0    1    0    0  add_result3
  50      -     -    H    --     OUTPUT                0    1    0    0  add_result4
  48      -     -    H    --     OUTPUT                0    1    0    0  add_result5
 137      -     -    H    --     OUTPUT                0    1    0    0  add_result6
  49      -     -    H    --     OUTPUT                0    1    0    0  add_result7
 213      -     -    -    27     OUTPUT                0    1    0    0  alu_result0
  43      -     -    G    --     OUTPUT                0    1    0    0  alu_result1
  45      -     -    G    --     OUTPUT                0    1    0    0  alu_result2
 220      -     -    -    33     OUTPUT                0    1    0    0  alu_result3
  84      -     -    -    30     OUTPUT                0    1    0    0  alu_result4
  68      -     -    -    45     OUTPUT                0    1    0    0  alu_result5
  87      -     -    -    28     OUTPUT                0    1    0    0  alu_result6
  81      -     -    -    33     OUTPUT                0    1    0    0  alu_result7
 221      -     -    -    33     OUTPUT                0    1    0    0  zero


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:         e:\vhdldesigns\ee231\15mips-8\execute.rpt
execute

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      2     -    G    49        OR2                2    2    0    2  |LPM_ADD_SUB:342|addcore:adder|pcarry1
   -      8     -    G    34        OR2                1    2    0    2  |LPM_ADD_SUB:342|addcore:adder|pcarry2
   -      4     -    G    29        OR2                1    2    0    2  |LPM_ADD_SUB:342|addcore:adder|pcarry3
   -      5     -    G    30        OR2                1    2    0    2  |LPM_ADD_SUB:342|addcore:adder|pcarry4
   -      3     -    G    46        OR2                1    2    0    2  |LPM_ADD_SUB:342|addcore:adder|pcarry5
   -      4     -    G    28        OR2        !       1    1    0    1  |LPM_ADD_SUB:342|addcore:adder|:114
   -      2     -    G    29       AND2                1    1    0    2  |LPM_ADD_SUB:342|addcore:adder|:127
   -      4     -    G    49        OR2                2    2    0    1  |LPM_ADD_SUB:342|addcore:adder|:156
   -      2     -    G    34        OR2                1    2    0    1  |LPM_ADD_SUB:342|addcore:adder|:157
   -      6     -    G    29        OR2                1    2    0    1  |LPM_ADD_SUB:342|addcore:adder|:158
   -      1     -    G    30        OR2                1    2    0    1  |LPM_ADD_SUB:342|addcore:adder|:159
   -      5     -    G    46        OR2                1    2    0    1  |LPM_ADD_SUB:342|addcore:adder|:160
   -      3     -    G    27        OR2                1    2    0    1  |LPM_ADD_SUB:342|addcore:adder|:161
   -      7     -    G    47        OR2    s           1    1    0    1  |LPM_ADD_SUB:342|addcore:adder|~162~1
   -      2     -    G    27        OR2                1    3    0    1  |LPM_ADD_SUB:342|addcore:adder|:162
   -      1     -    G    49        OR2                2    2    0    2  |LPM_ADD_SUB:399|addcore:adder|pcarry1
   -      5     -    G    34        OR2                1    2    0    2  |LPM_ADD_SUB:399|addcore:adder|pcarry2
   -      3     -    G    29        OR2                1    2    0    2  |LPM_ADD_SUB:399|addcore:adder|pcarry3
   -      4     -    G    30        OR2                1    2    0    2  |LPM_ADD_SUB:399|addcore:adder|pcarry4
   -      1     -    G    46        OR2                1    2    0    2  |LPM_ADD_SUB:399|addcore:adder|pcarry5
   -      5     -    G    49        OR2                2    2    0    1  |LPM_ADD_SUB:399|addcore:adder|:156
   -      3     -    G    34        OR2                1    2    0    1  |LPM_ADD_SUB:399|addcore:adder|:157
   -      7     -    G    29        OR2                1    2    0    1  |LPM_ADD_SUB:399|addcore:adder|:158
   -      3     -    G    30        OR2                1    2    0    1  |LPM_ADD_SUB:399|addcore:adder|:159
   -      6     -    G    46        OR2                1    2    0    1  |LPM_ADD_SUB:399|addcore:adder|:160
   -      4     -    G    27        OR2                1    2    0    1  |LPM_ADD_SUB:399|addcore:adder|:161
   -      6     -    G    47        OR2    s           1    1    0    1  |LPM_ADD_SUB:399|addcore:adder|~162~1
   -      1     -    G    27        OR2                1    3    0    1  |LPM_ADD_SUB:399|addcore:adder|:162
   -      2     -    G    28        OR2                4    0    0    2  |LPM_ADD_SUB:1034|addcore:adder|pcarry1
   -      4     -    G    47        OR2                2    1    0    2  |LPM_ADD_SUB:1034|addcore:adder|pcarry2
   -      3     -    H    40        OR2                2    1    0    2  |LPM_ADD_SUB:1034|addcore:adder|pcarry3
   -      4     -    H    40        OR2                2    1    0    2  |LPM_ADD_SUB:1034|addcore:adder|pcarry4
   -      5     -    H    40        OR2                2    1    0    2  |LPM_ADD_SUB:1034|addcore:adder|pcarry5
   -      8     -    G    28        OR2                2    0    1    0  |LPM_ADD_SUB:1034|addcore:adder|:105
   -      1     -    G    28        OR2                4    0    1    0  |LPM_ADD_SUB:1034|addcore:adder|:115
   -      8     -    G    47        OR2                2    1    1    0  |LPM_ADD_SUB:1034|addcore:adder|:116
   -      2     -    H    40        OR2                2    1    1    0  |LPM_ADD_SUB:1034|addcore:adder|:117
   -      7     -    H    40        OR2                2    1    1    0  |LPM_ADD_SUB:1034|addcore:adder|:118
   -      8     -    H    40        OR2                2    1    1    0  |LPM_ADD_SUB:1034|addcore:adder|:119
   -      1     -    H    40        OR2                2    1    1    0  |LPM_ADD_SUB:1034|addcore:adder|:120
   -      6     -    H    40        OR2                3    1    1    0  |LPM_ADD_SUB:1034|addcore:adder|:121
   -      1     -    G    36        OR2                2    2    0    8  :568
   -      4     -    G    33        OR2                0    4    0    1  :571
   -      5     -    G    36       AND2                2    2    0    8  :578
   -      5     -    G    33        OR2                1    3    0    1  :581
   -      2     -    G    36        OR2        !       2    2    0    9  :588
   -      6     -    G    33        OR2                1    3    0    2  :591
   -      5     -    G    27        OR2                0    4    0    1  :609
   -      7     -    G    27        OR2                1    3    0    1  :612
   -      6     -    G    27        OR2                1    3    0    2  :615
   -      7     -    G    46        OR2                0    4    0    1  :633
   -      8     -    G    46        OR2                1    3    0    1  :636
   -      4     -    G    46        OR2                1    3    0    2  :639
   -      6     -    G    30        OR2                0    4    0    1  :657
   -      7     -    G    30        OR2                1    3    0    1  :660
   -      8     -    G    30        OR2                1    3    0    2  :663
   -      8     -    G    29        OR2                0    4    0    1  :681
   -      1     -    G    29        OR2                1    3    0    2  :684
   -      4     -    G    34        OR2                0    4    0    1  :705
   -      7     -    G    34        OR2                1    3    0    1  :708
   -      1     -    G    34        OR2                1    3    0    2  :711
   -      7     -    G    49        OR2                0    4    0    1  :729
   -      8     -    G    49        OR2                1    3    0    1  :732
   -      6     -    G    49        OR2                1    3    0    2  :735
   -      4     -    G    36        OR2    s           2    2    0    8  ~750~1
   -      5     -    G    28        OR2    s   !       0    4    0    1  ~759~1
   -      7     -    G    28        OR2                1    3    0    2  :759
   -      1     -    G    47        OR2                3    0    0    4  :813
   -      2     -    G    40        OR2                3    0    0    6  :819
   -      1     -    G    40        OR2                3    0    0    6  :825
   -      5     -    G    47        OR2                3    0    0    6  :831
   -      5     -    G    29        OR2                3    0    0    6  :837
   -      3     -    G    47        OR2                3    0    0    6  :843
   -      2     -    G    47        OR2                3    0    0    6  :849
   -      6     -    G    28        OR2                3    0    0    6  :855
   -      7     -    G    36       AND2        !       2    0    0    5  :885
   -      6     -    G    36        OR2        !       3    0    0    5  :909
   -      3     -    G    36        OR2        !       2    2    0    8  :916
   -      1     -    G    33       AND2                0    2    1    0  :949
   -      8     -    G    27       AND2                0    2    1    0  :955
   -      2     -    G    46       AND2                0    2    1    0  :961
   -      2     -    G    30       AND2                0    2    1    0  :967
   -      3     -    G    33        OR2                0    4    1    0  :973
   -      6     -    G    34       AND2                0    2    1    0  :979
   -      3     -    G    49       AND2                0    2    1    0  :985
   -      3     -    G    28       AND2                0    2    1    0  :991
   -      7     -    G    33        OR2    s           0    4    0    1  ~993~1
   -      8     -    G    33       AND2    s           0    4    0    1  ~993~2
   -      2     -    G    33       AND2                0    4    1    0  :993


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:         e:\vhdldesigns\ee231\15mips-8\execute.rpt
execute

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
B:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       0/208(  0%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
D:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
E:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
F:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
G:      17/208(  8%)     0/104(  0%)    49/104( 47%)    5/16( 31%)      3/16( 18%)     0/16(  0%)
H:       4/208(  1%)     0/104(  0%)     6/104(  5%)    3/16( 18%)      5/16( 31%)     0/16(  0%)
I:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
28:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
29:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
30:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
31:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
32:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
33:      3/24( 12%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
36:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
37:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
38:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
39:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
40:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
43:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
44:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
45:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
46:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
47:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
52:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:         e:\vhdldesigns\ee231\15mips-8\execute.rpt
execute

** EQUATIONS **

aluop0   : INPUT;
aluop1   : INPUT;
alusrc   : INPUT;
function_opcode0 : INPUT;
function_opcode1 : INPUT;
function_opcode2 : INPUT;
function_opcode3 : INPUT;
pc_plus_42 : INPUT;
pc_plus_43 : INPUT;
pc_plus_44 : INPUT;
pc_plus_45 : INPUT;
pc_plus_46 : INPUT;
pc_plus_47 : INPUT;
read_data_10 : INPUT;
read_data_11 : INPUT;
read_data_12 : INPUT;
read_data_13 : INPUT;
read_data_14 : INPUT;
read_data_15 : INPUT;
read_data_16 : INPUT;
read_data_17 : INPUT;
read_data_20 : INPUT;
read_data_21 : INPUT;
read_data_22 : INPUT;
read_data_23 : INPUT;
read_data_24 : INPUT;
read_data_25 : INPUT;
read_data_26 : INPUT;
read_data_27 : INPUT;
sign_extend0 : INPUT;
sign_extend1 : INPUT;
sign_extend2 : INPUT;
sign_extend3 : INPUT;
sign_extend4 : INPUT;
sign_extend5 : INPUT;
sign_extend6 : INPUT;
sign_extend7 : INPUT;

-- Node name is 'add_result0' 
-- Equation name is 'add_result0', type is output 
add_result0 =  _LC8_G28;

-- Node name is 'add_result1' 
-- Equation name is 'add_result1', type is output 
add_result1 =  _LC1_G28;

-- Node name is 'add_result2' 
-- Equation name is 'add_result2', type is output 
add_result2 =  _LC8_G47;

-- Node name is 'add_result3' 
-- Equation name is 'add_result3', type is output 
add_result3 =  _LC2_H40;

-- Node name is 'add_result4' 
-- Equation name is 'add_result4', type is output 
add_result4 =  _LC7_H40;

-- Node name is 'add_result5' 
-- Equation name is 'add_result5', type is output 
add_result5 =  _LC8_H40;

-- Node name is 'add_result6' 
-- Equation name is 'add_result6', type is output 
add_result6 =  _LC1_H40;

-- Node name is 'add_result7' 
-- Equation name is 'add_result7', type is output 
add_result7 =  _LC6_H40;

-- Node name is 'alu_result0' 
-- Equation name is 'alu_result0', type is output 
alu_result0 =  _LC3_G28;

-- Node name is 'alu_result1' 
-- Equation name is 'alu_result1', type is output 
alu_result1 =  _LC3_G49;

-- Node name is 'alu_result2' 
-- Equation name is 'alu_result2', type is output 
alu_result2 =  _LC6_G34;

-- Node name is 'alu_result3' 
-- Equation name is 'alu_result3', type is output 
alu_result3 =  _LC3_G33;

-- Node name is 'alu_result4' 
-- Equation name is 'alu_result4', type is output 
alu_result4 =  _LC2_G30;

-- Node name is 'alu_result5' 
-- Equation name is 'alu_result5', type is output 
alu_result5 =  _LC2_G46;

-- Node name is 'alu_result6' 
-- Equation name is 'alu_result6', type is output 
alu_result6 =  _LC8_G27;

-- Node name is 'alu_result7' 
-- Equation name is 'alu_result7', type is output 
alu_result7 =  _LC1_G33;

-- Node name is 'zero' 
-- Equation name is 'zero', type is output 
zero     =  _LC2_G33;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_G49', type is buried 
_LC2_G49 = LCELL( _EQ001);
  _EQ001 =  _LC6_G28 &  read_data_10 &  read_data_11
         #  _LC2_G47 &  _LC6_G28 &  read_data_10
         #  _LC2_G47 &  read_data_11;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_G34', type is buried 
_LC8_G34 = LCELL( _EQ002);
  _EQ002 =  _LC2_G49 &  read_data_12
         #  _LC2_G49 &  _LC3_G47
         #  _LC3_G47 &  read_data_12;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_G29', type is buried 
_LC4_G29 = LCELL( _EQ003);
  _EQ003 =  _LC5_G29 &  read_data_13
         #  _LC8_G34 &  read_data_13
         #  _LC5_G29 &  _LC8_G34;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_G30', type is buried 
_LC5_G30 = LCELL( _EQ004);
  _EQ004 =  _LC5_G47 &  read_data_14
         #  _LC4_G29 &  read_data_14
         #  _LC4_G29 &  _LC5_G47;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_G46', type is buried 
_LC3_G46 = LCELL( _EQ005);
  _EQ005 =  _LC5_G30 &  read_data_15
         #  _LC1_G40 &  _LC5_G30
         #  _LC1_G40 &  read_data_15;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|:114' from file "addcore.tdf" line 308, column 28
-- Equation name is '_LC4_G28', type is buried 
!_LC4_G28 = _LC4_G28~NOT;
_LC4_G28~NOT = LCELL( _EQ006);
  _EQ006 = !read_data_10
         # !_LC6_G28;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|:127' from file "addcore.tdf" line 312, column 28
-- Equation name is '_LC2_G29', type is buried 
_LC2_G29 = LCELL( _EQ007);
  _EQ007 =  _LC5_G29 &  read_data_13;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|:156' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_G49', type is buried 
_LC4_G49 = LCELL( _EQ008);
  _EQ008 = !_LC2_G47 &  _LC6_G28 &  read_data_10 & !read_data_11
         # !_LC2_G47 & !read_data_10 &  read_data_11
         # !_LC2_G47 & !_LC6_G28 &  read_data_11
         #  _LC2_G47 &  _LC6_G28 &  read_data_10 &  read_data_11
         #  _LC2_G47 & !read_data_10 & !read_data_11
         #  _LC2_G47 & !_LC6_G28 & !read_data_11;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|:157' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_G34', type is buried 
_LC2_G34 = LCELL( _EQ009);
  _EQ009 =  _LC2_G49 &  _LC3_G47 &  read_data_12
         #  _LC2_G49 & !_LC3_G47 & !read_data_12
         # !_LC2_G49 & !_LC3_G47 &  read_data_12
         # !_LC2_G49 &  _LC3_G47 & !read_data_12;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|:158' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_G29', type is buried 
_LC6_G29 = LCELL( _EQ010);
  _EQ010 =  _LC5_G29 &  _LC8_G34 &  read_data_13
         # !_LC5_G29 &  _LC8_G34 & !read_data_13
         # !_LC5_G29 & !_LC8_G34 &  read_data_13
         #  _LC5_G29 & !_LC8_G34 & !read_data_13;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|:159' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_G30', type is buried 
_LC1_G30 = LCELL( _EQ011);
  _EQ011 =  _LC4_G29 &  _LC5_G47 &  read_data_14
         #  _LC4_G29 & !_LC5_G47 & !read_data_14
         # !_LC4_G29 & !_LC5_G47 &  read_data_14
         # !_LC4_G29 &  _LC5_G47 & !read_data_14;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|:160' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_G46', type is buried 
_LC5_G46 = LCELL( _EQ012);
  _EQ012 =  _LC1_G40 &  _LC5_G30 &  read_data_15
         # !_LC1_G40 &  _LC5_G30 & !read_data_15
         # !_LC1_G40 & !_LC5_G30 &  read_data_15
         #  _LC1_G40 & !_LC5_G30 & !read_data_15;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|:161' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_G27', type is buried 
_LC3_G27 = LCELL( _EQ013);
  _EQ013 =  _LC2_G40 &  _LC3_G46 &  read_data_16
         # !_LC2_G40 &  _LC3_G46 & !read_data_16
         # !_LC2_G40 & !_LC3_G46 &  read_data_16
         #  _LC2_G40 & !_LC3_G46 & !read_data_16;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|~162~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_G47', type is buried 
-- synthesized logic cell 
_LC7_G47 = LCELL( _EQ014);
  _EQ014 =  _LC1_G47 & !read_data_17
         # !_LC1_G47 &  read_data_17;

-- Node name is '|LPM_ADD_SUB:342|addcore:adder|:162' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_G27', type is buried 
_LC2_G27 = LCELL( _EQ015);
  _EQ015 =  _LC2_G40 & !_LC7_G47 &  read_data_16
         #  _LC3_G46 & !_LC7_G47 &  read_data_16
         #  _LC2_G40 &  _LC3_G46 & !_LC7_G47
         # !_LC2_G40 &  _LC7_G47 & !read_data_16
         # !_LC3_G46 &  _LC7_G47 & !read_data_16
         # !_LC2_G40 & !_LC3_G46 &  _LC7_G47;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_G49', type is buried 
_LC1_G49 = LCELL( _EQ016);
  _EQ016 = !_LC2_G47 &  read_data_11
         #  read_data_10 &  read_data_11
         # !_LC2_G47 &  read_data_10
         # !_LC6_G28 &  read_data_11
         # !_LC2_G47 & !_LC6_G28;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_G34', type is buried 
_LC5_G34 = LCELL( _EQ017);
  _EQ017 =  _LC1_G49 &  read_data_12
         #  _LC1_G49 & !_LC3_G47
         # !_LC3_G47 &  read_data_12;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_G29', type is buried 
_LC3_G29 = LCELL( _EQ018);
  _EQ018 =  _LC5_G34 &  read_data_13
         # !_LC5_G29 &  _LC5_G34
         # !_LC5_G29 &  read_data_13;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_G30', type is buried 
_LC4_G30 = LCELL( _EQ019);
  _EQ019 =  _LC3_G29 &  read_data_14
         #  _LC3_G29 & !_LC5_G47
         # !_LC5_G47 &  read_data_14;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_G46', type is buried 
_LC1_G46 = LCELL( _EQ020);
  _EQ020 =  _LC4_G30 &  read_data_15
         # !_LC1_G40 &  _LC4_G30
         # !_LC1_G40 &  read_data_15;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|:156' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_G49', type is buried 
_LC5_G49 = LCELL( _EQ021);
  _EQ021 =  _LC2_G47 &  read_data_10 & !read_data_11
         #  _LC2_G47 & !_LC6_G28 & !read_data_11
         #  _LC2_G47 &  _LC6_G28 & !read_data_10 &  read_data_11
         # !_LC2_G47 &  read_data_10 &  read_data_11
         # !_LC2_G47 & !_LC6_G28 &  read_data_11
         # !_LC2_G47 &  _LC6_G28 & !read_data_10 & !read_data_11;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|:157' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_G34', type is buried 
_LC3_G34 = LCELL( _EQ022);
  _EQ022 =  _LC1_G49 & !_LC3_G47 &  read_data_12
         #  _LC1_G49 &  _LC3_G47 & !read_data_12
         # !_LC1_G49 &  _LC3_G47 &  read_data_12
         # !_LC1_G49 & !_LC3_G47 & !read_data_12;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|:158' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_G29', type is buried 
_LC7_G29 = LCELL( _EQ023);
  _EQ023 = !_LC5_G29 &  _LC5_G34 &  read_data_13
         #  _LC5_G29 &  _LC5_G34 & !read_data_13
         #  _LC5_G29 & !_LC5_G34 &  read_data_13
         # !_LC5_G29 & !_LC5_G34 & !read_data_13;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|:159' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_G30', type is buried 
_LC3_G30 = LCELL( _EQ024);
  _EQ024 =  _LC3_G29 & !_LC5_G47 &  read_data_14
         #  _LC3_G29 &  _LC5_G47 & !read_data_14
         # !_LC3_G29 &  _LC5_G47 &  read_data_14
         # !_LC3_G29 & !_LC5_G47 & !read_data_14;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|:160' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_G46', type is buried 
_LC6_G46 = LCELL( _EQ025);
  _EQ025 = !_LC1_G40 &  _LC4_G30 &  read_data_15
         #  _LC1_G40 &  _LC4_G30 & !read_data_15
         #  _LC1_G40 & !_LC4_G30 &  read_data_15
         # !_LC1_G40 & !_LC4_G30 & !read_data_15;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|:161' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_G27', type is buried 
_LC4_G27 = LCELL( _EQ026);
  _EQ026 =  _LC1_G46 & !_LC2_G40 &  read_data_16
         #  _LC1_G46 &  _LC2_G40 & !read_data_16
         # !_LC1_G46 &  _LC2_G40 &  read_data_16
         # !_LC1_G46 & !_LC2_G40 & !read_data_16;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|~162~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_G47', type is buried 
-- synthesized logic cell 
_LC6_G47 = LCELL( _EQ027);
  _EQ027 = !_LC1_G47 & !read_data_17
         #  _LC1_G47 &  read_data_17;

-- Node name is '|LPM_ADD_SUB:399|addcore:adder|:162' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_G27', type is buried 
_LC1_G27 = LCELL( _EQ028);
  _EQ028 =  _LC1_G46 & !_LC6_G47 &  read_data_16
         #  _LC1_G46 & !_LC2_G40 & !_LC6_G47
         # !_LC2_G40 & !_LC6_G47 &  read_data_16
         #  _LC2_G40 &  _LC6_G47 & !read_data_16
         # !_LC1_G46 &  _LC6_G47 & !read_data_16
         # !_LC1_G46 &  _LC2_G40 &  _LC6_G47;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_G28', type is buried 
_LC2_G28 = LCELL( _EQ029);
  _EQ029 =  pc_plus_43 &  sign_extend1
         #  pc_plus_42 &  sign_extend0 &  sign_extend1
         #  pc_plus_42 &  pc_plus_43 &  sign_extend0;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_G47', type is buried 
_LC4_G47 = LCELL( _EQ030);
  _EQ030 =  _LC2_G28 &  sign_extend2
         #  _LC2_G28 &  pc_plus_44
         #  pc_plus_44 &  sign_extend2;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_H40', type is buried 
_LC3_H40 = LCELL( _EQ031);
  _EQ031 =  _LC4_G47 &  sign_extend3
         #  _LC4_G47 &  pc_plus_45
         #  pc_plus_45 &  sign_extend3;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_H40', type is buried 
_LC4_H40 = LCELL( _EQ032);
  _EQ032 =  _LC3_H40 &  sign_extend4
         #  _LC3_H40 &  pc_plus_46
         #  pc_plus_46 &  sign_extend4;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_H40', type is buried 
_LC5_H40 = LCELL( _EQ033);
  _EQ033 =  _LC4_H40 &  sign_extend5
         #  _LC4_H40 &  pc_plus_47
         #  pc_plus_47 &  sign_extend5;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|:105' from file "addcore.tdf" line 315, column 26
-- Equation name is '_LC8_G28', type is buried 
_LC8_G28 = LCELL( _EQ034);
  _EQ034 = !pc_plus_42 &  sign_extend0
         #  pc_plus_42 & !sign_extend0;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|:115' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_G28', type is buried 
_LC1_G28 = LCELL( _EQ035);
  _EQ035 =  pc_plus_42 &  pc_plus_43 &  sign_extend0 &  sign_extend1
         # !pc_plus_43 & !sign_extend0 &  sign_extend1
         # !pc_plus_42 & !pc_plus_43 &  sign_extend1
         #  pc_plus_43 & !sign_extend0 & !sign_extend1
         # !pc_plus_42 &  pc_plus_43 & !sign_extend1
         #  pc_plus_42 & !pc_plus_43 &  sign_extend0 & !sign_extend1;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|:116' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_G47', type is buried 
_LC8_G47 = LCELL( _EQ036);
  _EQ036 =  _LC2_G28 &  pc_plus_44 &  sign_extend2
         # !_LC2_G28 & !pc_plus_44 &  sign_extend2
         # !_LC2_G28 &  pc_plus_44 & !sign_extend2
         #  _LC2_G28 & !pc_plus_44 & !sign_extend2;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|:117' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_H40', type is buried 
_LC2_H40 = LCELL( _EQ037);
  _EQ037 =  _LC4_G47 &  pc_plus_45 &  sign_extend3
         #  _LC4_G47 & !pc_plus_45 & !sign_extend3
         # !_LC4_G47 & !pc_plus_45 &  sign_extend3
         # !_LC4_G47 &  pc_plus_45 & !sign_extend3;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|:118' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_H40', type is buried 
_LC7_H40 = LCELL( _EQ038);
  _EQ038 =  _LC3_H40 &  pc_plus_46 &  sign_extend4
         #  _LC3_H40 & !pc_plus_46 & !sign_extend4
         # !_LC3_H40 & !pc_plus_46 &  sign_extend4
         # !_LC3_H40 &  pc_plus_46 & !sign_extend4;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|:119' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_H40', type is buried 
_LC8_H40 = LCELL( _EQ039);
  _EQ039 =  _LC4_H40 &  pc_plus_47 &  sign_extend5
         #  _LC4_H40 & !pc_plus_47 & !sign_extend5
         # !_LC4_H40 & !pc_plus_47 &  sign_extend5
         # !_LC4_H40 &  pc_plus_47 & !sign_extend5;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|:120' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_H40', type is buried 
_LC1_H40 = LCELL( _EQ040);
  _EQ040 =  _LC5_H40 &  pc_plus_47 &  sign_extend6
         # !_LC5_H40 & !pc_plus_47 &  sign_extend6
         #  _LC5_H40 & !pc_plus_47 & !sign_extend6
         # !_LC5_H40 &  pc_plus_47 & !sign_extend6;

-- Node name is '|LPM_ADD_SUB:1034|addcore:adder|:121' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_H40', type is buried 
_LC6_H40 = LCELL( _EQ041);
  _EQ041 =  _LC5_H40 &  pc_plus_47 &  sign_extend7
         #  pc_plus_47 &  sign_extend6 &  sign_extend7
         # !pc_plus_47 & !sign_extend6 &  sign_extend7
         # !_LC5_H40 & !pc_plus_47 &  sign_extend7
         #  _LC5_H40 & !pc_plus_47 &  sign_extend6 & !sign_extend7
         # !_LC5_H40 &  pc_plus_47 & !sign_extend6 & !sign_extend7;

-- Node name is ':568' 
-- Equation name is '_LC1_G36', type is buried 
_LC1_G36 = LCELL( _EQ042);
  _EQ042 = !aluop1 & !_LC6_G36
         # !function_opcode2 & !_LC6_G36 & !_LC7_G36;

-- Node name is ':571' 
-- Equation name is '_LC4_G33', type is buried 
_LC4_G33 = LCELL( _EQ043);
  _EQ043 =  _LC1_G36 &  _LC2_G27
         #  _LC1_G27 & !_LC1_G36 &  _LC4_G36;

-- Node name is ':578' 
-- Equation name is '_LC5_G36', type is buried 
_LC5_G36 = LCELL( _EQ044);
  _EQ044 =  aluop1 &  function_opcode2 & !_LC6_G36 &  _LC7_G36;

-- Node name is ':581' 
-- Equation name is '_LC5_G33', type is buried 
_LC5_G33 = LCELL( _EQ045);
  _EQ045 =  _LC4_G33 & !_LC5_G36
         #  _LC1_G47 &  _LC5_G36
         #  _LC5_G36 &  read_data_17;

-- Node name is ':588' 
-- Equation name is '_LC2_G36', type is buried 
!_LC2_G36 = _LC2_G36~NOT;
_LC2_G36~NOT = LCELL( _EQ046);
  _EQ046 = !function_opcode2
         # !aluop1
         #  _LC6_G36
         #  _LC7_G36;

-- Node name is ':591' 
-- Equation name is '_LC6_G33', type is buried 
_LC6_G33 = LCELL( _EQ047);
  _EQ047 = !_LC2_G36 &  _LC5_G33
         #  _LC1_G47 &  _LC2_G36 &  read_data_17;

-- Node name is ':609' 
-- Equation name is '_LC5_G27', type is buried 
_LC5_G27 = LCELL( _EQ048);
  _EQ048 =  _LC1_G36 &  _LC3_G27
         # !_LC1_G36 &  _LC4_G27 &  _LC4_G36;

-- Node name is ':612' 
-- Equation name is '_LC7_G27', type is buried 
_LC7_G27 = LCELL( _EQ049);
  _EQ049 =  _LC5_G27 & !_LC5_G36
         #  _LC5_G36 &  read_data_16
         #  _LC2_G40 &  _LC5_G36;

-- Node name is ':615' 
-- Equation name is '_LC6_G27', type is buried 
_LC6_G27 = LCELL( _EQ050);
  _EQ050 = !_LC2_G36 &  _LC7_G27
         #  _LC2_G36 &  _LC2_G40 &  read_data_16;

-- Node name is ':633' 
-- Equation name is '_LC7_G46', type is buried 
_LC7_G46 = LCELL( _EQ051);
  _EQ051 =  _LC1_G36 &  _LC5_G46
         # !_LC1_G36 &  _LC4_G36 &  _LC6_G46;

-- Node name is ':636' 
-- Equation name is '_LC8_G46', type is buried 
_LC8_G46 = LCELL( _EQ052);
  _EQ052 = !_LC5_G36 &  _LC7_G46
         #  _LC5_G36 &  read_data_15
         #  _LC1_G40 &  _LC5_G36;

-- Node name is ':639' 
-- Equation name is '_LC4_G46', type is buried 
_LC4_G46 = LCELL( _EQ053);
  _EQ053 = !_LC2_G36 &  _LC8_G46
         #  _LC1_G40 &  _LC2_G36 &  read_data_15;

-- Node name is ':657' 
-- Equation name is '_LC6_G30', type is buried 
_LC6_G30 = LCELL( _EQ054);
  _EQ054 =  _LC1_G30 &  _LC1_G36
         # !_LC1_G36 &  _LC3_G30 &  _LC4_G36;

-- Node name is ':660' 
-- Equation name is '_LC7_G30', type is buried 
_LC7_G30 = LCELL( _EQ055);
  _EQ055 = !_LC5_G36 &  _LC6_G30
         #  _LC5_G36 &  read_data_14
         #  _LC5_G36 &  _LC5_G47;

-- Node name is ':663' 
-- Equation name is '_LC8_G30', type is buried 
_LC8_G30 = LCELL( _EQ056);
  _EQ056 = !_LC2_G36 &  _LC7_G30
         #  _LC2_G36 &  _LC5_G47 &  read_data_14;

-- Node name is ':681' 
-- Equation name is '_LC8_G29', type is buried 
_LC8_G29 = LCELL( _EQ057);
  _EQ057 =  _LC1_G36 &  _LC6_G29
         # !_LC1_G36 &  _LC4_G36 &  _LC7_G29;

-- Node name is ':684' 
-- Equation name is '_LC1_G29', type is buried 
_LC1_G29 = LCELL( _EQ058);
  _EQ058 = !_LC5_G36 &  _LC8_G29
         #  _LC5_G36 &  read_data_13
         #  _LC5_G29 &  _LC5_G36;

-- Node name is ':705' 
-- Equation name is '_LC4_G34', type is buried 
_LC4_G34 = LCELL( _EQ059);
  _EQ059 =  _LC1_G36 &  _LC2_G34
         # !_LC1_G36 &  _LC3_G34 &  _LC4_G36;

-- Node name is ':708' 
-- Equation name is '_LC7_G34', type is buried 
_LC7_G34 = LCELL( _EQ060);
  _EQ060 =  _LC4_G34 & !_LC5_G36
         #  _LC5_G36 &  read_data_12
         #  _LC3_G47 &  _LC5_G36;

-- Node name is ':711' 
-- Equation name is '_LC1_G34', type is buried 
_LC1_G34 = LCELL( _EQ061);
  _EQ061 = !_LC2_G36 &  _LC7_G34
         #  _LC2_G36 &  _LC3_G47 &  read_data_12;

-- Node name is ':729' 
-- Equation name is '_LC7_G49', type is buried 
_LC7_G49 = LCELL( _EQ062);
  _EQ062 =  _LC1_G36 &  _LC4_G49
         # !_LC1_G36 &  _LC4_G36 &  _LC5_G49;

-- Node name is ':732' 
-- Equation name is '_LC8_G49', type is buried 
_LC8_G49 = LCELL( _EQ063);
  _EQ063 = !_LC5_G36 &  _LC7_G49
         #  _LC5_G36 &  read_data_11
         #  _LC2_G47 &  _LC5_G36;

-- Node name is ':735' 
-- Equation name is '_LC6_G49', type is buried 
_LC6_G49 = LCELL( _EQ064);
  _EQ064 = !_LC2_G36 &  _LC8_G49
         #  _LC2_G36 &  _LC2_G47 &  read_data_11;

-- Node name is '~750~1' 
-- Equation name is '~750~1', location is LC4_G36, type is buried.
-- synthesized logic cell 
_LC4_G36 = LCELL( _EQ065);
  _EQ065 = !aluop1 &  _LC6_G36
         # !function_opcode2 &  _LC6_G36 & !_LC7_G36
         #  aluop1 & !function_opcode2 & !_LC6_G36 &  _LC7_G36;

-- Node name is '~759~1' 
-- Equation name is '~759~1', location is LC5_G28, type is buried.
-- synthesized logic cell 
!_LC5_G28 = _LC5_G28~NOT;
_LC5_G28~NOT = LCELL( _EQ066);
  _EQ066 =  _LC5_G36
         #  _LC1_G36 & !_LC4_G28
         # !_LC4_G28 &  _LC4_G36;

-- Node name is ':759' 
-- Equation name is '_LC7_G28', type is buried 
_LC7_G28 = LCELL( _EQ067);
  _EQ067 = !_LC2_G36 & !_LC5_G28 &  read_data_10
         # !_LC2_G36 & !_LC5_G28 &  _LC6_G28
         # !_LC5_G28 &  _LC6_G28 &  read_data_10
         #  _LC2_G36 &  _LC6_G28 &  read_data_10;

-- Node name is ':813' 
-- Equation name is '_LC1_G47', type is buried 
_LC1_G47 = LCELL( _EQ068);
  _EQ068 = !alusrc &  read_data_27
         #  alusrc &  sign_extend7;

-- Node name is ':819' 
-- Equation name is '_LC2_G40', type is buried 
_LC2_G40 = LCELL( _EQ069);
  _EQ069 = !alusrc &  read_data_26
         #  alusrc &  sign_extend6;

-- Node name is ':825' 
-- Equation name is '_LC1_G40', type is buried 
_LC1_G40 = LCELL( _EQ070);
  _EQ070 = !alusrc &  read_data_25
         #  alusrc &  sign_extend5;

-- Node name is ':831' 
-- Equation name is '_LC5_G47', type is buried 
_LC5_G47 = LCELL( _EQ071);
  _EQ071 = !alusrc &  read_data_24
         #  alusrc &  sign_extend4;

-- Node name is ':837' 
-- Equation name is '_LC5_G29', type is buried 
_LC5_G29 = LCELL( _EQ072);
  _EQ072 = !alusrc &  read_data_23
         #  alusrc &  sign_extend3;

-- Node name is ':843' 
-- Equation name is '_LC3_G47', type is buried 
_LC3_G47 = LCELL( _EQ073);
  _EQ073 = !alusrc &  read_data_22
         #  alusrc &  sign_extend2;

-- Node name is ':849' 
-- Equation name is '_LC2_G47', type is buried 
_LC2_G47 = LCELL( _EQ074);
  _EQ074 = !alusrc &  read_data_21
         #  alusrc &  sign_extend1;

-- Node name is ':855' 
-- Equation name is '_LC6_G28', type is buried 
_LC6_G28 = LCELL( _EQ075);
  _EQ075 = !alusrc &  read_data_20
         #  alusrc &  sign_extend0;

-- Node name is ':885' 
-- Equation name is '_LC7_G36', type is buried 
!_LC7_G36 = _LC7_G36~NOT;
_LC7_G36~NOT = LCELL( _EQ076);
  _EQ076 = !function_opcode0 & !function_opcode3;

-- Node name is ':909' 
-- Equation name is '_LC6_G36', type is buried 
!_LC6_G36 = _LC6_G36~NOT;
_LC6_G36~NOT = LCELL( _EQ077);
  _EQ077 = !aluop0 & !function_opcode1
         # !aluop0 & !aluop1;

-- Node name is ':916' 
-- Equation name is '_LC3_G36', type is buried 
!_LC3_G36 = _LC3_G36~NOT;
_LC3_G36~NOT = LCELL( _EQ078);
  _EQ078 = !_LC6_G36
         #  function_opcode2
         # !aluop1
         # !_LC7_G36;

-- Node name is ':949' 
-- Equation name is '_LC1_G33', type is buried 
_LC1_G33 = LCELL( _EQ079);
  _EQ079 = !_LC3_G36 &  _LC6_G33;

-- Node name is ':955' 
-- Equation name is '_LC8_G27', type is buried 
_LC8_G27 = LCELL( _EQ080);
  _EQ080 = !_LC3_G36 &  _LC6_G27;

-- Node name is ':961' 
-- Equation name is '_LC2_G46', type is buried 
_LC2_G46 = LCELL( _EQ081);
  _EQ081 = !_LC3_G36 &  _LC4_G46;

-- Node name is ':967' 
-- Equation name is '_LC2_G30', type is buried 
_LC2_G30 = LCELL( _EQ082);
  _EQ082 = !_LC3_G36 &  _LC8_G30;

-- Node name is ':973' 
-- Equation name is '_LC3_G33', type is buried 
_LC3_G33 = LCELL( _EQ083);
  _EQ083 =  _LC1_G29 & !_LC2_G36 & !_LC3_G36
         #  _LC2_G29 &  _LC2_G36 & !_LC3_G36;

-- Node name is ':979' 
-- Equation name is '_LC6_G34', type is buried 
_LC6_G34 = LCELL( _EQ084);
  _EQ084 =  _LC1_G34 & !_LC3_G36;

-- Node name is ':985' 
-- Equation name is '_LC3_G49', type is buried 
_LC3_G49 = LCELL( _EQ085);
  _EQ085 = !_LC3_G36 &  _LC6_G49;

-- Node name is ':991' 
-- Equation name is '_LC3_G28', type is buried 
_LC3_G28 = LCELL( _EQ086);
  _EQ086 = !_LC3_G36 &  _LC7_G28;

-- Node name is '~993~1' 
-- Equation name is '~993~1', location is LC7_G33, type is buried.
-- synthesized logic cell 
_LC7_G33 = LCELL( _EQ087);
  _EQ087 = !_LC1_G29 & !_LC2_G29 & !_LC7_G28
         # !_LC2_G29 &  _LC2_G36 & !_LC7_G28
         # !_LC1_G29 & !_LC2_G36 & !_LC7_G28;

-- Node name is '~993~2' 
-- Equation name is '~993~2', location is LC8_G33, type is buried.
-- synthesized logic cell 
_LC8_G33 = LCELL( _EQ088);
  _EQ088 = !_LC1_G34 & !_LC6_G49 &  _LC7_G33 & !_LC8_G30;

-- Node name is ':993' 
-- Equation name is '_LC2_G33', type is buried 
_LC2_G33 = LCELL( _EQ089);
  _EQ089 = !_LC4_G46 & !_LC6_G27 & !_LC6_G33 &  _LC8_G33;



Project Information                  e:\vhdldesigns\ee231\15mips-8\execute.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:10
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:15


Memory Allocated
-----------------

Peak memory allocated during compilation  = 37,741K
