current_design CORE
Current design is 'CORE'.
{"CORE"}
set_scan_configuration -style multiplexed_flip_flop
Accepted scan specification for design 'CORE'.
1
set_scan_configuration -methodology full_scan
Accepted scan specification for design 'CORE'.
1
compile -scan

  Loading design 'CORE'
Warning: In design 'CORE', there is 1 port not connected to any nets. (LINT-30)
Warning: In design 'CLOCK_GEN', there is 1 feedthrough. (LINT-30)
Warning: In design 'TIME_BLOCK', there are 11 output ports shorted to other output ports. (LINT-30)
Warning: In design 'ALARM_BLOCK', there are 11 output ports shorted to other output ports. (LINT-30)
Warning: In design 'CONVERTOR_CKT', there is 1 submodule connected to power or ground. (LINT-30)
Warning: In design 'CONVERTOR_CKT', there is 1 submodule with pins connected to the same net. (LINT-30)

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-99)


  Beginning Resource Allocation  (constraint driven)
  -----------------------------
  Structuring 'CONVERTOR_0'
  Mapping 'CONVERTOR_0'

                                               TOTAL NEG     DESIGN RULE
            TRIALS      AREA     DELTA DELAY     SLACK          COST
           --------    ------    -----------    -------        ------
	         1      384.0          0.00         0.0           0.0 
	         1      384.0          0.00         0.0           0.0 
  Structuring 'CONVERTOR_1'
  Mapping 'CONVERTOR_1'
	         1      573.0          0.00         0.0           0.0 
	         1      573.0          0.00         0.0           0.0 
  Structuring 'COMPARATOR'
  Mapping 'COMPARATOR'
	         1      634.0          0.00         0.0           0.0 
	         1      634.0          0.00         0.0           0.0 
  Structuring 'ALARM_SM_2'
  Mapping 'ALARM_SM_2'
	         1      638.0          0.00         0.0           0.0 
	         1      638.0          0.00         0.0           0.0 
  Structuring 'ALARM_COUNTER'
  Mapping 'ALARM_COUNTER'
	         1      648.0          0.00         0.0           0.0 
	         1      648.0          0.00         0.0           0.0 
  Structuring 'ALARM_STATE_MACHINE'
  Mapping 'ALARM_STATE_MACHINE'
	         1      662.0          0.00         0.0           0.0 
	         1      662.0          0.00         0.0           0.0 
  Structuring 'TIME_COUNTER'
  Mapping 'TIME_COUNTER'
	         1      679.0          0.00         0.0           0.0 
	         1      679.0          0.00         0.0           0.0 
  Structuring 'TIME_STATE_MACHINE'
  Mapping 'TIME_STATE_MACHINE'
	         1      693.0          0.00         0.0           0.0 
	         1      693.0          0.00         0.0           0.0 
	         1      692.0          0.00         0.0           0.0 
	         1      690.0          0.00         0.0           0.0 
	         1      688.0          0.00         0.0           0.0 
	         1      687.0          0.00         0.0           0.0 
	         1      685.0          0.00         0.0           0.0 
	         1      684.0          0.00         0.0           0.0 
	         1      682.0          0.00         0.0           0.0 
	         1      679.0          0.00         0.0           0.0 
	         1      677.0          0.00         0.0           0.0 
	         1      675.0          0.00         0.0           0.0 
	         1      674.0          0.00         0.0           0.0 
	         1      672.0          0.00         0.0           0.0 
	         1      670.0          0.00         0.0           0.0 
	         1      668.0          0.00         0.0           0.0 
	         1      666.0          0.00         0.0           0.0 
	         1      665.0          0.00         0.0           0.0 
	         1      664.0          0.00         0.0           0.0 
	         1      662.0          0.00         0.0           0.0 
	         1      661.0          0.00         0.0           0.0 
	         1      660.0          0.00         0.0           0.0 
	         1      658.0          0.00         0.0           0.0 
	         1      657.0          0.00         0.0           0.0 
	         1      655.0          0.00         0.0           0.0 
	         1      654.0          0.00         0.0           0.0 
	         1      653.0          0.00         0.0           0.0 
	         1      651.0          0.00         0.0           0.0 
	         1      651.0          0.00         0.0           0.0 
  Allocating blocks in 'CORE'
  Allocating blocks in 'U1/U1/U1'
  Allocating blocks in 'U1/U1/U2'
  Allocating blocks in 'U1/U2/U0'
  Allocating blocks in 'U1/U2/U3'
  Allocating blocks in 'U1/U5'
  Allocating blocks in 'U1/U4'
  Allocating blocks in 'U3/U9'
  Allocating blocks in 'U3/U9'
  Allocating blocks in 'U1/U4'
  Allocating blocks in 'U1/U5'
  Allocating blocks in 'U1/U2/U3'
  Allocating blocks in 'U1/U2/U0'
  Allocating blocks in 'U1/U1/U2'
  Allocating blocks in 'U1/U1/U1'
  Allocating blocks in 'CORE'

  Beginning Pass 1 Mapping
  ------------------------
  Structuring 'HOURS_FILTER'
  Mapping 'HOURS_FILTER'
	         1      831.0          0.00         0.0           0.0 
	         1      831.0          0.00         0.0           0.0 
  Structuring 'COMPARATOR'
  Mapping 'COMPARATOR'
	         1      831.0          0.00         0.0           0.0 
	         1      831.0          0.00         0.0           0.0 
  Structuring 'ALARM_SM_2'
  Mapping 'ALARM_SM_2'
	         1      833.0          0.00         0.0           0.0 
	         1      833.0          0.00         0.0           0.0 
  Structuring 'ALARM_COUNTER'
  Mapping 'ALARM_COUNTER'
	         1      946.0          0.00         0.0           0.0 
	         1      946.0          0.00         0.0           0.0 
  Structuring 'ALARM_STATE_MACHINE'
  Mapping 'ALARM_STATE_MACHINE'
	         1      962.0          0.00         0.0           0.0 
	         1      962.0          0.00         0.0           0.0 
  Structuring 'TIME_COUNTER'
  Mapping 'TIME_COUNTER'
	         1     1144.0          0.00         0.0           0.0 
	         1     1144.0          0.00         0.0           0.0 
  Structuring 'TIME_STATE_MACHINE'
  Mapping 'TIME_STATE_MACHINE'
	         1     1169.0          0.00         0.0           0.0 
	         1     1169.0          0.00         0.0           0.0 
  Structuring 'CORE'
  Mapping 'CORE'
	         1     1261.0          0.00         0.0           0.0 
	         1     1261.0          0.00         0.0           0.0 
  Structuring 'DW01_inc_4'
  Mapping 'DW01_inc_4'
	         1     1261.0          0.00         0.0           0.0 
	         1     1261.0          0.00         0.0           0.0 
  Structuring 'ALARM_COUNTER_DW01_inc_6_0'
  Mapping 'ALARM_COUNTER_DW01_inc_6_0'
	         1     1261.0          0.00         0.0           0.0 
	         1     1261.0          0.00         0.0           0.0 
  Structuring 'TIME_COUNTER_DW01_inc_6_0'
  Mapping 'TIME_COUNTER_DW01_inc_6_0'
	         1     1261.0          0.00         0.0           0.0 
	         1     1261.0          0.00         0.0           0.0 
  Structuring 'DW01_inc_4'
  Mapping 'DW01_inc_4'
	         1     1261.0          0.00         0.0           0.0 
	         1     1261.0          0.00         0.0           0.0 
  Structuring 'TIME_COUNTER_DW01_inc_6_1'
  Mapping 'TIME_COUNTER_DW01_inc_6_1'
	         1     1261.0          0.00         0.0           0.0 
	         1     1261.0          0.00         0.0           0.0 
  Selecting implementations in 'U1/U1/U2'
  Selecting implementations in 'U1/U2/U3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'HOURS_FILTER'
  Mapping 'HOURS_FILTER'
	         1     1544.0          0.00         0.0           0.0 
	         1     1544.0          0.00         0.0           0.0 
  Structuring 'CONVERTOR_0'
  Mapping 'CONVERTOR_0'
	         1     1554.0          0.00         0.0           0.0 
	         1     1554.0          0.00         0.0           0.0 
  Structuring 'CONVERTOR_1'
  Mapping 'CONVERTOR_1'
	         1     1497.0          0.00         0.0           0.0 
	         1     1497.0          0.00         0.0           0.0 
  Structuring 'COMPARATOR'
  Mapping 'COMPARATOR'
	         1     1497.0          0.00         0.0           0.0 
	         1     1497.0          0.00         0.0           0.0 
  Structuring 'ALARM_SM_2'
  Mapping 'ALARM_SM_2'
	         1     1497.0          0.00         0.0           0.0 
	         1     1497.0          0.00         0.0           0.0 
  Structuring 'ALARM_COUNTER'
  Mapping 'ALARM_COUNTER'
	         1     1544.0          0.00         0.0           0.0 
	         1     1544.0          0.00         0.0           0.0 
  Structuring 'ALARM_STATE_MACHINE'
  Mapping 'ALARM_STATE_MACHINE'
	         1     1556.0          0.00         0.0           0.0 
	         1     1556.0          0.00         0.0           0.0 
  Structuring 'TIME_COUNTER'
  Mapping 'TIME_COUNTER'
	         1     1638.0          0.00         0.0           0.0 
	         1     1638.0          0.00         0.0           0.0 
  Structuring 'TIME_STATE_MACHINE'
  Mapping 'TIME_STATE_MACHINE'
	         1     1650.0          0.00         0.0           0.0 
	         1     1650.0          0.00         0.0           0.0 
  Structuring 'CORE'
  Mapping 'CORE'
	         1     1740.0          0.00         0.0           0.0 
	         1     1740.0          0.00         0.0           0.0 

  Beginning Incremental Mapping Optimizations
  -------------------------------------------
  Selecting implementations in 'U1/U1/U2'
  Selecting implementations in 'U1/U2/U3'
	         1     1755.0          0.00         0.0           0.0 
	         1     1750.0          0.00         0.0           0.0 
	         1     1745.0          0.00         0.0           0.0 
	         1     1740.0          0.00         0.0           0.0 
	         1     1735.0          0.00         0.0           0.0 
	         0
	   --------
	         5



  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                               TOTAL NEG     DESIGN RULE
            TRIALS      AREA     DELTA DELAY     SLACK          COST
           --------    ------    -----------    -------        ------
	         2     1734.0          0.00         0.0           0.0 
	         2     1733.0          0.00         0.0           0.0 
	         2     1729.0          0.00         0.0           0.0 
	         2     1725.0          0.00         0.0           0.0 
	         2     1721.0          0.00         0.0           0.0 
	         2     1717.0          0.00         0.0           0.0 
	         2     1713.0          0.00         0.0           0.0 
	         2     1709.0          0.00         0.0           0.0 
	         2     1705.0          0.00         0.0           0.0 
	         2     1701.0          0.00         0.0           0.0 
	         2     1697.0          0.00         0.0           0.0 
	         2     1693.0          0.00         0.0           0.0 
	         2     1689.0          0.00         0.0           0.0 
	         2     1685.0          0.00         0.0           0.0 
	         2     1681.0          0.00         0.0           0.0 
	         2     1677.0          0.00         0.0           0.0 
	         2     1673.0          0.00         0.0           0.0 
	         2     1669.0          0.00         0.0           0.0 
	         2     1665.0          0.00         0.0           0.0 
	         2     1661.0          0.00         0.0           0.0 
	         2     1657.0          0.00         0.0           0.0 
	         2     1653.0          0.00         0.0           0.0 
	         2     1649.0          0.00         0.0           0.0 
	         2     1645.0          0.00         0.0           0.0 
	         2     1641.0          0.00         0.0           0.0 
	         2     1637.0          0.00         0.0           0.0 
	         2     1633.0          0.00         0.0           0.0 
	         2     1629.0          0.00         0.0           0.0 
	         2     1625.0          0.00         0.0           0.0 
	         2     1621.0          0.00         0.0           0.0 
	         2     1617.0          0.00         0.0           0.0 
	         2     1613.0          0.00         0.0           0.0 
	         2     1611.0          0.00         0.0           0.0 
	         2     1609.0          0.00         0.0           0.0 
	         2     1605.0          0.00         0.0           0.0 
	         2     1601.0          0.00         0.0           0.0 
	         2     1597.0          0.00         0.0           0.0 
	         2     1593.0          0.00         0.0           0.0 
	         2     1589.0          0.00         0.0           0.0 
	         2     1585.0          0.00         0.0           0.0 
	         2     1581.0          0.00         0.0           0.0 
	         2     1577.0          0.00         0.0           0.0 
	         2     1573.0          0.00         0.0           0.0 
	         2     1569.0          0.00         0.0           0.0 
	         2     1564.0          0.00         0.0           0.0 
	         2     1560.0          0.00         0.0           0.0 
	         2     1556.0          0.00         0.0           0.0 
	         2     1552.0          0.00         0.0           0.0 
	         2     1548.0          0.00         0.0           0.0 
	         2     1544.0          0.00         0.0           0.0 
	         2     1540.0          0.00         0.0           0.0 
	         2     1538.0          0.00         0.0           0.0 
	         3     1536.0          0.00         0.0           0.0 
	         2     1534.0          0.00         0.0           0.0 
	         2     1532.0          0.00         0.0           0.0 
	         2     1530.0          0.00         0.0           0.0 
	         2     1528.0          0.00         0.0           0.0 
	         2     1526.0          0.00         0.0           0.0 
	         2     1524.0          0.00         0.0           0.0 
	         2     1522.0          0.00         0.0           0.0 
	         2     1518.0          0.00         0.0           0.0 
	         2     1514.0          0.00         0.0           0.0 
	         2     1512.0          0.00         0.0           0.0 
	         2     1510.0          0.00         0.0           0.0 
	         2     1506.0          0.00         0.0           0.0 
	         2     1502.0          0.00         0.0           0.0 
	         2     1498.0          0.00         0.0           0.0 
	         2     1494.0          0.00         0.0           0.0 
	         2     1490.0          0.00         0.0           0.0 
	         2     1486.0          0.00         0.0           0.0 
	         2     1482.0          0.00         0.0           0.0 
	         2     1478.0          0.00         0.0           0.0 
	         2     1474.0          0.00         0.0           0.0 
	         2     1469.0          0.00         0.0           0.0 
	         4     1467.0          0.00         0.0           0.0 
	         2     1465.0          0.00         0.0           0.0 
	         2     1463.0          0.00         0.0           0.0 
	         2     1457.0          0.00         0.0           0.0 
	         2     1454.0          0.00         0.0           0.0 
	         2     1452.0          0.00         0.0           0.0 
	         2     1450.0          0.00         0.0           0.0 
	         2     1447.0          0.00         0.0           0.0 
	         2     1444.0          0.00         0.0           0.0 
	         2     1441.0          0.00         0.0           0.0 
	        13     1440.0          0.00         0.0           0.0 
	        31     1439.0          0.00         0.0           0.0 
	         5     1438.0          0.00         0.0           0.0 
	         5     1437.0          0.00         0.0           0.0 
	         7     1436.0          0.00         0.0           0.0 
	         5     1435.0          0.00         0.0           0.0 
	         7     1434.0          0.00         0.0           0.0 
	         5     1433.0          0.00         0.0           0.0 
	         5     1432.0          0.00         0.0           0.0 
	         7     1431.0          0.00         0.0           0.0 
	         9     1430.0          0.00         0.0           0.0 
	        15     1429.0          0.00         0.0           0.0 
	         5     1428.0          0.00         0.0           0.0 
	         5     1427.0          0.00         0.0           0.0 
	         7     1426.0          0.00         0.0           0.0 
	         9     1425.0          0.00         0.0           0.0 
	         5     1424.0          0.00         0.0           0.0 
	         5     1423.0          0.00         0.0           0.0 
	         5     1422.0          0.00         0.0           0.0 
	         7     1421.0          0.00         0.0           0.0 
	         5     1420.0          0.00         0.0           0.0 
	         7     1419.0          0.00         0.0           0.0 
	        31     1406.0          0.00         0.0           0.0 
	         1     1406.0          0.00         0.0           0.0 
	         1     1406.0          0.00         0.0           0.0 
	         1     1406.0          0.00         0.0           0.0 
	         1     1406.0          0.00         0.0           0.0 
	         1     1406.0          0.00         0.0           0.0 
	         1     1406.0          0.00         0.0           0.0 
	         1     1406.0          0.00         0.0           0.0 
	         1     1406.0          0.00         0.0           0.0 
	         1     1406.0          0.00         0.0           0.0 
	         1     1406.0          0.00         0.0           0.0 
	         9     1403.0          0.00         0.0           0.0 
	         1     1403.0          0.00         0.0           0.0 
	         1     1403.0          0.00         0.0           0.0 
	        23     1401.0          0.00         0.0           0.0 
	         1     1401.0          0.00         0.0           0.0 
	         1     1401.0          0.00         0.0           0.0 
	         7     1400.0          0.00         0.0           0.0 
	         7     1399.0          0.00         0.0           0.0 
	         9     1397.0          0.00         0.0           0.0 
	         1     1397.0          0.00         0.0           0.0 
	         9     1395.0          0.00         0.0           0.0 
	         1     1395.0          0.00         0.0           0.0 
	         7     1394.0          0.00         0.0           0.0 
	         9     1391.0          0.00         0.0           0.0 
	         1     1391.0          0.00         0.0           0.0 
	         1     1391.0          0.00         0.0           0.0 
	        13     1387.0          0.00         0.0           0.0 
	         1     1387.0          0.00         0.0           0.0 
	         1     1387.0          0.00         0.0           0.0 
	        27     1371.0          0.00         0.0           0.0 
	         1     1371.0          0.00         0.0           0.0 
	         1     1371.0          0.00         0.0           0.0 
	         1     1371.0          0.00         0.0           0.0 
	         1     1371.0          0.00         0.0           0.0 
	         1     1371.0          0.00         0.0           0.0 
	         1     1371.0          0.00         0.0           0.0 
	         1     1371.0          0.00         0.0           0.0 
	         1     1371.0          0.00         0.0           0.0 
	         1     1371.0          0.00         0.0           0.0 
	        13     1366.0          0.00         0.0           0.0 
	         1     1366.0          0.00         0.0           0.0 
	         1     1366.0          0.00         0.0           0.0 
	         1     1366.0          0.00         0.0           0.0 
	        13     1362.0          0.00         0.0           0.0 
	         1     1362.0          0.00         0.0           0.0 
	         1     1362.0          0.00         0.0           0.0 
	         1     1362.0          0.00         0.0           0.0 
	        29     1358.0          0.00         0.0           0.0 
	         1     1358.0          0.00         0.0           0.0 
	         1     1358.0          0.00         0.0           0.0 
	         1     1358.0          0.00         0.0           0.0 
	         9     1355.0          0.00         0.0           0.0 
	         1     1355.0          0.00         0.0           0.0 
	         1     1355.0          0.00         0.0           0.0 
	        27     1345.0          0.00         0.0           0.0 
	         1     1345.0          0.00         0.0           0.0 
	         1     1345.0          0.00         0.0           0.0 
	         1     1345.0          0.00         0.0           0.0 
	         1     1345.0          0.00         0.0           0.0 
	         1     1345.0          0.00         0.0           0.0 
	         1     1345.0          0.00         0.0           0.0 
	         1     1345.0          0.00         0.0           0.0 
	         7     1342.0          0.00         0.0           0.0 
	         1     1342.0          0.00         0.0           0.0 
	         1     1342.0          0.00         0.0           0.0 
	         7     1339.0          0.00         0.0           0.0 
	         1     1339.0          0.00         0.0           0.0 
	         1     1339.0          0.00         0.0           0.0 
	        11     1335.0          0.00         0.0           0.0 
	         1     1335.0          0.00         0.0           0.0 
	         1     1335.0          0.00         0.0           0.0 
	         1     1335.0          0.00         0.0           0.0 
	         7     1332.0          0.00         0.0           0.0 
	         1     1332.0          0.00         0.0           0.0 
	         1     1332.0          0.00         0.0           0.0 
	        25     1326.0          0.00         0.0           0.0 
	         1     1326.0          0.00         0.0           0.0 
	         1     1326.0          0.00         0.0           0.0 
	         1     1326.0          0.00         0.0           0.0 
	         1     1326.0          0.00         0.0           0.0 
	         1     1326.0          0.00         0.0           0.0 
	         1     1326.0          0.00         0.0           0.0 
	        21     1318.0          0.00         0.0           0.0 
	         1     1318.0          0.00         0.0           0.0 
	         1     1318.0          0.00         0.0           0.0 
	         1     1318.0          0.00         0.0           0.0 
	         1     1318.0          0.00         0.0           0.0 
	         1     1318.0          0.00         0.0           0.0 
	         1     1318.0          0.00         0.0           0.0 
	         9     1314.0          0.00         0.0           0.0 
	         1     1314.0          0.00         0.0           0.0 
	         1     1314.0          0.00         0.0           0.0 
	        13     1313.0          0.00         0.0           0.0 
	        17     1309.0          0.00         0.0           0.0 
	         1     1309.0          0.00         0.0           0.0 
	         1     1309.0          0.00         0.0           0.0 
	         1     1309.0          0.00         0.0           0.0 
	        19     1304.0          0.00         0.0           0.0 
	         1     1304.0          0.00         0.0           0.0 
	         1     1304.0          0.00         0.0           0.0 
	         1     1304.0          0.00         0.0           0.0 
	         1     1304.0          0.00         0.0           0.0 
	        15     1299.0          0.00         0.0           0.0 
	         1     1299.0          0.00         0.0           0.0 
	         1     1299.0          0.00         0.0           0.0 
	         1     1299.0          0.00         0.0           0.0 
	         1     1299.0          0.00         0.0           0.0 
	        67     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	         1     1280.0          0.00         0.0           0.0 
	        59     1278.0          0.00         0.0           0.0 
	        49     1276.0          0.00         0.0           0.0 
	        39     1274.0          0.00         0.0           0.0 
	        29     1272.0          0.00         0.0           0.0 
	        21     1269.0          0.00         0.0           0.0 
	         1     1269.0          0.00         0.0           0.0 
	        63     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	         1     1254.0          0.00         0.0           0.0 
	        55     1252.0          0.00         0.0           0.0 
	         1     1252.0          0.00         0.0           0.0 
	        45     1250.0          0.00         0.0           0.0 
	         1     1250.0          0.00         0.0           0.0 
	        35     1248.0          0.00         0.0           0.0 
	         1     1248.0          0.00         0.0           0.0 
	        23     1246.0          0.00         0.0           0.0 
	         1     1246.0          0.00         0.0           0.0 
	        15     1243.0          0.00         0.0           0.0 
	         1     1243.0          0.00         0.0           0.0 
	         1     1243.0          0.00         0.0           0.0 
	        47     1232.0          0.00         0.0           0.0 
	         1     1232.0          0.00         0.0           0.0 
	         1     1232.0          0.00         0.0           0.0 
	         1     1232.0          0.00         0.0           0.0 
	         1     1232.0          0.00         0.0           0.0 
	         1     1232.0          0.00         0.0           0.0 
	         1     1232.0          0.00         0.0           0.0 
	         1     1232.0          0.00         0.0           0.0 
	         1     1232.0          0.00         0.0           0.0 
	        39     1230.0          0.00         0.0           0.0 
	         1     1230.0          0.00         0.0           0.0 
	        29     1228.0          0.00         0.0           0.0 
	         1     1228.0          0.00         0.0           0.0 
	        21     1224.0          0.00         0.0           0.0 
	         1     1224.0          0.00         0.0           0.0 
	         1     1224.0          0.00         0.0           0.0 
	        17     1220.0          0.00         0.0           0.0 
	         1     1220.0          0.00         0.0           0.0 
	         1     1220.0          0.00         0.0           0.0 
	         1     1220.0          0.00         0.0           0.0 
	        17     1216.0          0.00         0.0           0.0 
	         1     1216.0          0.00         0.0           0.0 
	         1     1216.0          0.00         0.0           0.0 
	         1     1216.0          0.00         0.0           0.0 
	        15     1212.0          0.00         0.0           0.0 
	         1     1212.0          0.00         0.0           0.0 
	         1     1212.0          0.00         0.0           0.0 
	         1     1212.0          0.00         0.0           0.0 
	        47     1201.0          0.00         0.0           0.0 
	         1     1201.0          0.00         0.0           0.0 
	         1     1201.0          0.00         0.0           0.0 
	         1     1201.0          0.00         0.0           0.0 
	         1     1201.0          0.00         0.0           0.0 
	         1     1201.0          0.00         0.0           0.0 
	         1     1201.0          0.00         0.0           0.0 
	         1     1201.0          0.00         0.0           0.0 
	         1     1201.0          0.00         0.0           0.0 
	        39     1199.0          0.00         0.0           0.0 
	         1     1199.0          0.00         0.0           0.0 
	        29     1197.0          0.00         0.0           0.0 
	         1     1197.0          0.00         0.0           0.0 
	        19     1193.0          0.00         0.0           0.0 
	         1     1193.0          0.00         0.0           0.0 
	         1     1193.0          0.00         0.0           0.0 
	        67     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	         1     1177.0          0.00         0.0           0.0 
	        59     1175.0          0.00         0.0           0.0 
	         1     1175.0          0.00         0.0           0.0 
	        49     1173.0          0.00         0.0           0.0 
	         1     1173.0          0.00         0.0           0.0 
	        39     1171.0          0.00         0.0           0.0 
	         1     1171.0          0.00         0.0           0.0 
	        27     1168.0          0.00         0.0           0.0 
	         1     1168.0          0.00         0.0           0.0 
	         1     1168.0          0.00         0.0           0.0 
	        19     1165.0          0.00         0.0           0.0 
	         1     1165.0          0.00         0.0           0.0 
	         1     1165.0          0.00         0.0           0.0 
	         9     1162.0          0.00         0.0           0.0 
	         1     1162.0          0.00         0.0           0.0 
	         1     1162.0          0.00         0.0           0.0 
	        17     1161.0          0.00         0.0           0.0 
	        21     1160.0          0.00         0.0           0.0 
	        27     1158.0          0.00         0.0           0.0 
	         1     1158.0          0.00         0.0           0.0 
	        11     1157.0          0.00         0.0           0.0 
	         7     1154.0          0.00         0.0           0.0 
	         1     1154.0          0.00         0.0           0.0 
	         1     1154.0          0.00         0.0           0.0 
	        13     1152.0          0.00         0.0           0.0 
	         1     1152.0          0.00         0.0           0.0 
	        25     1151.0          0.00         0.0           0.0 
	        45     1149.0          0.00         0.0           0.0 
	         1     1149.0          0.00         0.0           0.0 
	        27     1147.0          0.00         0.0           0.0 
	         1     1147.0          0.00         0.0           0.0 
	        11     1146.0          0.00         0.0           0.0 
	        27     1145.0          0.00         0.0           0.0 
	        27     1144.0          0.00         0.0           0.0 
	        31     1143.0          0.00         0.0           0.0 
	        17     1142.0          0.00         0.0           0.0 
	        29     1139.0          0.00         0.0           0.0 
	         1     1139.0          0.00         0.0           0.0 
	         1     1139.0          0.00         0.0           0.0 
	         1     1139.0          0.00         0.0           0.0 
	        23     1136.0          0.00         0.0           0.0 
	         1     1136.0          0.00         0.0           0.0 
	         1     1136.0          0.00         0.0           0.0 
	        51     1135.0          0.00         0.0           0.0 
	        13     1134.0          0.00         0.0           0.0 
	        21     1133.0          0.00         0.0           0.0 
	        27     1132.0          0.00         0.0           0.0 
	        21     1130.0          0.00         0.0           0.0 
	         1     1130.0          0.00         0.0           0.0 
	        19     1129.0          0.00         0.0           0.0 
	        23     1127.0          0.00         0.0           0.0 
	         1     1127.0          0.00         0.0           0.0 
	        65     1126.0          0.00         0.0           0.0 
	        21     1119.0          0.00         0.0           0.0 
	         1     1119.0          0.00         0.0           0.0 
	         1     1119.0          0.00         0.0           0.0 
	         1     1119.0          0.00         0.0           0.0 
	         1     1119.0          0.00         0.0           0.0 
	         1     1119.0          0.00         0.0           0.0 
	        29     1118.0          0.00         0.0           0.0 
	        11     1117.0          0.00         0.0           0.0 
	        13     1113.0          0.00         0.0           0.0 
	         1     1113.0          0.00         0.0           0.0 
	         1     1113.0          0.00         0.0           0.0 
	         1     1113.0          0.00         0.0           0.0 
	        23     1111.0          0.00         0.0           0.0 
	         1     1111.0          0.00         0.0           0.0 
	        13     1108.0          0.00         0.0           0.0 
	         1     1108.0          0.00         0.0           0.0 
	        13     1105.0          0.00         0.0           0.0 
	         1     1105.0          0.00         0.0           0.0 
	         1     1105.0          0.00         0.0           0.0 
	         7     1103.0          0.00         0.0           0.0 
	         1     1103.0          0.00         0.0           0.0 
	        23     1101.0          0.00         0.0           0.0 
	         1     1101.0          0.00         0.0           0.0 
	         7     1098.0          0.00         0.0           0.0 
	         1     1098.0          0.00         0.0           0.0 
	         1     1098.0          0.00         0.0           0.0 
	         7     1096.0          0.00         0.0           0.0 
	         1     1096.0          0.00         0.0           0.0 
	        25     1093.0          0.00         0.0           0.0 
	         1     1093.0          0.00         0.0           0.0 
	        19     1090.0          0.00         0.0           0.0 
	         1     1090.0          0.00         0.0           0.0 
	        11     1088.0          0.00         0.0           0.0 
	         1     1088.0          0.00         0.0           0.0 
	        57     1086.0          0.00         0.0           0.0 
	         9     1085.0          0.00         0.0           0.0 
	        23     1084.0          0.00         0.0           0.0 
	        13     1082.0          0.00         0.0           0.0 
	         1     1082.0          0.00         0.0           0.0 
	        19     1081.0          0.00         0.0           0.0 
	        11     1079.0          0.00         0.0           0.0 
	         1     1079.0          0.00         0.0           0.0 
	        11     1077.0          0.00         0.0           0.0 
	         1     1077.0          0.00         0.0           0.0 
	        25     1076.0          0.00         0.0           0.0 
	        45     1075.0          0.00         0.0           0.0 
	         9     1073.0          0.00         0.0           0.0 
	         1     1073.0          0.00         0.0           0.0 
	        43     1067.0          0.00         0.0           0.0 
	         1     1067.0          0.00         0.0           0.0 
	         1     1067.0          0.00         0.0           0.0 
	         1     1067.0          0.00         0.0           0.0 
	         1     1067.0          0.00         0.0           0.0 
	         1     1067.0          0.00         0.0           0.0 
	        27     1065.0          0.00         0.0           0.0 
	        11     1063.0          0.00         0.0           0.0 
	         1     1063.0          0.00         0.0           0.0 
	        41     1060.0          0.00         0.0           0.0 
	         1     1060.0          0.00         0.0           0.0 
	         1     1060.0          0.00         0.0           0.0 
	         1     1060.0          0.00         0.0           0.0 
	         9     1057.0          0.00         0.0           0.0 
	         1     1057.0          0.00         0.0           0.0 
	         1     1057.0          0.00         0.0           0.0 
	         1     1057.0          0.00         0.0           0.0 
	        11     1055.0          0.00         0.0           0.0 
	         1     1055.0          0.00         0.0           0.0 
	        27     1053.0          0.00         0.0           0.0 
	        13     1048.0          0.00         0.0           0.0 
	         1     1048.0          0.00         0.0           0.0 
	         1     1048.0          0.00         0.0           0.0 
	         1     1048.0          0.00         0.0           0.0 
	         1     1048.0          0.00         0.0           0.0 
	        17     1047.0          0.00         0.0           0.0 
	        17     1046.0          0.00         0.0           0.0 
	         7     1044.0          0.00         0.0           0.0 
	         1     1044.0          0.00         0.0           0.0 
	        27     1043.0          0.00         0.0           0.0 
	        27     1042.0          0.00         0.0           0.0 
	        31     1041.0          0.00         0.0           0.0 
	        47     1040.0          0.00         0.0           0.0 
	        27     1039.0          0.00         0.0           0.0 
	        27     1038.0          0.00         0.0           0.0 
	        27     1037.0          0.00         0.0           0.0 
	        29     1035.0          0.00         0.0           0.0 
	         1     1035.0          0.00         0.0           0.0 
	        11     1034.0          0.00         0.0           0.0 
	        27     1033.0          0.00         0.0           0.0 
	        31     1032.0          0.00         0.0           0.0 
	        21     1031.0          0.00         0.0           0.0 
	        19     1029.0          0.00         0.0           0.0 
	         1     1029.0          0.00         0.0           0.0 
	        11     1028.0          0.00         0.0           0.0 
	        11     1027.0          0.00         0.0           0.0 
	        11     1026.0          0.00         0.0           0.0 
	        13     1025.0          0.00         0.0           0.0 
	        19     1024.0          0.00         0.0           0.0 
	        19     1022.0          0.00         0.0           0.0 
	         1     1022.0          0.00         0.0           0.0 
	        43     1018.0          0.00         0.0           0.0 
	         1     1018.0          0.00         0.0           0.0 
	         1     1018.0          0.00         0.0           0.0 
	         1     1018.0          0.00         0.0           0.0 
	        23     1015.0          0.00         0.0           0.0 
	         1     1015.0          0.00         0.0           0.0 
	         1     1015.0          0.00         0.0           0.0 
	        33     1011.0          0.00         0.0           0.0 
	         1     1011.0          0.00         0.0           0.0 
	         1     1011.0          0.00         0.0           0.0 
	         1     1011.0          0.00         0.0           0.0 
	        45     1007.0          0.00         0.0           0.0 
	         1     1007.0          0.00         0.0           0.0 
	         1     1007.0          0.00         0.0           0.0 
	         1     1007.0          0.00         0.0           0.0 
	         0
	   --------
	      3682


  Optimization Complete
  ---------------------
  Transferring Design 'HOURS_FILTER' to database 'FLOW3.db'
  Transferring Design 'CONVERTOR_0' to database 'FLOW3.db'
  Transferring Design 'CONVERTOR_1' to database 'FLOW3.db'
  Transferring Design 'CONVERTOR_CKT' to database 'FLOW3.db'
  Transferring Design 'COMPARATOR' to database 'FLOW3.db'
  Transferring Design 'ALARM_SM_2' to database 'FLOW3.db'
  Transferring Design 'ALARM_COUNTER_DW01_inc_6_0' to database 'FLOW3.db'
  Transferring Design 'ALARM_COUNTER' to database 'FLOW3.db'
  Transferring Design 'ALARM_STATE_MACHINE' to database 'FLOW3.db'
  Transferring Design 'ALARM_BLOCK' to database 'FLOW3.db'
  Transferring Design 'TIME_COUNTER_DW01_inc_6_1' to database 'FLOW3.db'
  Transferring Design 'TIME_COUNTER_DW01_inc_6_0' to database 'FLOW3.db'
  Transferring Design 'TIME_COUNTER' to database 'FLOW3.db'
  Transferring Design 'TIME_STATE_MACHINE' to database 'FLOW3.db'
  Transferring Design 'TIME_BLOCK' to database 'FLOW3.db'
  Transferring Design 'CLOCK_GEN' to database 'FLOW3.db'
  Transferring Design 'COMPUTE_BLOCK' to database 'FLOW3.db'
  Transferring Design 'CORE' to database 'FLOW3.db'
Current design is 'CORE'.
1

current_design CORE
Current design is 'CORE'.
{"CORE"}
set_scan_configuration -chain_count 1
Accepted scan specification for design 'CORE'.
1
create_test_clock -period 100 -waveform {40, 60} find(port, "CLK")
Performing create_test_clock on port 'CLK'. 
1
set_scan_signal test_scan_in -port "HRS"
Performing set_scan_signal on port 'HRS'. 
Accepted scan signal specification.
1
set_scan_signal test_scan_out -port "SPEAKER_OUT"
Performing set_scan_signal on port 'SPEAKER_OUT'. 
Accepted scan signal specification.
1
set_scan_signal test_scan_enable -port "TEST_SE"
Performing set_scan_signal on port 'TEST_SE'. 
Accepted scan signal specification.
1
preview_scan -show all
  Loading design 'CORE'
  Checking test design rules
  Architecting Scan Chains

****************************************
Preview scan report
For    : 'Insert_scan' command
Design : CORE
Version: 1998.02
Date   : Sat Aug 29 18:08:53 1998
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix
Scan enable: TEST_SE (no hookup pin)

  (l) shows cell scan-out drives a lockup latch
  (s) shows cell is a scan segment
  (t) shows cell has a true scan attribute
  (w) shows cell scan-out drives a wire


Scan chain '1' (HRS --> SPEAKER_OUT) contains 33 cells:

  U1/U1/U1/CURRENT_STATE_reg[0] (CLK, 40.0, rising)
  U1/U1/U1/CURRENT_STATE_reg[1] 
  U1/U1/U2/AM_PM_OUT_reg        
  U1/U1/U2/CURRENT_SECS_reg[0]  
  U1/U1/U2/CURRENT_SECS_reg[1]  
  U1/U1/U2/CURRENT_SECS_reg[2]  
  U1/U1/U2/CURRENT_SECS_reg[3]  
  U1/U1/U2/CURRENT_SECS_reg[4]  
  U1/U1/U2/CURRENT_SECS_reg[5]  
  U1/U1/U2/HOURS_OUT_reg[0]     
  U1/U1/U2/HOURS_OUT_reg[1]     
  U1/U1/U2/HOURS_OUT_reg[2]     
  U1/U1/U2/HOURS_OUT_reg[3]     
  U1/U1/U2/MINUTES_OUT_reg[0]   
  U1/U1/U2/MINUTES_OUT_reg[1]   
  U1/U1/U2/MINUTES_OUT_reg[2]   
  U1/U1/U2/MINUTES_OUT_reg[3]   
  U1/U1/U2/MINUTES_OUT_reg[4]   
  U1/U1/U2/MINUTES_OUT_reg[5]   
  U1/U2/U0/CURRENT_STATE_reg[0] 
  U1/U2/U0/CURRENT_STATE_reg[1] 
  U1/U2/U3/AM_PM_OUT_reg        
  U1/U2/U3/HOURS_OUT_reg[0]     
  U1/U2/U3/HOURS_OUT_reg[1]     
  U1/U2/U3/HOURS_OUT_reg[2]     
  U1/U2/U3/HOURS_OUT_reg[3]     
  U1/U2/U3/MINUTES_OUT_reg[0]   
  U1/U2/U3/MINUTES_OUT_reg[1]   
  U1/U2/U3/MINUTES_OUT_reg[2]   
  U1/U2/U3/MINUTES_OUT_reg[3]   
  U1/U2/U3/MINUTES_OUT_reg[4]   
  U1/U2/U3/MINUTES_OUT_reg[5]   
  U1/U5/CURRENT_STATE_reg       

  Scan signals:
    test_scan_in: HRS (no hookup pin)
    test_scan_out: SPEAKER_OUT (no hookup pin)


****************************************

No segments


****************************************

No cells have scan true

No cells have scan false


1
insert_scan
Warning: You have asked for scan replacement, but attributes show that the design already has scan circuitry. Your request is ignored. (UIT-4)
  Loading design 'CORE'
Warning: In design 'CORE', there is 1 port not connected to any nets. (LINT-30)
Warning: In design 'CLOCK_GEN', there is 1 feedthrough. (LINT-30)
Warning: In design 'TIME_BLOCK', there are 11 output ports shorted to other output ports. (LINT-30)
Warning: In design 'ALARM_BLOCK', there are 11 output ports shorted to other output ports. (LINT-30)
Warning: In design 'CONVERTOR_CKT', there is 1 port not connected to any nets. (LINT-30)
Warning: In design 'CONVERTOR_CKT', there is 1 submodule connected to power or ground. (LINT-30)
Warning: In design 'CONVERTOR_CKT', there is 1 submodule with pins connected to the same net. (LINT-30)
Warning: In design 'CONVERTOR_1', there are 3 ports not connected to any nets. (LINT-30)
Warning: In design 'CONVERTOR_1', there are 3 output ports shorted to other output ports. (LINT-30)
Warning: In design 'CONVERTOR_0', there is 1 output port shorted to another output port. (LINT-30)
Warning: In design 'HOURS_FILTER', there is 1 feedthrough. (LINT-30)

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-99)

  Checking test design rules
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
  Beginning Mapping Optimizations

                                               TOTAL NEG     DESIGN RULE
            TRIALS      AREA     DELTA DELAY     SLACK          COST
           --------    ------    -----------    -------        ------
	         3
	   --------
	         3

  Transferring design 'ALARM_COUNTER_DW01_inc_6_0' to database 'FLOW3.db'
  Transferring (new) design 'ALARM_COUNTER_test_1' to database 'FLOW3.db'
  Transferring (new) design 'ALARM_STATE_MACHINE_test_1' to database 'FLOW3.db'
  Transferring (new) design 'ALARM_BLOCK_test_1' to database 'FLOW3.db'
  Transferring (new) design 'ALARM_SM_2_test_1' to database 'FLOW3.db'
  Transferring design 'CLOCK_GEN' to database 'FLOW3.db'
  Transferring design 'COMPARATOR' to database 'FLOW3.db'
  Transferring design 'TIME_COUNTER_DW01_inc_6_0' to database 'FLOW3.db'
  Transferring design 'TIME_COUNTER_DW01_inc_6_1' to database 'FLOW3.db'
  Transferring (new) design 'TIME_COUNTER_test_1' to database 'FLOW3.db'
  Transferring (new) design 'TIME_STATE_MACHINE_test_1' to database 'FLOW3.db'
  Transferring (new) design 'TIME_BLOCK_test_1' to database 'FLOW3.db'
  Transferring (new) design 'COMPUTE_BLOCK_test_1' to database 'FLOW3.db'
  Transferring design 'CONVERTOR_0' to database 'FLOW3.db'
  Transferring design 'CONVERTOR_1' to database 'FLOW3.db'
  Transferring design 'HOURS_FILTER' to database 'FLOW3.db'
  Transferring design 'CONVERTOR_CKT' to database 'FLOW3.db'
  Transferring design 'CORE' to database 'FLOW3.db'

Warning: Deleting current test program 'FLOW2' because it was generated
	 for the design 'FLOW2' but the current design is 'CORE'. (TPM-41)
1
check_test
  Loading design 'CORE'

Information: Starting test design rule checking for existing scan design. (TEST-220)
  ...full scan rules enabled...
  ...basic checks...
  ...basic sequential cell checks...
  ...checking combinational feedback loops...
  ...inferring test protocol...
Information: Inferred system/test clock port CLK (40.0,60.0). (TEST-260)
  ...simulating parallel vector...
  ...simulating parallel vector...
  ...simulating serial scan-in...
  ...33 bits scanned-in to 33 cells (total scan-in 33)...
  ...simulating parallel vector...
  ...binding scan-in state...
  ...simulating parallel vector...
  ...simulating capture clock rising edge at port CLK...
  ...simulating capture clock falling edge at port CLK...
  ...creating capture clock groups...
Information: Inferred capture clock group : CLK. (TEST-262)
  ...simulating parallel vector...
  ...binding scan-out state...
  ...simulating serial scan-out...
  ...data scanned-out from 32 cells (total scan-out 33)...
  ...simulating parallel vector...
Information: Test design rule checking completed. (TEST-123)

**************************************************
  Test Design Rule Violation Summary

  Total violations: 0
**************************************************



**************************************************
  Sequential Cell Summary

  0 out of 33 sequential cells have violations
**************************************************

SEQUENTIAL CELLS WITHOUT VIOLATIONS
   *  33 cells are valid scan cells

1
report_test -scan_path
 
****************************************
Report : test
          -scan_path
Design : CORE
Version: 1998.02
Date   : Sat Aug 29 18:09:02 1998
****************************************

  (*) indicates change of polarity in scan data
  (c) indicates cell is scan controllable only
  (o) indicates cell is scan observable only
  (x) indicates cell cannot capture

Complete scan chain (HRS --> SPEAKER_OUT) contains 33 cells:

  HRS	->
  U1/U1/U1/CURRENT_STATE_reg[0]	->
  U1/U1/U1/CURRENT_STATE_reg[1]	->
  U1/U1/U2/AM_PM_OUT_reg (*)	->
  U1/U1/U2/CURRENT_SECS_reg[0] (*)	->
  U1/U1/U2/CURRENT_SECS_reg[1] (*)	->
  U1/U1/U2/CURRENT_SECS_reg[2]	->
  U1/U1/U2/CURRENT_SECS_reg[3] (*)	->
  U1/U1/U2/CURRENT_SECS_reg[4] (*)	->
  U1/U1/U2/CURRENT_SECS_reg[5] (*)	->
  U1/U1/U2/HOURS_OUT_reg[0]	->
  U1/U1/U2/HOURS_OUT_reg[1] (*)	->
  U1/U1/U2/HOURS_OUT_reg[2] (*)	->
  U1/U1/U2/HOURS_OUT_reg[3] (*)	->
  U1/U1/U2/MINUTES_OUT_reg[0] (*)	->
  U1/U1/U2/MINUTES_OUT_reg[1] (*)	->
  U1/U1/U2/MINUTES_OUT_reg[2] (*)	->
  U1/U1/U2/MINUTES_OUT_reg[3] (*)	->
  U1/U1/U2/MINUTES_OUT_reg[4] (*)	->
  U1/U1/U2/MINUTES_OUT_reg[5] (*)	->
  U1/U2/U0/CURRENT_STATE_reg[0]	->
  U1/U2/U0/CURRENT_STATE_reg[1]	->
  U1/U2/U3/AM_PM_OUT_reg (*)	->
  U1/U2/U3/HOURS_OUT_reg[0]	->
  U1/U2/U3/HOURS_OUT_reg[1] (*)	->
  U1/U2/U3/HOURS_OUT_reg[2] (*)	->
  U1/U2/U3/HOURS_OUT_reg[3] (*)	->
  U1/U2/U3/MINUTES_OUT_reg[0] (*)	->
  U1/U2/U3/MINUTES_OUT_reg[1] (*)	->
  U1/U2/U3/MINUTES_OUT_reg[2]	->
  U1/U2/U3/MINUTES_OUT_reg[3] (*)	->
  U1/U2/U3/MINUTES_OUT_reg[4] (*)	->
  U1/U2/U3/MINUTES_OUT_reg[5] (*)	->
  U1/U5/CURRENT_STATE_reg	->
  SPEAKER_OUT

1

current_design FLOW3
Current design is 'FLOW3'.
{"FLOW3"}
set_attribute current_design jtag_inserted true -type boolean
Performing set_attribute on design 'FLOW3'. 
Information: Creating new attribute 'jtag_inserted' on design 'FLOW3'. (UID-96)
{"FLOW3"}
set_signal_type jtag_tck find(port, "TCK")
Performing set_signal_type on port 'TCK'. 
1
set_signal_type jtag_tms find(port, "TMS")
Performing set_signal_type on port 'TMS'. 
1
set_signal_type jtag_tdi find(port, "TDI")
Performing set_signal_type on port 'TDI'. 
1
set_signal_type jtag_tdo find(port, "TDO")
Performing set_signal_type on port 'TDO'. 
1
set_signal_type jtag_trst find(port, "TRST")
Performing set_signal_type on port 'TRST'. 
1

set_scan_configuration -style multiplexed_flip_flop
Warning: Overwriting existing scan style multiplexed_flip_flop. (TESTDB-1)
Accepted scan specification for design 'FLOW3'.
1
set_scan_configuration -methodology full_scan
Accepted scan specification for design 'FLOW3'.
1
set_scan_configuration -existing_scan true
Accepted scan specification for design 'FLOW3'.
1
create_test_clock -period 100 -waveform {40, 60} find(port, "CLK")
Performing create_test_clock on port 'CLK'. 
1
set_signal_type test_scan_in find(port, "HRS")
Performing set_signal_type on port 'HRS'. 
1
set_signal_type test_scan_out find(port, "SPEAKER_OUT")
Performing set_signal_type on port 'SPEAKER_OUT'. 
1
set_signal_type test_scan_enable find(port, "TEST_SE")
Performing set_signal_type on port 'TEST_SE'. 
1

check_test
  Loading design 'FLOW3'

Information: Starting test design rule checking for existing scan design. (TEST-220)
  ...full scan rules enabled...
  ...basic checks...
  ...basic sequential cell checks...
  ...checking combinational feedback loops...
  ...inferring test protocol...
Information: Inferred system/test clock port CLK (40.0,60.0). (TEST-260)
Information: Inferred system/test clock port TCK (45.0,55.0). (TEST-260)
Warning: Cell I_BS/JTAG_IR/OUT_BIT_0 (FD3) is always asynchronously set/cleared. (TEST-280)
Warning: Cell I_BS/JTAG_IR/OUT_BIT_1 (FD3) is always asynchronously set/cleared. (TEST-280)
  ...simulating parallel vector...
  ...simulating parallel vector...
  ...simulating serial scan-in...
  ...33 bits scanned-in to 33 cells (total scan-in 33)...
  ...simulating parallel vector...
  ...binding scan-in state...
Warning: Sequential cell I_BS/JTAG_IR/OUT_BIT_0 (FD3) has constant logic 1/0 state. (TEST-142)
Information: There are 9 other cells with the same violation. (TEST-171)
Warning: Cell I_BS/BSR_IN_CELL/DATA_OUT (FD1) is not scan controllable. (TEST-302)
Information: Because cell did not receive a clock pulse. (TEST-516)
Information: There are 109 other cells with the same violation. (TEST-171)
  ...simulating parallel vector...
  ...simulating capture clock rising edge at port CLK...
  ...simulating capture clock falling edge at port CLK...
  ...creating capture clock groups...
Information: Inferred capture clock group : CLK. (TEST-262)
  ...simulating parallel vector...
Warning: Data can not be captured into cell I_BS/U10 (FD1). (TEST-310)
Information: There are 109 other cells with the same violation. (TEST-171)
  ...binding scan-out state...
  ...simulating serial scan-out...
  ...data scanned-out from 32 cells (total scan-out 33)...
  ...simulating parallel vector...
Information: Test design rule checking completed. (TEST-123)

**************************************************
  Test Design Rule Violation Summary

  Total violations: 232
**************************************************

PROTOCOL VIOLATIONS
      2 Asynchronous signal active during scan violations (TEST-280)
SCAN IN VIOLATIONS
     10 Cell constant during scan violations (TEST-142)
    110 Cell is uncontrollable during scan violations (TEST-302)
CAPTURE VIOLATIONS
    110 Cell does not capture violations (TEST-310)


**************************************************
  Sequential Cell Summary

  120 out of 153 sequential cells have violations
**************************************************

SEQUENTIAL CELLS WITH VIOLATIONS
   * 110 cells are black boxes
   *  10 cells have constant values
   * 110 cells are identified causes of other reported violations
SEQUENTIAL CELLS WITHOUT VIOLATIONS
   *  33 cells are valid scan cells

1
report_test -scan_path
 
****************************************
Report : test
          -scan_path
Design : FLOW3
Version: 1998.02
Date   : Sat Aug 29 18:09:10 1998
****************************************

  (*) indicates change of polarity in scan data
  (c) indicates cell is scan controllable only
  (o) indicates cell is scan observable only
  (x) indicates cell cannot capture

Complete scan chain (HRS --> SPEAKER_OUT) contains 33 cells:

  HRS	->
  I_BS/I_CORE/U1/U1/U1/CURRENT_STATE_reg[0]	->
  I_BS/I_CORE/U1/U1/U1/CURRENT_STATE_reg[1]	->
  I_BS/I_CORE/U1/U1/U2/AM_PM_OUT_reg (*)	->
  I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[0] (*)	->
  I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[1] (*)	->
  I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[2]	->
  I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[3] (*)	->
  I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[4] (*)	->
  I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[5] (*)	->
  I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[0]	->
  I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[1] (*)	->
  I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[2] (*)	->
  I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[3] (*)	->
  I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[0] (*)	->
  I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[1] (*)	->
  I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[2] (*)	->
  I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[3] (*)	->
  I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[4] (*)	->
  I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[5] (*)	->
  I_BS/I_CORE/U1/U2/U0/CURRENT_STATE_reg[0]	->
  I_BS/I_CORE/U1/U2/U0/CURRENT_STATE_reg[1]	->
  I_BS/I_CORE/U1/U2/U3/AM_PM_OUT_reg (*)	->
  I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[0]	->
  I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[1] (*)	->
  I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[2] (*)	->
  I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[3] (*)	->
  I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[0] (*)	->
  I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[1] (*)	->
  I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[2]	->
  I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[3] (*)	->
  I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[4] (*)	->
  I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[5] (*)	->
  I_BS/I_CORE/U1/U5/CURRENT_STATE_reg	->
  SPEAKER_OUT

1
create_test_patterns -compaction_effort high
  Loading design 'FLOW3'
  Using test design rule information from previous check_test run
Warning: Violations occurred during test design rule checking. (TEST-124)
  Building test generation network
Information: Faults on unused cell outputs are not considered, e.g. pin QN of cell I_BS/U10 (FD1). (TEST-200)

  Combinational Test Pattern Generation starts:

    Start random pattern generation...

       50.23% faults processed ; cumulative fault coverage =  50.23%
       51.16% faults processed ; cumulative fault coverage =  51.16%
       52.94% faults processed ; cumulative fault coverage =  52.94%
       53.49% faults processed ; cumulative fault coverage =  53.49%
       53.74% faults processed ; cumulative fault coverage =  53.74%
       53.81% faults processed ; cumulative fault coverage =  53.81%
       53.87% faults processed ; cumulative fault coverage =  53.87%

    ...End random pattern generation

    Start deterministic pattern generation...

       96.58% faults processed ; cumulative fault coverage =  54.58%
       97.29% faults processed ; cumulative fault coverage =  55.29%
       97.35% faults processed ; cumulative fault coverage =  55.36%
       97.45% faults processed ; cumulative fault coverage =  55.46%
       97.55% faults processed ; cumulative fault coverage =  55.56%
       97.58% faults processed ; cumulative fault coverage =  55.59%
       97.61% faults processed ; cumulative fault coverage =  55.62%
       97.64% faults processed ; cumulative fault coverage =  55.65%
       97.84% faults processed ; cumulative fault coverage =  55.85%
       97.90% faults processed ; cumulative fault coverage =  55.92%
       97.97% faults processed ; cumulative fault coverage =  55.98%
       98.03% faults processed ; cumulative fault coverage =  56.05%
       98.10% faults processed ; cumulative fault coverage =  56.11%
       98.16% faults processed ; cumulative fault coverage =  56.18%
       98.22% faults processed ; cumulative fault coverage =  56.24%
       98.26% faults processed ; cumulative fault coverage =  56.27%
       98.29% faults processed ; cumulative fault coverage =  56.31%
       98.32% faults processed ; cumulative fault coverage =  56.34%
       98.35% faults processed ; cumulative fault coverage =  56.37%
       98.42% faults processed ; cumulative fault coverage =  56.44%
       98.48% faults processed ; cumulative fault coverage =  56.50%
       98.52% faults processed ; cumulative fault coverage =  56.54%
       98.55% faults processed ; cumulative fault coverage =  56.57%
       98.58% faults processed ; cumulative fault coverage =  56.60%
       98.61% faults processed ; cumulative fault coverage =  56.63%
       98.64% faults processed ; cumulative fault coverage =  56.67%
       98.68% faults processed ; cumulative fault coverage =  56.70%
       98.71% faults processed ; cumulative fault coverage =  56.73%
       98.74% faults processed ; cumulative fault coverage =  56.76%
       98.77% faults processed ; cumulative fault coverage =  56.80%
       98.81% faults processed ; cumulative fault coverage =  56.83%
       98.84% faults processed ; cumulative fault coverage =  56.86%
       98.87% faults processed ; cumulative fault coverage =  56.90%
       98.90% faults processed ; cumulative fault coverage =  56.93%
       98.93% faults processed ; cumulative fault coverage =  56.96%
       98.97% faults processed ; cumulative fault coverage =  56.99%
       99.00% faults processed ; cumulative fault coverage =  57.03%
       99.03% faults processed ; cumulative fault coverage =  57.06%
       99.06% faults processed ; cumulative fault coverage =  57.09%
       99.13% faults processed ; cumulative fault coverage =  57.16%
       99.19% faults processed ; cumulative fault coverage =  57.19%
       99.61% faults processed ; cumulative fault coverage =  57.22%
       99.64% faults processed ; cumulative fault coverage =  57.25%
       99.97% faults processed ; cumulative fault coverage =  57.29%
      100.00% faults processed ; cumulative fault coverage =  57.32%

    ...End deterministic pattern generation


                                Non-collapsed     Collapsed
    No. of detected faults      3464              1754
    No. of abandoned faults     0                 0
    No. of tied faults          54                38
    No. of redundant faults     0                 0
    No. of untested faults      1970              1306
    Total no. of faults         5488              3098
    Fault coverage              63.75             57.32

    No. of test patterns         93

    Test Generation Time (CPU)  3.00 sec

    Start compaction...

    ...End compaction

    No. of compacted patterns    76

    Compaction Time (CPU)       1.00 sec
...Writing test program FLOW3 to file /remote/trg1/dickhoff/NEW_TC_LABS/TC/Lab_3/FLOW3.vdb
1

report_test -coverage -faults -class untested
 
****************************************
Report : test
          -coverage
          -faults (untested)
Design : FLOW3
Version: 1998.02
Date   : Sat Aug 29 18:09:19 1998
****************************************

Test program : `FLOW3' 
Depends on   : 

Fault Coverage Report :

    Detect   : Number of faults Detected
    Aband    : Number of faults Abandoned
    Tied     : Number of faults Tied High or Low
    Redun    : Number of faults Redundant
    Untest   : Number of faults Untested
    Probl    : Number of faults Probably Detected
    Unpro    : Number of faults Hyperactive/Oscillating
    Total    : Number of faults Total
    Coverage : Detect / (Total - Tied - Redund)

Design/Cell          Detect  Aband  Tied Redun Untest Probl Unpro Total Coverage
--------------------------------------------------------------------------------
I_BS/BSR_IN_CELL          5      0     0     0     25     0     0     30  16.67%
I_BS/BSR_OUT_CELL         5      0     0     0     25     0     0     30  16.67%
I_BS/I_CORE/U1/U1/U1    120      0     0     0      0     0     0    120 100.00%
I_BS/I_CORE/U1/U1/U2/U341
                         42      0     0     0      0     0     0     42 100.00%
I_BS/I_CORE/U1/U1/U2/add_46
                         42      0     0     0      0     0     0     42 100.00%
I_BS/I_CORE/U1/U1/U2    761      0     0     0     15     0     0    776  98.07%
I_BS/I_CORE/U1/U1       881      0     0     0     15     0     0    896  98.33%
I_BS/I_CORE/U1/U2/U0     96      0     0     0      0     0     0     96 100.00%
I_BS/I_CORE/U1/U2/U3/add_39
                         42      0     0     0      0     0     0     42 100.00%
I_BS/I_CORE/U1/U2/U3    469      0     0     0      7     0     0    476  98.53%
I_BS/I_CORE/U1/U2       565      0     0     0      7     0     0    572  98.78%
I_BS/I_CORE/U1/U4       114      0     0     0      0     0     0    114 100.00%
I_BS/I_CORE/U1/U5        26      0     0     0      0     0     0     26 100.00%
I_BS/I_CORE/U1         1586      0     0     0     22     0     0   1608  98.63%
I_BS/I_CORE/U3/U7       258      0     0     0      0     0     0    258 100.00%
I_BS/I_CORE/U3/U8       980      0     0     0      0     0     0    980 100.00%
I_BS/I_CORE/U3/U9        58      0     0     0     14     0     0     72  80.56%
I_BS/I_CORE/U3         1296      0     0     0     14     0     0   1310  98.93%
I_BS/I_CORE            3058      0     0     0     36     0     0   3094  98.84%
I_BS/JTAG_BYPASS_REG      0      0     0     0     12     0     0     12   0.00%
I_BS/JTAG_ID_REG          0      0    47     0    597     0     0    644   0.00%
I_BS/JTAG_IR              0      0     5     0     59     0     0     64   0.00%
I_BS/JTAG_TAP_CONTROLLER
                          0      0     0     0    254     0     0    254   0.00%
I_BS/SEBS                 5      0     0     0     25     0     0     30  16.67%
I_BS/U11                  5      0     0     0     25     0     0     30  16.67%
I_BS/U12                  5      0     0     0     25     0     0     30  16.67%
I_BS/U13                  5      0     0     0     25     0     0     30  16.67%
I_BS/U14                  5      0     0     0     25     0     0     30  16.67%
I_BS/U15                  5      0     0     0     25     0     0     30  16.67%
I_BS/U16                  5      0     0     0     25     0     0     30  16.67%
I_BS/U17                  5      0     0     0     25     0     0     30  16.67%
I_BS/U18                  5      0     0     0     25     0     0     30  16.67%
I_BS/U19                  5      0     0     0     25     0     0     30  16.67%
I_BS/U20                  5      0     0     0     25     0     0     30  16.67%
I_BS/U21                  5      0     0     0     25     0     0     30  16.67%
I_BS/U22                  5      0     0     0     25     0     0     30  16.67%
I_BS/U23                  5      0     0     0     25     0     0     30  16.67%
I_BS/U24                  3      0     2     0     25     0     0     30  10.71%
I_BS/U25                  5      0     0     0     25     0     0     30  16.67%
I_BS/U26                  5      0     0     0     25     0     0     30  16.67%
I_BS/U27                  5      0     0     0     25     0     0     30  16.67%
I_BS/U28                  5      0     0     0     25     0     0     30  16.67%
I_BS/U29                  5      0     0     0     25     0     0     30  16.67%
I_BS/U30                  5      0     0     0     25     0     0     30  16.67%
I_BS/U31                  5      0     0     0     25     0     0     30  16.67%
I_BS/U32                  5      0     0     0     25     0     0     30  16.67%
I_BS/U33                  5      0     0     0     25     0     0     30  16.67%
I_BS/U34                  5      0     0     0     25     0     0     30  16.67%
I_BS/U35                  5      0     0     0     25     0     0     30  16.67%
I_BS/U36                  5      0     0     0     25     0     0     30  16.67%
I_BS/U37                  5      0     0     0     25     0     0     30  16.67%
I_BS/U38                  5      0     0     0     25     0     0     30  16.67%
I_BS/U39                  5      0     0     0     25     0     0     30  16.67%
I_BS/U40                  5      0     0     0     25     0     0     30  16.67%
I_BS/U41                  5      0     0     0     25     0     0     30  16.67%
I_BS/U42                  5      0     0     0     25     0     0     30  16.67%
I_BS/U43                  5      0     0     0     25     0     0     30  16.67%
I_BS/U44                  5      0     0     0     25     0     0     30  16.67%
I_BS                   3243      0    54     0   1943     0     0   5240  62.53%
FLOW3                  3464      0    54     0   1970     0     0   5488  63.75%

Test program : `FLOW3' 
Depends on   : 

Faults:

 s-a-0 : stuck at 0 fault
 s-a-1 : stuck at 1 fault

  I_BS/BSR_IN_CELL:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/BSR_OUT_CELL:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/I_CORE/U1/U1/U2:
    Untested:
      U250/A pin s-a-0
      U251/A pin         s-a-1
      U252/A pin s-a-0
      U252/B pin s-a-0
      U252/Z pin         s-a-1
      U253/A pin         s-a-1
      U254/A pin s-a-0
      U254/B pin s-a-0
      U254/Z pin         s-a-1
      U261/A pin         s-a-1
      U261/C pin         s-a-1
      U262/A pin s-a-0
      U262/Z pin         s-a-1
      U263/A pin s-a-0
      U263/Z pin         s-a-1
  I_BS/I_CORE/U1/U2/U3:
    Untested:
      U118/B pin         s-a-1
      U119/A pin s-a-0
      U119/Z pin         s-a-1
      U120/B pin         s-a-1
      U121/A pin s-a-0
      U121/Z pin         s-a-1
      U164/A pin         s-a-1
  I_BS/I_CORE/U3/U9:
    Untested:
      U33/A pin s-a-0
      U33/B pin s-a-0
      U33/Z pin         s-a-1
      U34/A pin         s-a-1
      U34/B pin         s-a-1
      U34/C pin         s-a-1
      U34/Z pin s-a-0
      U35/A pin         s-a-1
      U35/B pin         s-a-1
      U35/Z pin s-a-0
      U36/B pin s-a-0
      U37/A pin         s-a-1
      U37/Z pin s-a-0
      U38/B pin         s-a-1
  I_BS/JTAG_BYPASS_REG:
    Untested:
      U2/D pin s-a-0 & s-a-1
      U2/CP pin s-a-0 & s-a-1
      U2/Q pin s-a-0 & s-a-1
      U9/A pin s-a-0 & s-a-1
      U9/B pin s-a-0 & s-a-1
      U9/Z pin s-a-0 & s-a-1
  I_BS/JTAG_ID_REG:
    Untested:
      U0_1/D pin s-a-0 & s-a-1
      U0_1/CP pin s-a-0 & s-a-1
      U0_1/Q pin s-a-0 & s-a-1
      U1_1/D pin s-a-0 & s-a-1
      U1_1/CP pin s-a-0 & s-a-1
      U1_1/Q pin s-a-0 & s-a-1
      U2_1/D pin s-a-0 & s-a-1
      U2_1/CP pin s-a-0 & s-a-1
      U2_1/Q pin s-a-0 & s-a-1
      U3_1/D pin s-a-0 & s-a-1
      U3_1/CP pin s-a-0 & s-a-1
      U3_1/Q pin s-a-0 & s-a-1
      U4_1/D pin s-a-0 & s-a-1
      U4_1/CP pin s-a-0 & s-a-1
      U4_1/Q pin s-a-0 & s-a-1
      U5_1/D pin s-a-0 & s-a-1
      U5_1/CP pin s-a-0 & s-a-1
      U5_1/Q pin s-a-0 & s-a-1
      U6_1/D pin s-a-0 & s-a-1
      U6_1/CP pin s-a-0 & s-a-1
      U6_1/Q pin s-a-0 & s-a-1
      U7_1/D pin s-a-0 & s-a-1
      U7_1/CP pin s-a-0 & s-a-1
      U7_1/Q pin s-a-0 & s-a-1
      U8_1/D pin s-a-0 & s-a-1
      U8_1/CP pin s-a-0 & s-a-1
      U8_1/Q pin s-a-0 & s-a-1
      U9_1/D pin s-a-0 & s-a-1
      U9_1/CP pin s-a-0 & s-a-1
      U9_1/Q pin s-a-0 & s-a-1
      U10_1/D pin s-a-0 & s-a-1
      U10_1/CP pin s-a-0 & s-a-1
      U10_1/Q pin s-a-0 & s-a-1
      U11_1/D pin s-a-0 & s-a-1
      U11_1/CP pin s-a-0 & s-a-1
      U11_1/Q pin s-a-0 & s-a-1
      U12_1/D pin s-a-0 & s-a-1
      U12_1/CP pin s-a-0 & s-a-1
      U12_1/Q pin s-a-0 & s-a-1
      U13_1/D pin s-a-0 & s-a-1
      U13_1/CP pin s-a-0 & s-a-1
      U13_1/Q pin s-a-0 & s-a-1
      U14_1/D pin s-a-0 & s-a-1
      U14_1/CP pin s-a-0 & s-a-1
      U14_1/Q pin s-a-0 & s-a-1
      U15_1/D pin s-a-0 & s-a-1
      U15_1/CP pin s-a-0 & s-a-1
      U15_1/Q pin s-a-0 & s-a-1
      U16_1/D pin s-a-0 & s-a-1
      U16_1/CP pin s-a-0 & s-a-1
      U16_1/Q pin s-a-0 & s-a-1
      U17_1/D pin s-a-0 & s-a-1
      U17_1/CP pin s-a-0 & s-a-1
      U17_1/Q pin s-a-0 & s-a-1
      U18_1/D pin s-a-0 & s-a-1
      U18_1/CP pin s-a-0 & s-a-1
      U18_1/Q pin s-a-0 & s-a-1
      U19_1/D pin s-a-0 & s-a-1
      U19_1/CP pin s-a-0 & s-a-1
      U19_1/Q pin s-a-0 & s-a-1
      U20_1/D pin s-a-0 & s-a-1
      U20_1/CP pin s-a-0 & s-a-1
      U20_1/Q pin s-a-0 & s-a-1
      U21_1/D pin s-a-0 & s-a-1
      U21_1/CP pin s-a-0 & s-a-1
      U21_1/Q pin s-a-0 & s-a-1
      U22_1/D pin s-a-0 & s-a-1
      U22_1/CP pin s-a-0 & s-a-1
      U22_1/Q pin s-a-0 & s-a-1
      U23_1/D pin s-a-0 & s-a-1
      U23_1/CP pin s-a-0 & s-a-1
      U23_1/Q pin s-a-0 & s-a-1
      U24_1/D pin s-a-0 & s-a-1
      U24_1/CP pin s-a-0 & s-a-1
      U24_1/Q pin s-a-0 & s-a-1
      U25_1/D pin s-a-0 & s-a-1
      U25_1/CP pin s-a-0 & s-a-1
      U25_1/Q pin s-a-0 & s-a-1
      U26_1/D pin s-a-0 & s-a-1
      U26_1/CP pin s-a-0 & s-a-1
      U26_1/Q pin s-a-0 & s-a-1
      U27_1/D pin s-a-0 & s-a-1
      U27_1/CP pin s-a-0 & s-a-1
      U27_1/Q pin s-a-0 & s-a-1
      U28_1/D pin s-a-0 & s-a-1
      U28_1/CP pin s-a-0 & s-a-1
      U28_1/Q pin s-a-0 & s-a-1
      U29_1/D pin s-a-0 & s-a-1
      U29_1/CP pin s-a-0 & s-a-1
      U29_1/Q pin s-a-0 & s-a-1
      U30_1/D pin s-a-0 & s-a-1
      U30_1/CP pin s-a-0 & s-a-1
      U30_1/Q pin s-a-0 & s-a-1
      U31_1/D pin s-a-0 & s-a-1
      U31_1/CP pin s-a-0 & s-a-1
      U31_1/Q pin s-a-0 & s-a-1
      U322/A pin         s-a-1
      U322/B pin         s-a-1
      U322/C pin s-a-0 & s-a-1
      U322/D pin s-a-0 & s-a-1
      U322/Z pin s-a-0 & s-a-1
      U323/A pin         s-a-1
      U323/B pin         s-a-1
      U323/C pin s-a-0 & s-a-1
      U323/D pin s-a-0 & s-a-1
      U323/Z pin s-a-0 & s-a-1
      U324/A pin         s-a-1
      U324/B pin         s-a-1
      U324/C pin s-a-0 & s-a-1
      U324/D pin s-a-0 & s-a-1
      U324/Z pin s-a-0 & s-a-1
      U325/A pin         s-a-1
      U325/B pin         s-a-1
      U325/C pin s-a-0 & s-a-1
      U325/D pin s-a-0 & s-a-1
      U325/Z pin s-a-0 & s-a-1
      U326/A pin         s-a-1
      U326/B pin         s-a-1
      U326/C pin s-a-0 & s-a-1
      U326/D pin s-a-0 & s-a-1
      U326/Z pin s-a-0 & s-a-1
      U327/A pin         s-a-1
      U327/B pin         s-a-1
      U327/C pin s-a-0 & s-a-1
      U327/D pin s-a-0 & s-a-1
      U327/Z pin s-a-0 & s-a-1
      U328/A pin         s-a-1
      U328/B pin         s-a-1
      U328/C pin s-a-0 & s-a-1
      U328/D pin s-a-0 & s-a-1
      U328/Z pin s-a-0 & s-a-1
      U329/A pin         s-a-1
      U329/B pin         s-a-1
      U329/C pin s-a-0 & s-a-1
      U329/D pin s-a-0 & s-a-1
      U329/Z pin s-a-0 & s-a-1
      U330/A pin         s-a-1
      U330/B pin         s-a-1
      U330/C pin s-a-0 & s-a-1
      U330/D pin s-a-0 & s-a-1
      U330/Z pin s-a-0 & s-a-1
      U331/A pin         s-a-1
      U331/B pin         s-a-1
      U331/C pin s-a-0 & s-a-1
      U331/D pin s-a-0 & s-a-1
      U331/Z pin s-a-0 & s-a-1
      U332/A pin         s-a-1
      U332/B pin         s-a-1
      U332/C pin s-a-0 & s-a-1
      U332/D pin s-a-0 & s-a-1
      U332/Z pin s-a-0 & s-a-1
      U333/A pin         s-a-1
      U333/B pin         s-a-1
      U333/C pin s-a-0 & s-a-1
      U333/D pin s-a-0 & s-a-1
      U333/Z pin s-a-0 & s-a-1
      U334/A pin s-a-0
      U334/B pin s-a-0 & s-a-1
      U334/C pin s-a-0 & s-a-1
      U334/D pin s-a-0 & s-a-1
      U334/Z pin s-a-0 & s-a-1
      U335/A pin s-a-0
      U335/B pin s-a-0 & s-a-1
      U335/C pin s-a-0 & s-a-1
      U335/D pin s-a-0 & s-a-1
      U335/Z pin s-a-0 & s-a-1
      U336/A pin s-a-0
      U336/B pin s-a-0 & s-a-1
      U336/C pin s-a-0 & s-a-1
      U336/D pin s-a-0 & s-a-1
      U336/Z pin s-a-0 & s-a-1
      U337/A pin s-a-0
      U337/B pin s-a-0 & s-a-1
      U337/C pin s-a-0 & s-a-1
      U337/D pin s-a-0 & s-a-1
      U337/Z pin s-a-0 & s-a-1
      U338/A pin s-a-0
      U338/B pin s-a-0 & s-a-1
      U338/C pin s-a-0 & s-a-1
      U338/D pin s-a-0 & s-a-1
      U338/Z pin s-a-0 & s-a-1
      U339/A pin s-a-0
      U339/B pin s-a-0 & s-a-1
      U339/C pin s-a-0 & s-a-1
      U339/D pin s-a-0 & s-a-1
      U339/Z pin s-a-0 & s-a-1
      U340/A pin s-a-0
      U340/B pin s-a-0 & s-a-1
      U340/C pin s-a-0 & s-a-1
      U340/D pin s-a-0 & s-a-1
      U340/Z pin s-a-0 & s-a-1
      U341/A pin s-a-0
      U341/B pin s-a-0 & s-a-1
      U341/C pin s-a-0 & s-a-1
      U341/D pin s-a-0 & s-a-1
      U341/Z pin s-a-0 & s-a-1
      U342/A pin         s-a-1
      U342/B pin         s-a-1
      U342/C pin s-a-0 & s-a-1
      U342/D pin s-a-0 & s-a-1
      U342/Z pin s-a-0 & s-a-1
      U343/A pin s-a-0
      U343/B pin s-a-0 & s-a-1
      U343/C pin s-a-0 & s-a-1
      U343/D pin s-a-0 & s-a-1
      U343/Z pin s-a-0 & s-a-1
      U344/A pin s-a-0
      U344/B pin s-a-0 & s-a-1
      U344/C pin s-a-0 & s-a-1
      U344/D pin s-a-0 & s-a-1
      U344/Z pin s-a-0 & s-a-1
      U345/A pin s-a-0
      U345/B pin s-a-0 & s-a-1
      U345/C pin s-a-0 & s-a-1
      U345/D pin s-a-0 & s-a-1
      U345/Z pin s-a-0 & s-a-1
      U346/A pin s-a-0
      U346/B pin s-a-0 & s-a-1
      U346/C pin s-a-0 & s-a-1
      U346/D pin s-a-0 & s-a-1
      U346/Z pin s-a-0 & s-a-1
      U347/A pin s-a-0
      U347/B pin s-a-0 & s-a-1
      U347/C pin s-a-0 & s-a-1
      U347/D pin s-a-0 & s-a-1
      U347/Z pin s-a-0 & s-a-1
      U348/A pin s-a-0
      U348/B pin s-a-0 & s-a-1
      U348/C pin s-a-0 & s-a-1
      U348/D pin s-a-0 & s-a-1
      U348/Z pin s-a-0 & s-a-1
      U349/A pin s-a-0
      U349/B pin s-a-0 & s-a-1
      U349/C pin s-a-0 & s-a-1
      U349/D pin s-a-0 & s-a-1
      U349/Z pin s-a-0 & s-a-1
      U350/A pin s-a-0
      U350/B pin s-a-0 & s-a-1
      U350/C pin s-a-0 & s-a-1
      U350/D pin s-a-0 & s-a-1
      U350/Z pin s-a-0 & s-a-1
      U351/A pin         s-a-1
      U351/B pin         s-a-1
      U351/C pin s-a-0 & s-a-1
      U351/D pin s-a-0 & s-a-1
      U351/Z pin s-a-0 & s-a-1
      U352/A pin         s-a-1
      U352/B pin         s-a-1
      U352/C pin s-a-0 & s-a-1
      U352/D pin s-a-0 & s-a-1
      U352/Z pin s-a-0 & s-a-1
      U353/A pin s-a-0
      U353/B pin s-a-0 & s-a-1
      U353/C pin s-a-0 & s-a-1
      U353/D pin s-a-0 & s-a-1
      U353/Z pin s-a-0 & s-a-1
      U354/A pin s-a-0 & s-a-1
      U354/Z pin s-a-0 & s-a-1
      U355/A pin s-a-0 & s-a-1
      U355/Z pin s-a-0 & s-a-1
      U356/A pin s-a-0 & s-a-1
      U356/Z pin s-a-0 & s-a-1
      U357/A pin s-a-0 & s-a-1
      U357/Z pin s-a-0 & s-a-1
      U358/A pin s-a-0 & s-a-1
      U358/Z pin s-a-0 & s-a-1
      U359/A pin s-a-0 & s-a-1
      U359/Z pin s-a-0 & s-a-1
      U360/A pin s-a-0 & s-a-1
      U360/Z pin s-a-0 & s-a-1
      U361/A pin s-a-0 & s-a-1
      U361/Z pin s-a-0 & s-a-1
      U362/A pin s-a-0 & s-a-1
      U362/Z pin s-a-0 & s-a-1
      U363/A pin s-a-0 & s-a-1
      U363/Z pin s-a-0 & s-a-1
      U364/A pin s-a-0 & s-a-1
      U364/Z pin s-a-0 & s-a-1
      U365/A pin s-a-0 & s-a-1
      U365/Z pin s-a-0 & s-a-1
      U366/A pin s-a-0 & s-a-1
      U366/Z pin s-a-0 & s-a-1
      U367/A pin s-a-0 & s-a-1
      U367/Z pin s-a-0 & s-a-1
      U368/A pin s-a-0 & s-a-1
      U368/Z pin s-a-0 & s-a-1
      U369/A pin s-a-0 & s-a-1
      U369/Z pin s-a-0 & s-a-1
      U370/A pin s-a-0 & s-a-1
      U370/Z pin s-a-0 & s-a-1
      U371/A pin s-a-0 & s-a-1
      U371/Z pin s-a-0 & s-a-1
      U372/A pin s-a-0 & s-a-1
      U372/Z pin s-a-0 & s-a-1
      U373/A pin s-a-0 & s-a-1
      U373/Z pin s-a-0 & s-a-1
      U374/A pin s-a-0 & s-a-1
      U374/Z pin s-a-0 & s-a-1
      U375/A pin s-a-0 & s-a-1
      U375/Z pin s-a-0 & s-a-1
      U376/A pin s-a-0 & s-a-1
      U376/Z pin s-a-0 & s-a-1
      U377/A pin s-a-0 & s-a-1
      U377/Z pin s-a-0 & s-a-1
      U378/A pin s-a-0 & s-a-1
      U378/Z pin s-a-0 & s-a-1
      U379/A pin s-a-0 & s-a-1
      U379/Z pin s-a-0 & s-a-1
      U380/A pin s-a-0 & s-a-1
      U380/Z pin s-a-0 & s-a-1
      U381/A pin s-a-0 & s-a-1
      U381/Z pin s-a-0 & s-a-1
      U382/A pin s-a-0 & s-a-1
      U382/Z pin s-a-0 & s-a-1
      U383/A pin s-a-0 & s-a-1
      U383/Z pin s-a-0 & s-a-1
      U384/A pin s-a-0 & s-a-1
      U384/Z pin s-a-0 & s-a-1
      U385/A pin s-a-0 & s-a-1
      U385/Z pin s-a-0 & s-a-1
      U386/A pin s-a-0 & s-a-1
      U386/Z pin s-a-0 & s-a-1
  I_BS/JTAG_IR:
    Untested:
      OUT_BIT_0/D pin s-a-0 & s-a-1
      OUT_BIT_0/CP pin s-a-0 & s-a-1
      OUT_BIT_0/CD pin s-a-0 & s-a-1
      OUT_BIT_0/SD pin s-a-0
      OUT_BIT_0/Q pin s-a-0 & s-a-1
      OUT_BIT_1/D pin s-a-0 & s-a-1
      OUT_BIT_1/CP pin s-a-0 & s-a-1
      OUT_BIT_1/CD pin s-a-0
      OUT_BIT_1/SD pin s-a-0 & s-a-1
      OUT_BIT_1/Q pin s-a-0 & s-a-1
      SHADOW_BIT_0_1/D pin s-a-0 & s-a-1
      SHADOW_BIT_0_1/CP pin s-a-0 & s-a-1
      SHADOW_BIT_0_1/Q pin s-a-0 & s-a-1
      SHADOW_BIT_1_1/D pin s-a-0 & s-a-1
      SHADOW_BIT_1_1/CP pin s-a-0 & s-a-1
      SHADOW_BIT_1_1/Q pin s-a-0 & s-a-1
      U34/A pin         s-a-1
      U34/B pin         s-a-1
      U34/C pin s-a-0 & s-a-1
      U34/D pin s-a-0 & s-a-1
      U34/Z pin s-a-0 & s-a-1
      U35/A pin s-a-0
      U35/B pin s-a-0 & s-a-1
      U35/C pin s-a-0 & s-a-1
      U35/D pin s-a-0 & s-a-1
      U35/Z pin s-a-0 & s-a-1
      U36/A pin s-a-0 & s-a-1
      U36/Z pin s-a-0 & s-a-1
      U37/A pin s-a-0 & s-a-1
      U37/Z pin s-a-0 & s-a-1
      U38/A pin s-a-0 & s-a-1
      U38/Z pin s-a-0 & s-a-1
  I_BS/JTAG_TAP_CONTROLLER:
    Untested:
      TAP_ENABLE/D pin s-a-0 & s-a-1
      TAP_ENABLE/CP pin s-a-0 & s-a-1
      TAP_ENABLE/CD pin s-a-0 & s-a-1
      TAP_ENABLE/QN pin s-a-0 & s-a-1
      TAP_RESET_BAR/D pin s-a-0 & s-a-1
      TAP_RESET_BAR/CP pin s-a-0 & s-a-1
      TAP_RESET_BAR/CD pin s-a-0 & s-a-1
      TAP_RESET_BAR/Q pin s-a-0 & s-a-1
      TAP_SHIFTDR/D pin s-a-0 & s-a-1
      TAP_SHIFTDR/CP pin s-a-0 & s-a-1
      TAP_SHIFTDR/CD pin s-a-0 & s-a-1
      TAP_SHIFTDR/QN pin s-a-0 & s-a-1
      TAP_SHIFTIR/D pin s-a-0 & s-a-1
      TAP_SHIFTIR/CP pin s-a-0 & s-a-1
      TAP_SHIFTIR/CD pin s-a-0 & s-a-1
      TAP_SHIFTIR/QN pin s-a-0 & s-a-1
      TAP_na/D pin s-a-0 & s-a-1
      TAP_na/CP pin s-a-0 & s-a-1
      TAP_na/SD pin s-a-0 & s-a-1
      TAP_na/Q pin s-a-0 & s-a-1
      TAP_nb/D pin s-a-0 & s-a-1
      TAP_nb/CP pin s-a-0 & s-a-1
      TAP_nb/SD pin s-a-0 & s-a-1
      TAP_nb/Q pin s-a-0 & s-a-1
      TAP_nc/D pin s-a-0 & s-a-1
      TAP_nc/CP pin s-a-0 & s-a-1
      TAP_nc/SD pin s-a-0 & s-a-1
      TAP_nc/Q pin s-a-0 & s-a-1
      TAP_nd_SEL/D pin s-a-0 & s-a-1
      TAP_nd_SEL/CP pin s-a-0 & s-a-1
      TAP_nd_SEL/SD pin s-a-0 & s-a-1
      TAP_nd_SEL/Q pin s-a-0 & s-a-1
      U77/A pin s-a-0 & s-a-1
      U77/B pin s-a-0 & s-a-1
      U77/Z pin s-a-0 & s-a-1
      U78/A pin s-a-0 & s-a-1
      U78/B pin s-a-0 & s-a-1
      U78/C pin s-a-0 & s-a-1
      U78/Z pin s-a-0 & s-a-1
      U79/A pin s-a-0 & s-a-1
      U79/B pin s-a-0 & s-a-1
      U79/C pin s-a-0 & s-a-1
      U79/Z pin s-a-0 & s-a-1
      U80/A pin s-a-0 & s-a-1
      U80/B pin s-a-0 & s-a-1
      U80/C pin s-a-0 & s-a-1
      U80/Z pin s-a-0 & s-a-1
      U81/A pin s-a-0 & s-a-1
      U81/B pin s-a-0 & s-a-1
      U81/C pin s-a-0 & s-a-1
      U81/Z pin s-a-0 & s-a-1
      U82/A pin s-a-0 & s-a-1
      U82/Z pin s-a-0 & s-a-1
      U83/A pin s-a-0 & s-a-1
      U83/B pin s-a-0 & s-a-1
      U83/Z pin s-a-0 & s-a-1
      U84/A pin s-a-0 & s-a-1
      U84/B pin s-a-0 & s-a-1
      U84/Z pin s-a-0 & s-a-1
      U85/A pin s-a-0 & s-a-1
      U85/B pin s-a-0 & s-a-1
      U85/C pin s-a-0 & s-a-1
      U85/D pin s-a-0 & s-a-1
      U85/Z pin s-a-0 & s-a-1
      U86/A pin s-a-0 & s-a-1
      U86/B pin s-a-0 & s-a-1
      U86/C pin s-a-0 & s-a-1
      U86/Z pin s-a-0 & s-a-1
      U87/A pin s-a-0 & s-a-1
      U87/B pin s-a-0 & s-a-1
      U87/Z pin s-a-0 & s-a-1
      U88/A pin s-a-0 & s-a-1
      U88/B pin s-a-0 & s-a-1
      U88/C pin s-a-0 & s-a-1
      U88/D pin s-a-0 & s-a-1
      U88/Z pin s-a-0 & s-a-1
      U89/A pin s-a-0 & s-a-1
      U89/B pin s-a-0 & s-a-1
      U89/C pin s-a-0 & s-a-1
      U89/D pin s-a-0 & s-a-1
      U89/Z pin s-a-0 & s-a-1
      U90/A pin s-a-0 & s-a-1
      U90/Z pin s-a-0 & s-a-1
      U91/A pin s-a-0 & s-a-1
      U91/Z pin s-a-0 & s-a-1
      U92/A pin s-a-0 & s-a-1
      U92/Z pin s-a-0 & s-a-1
      U93/A pin s-a-0 & s-a-1
      U93/B pin s-a-0 & s-a-1
      U93/Z pin s-a-0 & s-a-1
      U94/A pin s-a-0 & s-a-1
      U94/B pin s-a-0 & s-a-1
      U94/C pin s-a-0 & s-a-1
      U94/Z pin s-a-0 & s-a-1
      U95/A pin s-a-0 & s-a-1
      U95/Z pin s-a-0 & s-a-1
      U96/A pin s-a-0 & s-a-1
      U96/B pin s-a-0 & s-a-1
      U96/Z pin s-a-0 & s-a-1
      U97/A pin s-a-0 & s-a-1
      U97/B pin s-a-0 & s-a-1
      U97/Z pin s-a-0 & s-a-1
      U98/A pin s-a-0 & s-a-1
      U98/B pin s-a-0 & s-a-1
      U98/S pin s-a-0 & s-a-1
      U98/Z pin s-a-0 & s-a-1
      U99/A pin s-a-0 & s-a-1
      U99/B pin s-a-0 & s-a-1
      U99/C pin s-a-0 & s-a-1
      U99/D pin s-a-0 & s-a-1
      U99/Z pin s-a-0 & s-a-1
      U100/A pin s-a-0 & s-a-1
      U100/B pin s-a-0 & s-a-1
      U100/C pin s-a-0 & s-a-1
      U100/D pin s-a-0 & s-a-1
      U100/Z pin s-a-0 & s-a-1
      U101/A pin s-a-0 & s-a-1
      U101/B pin s-a-0 & s-a-1
      U101/Z pin s-a-0 & s-a-1
      U102/A pin s-a-0 & s-a-1
      U102/B pin s-a-0 & s-a-1
      U102/Z pin s-a-0 & s-a-1
      U103/A pin s-a-0 & s-a-1
      U103/B pin s-a-0 & s-a-1
      U103/Z pin s-a-0 & s-a-1
      U104/A pin s-a-0 & s-a-1
      U104/Z pin s-a-0 & s-a-1
  I_BS/SEBS:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U11:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U12:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U13:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U14:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U15:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U16:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U17:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U18:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U19:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U20:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U21:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U22:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U23:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U24:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin         s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
      U23/Z pin s-a-0
  I_BS/U25:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U26:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U27:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U28:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U29:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U30:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U31:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U32:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U33:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U34:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U35:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U36:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U37:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U38:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U39:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U40:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U41:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U42:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U43:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS/U44:
    Untested:
      DATA_OUT/D pin s-a-0 & s-a-1
      DATA_OUT/CP pin s-a-0 & s-a-1
      DATA_OUT/QN pin s-a-0 & s-a-1
      SHADOW/D pin s-a-0 & s-a-1
      SHADOW/CP pin s-a-0 & s-a-1
      SHADOW/Q pin s-a-0 & s-a-1
      U22/A pin s-a-0 & s-a-1
      U22/B pin s-a-0 & s-a-1
      U22/S pin s-a-0 & s-a-1
      U22/Z pin s-a-0 & s-a-1
      U23/A pin s-a-0 & s-a-1
      U23/B pin s-a-0 & s-a-1
      U23/D pin s-a-0
  I_BS:
    Untested:
      U1/A pin s-a-0 & s-a-1
      U1/B pin s-a-0 & s-a-1
      U1/Z pin s-a-0 & s-a-1
      U2/A pin s-a-0 & s-a-1
      U2/B pin s-a-0 & s-a-1
      U2/Z pin s-a-0 & s-a-1
      U3/A pin s-a-0 & s-a-1
      U3/Z pin s-a-0 & s-a-1
      U4/A pin s-a-0 & s-a-1
      U4/Z pin s-a-0 & s-a-1
      U5/A pin s-a-0 & s-a-1
      U5/B pin s-a-0 & s-a-1
      U5/C pin s-a-0 & s-a-1
      U5/D pin s-a-0 & s-a-1
      U5/Z pin s-a-0 & s-a-1
      U6/D0 pin s-a-0 & s-a-1
      U6/D1 pin s-a-0 & s-a-1
      U6/D2 pin s-a-0 & s-a-1
      U6/A pin s-a-0 & s-a-1
      U6/B pin s-a-0 & s-a-1
      U6/Z pin s-a-0 & s-a-1
      U7/A pin s-a-0 & s-a-1
      U7/Z pin s-a-0 & s-a-1
      U8/A pin s-a-0 & s-a-1
      U8/Z pin s-a-0 & s-a-1
      U9/A pin s-a-0 & s-a-1
      U9/E pin s-a-0 & s-a-1
      U10/D pin s-a-0 & s-a-1
      U10/CP pin s-a-0 & s-a-1
      U10/Q pin s-a-0 & s-a-1
  FLOW3:
    Untested:
      U23/A pin s-a-0
      U23/Z pin s-a-0
      U33/A pin s-a-0 & s-a-1
      U33/Z pin s-a-0 & s-a-1
      U34/A pin s-a-0 & s-a-1
      U34/Z pin s-a-0 & s-a-1
      U35/A pin s-a-0 & s-a-1
      U35/Z pin s-a-0 & s-a-1
      U36/A pin s-a-0 & s-a-1
      U36/Z pin s-a-0 & s-a-1
      DISP1[7] port s-a-0
      TCK port s-a-0 & s-a-1
      TDI port s-a-0 & s-a-1
      TMS port s-a-0 & s-a-1
      TRST port s-a-0 & s-a-1

1

write_test -format wgl
Loading db file '/remote/trg1/dickhoff/NEW_TC_LABS/TC/Lab_3/FLOW3.vdb'
Warning: Renaming port from 'DISP1[13]' to '"DISP1[13]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[12]' to '"DISP1[12]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[11]' to '"DISP1[11]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[10]' to '"DISP1[10]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[9]' to '"DISP1[9]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[8]' to '"DISP1[8]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[7]' to '"DISP1[7]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[6]' to '"DISP1[6]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[5]' to '"DISP1[5]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[4]' to '"DISP1[4]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[3]' to '"DISP1[3]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[2]' to '"DISP1[2]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[1]' to '"DISP1[1]"'. (TESTDB-100)
Warning: Renaming port from 'DISP1[0]' to '"DISP1[0]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[13]' to '"DISP2[13]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[12]' to '"DISP2[12]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[11]' to '"DISP2[11]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[10]' to '"DISP2[10]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[9]' to '"DISP2[9]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[8]' to '"DISP2[8]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[7]' to '"DISP2[7]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[6]' to '"DISP2[6]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[5]' to '"DISP2[5]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[4]' to '"DISP2[4]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[3]' to '"DISP2[3]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[2]' to '"DISP2[2]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[1]' to '"DISP2[1]"'. (TESTDB-100)
Warning: Renaming port from 'DISP2[0]' to '"DISP2[0]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U1/CURRENT_STATE_reg[0]' to '"I_BS/I_CORE/U1/U1/U1/CURRENT_STATE_reg[0]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U1/CURRENT_STATE_reg[1]' to '"I_BS/I_CORE/U1/U1/U1/CURRENT_STATE_reg[1]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/AM_PM_OUT_reg' to '"I_BS/I_CORE/U1/U1/U2/AM_PM_OUT_reg"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[0]' to '"I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[0]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[1]' to '"I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[1]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[2]' to '"I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[2]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[3]' to '"I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[3]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[4]' to '"I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[4]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[5]' to '"I_BS/I_CORE/U1/U1/U2/CURRENT_SECS_reg[5]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[0]' to '"I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[0]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[1]' to '"I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[1]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[2]' to '"I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[2]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[3]' to '"I_BS/I_CORE/U1/U1/U2/HOURS_OUT_reg[3]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[0]' to '"I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[0]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[1]' to '"I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[1]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[2]' to '"I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[2]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[3]' to '"I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[3]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[4]' to '"I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[4]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[5]' to '"I_BS/I_CORE/U1/U1/U2/MINUTES_OUT_reg[5]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U0/CURRENT_STATE_reg[0]' to '"I_BS/I_CORE/U1/U2/U0/CURRENT_STATE_reg[0]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U0/CURRENT_STATE_reg[1]' to '"I_BS/I_CORE/U1/U2/U0/CURRENT_STATE_reg[1]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U3/AM_PM_OUT_reg' to '"I_BS/I_CORE/U1/U2/U3/AM_PM_OUT_reg"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[0]' to '"I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[0]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[1]' to '"I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[1]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[2]' to '"I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[2]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[3]' to '"I_BS/I_CORE/U1/U2/U3/HOURS_OUT_reg[3]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[0]' to '"I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[0]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[1]' to '"I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[1]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[2]' to '"I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[2]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[3]' to '"I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[3]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[4]' to '"I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[4]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[5]' to '"I_BS/I_CORE/U1/U2/U3/MINUTES_OUT_reg[5]"'. (TESTDB-100)
Warning: Renaming port from 'I_BS/I_CORE/U1/U5/CURRENT_STATE_reg' to '"I_BS/I_CORE/U1/U5/CURRENT_STATE_reg"'. (TESTDB-100)
Assembling test program file FLOW3_0.WGL...
Assembling test program file FLOW3_schk.WGL...
...formatting test program file
...formatting test program file
1
