[{"authors":["Peinan Li","Lutan Zhao","**Rui Hou**","Lixin Zhang","Dan Meng"],"categories":null,"content":"","date":1546272000,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1546272000,"objectID":"0abdf551ea2ad5731d375a47b813595f","permalink":"/publication/conditional-speculation-an-effective-approach-to-safeguard-out-of-order-execution-against-spectre-attacks/","publishdate":"2019-01-01T00:00:00+08:00","relpermalink":"/publication/conditional-speculation-an-effective-approach-to-safeguard-out-of-order-execution-against-spectre-attacks/","section":"publication","summary":"","tags":["vulnerabilities defense","Security dependence","Speculative execution side-channel vulnerabilities"],"title":"Conditional Speculation An Effective Approach to Safeguard Out-of-Order Execution Against Spectre Attacks","type":"publication"},{"authors":["Boyan Zhao","**Rui Hou**","Jianbo Dong","Michael Huang","Sally A. McKee","Qianlong Zhang","Yueji Li","Ye Li","Lixin Zhang","Dan Meng"],"categories":null,"content":"","date":1543593600,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1543593600,"objectID":"4ddd8aee3bf0d0086708fb8643c25e0f","permalink":"/publication/venice-an-effective-resource-sharing-architecture-for-data-center-server/","publishdate":"2018-12-01T00:00:00+08:00","relpermalink":"/publication/venice-an-effective-resource-sharing-architecture-for-data-center-server/","section":"publication","summary":"","tags":null,"title":"Venice An Effective Resource Sharing Architecture for Data Center Server","type":"publication"},{"authors":["Jun Zhang","**Rui Hou**","Wei Song","Sally A. Mckee","Zhen Jia","Chen Zheng","Mingyu Chen","Lixin Zhang","Dan Meng"],"categories":null,"content":"","date":1543593600,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1543593600,"objectID":"37a06e77424091e4118acc8f0eea9c93","permalink":"/publication/raguard-an-efficient-and-user-transparent-hardware-mechanism-against-rop-attacks/","publishdate":"2018-12-01T00:00:00+08:00","relpermalink":"/publication/raguard-an-efficient-and-user-transparent-hardware-mechanism-against-rop-attacks/","section":"publication","summary":"","tags":null,"title":"RAGuard An efficient and user-transparent hardware mechanism against ROP attacks","type":"publication"},{"authors":["Jianbo Dong","**Rui Hou**","Michael C.Huang","Tao Jiang","Boyan Zhao","Sally MCKee","Haibin Wang","Xiaosong Cui","Lixin Zhang"],"categories":null,"content":"","date":1480521600,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1480521600,"objectID":"b435c6008d8d86d0b310920571655b35","permalink":"/publication/venice-exploring-server-architectures-for-effective-resource-sharing/","publishdate":"2016-12-01T00:00:00+08:00","relpermalink":"/publication/venice-exploring-server-architectures-for-effective-resource-sharing/","section":"publication","summary":"","tags":["ieee computer society"],"title":"Venice: Exploring Server Architectures for Effective Resource Sharing","type":"publication"},{"authors":["**Rui Hou**","Tao Jiang","Liuhang Zhang","Pengfei Qi","Jianbo Dong","Haibin Wang","Xiongli Gu","Shujie Zhang"],"categories":null,"content":"","date":1385827200,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1385827200,"objectID":"4fbc28c84ee186c7358abbaa68682cbd","permalink":"/publication/cost-effective-data-center-server/","publishdate":"2013-12-01T00:00:00+08:00","relpermalink":"/publication/cost-effective-data-center-server/","section":"publication","summary":"","tags":["computer centres","graphics processing units","pattern clustering","GPGPU","IOPS","Orion benchmark","PCle switch","block device","clouding computering","cluster architecture"],"title":"Cost Effective Data Center Server","type":"publication"},{"authors":["**Rui Hou**","Lixin Zhang","Michael C. Huang","Kun Wang","Hebertus Franke","Yi Ge","Xiaotao Chang"],"categories":null,"content":"","date":1322668800,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1322668800,"objectID":"7057c3674d9bfc4a8ca4d1d3250f3b8e","permalink":"/publication/efficient-data-streaming-with-on-chip-accelerators-opportunities-and-challenges/","publishdate":"2011-12-01T00:00:00+08:00","relpermalink":"/publication/efficient-data-streaming-with-on-chip-accelerators-opportunities-and-challenges/","section":"publication","summary":"","tags":null,"title":"Efficient data streaming with on-chip accelerators: Opportunities and challenges","type":"publication"},{"authors":["赵博彦","**侯锐**","张军","包云岗","张立新","孟丹"],"categories":null,"content":"","date":1543593600,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1543593600,"objectID":"1f10d542ebbb274b1224657eda8f201b","permalink":"/publication/%E6%9D%BE%E8%80%A6%E5%90%88%E6%95%B0%E6%8D%AE%E4%B8%AD%E5%BF%83%E6%9E%B6%E6%9E%84%E8%BF%9C%E7%A8%8B%E6%95%B0%E6%8D%AE%E8%AE%BF%E9%97%AE%E5%8A%A0%E9%80%9F%E6%9C%BA%E5%88%B6%E7%A0%94%E7%A9%B6/","publishdate":"2018-12-01T00:00:00+08:00","relpermalink":"/publication/%E6%9D%BE%E8%80%A6%E5%90%88%E6%95%B0%E6%8D%AE%E4%B8%AD%E5%BF%83%E6%9E%B6%E6%9E%84%E8%BF%9C%E7%A8%8B%E6%95%B0%E6%8D%AE%E8%AE%BF%E9%97%AE%E5%8A%A0%E9%80%9F%E6%9C%BA%E5%88%B6%E7%A0%94%E7%A9%B6/","section":"publication","summary":"","tags":null,"title":"松耦合数据中心架构远程数据访问加速机制研究","type":"publication"},{"authors":["Jun Zhang","**Rui Hou**","Wei Song","Zhiyuan Zhan","Boyan Zhao","Mingyu Chen","Dan Meng"],"categories":null,"content":"","date":1536336000,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1536336000,"objectID":"eefc2a8a4eb3fd79e8cea987ef9d829a","permalink":"/publication/stateful-forward-edge-cfi-enforcement-with-intel-mpx/","publishdate":"2018-09-08T00:00:00+08:00","relpermalink":"/publication/stateful-forward-edge-cfi-enforcement-with-intel-mpx/","section":"publication","summary":"","tags":null,"title":"Stateful Forward-Edge CFI Enforcement with Intel MPX","type":"publication"},{"authors":["张军","**侯锐**","詹志远","张立新","陈明宇","孟丹"],"categories":null,"content":"","date":1543593600,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1543593600,"objectID":"9af65db6bee1a3db2a3993253eac9e8e","permalink":"/publication/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E4%BB%B6%E7%9A%84%E4%BB%A3%E7%A0%81%E5%A4%8D%E7%94%A8%E6%94%BB%E5%87%BB%E9%98%B2%E5%BE%A1%E6%9C%BA%E5%88%B6%E7%BB%BC%E8%BF%B0/","publishdate":"2018-12-01T00:00:00+08:00","relpermalink":"/publication/%E5%9F%BA%E4%BA%8E%E7%A1%AC%E4%BB%B6%E7%9A%84%E4%BB%A3%E7%A0%81%E5%A4%8D%E7%94%A8%E6%94%BB%E5%87%BB%E9%98%B2%E5%BE%A1%E6%9C%BA%E5%88%B6%E7%BB%BC%E8%BF%B0/","section":"publication","summary":"","tags":null,"title":"基于硬件的代码复用攻击防御机制综述","type":"publication"},{"authors":["Jun Zhang","**Rui Hou**","Junfeng Fan","Ke Liu","Lixin Zhang","Sally A. McKee"],"categories":null,"content":"","date":1493568000,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1493568000,"objectID":"e5d589fd42bd7c0dc013f027801230c4","permalink":"/publication/raguard-a-hardware-based-mechanism-for-backward-edge-control-flow-integrity/","publishdate":"2017-05-01T00:00:00+08:00","relpermalink":"/publication/raguard-a-hardware-based-mechanism-for-backward-edge-control-flow-integrity/","section":"publication","summary":"","tags":null,"title":"RAGuard A Hardware Based Mechanism for Backward-Edge Control-Flow Integrity","type":"publication"},{"authors":["Chenkun Bo","**Rui Hou**","Tao Jiang et.al"],"categories":null,"content":"","date":1367337600,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1367337600,"objectID":"bf0e130c66ae7ff22c4196e8a56f1e61","permalink":"/publication/tcnet-cross-node-virtual-machine-communication-acceleration/","publishdate":"2013-05-01T00:00:00+08:00","relpermalink":"/publication/tcnet-cross-node-virtual-machine-communication-acceleration/","section":"publication","summary":"","tags":["KVM","PCIe switch","cross-node communication","data center","interconnection","virtual machine"],"title":"TCNet: Cross-node Virtual Machine Communication Acceleration","type":"publication"},{"authors":["Tao Jiang","**Rui Hou**","Liuhang Zhang","Lin Chai","Ke Zhang","Chunkun Bo"],"categories":null,"content":"","date":1385827200,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1385827200,"objectID":"af733684a56df921262f354ed163c688","permalink":"/publication/using-remote-memory-in-data-center-with-pcie-fabric/","publishdate":"2013-12-01T00:00:00+08:00","relpermalink":"/publication/using-remote-memory-in-data-center-with-pcie-fabric/","section":"publication","summary":"","tags":null,"title":"Using Remote Memory in Data Center with PCIe Fabric","type":"publication"},{"authors":["Tao Jiang","**Rui Hou**","Lixin Zhang","Ke Zhang","Licheng Chen","Mingyu Chen","Ninghui Sun"],"categories":null,"content":"","date":1354291200,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1354291200,"objectID":"4640647685f5112aa72802d44719c3a6","permalink":"/publication/micro-architectural-characterization-of-desktop-cloud-workloads/","publishdate":"2012-12-01T00:00:00+08:00","relpermalink":"/publication/micro-architectural-characterization-of-desktop-cloud-workloads/","section":"publication","summary":"","tags":["cache storage","cloud computing","software performance evaluation","virtual machines","virtualisation","IPC","TLB miss rates","Xen-based virtualization platform","cloud computing market","commodity processors"],"title":"Micro-architectural Characterization of Desktop Cloud Workloads","type":"publication"},{"authors":["Xiaoyan Gu","**Rui Hou**","Ke Zhang","Lixin Zhang","Weiping Wang"],"categories":null,"content":"","date":1322668800,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1322668800,"objectID":"08fbb9fc212a4e4597bb79c22150a755","permalink":"/publication/application-driven-energy-efficient-architecture-explorations-for-big-data/","publishdate":"2011-12-01T00:00:00+08:00","relpermalink":"/publication/application-driven-energy-efficient-architecture-explorations-for-big-data/","section":"publication","summary":"","tags":null,"title":"Application-driven Energy-efficient Architecture Explorations for Big Data","type":"publication"},{"authors":["Xiaotao Chang","Yike Ma","Hubertus Franke","Kun Wang","**Rui Hou**","Hao Yu","Terry Nelms"],"categories":null,"content":"","date":1304179200,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1304179200,"objectID":"bfb5ff6d74f9d18369c94f11edea2b00","permalink":"/publication/optimization-of-stateful-hardware-acceleration-in-hybrid-architectures/","publishdate":"2011-05-01T00:00:00+08:00","relpermalink":"/publication/optimization-of-stateful-hardware-acceleration-in-hybrid-architectures/","section":"publication","summary":"","tags":null,"title":"Optimization of Stateful Hardware Acceleration in Hybrid Architectures","type":"publication"},{"authors":["Jia Zou","Jing Xiao","**Rui Hou**","Yanqi Wang"],"categories":null,"content":"","date":1385827200,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1385827200,"objectID":"7e5dccc84dad8076799e015d7ebac0b8","permalink":"/publication/frequent-instruction-sequential-pattern-mining-in-hardware-sample-data/","publishdate":"2013-12-01T00:00:00+08:00","relpermalink":"/publication/frequent-instruction-sequential-pattern-mining-in-hardware-sample-data/","section":"publication","summary":"","tags":null,"title":"Frequent Instruction Sequential Pattern Mining in Hardware Sample Data","type":"publication"},{"authors":["Wu, P.","Michael M. M.","von Praun C.","Nakaike T.","Bordawekar, R.","Cain, H. W.","Cascaval, C.","Chatterjee, S.","Chiras, S.","**Hou, Rui**","Mergen, M.","Shen, X.","Spear, M. F.","Wang, H. Y.","Wang, K."],"categories":null,"content":"","date":1230739200,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1230739200,"objectID":"5cd85a0946309c952c7736e661a32bf6","permalink":"/publication/compiler-and-runtime-techniques-for-software-transactional-memory-optimization/","publishdate":"2009-01-01T00:00:00+08:00","relpermalink":"/publication/compiler-and-runtime-techniques-for-software-transactional-memory-optimization/","section":"publication","summary":"","tags":null,"title":"Compiler and Runtime Techniques for Software Transactional Memory Optimization","type":"publication"},{"authors":["Huayong Wang","**Rui Hou**","Kun Wang"],"categories":null,"content":"","date":1385827200,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1385827200,"objectID":"717ea94e681736b9f0d4f86b7dd700f5","permalink":"/publication/hardware-transactional-memory-system-for-parallel-programming/","publishdate":"2013-12-01T00:00:00+08:00","relpermalink":"/publication/hardware-transactional-memory-system-for-parallel-programming/","section":"publication","summary":"","tags":null,"title":"Hardware Transactional Memory System for Parallel Programming","type":"publication"},{"authors":["**Rui Hou**","Longbing Zhang","Weiwu Hu"],"categories":null,"content":"","date":1196438400,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1196438400,"objectID":"de923fab3f2778ee5e6f99625f46a030","permalink":"/publication/accelerating-sequential-programs-on-chip-multiprocessors-via-dynamic-prefetching-thread/","publishdate":"2007-12-01T00:00:00+08:00","relpermalink":"/publication/accelerating-sequential-programs-on-chip-multiprocessors-via-dynamic-prefetching-thread/","section":"publication","summary":"","tags":null,"title":"Accelerating Sequential Programs On Chip Multiprocessors Via Dynamic Prefetching Thread","type":"publication"},{"authors":["**Rui Hou**","Longbing Zhang","Weiwu Hu"],"categories":null,"content":"","date":1164902400,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1164902400,"objectID":"9a89cb2eba954e07acfe44f395d8e1a9","permalink":"/publication/a-hybrid-hardwaresoftware-generated-prefetching-thread-mechanism-on-chip-multiprocessors/","publishdate":"2006-12-01T00:00:00+08:00","relpermalink":"/publication/a-hybrid-hardwaresoftware-generated-prefetching-thread-mechanism-on-chip-multiprocessors/","section":"publication","summary":"","tags":null,"title":"A Hybrid HardwareSoftware Generated Prefetching Thread Mechanism on Chip Multiprocessors","type":"publication"},{"authors":["Weiwu Hu","**Rui Hou**","Junhua Xiao","Longbing Zhang"],"categories":null,"content":"","date":1157040000,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1157040000,"objectID":"1e8ca5468d37e6807621565060ed4eaf","permalink":"/publication/high-performance-general-purpose-microprocessors-past-and-future/","publishdate":"2006-09-01T00:00:00+08:00","relpermalink":"/publication/high-performance-general-purpose-microprocessors-past-and-future/","section":"publication","summary":"","tags":["高性能微处理器","指令","数据","并行技术","芯片多处理器"],"title":"High Performance General-Purpose Microprocessors: Past and Future","type":"publication"},{"authors":["**Rui Hou**","Fuxin Zhang","Weiwu Hu"],"categories":null,"content":"","date":1133366400,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1133366400,"objectID":"06f96f540935615fde0aa0ae124add70","permalink":"/publication/a-memory-bandwidth-effective-cache-store-miss-policy/","publishdate":"2005-12-01T00:00:00+08:00","relpermalink":"/publication/a-memory-bandwidth-effective-cache-store-miss-policy/","section":"publication","summary":"","tags":null,"title":"A Memory Bandwidth Effective Cache Store Miss Policy","type":"publication"},{"authors":["Tao Jiang","Qianlong Zhang","**Rui Hou**","Lin Chai","Sally A. McKee","Zhen Jia","Ninghui Sun"],"categories":null,"content":"","date":1417363200,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1417363200,"objectID":"22f416bd802d68e32d93d6a1f33295dc","permalink":"/publication/understanding-the-behavior-of-in-memory-computing-workloads/","publishdate":"2014-12-01T00:00:00+08:00","relpermalink":"/publication/understanding-the-behavior-of-in-memory-computing-workloads/","section":"publication","summary":"","tags":["ieee computer society"],"title":"Understanding the Behavior of In-Memory Computing Workloads","type":"publication"},{"authors":["Liuhang Zhang","**Rui Hou**","S.A. McKee","Jianbo. Dong","Lixin Zhang"],"categories":null,"content":"","date":1462032000,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1462032000,"objectID":"ae7febf4d6e577cafab186a62cb2e1e2","permalink":"/publication/p-socket-optimizing-a-communication-library-for-a-pcie-based-intra-rack-interconnect/","publishdate":"2016-05-01T00:00:00+08:00","relpermalink":"/publication/p-socket-optimizing-a-communication-library-for-a-pcie-based-intra-rack-interconnect/","section":"publication","summary":"","tags":["data-center servers","rack interconnects","sockets","PCIe"],"title":"P-Socket: Optimizing a Communication Library for a PCIe-Based Intra-Rack Interconnect","type":"publication"},{"authors":["Tao Jiang","**Rui Hou**","Jianbo Dong","Lin Chai","Sally A. McKee","Bin Tian","Lixin Zhang","Ninghui Sun"],"categories":null,"content":"","date":1420041600,"expirydate":-62135596800,"kind":"page","lang":"en","lastmod":1420041600,"objectID":"acf3d781b67a6f0e3674d7395d110d27","permalink":"/publication/adapting-memory-hierarchies-for-emerging-datacenter-interconnects/","publishdate":"2015-01-01T00:00:00+08:00","relpermalink":"/publication/adapting-memory-hierarchies-for-emerging-datacenter-interconnects/","section":"publication","summary":"","tags":["互连技术","内存访问","数据中心","层次结构","中心设计","原型系统","资源利用率","CPU芯片"],"title":"Adapting Memory Hierarchies for Emerging Datacenter Interconnects","type":"publication"}]