# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 08:09:49  January 16, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		lab3_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY lab3_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:09:49  JANUARY 16, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VHDL_FILE lab3_top.vhd
set_global_assignment -name QSYS_FILE lab3.qsys
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_G2 -to altera_reserved_tck
set_location_assignment PIN_L4 -to altera_reserved_tdi
set_location_assignment PIN_M5 -to altera_reserved_tdo
set_location_assignment PIN_H2 -to altera_reserved_tms
set_location_assignment PIN_AB15 -to scl
set_location_assignment PIN_V11 -to sda
set_location_assignment PIN_P11 -to clk
set_location_assignment PIN_B8 -to reset
set_location_assignment PIN_C17 -to seg0[6]
set_location_assignment PIN_D17 -to seg0[5]
set_location_assignment PIN_E16 -to seg0[4]
set_location_assignment PIN_C16 -to seg0[3]
set_location_assignment PIN_C15 -to seg0[2]
set_location_assignment PIN_E15 -to seg0[1]
set_location_assignment PIN_C14 -to seg0[0]
set_location_assignment PIN_B17 -to seg1[6]
set_location_assignment PIN_A18 -to seg1[5]
set_location_assignment PIN_A17 -to seg1[4]
set_location_assignment PIN_B16 -to seg1[3]
set_location_assignment PIN_E18 -to seg1[2]
set_location_assignment PIN_D18 -to seg1[1]
set_location_assignment PIN_C18 -to seg1[0]
set_location_assignment PIN_B22 -to seg2[6]
set_location_assignment PIN_C22 -to seg2[5]
set_location_assignment PIN_B21 -to seg2[4]
set_location_assignment PIN_A21 -to seg2[3]
set_location_assignment PIN_B19 -to seg2[2]
set_location_assignment PIN_A20 -to seg2[1]
set_location_assignment PIN_B20 -to seg2[0]
set_location_assignment PIN_F21 -to seg3[0]
set_location_assignment PIN_E22 -to seg3[1]
set_location_assignment PIN_C19 -to seg3[3]
set_location_assignment PIN_E21 -to seg3[2]
set_location_assignment PIN_C20 -to seg3[4]
set_location_assignment PIN_D19 -to seg3[5]
set_location_assignment PIN_E17 -to seg3[6]
set_location_assignment PIN_F18 -to seg4[0]
set_location_assignment PIN_E20 -to seg4[1]
set_location_assignment PIN_E19 -to seg4[2]
set_location_assignment PIN_J18 -to seg4[3]
set_location_assignment PIN_H19 -to seg4[4]
set_location_assignment PIN_F19 -to seg4[5]
set_location_assignment PIN_F20 -to seg4[6]
set_location_assignment PIN_A7 -to bouton
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top