{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720151587393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720151587394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  5 10:53:07 2024 " "Processing started: Fri Jul  5 10:53:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720151587394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720151587394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_controller -c sdram_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_controller -c sdram_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720151587394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720151588591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720151588591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-behavioural " "Found design unit 1: sdram_controller-behavioural" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720151596588 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720151596588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720151596588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_controller " "Elaborating entity \"sdram_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720151596615 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst sdram_controller.vhd(186) " "VHDL Process Statement warning at sdram_controller.vhd(186): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596625 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wait200_cntr sdram_controller.vhd(193) " "VHDL Process Statement warning at sdram_controller.vhd(193): signal \"wait200_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596625 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trp_cntr sdram_controller.vhd(199) " "VHDL Process Statement warning at sdram_controller.vhd(199): signal \"trp_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596626 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trc_cntr sdram_controller.vhd(205) " "VHDL Process Statement warning at sdram_controller.vhd(205): signal \"trc_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596626 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_pre_cntr sdram_controller.vhd(206) " "VHDL Process Statement warning at sdram_controller.vhd(206): signal \"init_pre_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596626 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trcd_cntr sdram_controller.vhd(214) " "VHDL Process Statement warning at sdram_controller.vhd(214): signal \"trcd_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596626 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "do_refresh sdram_controller.vhd(220) " "VHDL Process Statement warning at sdram_controller.vhd(220): signal \"do_refresh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596626 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stb_i_r sdram_controller.vhd(221) " "VHDL Process Statement warning at sdram_controller.vhd(221): signal \"stb_i_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596626 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trc_cntr sdram_controller.vhd(227) " "VHDL Process Statement warning at sdram_controller.vhd(227): signal \"trc_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596626 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trcd_cntr sdram_controller.vhd(233) " "VHDL Process Statement warning at sdram_controller.vhd(233): signal \"trcd_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596626 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "we_i_r sdram_controller.vhd(234) " "VHDL Process Statement warning at sdram_controller.vhd(234): signal \"we_i_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596626 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trp_cntr sdram_controller.vhd(261) " "VHDL Process Statement warning at sdram_controller.vhd(261): signal \"trp_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720151596626 "|sdram_controller"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 287 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1720151597138 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1720151597138 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dram_addr\[11\] GND " "Pin \"dram_addr\[11\]\" is stuck at GND" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720151597164 "|sdram_controller|dram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_addr\[12\] GND " "Pin \"dram_addr\[12\]\" is stuck at GND" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720151597164 "|sdram_controller|dram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "sdram_controller.vhd" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram_controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720151597164 "|sdram_controller|dram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720151597164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720151597220 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720151597484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720151597740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720151597740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "397 " "Implemented 397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "62 " "Implemented 62 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720151597966 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720151597966 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720151597966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720151597966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720151597966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720151597986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  5 10:53:17 2024 " "Processing ended: Fri Jul  5 10:53:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720151597986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720151597986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720151597986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720151597986 ""}
