Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Sep  9 17:43:56 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/mul16/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (31)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src27_reg[0]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src28_reg[0]/C
src28_reg[1]/C
src28_reg[2]/C
src29_reg[0]/C
src29_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src27_reg[0]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src28_reg[0]/D
src28_reg[1]/D
src28_reg[2]/D
src29_reg[0]/D
src29_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  288          inf        0.000                      0                  288           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.744ns  (logic 5.234ns (53.714%)  route 4.510ns (46.286%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[1]/Q
                         net (fo=5, routed)           1.063     1.456    compressor/chain0_1/src6[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.097     1.553 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.553    compressor/chain0_1/prop[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.955 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.955    compressor/chain0_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.047 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.047    compressor/chain0_1/carryout[7]
    SLICE_X6Y79                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.284 r  compressor/chain0_1/carry4_inst2/O[3]
                         net (fo=4, routed)           1.076     3.360    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X7Y81                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.222     3.582 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/prop[4]
    SLICE_X7Y81                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.977 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.977    compressor/chain1_1/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.211 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.738     4.949    compressor/chain2_0/lut6_2_inst19/I1
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut6_2_inst19/LUT6/I1
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.234     5.183 r  compressor/chain2_0/lut6_2_inst19/LUT6/O
                         net (fo=1, routed)           0.000     5.183    compressor/chain2_0/prop[19]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst4/S[3]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.482 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[19]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.712 r  compressor/chain2_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.633     7.345    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.399     9.744 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.744    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.664ns  (logic 5.144ns (53.234%)  route 4.519ns (46.766%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[1]/Q
                         net (fo=5, routed)           1.063     1.456    compressor/chain0_1/src6[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.097     1.553 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.553    compressor/chain0_1/prop[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.955 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.955    compressor/chain0_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.047 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.047    compressor/chain0_1/carryout[7]
    SLICE_X6Y79                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.284 r  compressor/chain0_1/carry4_inst2/O[3]
                         net (fo=4, routed)           1.076     3.360    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X7Y81                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.222     3.582 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/prop[4]
    SLICE_X7Y81                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.977 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.977    compressor/chain1_1/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.211 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.738     4.949    compressor/chain2_0/lut6_2_inst19/I1
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut6_2_inst19/LUT6/I1
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.234     5.183 r  compressor/chain2_0/lut6_2_inst19/LUT6/O
                         net (fo=1, routed)           0.000     5.183    compressor/chain2_0/prop[19]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst4/S[3]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.482 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[19]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.641 r  compressor/chain2_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.642     7.283    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.380     9.664 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.664    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.659ns  (logic 5.144ns (53.255%)  route 4.515ns (46.745%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[1]/Q
                         net (fo=5, routed)           1.063     1.456    compressor/chain0_1/src6[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.097     1.553 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.553    compressor/chain0_1/prop[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.955 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.955    compressor/chain0_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.047 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.047    compressor/chain0_1/carryout[7]
    SLICE_X6Y79                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.284 r  compressor/chain0_1/carry4_inst2/O[3]
                         net (fo=4, routed)           1.076     3.360    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X7Y81                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.222     3.582 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/prop[4]
    SLICE_X7Y81                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.977 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.977    compressor/chain1_1/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.136 r  compressor/chain1_1/carry4_inst2/O[0]
                         net (fo=2, routed)           0.704     4.839    compressor/chain2_0/lut6_2_inst18_0[8]
    SLICE_X3Y81                                                       r  compressor/chain2_0/lut2_prop14/I1
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.224     5.063 r  compressor/chain2_0/lut2_prop14/O
                         net (fo=1, routed)           0.000     5.063    compressor/chain2_0/prop[14]
    SLICE_X3Y81                                                       r  compressor/chain2_0/carry4_inst3/S[2]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.364 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.364    compressor/chain2_0/carryout[15]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.594 r  compressor/chain2_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.673     7.267    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392     9.659 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.659    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.612ns  (logic 5.226ns (54.371%)  route 4.386ns (45.629%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[1]/Q
                         net (fo=5, routed)           1.063     1.456    compressor/chain0_1/src6[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.097     1.553 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.553    compressor/chain0_1/prop[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.955 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.955    compressor/chain0_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.047 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.047    compressor/chain0_1/carryout[7]
    SLICE_X6Y79                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.284 r  compressor/chain0_1/carry4_inst2/O[3]
                         net (fo=4, routed)           1.076     3.360    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X7Y81                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.222     3.582 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/prop[4]
    SLICE_X7Y81                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.977 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.977    compressor/chain1_1/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.211 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.738     4.949    compressor/chain2_0/lut6_2_inst19/I1
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut6_2_inst19/LUT6/I1
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.234     5.183 r  compressor/chain2_0/lut6_2_inst19/LUT6/O
                         net (fo=1, routed)           0.000     5.183    compressor/chain2_0/prop[19]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst4/S[3]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.482 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[19]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.716 r  compressor/chain2_0/carry4_inst5/O[3]
                         net (fo=1, routed)           1.509     7.225    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.387     9.612 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.612    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.582ns  (logic 5.187ns (54.132%)  route 4.395ns (45.868%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[1]/Q
                         net (fo=5, routed)           1.063     1.456    compressor/chain0_1/src6[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.097     1.553 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.553    compressor/chain0_1/prop[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.955 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.955    compressor/chain0_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.047 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.047    compressor/chain0_1/carryout[7]
    SLICE_X6Y79                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.284 r  compressor/chain0_1/carry4_inst2/O[3]
                         net (fo=4, routed)           1.076     3.360    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X7Y81                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.222     3.582 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/prop[4]
    SLICE_X7Y81                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.977 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.977    compressor/chain1_1/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.211 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.738     4.949    compressor/chain2_0/lut6_2_inst19/I1
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut6_2_inst19/LUT6/I1
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.234     5.183 r  compressor/chain2_0/lut6_2_inst19/LUT6/O
                         net (fo=1, routed)           0.000     5.183    compressor/chain2_0/prop[19]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst4/S[3]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.482 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[19]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.663 r  compressor/chain2_0/carry4_inst5/O[2]
                         net (fo=1, routed)           1.518     7.181    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.401     9.582 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.582    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.521ns  (logic 5.141ns (53.993%)  route 4.380ns (46.007%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[1]/Q
                         net (fo=5, routed)           1.063     1.456    compressor/chain0_1/src6[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.097     1.553 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.553    compressor/chain0_1/prop[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.955 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.955    compressor/chain0_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.047 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.047    compressor/chain0_1/carryout[7]
    SLICE_X6Y79                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.284 r  compressor/chain0_1/carry4_inst2/O[3]
                         net (fo=4, routed)           1.076     3.360    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X7Y81                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.222     3.582 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/prop[4]
    SLICE_X7Y81                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.977 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.977    compressor/chain1_1/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.136 r  compressor/chain1_1/carry4_inst2/O[0]
                         net (fo=2, routed)           0.704     4.839    compressor/chain2_0/lut6_2_inst18_0[8]
    SLICE_X3Y81                                                       r  compressor/chain2_0/lut2_prop14/I1
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.224     5.063 r  compressor/chain2_0/lut2_prop14/O
                         net (fo=1, routed)           0.000     5.063    compressor/chain2_0/prop[14]
    SLICE_X3Y81                                                       r  compressor/chain2_0/carry4_inst3/S[2]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.364 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.364    compressor/chain2_0/carryout[15]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.598 r  compressor/chain2_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.538     7.136    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.385     9.521 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.521    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 5.104ns (53.716%)  route 4.398ns (46.284%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[1]/Q
                         net (fo=5, routed)           1.063     1.456    compressor/chain0_1/src6[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.097     1.553 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.553    compressor/chain0_1/prop[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.955 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.955    compressor/chain0_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.047 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.047    compressor/chain0_1/carryout[7]
    SLICE_X6Y79                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.284 r  compressor/chain0_1/carry4_inst2/O[3]
                         net (fo=4, routed)           1.076     3.360    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X7Y81                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.222     3.582 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/prop[4]
    SLICE_X7Y81                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.977 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.977    compressor/chain1_1/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.136 r  compressor/chain1_1/carry4_inst2/O[0]
                         net (fo=2, routed)           0.704     4.839    compressor/chain2_0/lut6_2_inst18_0[8]
    SLICE_X3Y81                                                       r  compressor/chain2_0/lut2_prop14/I1
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.224     5.063 r  compressor/chain2_0/lut2_prop14/O
                         net (fo=1, routed)           0.000     5.063    compressor/chain2_0/prop[14]
    SLICE_X3Y81                                                       r  compressor/chain2_0/carry4_inst3/S[2]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.364 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.364    compressor/chain2_0/carryout[15]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.545 r  compressor/chain2_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.556     7.101    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.401     9.502 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.502    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.497ns  (logic 5.079ns (53.484%)  route 4.418ns (46.516%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[1]/Q
                         net (fo=5, routed)           1.063     1.456    compressor/chain0_1/src6[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.097     1.553 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.553    compressor/chain0_1/prop[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.955 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.955    compressor/chain0_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.047 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.047    compressor/chain0_1/carryout[7]
    SLICE_X6Y79                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.284 r  compressor/chain0_1/carry4_inst2/O[3]
                         net (fo=4, routed)           1.076     3.360    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X7Y81                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.222     3.582 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/prop[4]
    SLICE_X7Y81                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.977 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.977    compressor/chain1_1/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.136 r  compressor/chain1_1/carry4_inst2/O[0]
                         net (fo=2, routed)           0.704     4.839    compressor/chain2_0/lut6_2_inst18_0[8]
    SLICE_X3Y81                                                       r  compressor/chain2_0/lut2_prop14/I1
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.224     5.063 r  compressor/chain2_0/lut2_prop14/O
                         net (fo=1, routed)           0.000     5.063    compressor/chain2_0/prop[14]
    SLICE_X3Y81                                                       r  compressor/chain2_0/carry4_inst3/S[2]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.364 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.364    compressor/chain2_0/carryout[15]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.523 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.575     7.099    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398     9.497 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.497    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst31[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.435ns  (logic 4.957ns (52.534%)  route 4.479ns (47.466%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[1]/Q
                         net (fo=5, routed)           1.063     1.456    compressor/chain0_1/src6[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.097     1.553 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.553    compressor/chain0_1/prop[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.955 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.955    compressor/chain0_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.047 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.047    compressor/chain0_1/carryout[7]
    SLICE_X6Y79                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.284 r  compressor/chain0_1/carry4_inst2/O[3]
                         net (fo=4, routed)           1.076     3.360    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X7Y81                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.222     3.582 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.582    compressor/chain1_1/prop[4]
    SLICE_X7Y81                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.977 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.977    compressor/chain1_1/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.211 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.738     4.949    compressor/chain2_0/lut6_2_inst19/I1
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut6_2_inst19/LUT6/I1
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.234     5.183 r  compressor/chain2_0/lut6_2_inst19/LUT6/O
                         net (fo=1, routed)           0.000     5.183    compressor/chain2_0/prop[19]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst4/S[3]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.482 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.482    compressor/chain2_0/carryout[19]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.571 r  compressor/chain2_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           1.602     7.173    dst31_OBUF[0]
    R17                                                               r  dst31_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.263     9.435 r  dst31_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.435    dst31[0]
    R17                                                               r  dst31[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.418ns  (logic 4.982ns (52.902%)  route 4.436ns (47.098%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[1]/Q
                         net (fo=5, routed)           1.063     1.456    compressor/chain0_1/src6[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/lut5_prop1/I0
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.097     1.553 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.553    compressor/chain0_1/prop[1]
    SLICE_X6Y77                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.985 r  compressor/chain0_1/carry4_inst0/O[2]
                         net (fo=8, routed)           0.909     2.894    compressor/chain1_0/lut6_2_inst18_0[1]
    SLICE_X5Y78                                                       r  compressor/chain1_0/lut5_prop4/I1
    SLICE_X5Y78          LUT5 (Prop_lut5_I1_O)        0.217     3.111 r  compressor/chain1_0/lut5_prop4/O
                         net (fo=1, routed)           0.000     3.111    compressor/chain1_0/prop[4]
    SLICE_X5Y78                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.506 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.506    compressor/chain1_0/carryout[7]
    SLICE_X5Y79                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.665 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.604     4.269    compressor/chain2_0/lut4_gene21_0[5]
    SLICE_X3Y79                                                       r  compressor/chain2_0/lut4_prop5/I3
    SLICE_X3Y79          LUT4 (Prop_lut4_I3_O)        0.224     4.493 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.493    compressor/chain2_0/prop[5]
    SLICE_X3Y79                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.905 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.905    compressor/chain2_0/carryout[7]
    SLICE_X3Y80                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.135 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.860     6.995    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.423     9.418 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.418    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src16_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.128ns (67.837%)  route 0.061ns (32.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  src16_reg[9]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[9]/Q
                         net (fo=5, routed)           0.061     0.189    src16[9]
    SLICE_X11Y80         FDRE                                         r  src16_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.128ns (64.058%)  route 0.072ns (35.942%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[9]/Q
                         net (fo=5, routed)           0.072     0.200    src17[9]
    SLICE_X9Y81          FDRE                                         r  src17_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.684%)  route 0.067ns (31.316%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src14_reg[9]/Q
                         net (fo=5, routed)           0.067     0.215    src14[9]
    SLICE_X10Y81         FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.683%)  route 0.068ns (29.317%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src6_reg[2]/Q
                         net (fo=5, routed)           0.068     0.232    src6[2]
    SLICE_X7Y77          FDRE                                         r  src6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.946%)  route 0.118ns (48.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE                         0.000     0.000 r  src14_reg[7]/C
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[7]/Q
                         net (fo=2, routed)           0.118     0.246    src14[7]
    SLICE_X10Y81         FDRE                                         r  src14_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[4]/Q
                         net (fo=5, routed)           0.107     0.248    src5[4]
    SLICE_X3Y77          FDRE                                         r  src5_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.132%)  route 0.122ns (48.868%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  src15_reg[9]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[9]/Q
                         net (fo=3, routed)           0.122     0.250    src15[9]
    SLICE_X9Y79          FDRE                                         r  src15_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE                         0.000     0.000 r  src10_reg[1]/C
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[1]/Q
                         net (fo=5, routed)           0.109     0.250    src10[1]
    SLICE_X6Y78          FDRE                                         r  src10_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.255%)  route 0.110ns (43.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  src12_reg[2]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[2]/Q
                         net (fo=5, routed)           0.110     0.251    src12[2]
    SLICE_X7Y76          FDRE                                         r  src12_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.362%)  route 0.114ns (44.638%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  src15_reg[4]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[4]/Q
                         net (fo=5, routed)           0.114     0.255    src15[4]
    SLICE_X3Y80          FDRE                                         r  src15_reg[5]/D
  -------------------------------------------------------------------    -------------------





