# do Proyecto.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:51 on Feb 02,2024
# vcom -work work Proyecto.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity Proyecto
# -- Compiling architecture structure of Proyecto
# End time: 15:27:51 on Feb 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:51 on Feb 02,2024
# vcom -work work Waveform8.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Proyecto_vhd_vec_tst
# -- Compiling architecture Proyecto_arch of Proyecto_vhd_vec_tst
# End time: 15:27:51 on Feb 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Proyecto_vhd_vec_tst 
# Start time: 15:27:52 on Feb 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.proyecto_vhd_vec_tst(proyecto_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.proyecto(structure)
# Loading altera.dffeas(vital_dffeas)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_mac(behavior)
# Loading cyclonev.cyclonev_jtag(behavior)
# Loading cyclonev.cyclonev_ram_block(block_arch)
# Loading sv_std.std
# Loading altera_lnsim.generic_m10k
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.common_28nm_ram_block
# Loading altera_lnsim.common_28nm_ram_register
# Loading altera_lnsim.common_28nm_ram_pulse_generator
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst41|Mult0~mac\/inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst41|Mult0~mac\/inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst39|Mult0~mac\/inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst39|Mult0~mac\/inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst40|Mult0~mac\/inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst40|Mult0~mac\/inst/<protected> File: nofile
# ** Warning: Design size of 694295 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#34
# Simulation time: 4055001 ps
# Simulation time: 4055001 ps
# Simulation time: 4055001 ps
# Simulation time: 4055001 ps
# End time: 15:28:03 on Feb 02,2024, Elapsed time: 0:00:11
# Errors: 0, Warnings: 7
