<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4810" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4810{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4810{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4810{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4810{left:189px;bottom:943px;}
#t5_4810{left:433px;bottom:943px;letter-spacing:-0.14px;}
#t6_4810{left:526px;bottom:943px;letter-spacing:-0.12px;}
#t7_4810{left:189px;bottom:918px;}
#t8_4810{left:433px;bottom:918px;letter-spacing:-0.14px;}
#t9_4810{left:526px;bottom:918px;letter-spacing:-0.12px;}
#ta_4810{left:189px;bottom:894px;}
#tb_4810{left:433px;bottom:894px;letter-spacing:-0.14px;}
#tc_4810{left:526px;bottom:894px;letter-spacing:-0.12px;}
#td_4810{left:189px;bottom:869px;letter-spacing:-0.14px;}
#te_4810{left:526px;bottom:869px;letter-spacing:-0.14px;}
#tf_4810{left:189px;bottom:845px;letter-spacing:-0.16px;}
#tg_4810{left:433px;bottom:845px;letter-spacing:-0.12px;}
#th_4810{left:526px;bottom:845px;letter-spacing:-0.12px;}
#ti_4810{left:189px;bottom:820px;letter-spacing:-0.16px;}
#tj_4810{left:433px;bottom:820px;letter-spacing:-0.12px;}
#tk_4810{left:526px;bottom:820px;letter-spacing:-0.12px;}
#tl_4810{left:189px;bottom:796px;letter-spacing:-0.16px;}
#tm_4810{left:433px;bottom:796px;letter-spacing:-0.12px;}
#tn_4810{left:526px;bottom:796px;letter-spacing:-0.12px;}
#to_4810{left:189px;bottom:771px;letter-spacing:-0.14px;}
#tp_4810{left:526px;bottom:771px;letter-spacing:-0.14px;}
#tq_4810{left:189px;bottom:747px;letter-spacing:-0.18px;}
#tr_4810{left:433px;bottom:747px;letter-spacing:-0.13px;}
#ts_4810{left:526px;bottom:747px;letter-spacing:-0.14px;}
#tt_4810{left:189px;bottom:723px;letter-spacing:-0.14px;}
#tu_4810{left:526px;bottom:723px;letter-spacing:-0.14px;}
#tv_4810{left:189px;bottom:698px;letter-spacing:-0.17px;}
#tw_4810{left:433px;bottom:698px;letter-spacing:-0.12px;}
#tx_4810{left:526px;bottom:698px;letter-spacing:-0.14px;}
#ty_4810{left:189px;bottom:674px;letter-spacing:-0.17px;}
#tz_4810{left:433px;bottom:674px;letter-spacing:-0.12px;}
#t10_4810{left:526px;bottom:674px;letter-spacing:-0.15px;}
#t11_4810{left:189px;bottom:649px;letter-spacing:-0.17px;}
#t12_4810{left:433px;bottom:649px;letter-spacing:-0.12px;}
#t13_4810{left:526px;bottom:649px;letter-spacing:-0.12px;}
#t14_4810{left:189px;bottom:625px;letter-spacing:-0.17px;}
#t15_4810{left:433px;bottom:625px;letter-spacing:-0.13px;}
#t16_4810{left:526px;bottom:625px;letter-spacing:-0.13px;}
#t17_4810{left:189px;bottom:600px;letter-spacing:-0.18px;}
#t18_4810{left:433px;bottom:600px;letter-spacing:-0.13px;}
#t19_4810{left:526px;bottom:600px;letter-spacing:-0.14px;}
#t1a_4810{left:189px;bottom:576px;letter-spacing:-0.16px;}
#t1b_4810{left:433px;bottom:576px;letter-spacing:-0.12px;}
#t1c_4810{left:526px;bottom:576px;letter-spacing:-0.13px;}
#t1d_4810{left:81px;bottom:551px;letter-spacing:-0.16px;}
#t1e_4810{left:142px;bottom:551px;letter-spacing:-0.17px;}
#t1f_4810{left:189px;bottom:551px;letter-spacing:-0.15px;}
#t1g_4810{left:526px;bottom:551px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_4810{left:526px;bottom:535px;letter-spacing:-0.12px;}
#t1i_4810{left:189px;bottom:510px;}
#t1j_4810{left:433px;bottom:510px;letter-spacing:-0.14px;}
#t1k_4810{left:526px;bottom:510px;letter-spacing:-0.12px;}
#t1l_4810{left:189px;bottom:486px;}
#t1m_4810{left:433px;bottom:486px;letter-spacing:-0.14px;}
#t1n_4810{left:526px;bottom:486px;letter-spacing:-0.12px;}
#t1o_4810{left:189px;bottom:461px;}
#t1p_4810{left:433px;bottom:461px;letter-spacing:-0.14px;}
#t1q_4810{left:526px;bottom:461px;letter-spacing:-0.12px;}
#t1r_4810{left:189px;bottom:437px;}
#t1s_4810{left:433px;bottom:437px;letter-spacing:-0.14px;}
#t1t_4810{left:526px;bottom:437px;letter-spacing:-0.12px;}
#t1u_4810{left:189px;bottom:412px;}
#t1v_4810{left:433px;bottom:412px;letter-spacing:-0.14px;}
#t1w_4810{left:526px;bottom:412px;letter-spacing:-0.12px;}
#t1x_4810{left:189px;bottom:388px;}
#t1y_4810{left:433px;bottom:388px;letter-spacing:-0.14px;}
#t1z_4810{left:526px;bottom:388px;letter-spacing:-0.12px;}
#t20_4810{left:189px;bottom:364px;}
#t21_4810{left:433px;bottom:364px;letter-spacing:-0.14px;}
#t22_4810{left:526px;bottom:364px;letter-spacing:-0.12px;}
#t23_4810{left:189px;bottom:339px;}
#t24_4810{left:433px;bottom:339px;letter-spacing:-0.14px;}
#t25_4810{left:526px;bottom:339px;letter-spacing:-0.12px;}
#t26_4810{left:189px;bottom:315px;letter-spacing:-0.14px;}
#t27_4810{left:526px;bottom:315px;letter-spacing:-0.14px;}
#t28_4810{left:189px;bottom:290px;letter-spacing:-0.16px;}
#t29_4810{left:433px;bottom:290px;letter-spacing:-0.12px;}
#t2a_4810{left:526px;bottom:290px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_4810{left:189px;bottom:266px;letter-spacing:-0.16px;}
#t2c_4810{left:433px;bottom:266px;letter-spacing:-0.12px;}
#t2d_4810{left:526px;bottom:266px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2e_4810{left:189px;bottom:241px;letter-spacing:-0.16px;}
#t2f_4810{left:433px;bottom:241px;letter-spacing:-0.12px;}
#t2g_4810{left:526px;bottom:241px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2h_4810{left:189px;bottom:217px;letter-spacing:-0.14px;}
#t2i_4810{left:526px;bottom:217px;letter-spacing:-0.14px;}
#t2j_4810{left:189px;bottom:192px;letter-spacing:-0.17px;}
#t2k_4810{left:433px;bottom:192px;letter-spacing:-0.12px;}
#t2l_4810{left:526px;bottom:192px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2m_4810{left:189px;bottom:168px;letter-spacing:-0.14px;}
#t2n_4810{left:526px;bottom:168px;letter-spacing:-0.14px;}
#t2o_4810{left:189px;bottom:144px;letter-spacing:-0.17px;}
#t2p_4810{left:433px;bottom:144px;letter-spacing:-0.12px;}
#t2q_4810{left:526px;bottom:144px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2r_4810{left:189px;bottom:119px;letter-spacing:-0.17px;}
#t2s_4810{left:433px;bottom:119px;letter-spacing:-0.12px;}
#t2t_4810{left:526px;bottom:119px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2u_4810{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2v_4810{left:175px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2w_4810{left:124px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2x_4810{left:90px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2y_4810{left:213px;bottom:1031px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2z_4810{left:100px;bottom:1008px;letter-spacing:-0.12px;}
#t30_4810{left:101px;bottom:991px;letter-spacing:-0.13px;}
#t31_4810{left:224px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t32_4810{left:455px;bottom:991px;letter-spacing:-0.16px;}
#t33_4810{left:640px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t34_4810{left:87px;bottom:967px;letter-spacing:-0.18px;}
#t35_4810{left:143px;bottom:967px;letter-spacing:-0.14px;}

.s1_4810{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4810{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4810{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4810{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4810{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4810" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4810Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4810" style="-webkit-user-select: none;"><object width="935" height="1210" data="4810/4810.svg" type="image/svg+xml" id="pdf4810" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4810" class="t s1_4810">2-288 </span><span id="t2_4810" class="t s1_4810">Vol. 4 </span>
<span id="t3_4810" class="t s2_4810">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4810" class="t s3_4810">5 </span><span id="t5_4810" class="t s3_4810">Thread </span><span id="t6_4810" class="t s3_4810">Ovf_PMC5 (if CPUID.0AH:EAX[15:8] &gt; 5) </span>
<span id="t7_4810" class="t s3_4810">6 </span><span id="t8_4810" class="t s3_4810">Thread </span><span id="t9_4810" class="t s3_4810">Ovf_PMC6 (if CPUID.0AH:EAX[15:8] &gt; 6) </span>
<span id="ta_4810" class="t s3_4810">7 </span><span id="tb_4810" class="t s3_4810">Thread </span><span id="tc_4810" class="t s3_4810">Ovf_PMC7 (if CPUID.0AH:EAX[15:8] &gt; 7) </span>
<span id="td_4810" class="t s3_4810">31:8 </span><span id="te_4810" class="t s3_4810">Reserved </span>
<span id="tf_4810" class="t s3_4810">32 </span><span id="tg_4810" class="t s3_4810">Thread </span><span id="th_4810" class="t s3_4810">Ovf_FixedCtr0 </span>
<span id="ti_4810" class="t s3_4810">33 </span><span id="tj_4810" class="t s3_4810">Thread </span><span id="tk_4810" class="t s3_4810">Ovf_FixedCtr1 </span>
<span id="tl_4810" class="t s3_4810">34 </span><span id="tm_4810" class="t s3_4810">Thread </span><span id="tn_4810" class="t s3_4810">Ovf_FixedCtr2 </span>
<span id="to_4810" class="t s3_4810">54:35 </span><span id="tp_4810" class="t s3_4810">Reserved </span>
<span id="tq_4810" class="t s3_4810">55 </span><span id="tr_4810" class="t s3_4810">Thread </span><span id="ts_4810" class="t s3_4810">Trace_ToPA_PMI </span>
<span id="tt_4810" class="t s3_4810">57:56 </span><span id="tu_4810" class="t s3_4810">Reserved </span>
<span id="tv_4810" class="t s3_4810">58 </span><span id="tw_4810" class="t s3_4810">Thread </span><span id="tx_4810" class="t s3_4810">LBR_Frz </span>
<span id="ty_4810" class="t s3_4810">59 </span><span id="tz_4810" class="t s3_4810">Thread </span><span id="t10_4810" class="t s3_4810">CTR_Frz </span>
<span id="t11_4810" class="t s3_4810">60 </span><span id="t12_4810" class="t s3_4810">Thread </span><span id="t13_4810" class="t s3_4810">ASCI </span>
<span id="t14_4810" class="t s3_4810">61 </span><span id="t15_4810" class="t s3_4810">Thread </span><span id="t16_4810" class="t s3_4810">Ovf_Uncore </span>
<span id="t17_4810" class="t s3_4810">62 </span><span id="t18_4810" class="t s3_4810">Thread </span><span id="t19_4810" class="t s3_4810">Ovf_BufDSSAVE </span>
<span id="t1a_4810" class="t s3_4810">63 </span><span id="t1b_4810" class="t s3_4810">Thread </span><span id="t1c_4810" class="t s3_4810">CondChgd </span>
<span id="t1d_4810" class="t s3_4810">390H </span><span id="t1e_4810" class="t s3_4810">912 </span><span id="t1f_4810" class="t s3_4810">IA32_PERF_GLOBAL_STATUS_RESET </span><span id="t1g_4810" class="t s3_4810">See Table 2-2. See Section 20.2.4, “Architectural </span>
<span id="t1h_4810" class="t s3_4810">Performance Monitoring Version 4.” </span>
<span id="t1i_4810" class="t s3_4810">0 </span><span id="t1j_4810" class="t s3_4810">Thread </span><span id="t1k_4810" class="t s3_4810">Set 1 to clear Ovf_PMC0. </span>
<span id="t1l_4810" class="t s3_4810">1 </span><span id="t1m_4810" class="t s3_4810">Thread </span><span id="t1n_4810" class="t s3_4810">Set 1 to clear Ovf_PMC1. </span>
<span id="t1o_4810" class="t s3_4810">2 </span><span id="t1p_4810" class="t s3_4810">Thread </span><span id="t1q_4810" class="t s3_4810">Set 1 to clear Ovf_PMC2. </span>
<span id="t1r_4810" class="t s3_4810">3 </span><span id="t1s_4810" class="t s3_4810">Thread </span><span id="t1t_4810" class="t s3_4810">Set 1 to clear Ovf_PMC3. </span>
<span id="t1u_4810" class="t s3_4810">4 </span><span id="t1v_4810" class="t s3_4810">Thread </span><span id="t1w_4810" class="t s3_4810">Set 1 to clear Ovf_PMC4 (if CPUID.0AH:EAX[15:8] &gt; 4). </span>
<span id="t1x_4810" class="t s3_4810">5 </span><span id="t1y_4810" class="t s3_4810">Thread </span><span id="t1z_4810" class="t s3_4810">Set 1 to clear Ovf_PMC5 (if CPUID.0AH:EAX[15:8] &gt; 5). </span>
<span id="t20_4810" class="t s3_4810">6 </span><span id="t21_4810" class="t s3_4810">Thread </span><span id="t22_4810" class="t s3_4810">Set 1 to clear Ovf_PMC6 (if CPUID.0AH:EAX[15:8] &gt; 6). </span>
<span id="t23_4810" class="t s3_4810">7 </span><span id="t24_4810" class="t s3_4810">Thread </span><span id="t25_4810" class="t s3_4810">Set 1 to clear Ovf_PMC7 (if CPUID.0AH:EAX[15:8] &gt; 7). </span>
<span id="t26_4810" class="t s3_4810">31:8 </span><span id="t27_4810" class="t s3_4810">Reserved </span>
<span id="t28_4810" class="t s3_4810">32 </span><span id="t29_4810" class="t s3_4810">Thread </span><span id="t2a_4810" class="t s3_4810">Set 1 to clear Ovf_FixedCtr0. </span>
<span id="t2b_4810" class="t s3_4810">33 </span><span id="t2c_4810" class="t s3_4810">Thread </span><span id="t2d_4810" class="t s3_4810">Set 1 to clear Ovf_FixedCtr1. </span>
<span id="t2e_4810" class="t s3_4810">34 </span><span id="t2f_4810" class="t s3_4810">Thread </span><span id="t2g_4810" class="t s3_4810">Set 1 to clear Ovf_FixedCtr2. </span>
<span id="t2h_4810" class="t s3_4810">54:35 </span><span id="t2i_4810" class="t s3_4810">Reserved </span>
<span id="t2j_4810" class="t s3_4810">55 </span><span id="t2k_4810" class="t s3_4810">Thread </span><span id="t2l_4810" class="t s3_4810">Set 1 to clear Trace_ToPA_PMI. </span>
<span id="t2m_4810" class="t s3_4810">57:56 </span><span id="t2n_4810" class="t s3_4810">Reserved </span>
<span id="t2o_4810" class="t s3_4810">58 </span><span id="t2p_4810" class="t s3_4810">Thread </span><span id="t2q_4810" class="t s3_4810">Set 1 to clear LBR_Frz. </span>
<span id="t2r_4810" class="t s3_4810">59 </span><span id="t2s_4810" class="t s3_4810">Thread </span><span id="t2t_4810" class="t s3_4810">Set 1 to clear CTR_Frz. </span>
<span id="t2u_4810" class="t s4_4810">Table 2-39. </span><span id="t2v_4810" class="t s4_4810">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t2w_4810" class="t s4_4810">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t2x_4810" class="t s4_4810">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t2y_4810" class="t s4_4810">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t2z_4810" class="t s5_4810">Register </span>
<span id="t30_4810" class="t s5_4810">Address </span><span id="t31_4810" class="t s5_4810">Register Name / Bit Fields </span><span id="t32_4810" class="t s5_4810">Scope </span><span id="t33_4810" class="t s5_4810">Bit Description </span>
<span id="t34_4810" class="t s5_4810">Hex </span><span id="t35_4810" class="t s5_4810">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
