#Useful Makefile with executable school, variables CC-the compiler, SRC- .c files, OBJ- .o files and NAME- the executable NAME

CC = gcc

SRC = main.c school.c

OBJ = $(SRC:.c=.o)

NAME = school

all : $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
