{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466056131561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466056131563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 02:48:51 2016 " "Processing started: Thu Jun 16 02:48:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466056131563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466056131563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLab3 -c PLab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PLab3 -c PLab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466056131564 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466056131933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-ARCH " "Found design unit 1: decod-ARCH" {  } { { "decod.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/decod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466056132761 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466056132761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466056132761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-ARCH " "Found design unit 1: top_level-ARCH" {  } { { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466056132762 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466056132762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466056132762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Control-ARCH " "Found design unit 1: FSM_Control-ARCH" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466056132764 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Control " "Found entity 1: FSM_Control" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466056132764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466056132764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466056132861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Control FSM_Control:FSM_PartIV " "Elaborating entity \"FSM_Control\" for hierarchy \"FSM_Control:FSM_PartIV\"" {  } { { "top_level.vhd" "FSM_PartIV" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466056132886 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countA FSM_Control.vhd(70) " "VHDL Process Statement warning at FSM_Control.vhd(70): signal \"countA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466056132888 "|top_level|FSM_Control:FSM_PartIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countA FSM_Control.vhd(87) " "VHDL Process Statement warning at FSM_Control.vhd(87): signal \"countA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466056132889 "|top_level|FSM_Control:FSM_PartIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countA FSM_Control.vhd(104) " "VHDL Process Statement warning at FSM_Control.vhd(104): signal \"countA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466056132890 "|top_level|FSM_Control:FSM_PartIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countA FSM_Control.vhd(109) " "VHDL Process Statement warning at FSM_Control.vhd(109): signal \"countA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466056132890 "|top_level|FSM_Control:FSM_PartIV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countA FSM_Control.vhd(47) " "VHDL Process Statement warning at FSM_Control.vhd(47): inferring latch(es) for signal or variable \"countA\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1466056132891 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countA\[0\] FSM_Control.vhd(47) " "Inferred latch for \"countA\[0\]\" at FSM_Control.vhd(47)" {  } { { "FSM_Control.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466056132892 "|top_level|FSM_Control:FSM_PartIV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:FSMcount_decod " "Elaborating entity \"decod\" for hierarchy \"decod:FSMcount_decod\"" {  } { { "top_level.vhd" "FSMcount_decod" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466056132902 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466056133633 "|top_level|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1466056133633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466056134035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056134035 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056134123 "|top_level|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056134123 "|top_level|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_level.vhd" "" { Text "/home/any/MyGithub/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466056134123 "|top_level|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1466056134123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466056134124 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466056134124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466056134124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466056134124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466056134138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 02:48:54 2016 " "Processing ended: Thu Jun 16 02:48:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466056134138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466056134138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466056134138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466056134138 ""}
