# VCPU-32 FPGA Implementation in Verilog

The hdl directory contains the actual verilog source files for the CPU implementation.

To compile: iverilog -o <output-file>.vvp  <source-file>.v