\doxysection{n\+RF24\+L01.\+h}
\hypertarget{n_r_f24_l01_8h_source}{}\label{n_r_f24_l01_8h_source}\index{port/nucleo\_stm32f446re/include/nRF24L01.h@{port/nucleo\_stm32f446re/include/nRF24L01.h}}
\mbox{\hyperlink{n_r_f24_l01_8h}{Ir a la documentaci√≥n de este archivo.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{00002\ \textcolor{comment}{Library:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ NRF24L01\ software\ library\ for\ STM32\ MCUs}}
\DoxyCodeLine{00003\ \textcolor{comment}{Written\ by:\ \ \ \ \ \ \ \ \ Mohamed\ Yaqoob}}
\DoxyCodeLine{00004\ \textcolor{comment}{Date\ written:\ \ \ \ \ \ \ 25/10/2018}}
\DoxyCodeLine{00005\ \textcolor{comment}{Last\ modified:\ \ -\//-\/}}
\DoxyCodeLine{00006\ \textcolor{comment}{Description:}}
\DoxyCodeLine{00007\ \textcolor{comment}{}}
\DoxyCodeLine{00008\ \textcolor{comment}{*/}}
\DoxyCodeLine{00009\ }
\DoxyCodeLine{00010\ \textcolor{preprocessor}{\#define\ \_BV(x)\ (1<<(x))}}
\DoxyCodeLine{00011\ }
\DoxyCodeLine{00012\ \textcolor{comment}{/*\ Memory\ Map\ */}}
\DoxyCodeLine{00013\ \textcolor{preprocessor}{\#define\ REG\_CONFIG\ \ \ \ \ \ 0x00}}
\DoxyCodeLine{00014\ \textcolor{preprocessor}{\#define\ REG\_EN\_AA\ \ \ \ \ \ \ 0x01}}
\DoxyCodeLine{00015\ \textcolor{preprocessor}{\#define\ REG\_EN\_RXADDR\ \ \ 0x02}}
\DoxyCodeLine{00016\ \textcolor{preprocessor}{\#define\ REG\_SETUP\_AW\ \ \ \ 0x03}}
\DoxyCodeLine{00017\ \textcolor{preprocessor}{\#define\ REG\_SETUP\_RETR\ \ 0x04}}
\DoxyCodeLine{00018\ \textcolor{preprocessor}{\#define\ REG\_RF\_CH\ \ \ \ \ \ \ 0x05}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#define\ REG\_RF\_SETUP\ \ \ \ 0x06}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ REG\_STATUS\ \ \ \ \ \ 0x07}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ REG\_OBSERVE\_TX\ \ 0x08}}
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#define\ REG\_CD\ \ \ \ \ \ \ \ \ \ 0x09}}
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#define\ REG\_RX\_ADDR\_P0\ \ 0x0A}}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#define\ REG\_RX\_ADDR\_P1\ \ 0x0B}}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#define\ REG\_RX\_ADDR\_P2\ \ 0x0C}}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#define\ REG\_RX\_ADDR\_P3\ \ 0x0D}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#define\ REG\_RX\_ADDR\_P4\ \ 0x0E}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#define\ REG\_RX\_ADDR\_P5\ \ 0x0F}}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#define\ REG\_TX\_ADDR\ \ \ \ \ 0x10}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#define\ REG\_RX\_PW\_P0\ \ \ \ 0x11}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#define\ REG\_RX\_PW\_P1\ \ \ \ 0x12}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#define\ REG\_RX\_PW\_P2\ \ \ \ 0x13}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#define\ REG\_RX\_PW\_P3\ \ \ \ 0x14}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#define\ REG\_RX\_PW\_P4\ \ \ \ 0x15}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#define\ REG\_RX\_PW\_P5\ \ \ \ 0x16}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#define\ REG\_FIFO\_STATUS\ 0x17}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#define\ REG\_DYNPD\ \ \ \ \ \ \ \ \ \ \ 0x1C}}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#define\ REG\_FEATURE\ \ \ \ \ 0x1D}}
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Bit\ Mnemonics\ */}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#define\ MASK\_RX\_DR\ \ 6}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#define\ MASK\_TX\_DS\ \ 5}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#define\ MASK\_MAX\_RT\ 4}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#define\ BIT\_EN\_CRC\ \ \ \ \ \ 3}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#define\ BIT\_CRCO\ \ \ \ \ \ \ \ 2}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#define\ BIT\_PWR\_UP\ \ \ \ \ \ 1}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ BIT\_PRIM\_RX\ \ \ \ \ 0}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ BIT\_ENAA\_P5\ \ \ \ \ 5}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ BIT\_ENAA\_P4\ \ \ \ \ 4}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ BIT\_ENAA\_P3\ \ \ \ \ 3}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#define\ BIT\_ENAA\_P2\ \ \ \ \ 2}}
\DoxyCodeLine{00052\ \textcolor{preprocessor}{\#define\ BIT\_ENAA\_P1\ \ \ \ \ 1}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#define\ BIT\_ENAA\_P0\ \ \ \ \ 0}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#define\ BIT\_ERX\_P5\ \ \ \ \ \ 5}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ BIT\_ERX\_P4\ \ \ \ \ \ 4}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ BIT\_ERX\_P3\ \ \ \ \ \ 3}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ BIT\_ERX\_P2\ \ \ \ \ \ 2}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ BIT\_ERX\_P1\ \ \ \ \ \ 1}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#define\ BIT\_ERX\_P0\ \ \ \ \ \ 0}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ BIT\_AW\ \ \ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ BIT\_ARD\ \ \ \ \ \ \ \ \ 4}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ BIT\_ARC\ \ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ BIT\_PLL\_LOCK\ \ \ \ 4}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ BIT\_RF\_DR\ \ \ \ \ \ \ 3}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#define\ BIT\_RF\_PWR\ \ \ \ \ \ 6}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ BIT\_RX\_DR\ \ \ \ \ \ \ 6}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ BIT\_TX\_DS\ \ \ \ \ \ \ 5}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ BIT\_MAX\_RT\ \ \ \ \ \ 4}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ BIT\_RX\_P\_NO\ \ \ \ \ 1}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ BIT\_TX\_FULL\ \ \ \ \ 0}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ BIT\_PLOS\_CNT\ \ \ \ 4}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ BIT\_ARC\_CNT\ \ \ \ \ 0}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ BIT\_TX\_REUSE\ \ \ \ 6}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ BIT\_FIFO\_FULL\ \ \ 5}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ BIT\_TX\_EMPTY\ \ \ \ 4}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ BIT\_RX\_FULL\ \ \ \ \ 1}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ BIT\_RX\_EMPTY\ \ \ \ 0}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ BIT\_DPL\_P5\ \ \ \ \ \ 5}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ BIT\_DPL\_P4\ \ \ \ \ \ 4}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ BIT\_DPL\_P3\ \ \ \ \ \ 3}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ BIT\_DPL\_P2\ \ \ \ \ \ 2}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ BIT\_DPL\_P1\ \ \ \ \ \ 1}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#define\ BIT\_DPL\_P0\ \ \ \ \ \ 0}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#define\ BIT\_EN\_DPL\ \ \ \ \ \ 2}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ BIT\_EN\_ACK\_PAY\ \ 1}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ BIT\_EN\_DYN\_ACK\ \ 0}}
\DoxyCodeLine{00087\ }
\DoxyCodeLine{00088\ \textcolor{comment}{/*\ Instruction\ Mnemonics\ */}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ CMD\_R\_REGISTER\ \ \ \ 0x00}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ CMD\_W\_REGISTER\ \ \ \ 0x20}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ CMD\_REGISTER\_MASK\ 0x1F}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ CMD\_ACTIVATE\ \ \ \ \ \ 0x50}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ CMD\_R\_RX\_PL\_WID\ \ \ 0x60}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ CMD\_R\_RX\_PAYLOAD\ \ 0x61}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ CMD\_W\_TX\_PAYLOAD\ \ 0xA0}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ CMD\_W\_ACK\_PAYLOAD\ 0xA8}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#define\ CMD\_FLUSH\_TX\ \ \ \ \ \ 0xE1}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ CMD\_FLUSH\_RX\ \ \ \ \ \ 0xE2}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#define\ CMD\_REUSE\_TX\_PL\ \ \ 0xE3}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ CMD\_NOP\ \ \ \ \ \ \ \ \ \ \ 0xFF}}
\DoxyCodeLine{00101\ }
\DoxyCodeLine{00102\ \textcolor{comment}{/*\ Non-\/P\ omissions\ */}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ LNA\_HCURR\ \ \ 0}}
\DoxyCodeLine{00104\ }
\DoxyCodeLine{00105\ \textcolor{comment}{/*\ P\ model\ memory\ Map\ */}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ REG\_RPD\ \ \ \ \ \ \ \ \ 0x09}}
\DoxyCodeLine{00107\ }
\DoxyCodeLine{00108\ \textcolor{comment}{/*\ P\ model\ bit\ Mnemonics\ */}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#define\ RF\_DR\_LOW\ \ \ 5}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ RF\_DR\_HIGH\ \ 3}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#define\ RF\_PWR\_LOW\ \ 1}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#define\ RF\_PWR\_HIGH\ 2}}
\DoxyCodeLine{00113\ }

\end{DoxyCode}
