steffibeckhausnewcastleacuk beckhau subject wppcf linux risc article 1qu8ud2hdsunbocsmqeduau eugenempcemqeduau write article c5o1yqm34csienctuedutw ghhwangcsienctuedutw ghhwang write dear friend risc mean reduced instruction set computer risc usually ha small instruction set reduce circuit complex increase clock rate high performance read book computer architecture information risc hmm authority risc clearly remember reading instruction set risc cpu rather large difference addressing mode risc instruction set orthogonal cisc hope thi clear taken one lecture note alternative approach cisc ha adopted many recent year ha come known risc reduced instruction set computer thi characterised simply simpler faster simplifying design eg reducing variety instruction addressing mode hardware designed run faster even cost needing instruction task done quickly simpler faster design typical risc processor provide large number register eg 32 perform datum operation register provide addressing mode eg immediate register offset allow load store operation acces memory use instruction format support datum type eg integer unsigned floating steffi beckhau janet steffibeckhausukacnewcastle odd million one something occurring chance 5050