#[doc = "Register `ECC_AGGR_CORE0_REGS_ded_enable_set_reg0` reader"]
pub type R = crate::R<EccAggrCore0RegsDedEnableSetReg0Spec>;
#[doc = "Register `ECC_AGGR_CORE0_REGS_ded_enable_set_reg0` writer"]
pub type W = crate::W<EccAggrCore0RegsDedEnableSetReg0Spec>;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_ENABLE_SET` reader - 0:0\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_ENABLE_SET` writer - 0:0\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_ENABLE_SET` reader - 1:1\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_ENABLE_SET` writer - 1:1\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_ENABLE_SET` reader - 2:2\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_ENABLE_SET` writer - 2:2\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_ENABLE_SET` reader - 3:3\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_ENABLE_SET` writer - 3:3\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_pend"]
pub type Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_ENABLE_SET` reader - 4:4\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_pend"]
pub type Cpu0A53DualUItagSpramRam0EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_ENABLE_SET` writer - 4:4\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_pend"]
pub type Cpu0A53DualUItagSpramRam0EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_ENABLE_SET` reader - 5:5\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_pend"]
pub type Cpu0A53DualUItagSpramRam1EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_ENABLE_SET` writer - 5:5\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_pend"]
pub type Cpu0A53DualUItagSpramRam1EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET` reader - 6:6\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank0EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET` writer - 6:6\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank0EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET` reader - 7:7\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank1EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET` writer - 7:7\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank1EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET` reader - 8:8\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank2EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET` writer - 8:8\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank2EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET` reader - 9:9\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank3EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET` writer - 9:9\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank3EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET` reader - 10:10\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank4EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET` writer - 10:10\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank4EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET` reader - 11:11\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank5EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET` writer - 11:11\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank5EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET` reader - 12:12\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank6EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET` writer - 12:12\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank6EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET` reader - 13:13\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank7EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET` writer - 13:13\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_pend"]
pub type Cpu0A53DualUDdataSpramBank7EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET` reader - 14:14\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank0EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET` writer - 14:14\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank0EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET` reader - 15:15\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank1EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET` writer - 15:15\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank1EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET` reader - 16:16\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank2EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET` writer - 16:16\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank2EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET` reader - 17:17\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank3EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET` writer - 17:17\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUDtagSpramBank3EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_ENABLE_SET` reader - 18:18\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddirty_spram_ecc_svbus_pend"]
pub type Cpu0A53DualUDdirtySpramEccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_ENABLE_SET` writer - 18:18\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddirty_spram_ecc_svbus_pend"]
pub type Cpu0A53DualUDdirtySpramEccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET` reader - 19:19\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank0EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET` writer - 19:19\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank0EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET` reader - 20:20\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank1EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET` writer - 20:20\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank1EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET` reader - 21:21\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank2EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET` writer - 21:21\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank2EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET` reader - 22:22\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank3EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET` writer - 22:22\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_pend"]
pub type Cpu0A53DualUTlbSpramBank3EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ENABLE_SET` reader - 23:23\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ENABLE_SET` writer - 23:23\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ENABLE_SET` reader - 24:24\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ENABLE_SET` writer - 24:24\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ENABLE_SET` reader - 25:25\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ENABLE_SET` writer - 25:25\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ENABLE_SET` reader - 26:26\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ENABLE_SET` writer - 26:26\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_pend"]
pub type Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableSetR {
        Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableSetR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableSetR {
        Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableSetR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableSetR {
        Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableSetR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableSetR {
        Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableSetR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUItagSpramRam0EccSvbusEnableSetR {
        Cpu0A53DualUItagSpramRam0EccSvbusEnableSetR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUItagSpramRam1EccSvbusEnableSetR {
        Cpu0A53DualUItagSpramRam1EccSvbusEnableSetR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank0EccSvbusEnableSetR {
        Cpu0A53DualUDdataSpramBank0EccSvbusEnableSetR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank1EccSvbusEnableSetR {
        Cpu0A53DualUDdataSpramBank1EccSvbusEnableSetR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank2EccSvbusEnableSetR {
        Cpu0A53DualUDdataSpramBank2EccSvbusEnableSetR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank3EccSvbusEnableSetR {
        Cpu0A53DualUDdataSpramBank3EccSvbusEnableSetR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank4EccSvbusEnableSetR {
        Cpu0A53DualUDdataSpramBank4EccSvbusEnableSetR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank5EccSvbusEnableSetR {
        Cpu0A53DualUDdataSpramBank5EccSvbusEnableSetR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank6EccSvbusEnableSetR {
        Cpu0A53DualUDdataSpramBank6EccSvbusEnableSetR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDdataSpramBank7EccSvbusEnableSetR {
        Cpu0A53DualUDdataSpramBank7EccSvbusEnableSetR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDtagSpramBank0EccSvbusEnableSetR {
        Cpu0A53DualUDtagSpramBank0EccSvbusEnableSetR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDtagSpramBank1EccSvbusEnableSetR {
        Cpu0A53DualUDtagSpramBank1EccSvbusEnableSetR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDtagSpramBank2EccSvbusEnableSetR {
        Cpu0A53DualUDtagSpramBank2EccSvbusEnableSetR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDtagSpramBank3EccSvbusEnableSetR {
        Cpu0A53DualUDtagSpramBank3EccSvbusEnableSetR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddirty_spram_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_ddirty_spram_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUDdirtySpramEccSvbusEnableSetR {
        Cpu0A53DualUDdirtySpramEccSvbusEnableSetR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUTlbSpramBank0EccSvbusEnableSetR {
        Cpu0A53DualUTlbSpramBank0EccSvbusEnableSetR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUTlbSpramBank1EccSvbusEnableSetR {
        Cpu0A53DualUTlbSpramBank1EccSvbusEnableSetR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUTlbSpramBank2EccSvbusEnableSetR {
        Cpu0A53DualUTlbSpramBank2EccSvbusEnableSetR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUTlbSpramBank3EccSvbusEnableSetR {
        Cpu0A53DualUTlbSpramBank3EccSvbusEnableSetR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableSetR {
        Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableSetR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableSetR {
        Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableSetR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableSetR {
        Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableSetR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_enable_set(
        &self,
    ) -> Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableSetR {
        Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableSetR::new(((self.bits >> 26) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_idata_spram_bank0_lo_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUIdataSpramBank0LoEccSvbusEnableSetW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_idata_spram_bank0_hi_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUIdataSpramBank0HiEccSvbusEnableSetW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_idata_spram_bank1_lo_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUIdataSpramBank1LoEccSvbusEnableSetW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_idata_spram_bank1_hi_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUIdataSpramBank1HiEccSvbusEnableSetW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_itag_spram_ram0_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUItagSpramRam0EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUItagSpramRam0EccSvbusEnableSetW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_itag_spram_ram1_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUItagSpramRam1EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUItagSpramRam1EccSvbusEnableSetW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank0_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank0EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDdataSpramBank0EccSvbusEnableSetW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank1_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank1EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDdataSpramBank1EccSvbusEnableSetW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank2_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank2EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDdataSpramBank2EccSvbusEnableSetW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank3_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank3EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDdataSpramBank3EccSvbusEnableSetW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank4_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank4EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDdataSpramBank4EccSvbusEnableSetW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank5_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank5EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDdataSpramBank5EccSvbusEnableSetW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank6_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank6EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDdataSpramBank6EccSvbusEnableSetW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddata_spram_bank7_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDdataSpramBank7EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDdataSpramBank7EccSvbusEnableSetW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_dtag_spram_bank0_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDtagSpramBank0EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDtagSpramBank0EccSvbusEnableSetW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_dtag_spram_bank1_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDtagSpramBank1EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDtagSpramBank1EccSvbusEnableSetW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_dtag_spram_bank2_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDtagSpramBank2EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDtagSpramBank2EccSvbusEnableSetW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_dtag_spram_bank3_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDtagSpramBank3EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDtagSpramBank3EccSvbusEnableSetW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_ddirty_spram_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_ddirty_spram_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUDdirtySpramEccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUDdirtySpramEccSvbusEnableSetW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_tlb_spram_bank0_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUTlbSpramBank0EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUTlbSpramBank0EccSvbusEnableSetW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_tlb_spram_bank1_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUTlbSpramBank1EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUTlbSpramBank1EccSvbusEnableSetW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_tlb_spram_bank2_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUTlbSpramBank2EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUTlbSpramBank2EccSvbusEnableSetW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_tlb_spram_bank3_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUTlbSpramBank3EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec> {
        Cpu0A53DualUTlbSpramBank3EccSvbusEnableSetW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way0_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec>
    {
        Cpu0A53DualUL1dTagramSpramWay0EccSvbusEnableSetW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way1_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec>
    {
        Cpu0A53DualUL1dTagramSpramWay1EccSvbusEnableSetW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way2_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec>
    {
        Cpu0A53DualUL1dTagramSpramWay2EccSvbusEnableSetW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Set Register for cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn cpu0_a53_dual_u_l1d_tagram_spram_way3_ecc_svbus_enable_set(
        &mut self,
    ) -> Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableSetW<EccAggrCore0RegsDedEnableSetReg0Spec>
    {
        Cpu0A53DualUL1dTagramSpramWay3EccSvbusEnableSetW::new(self, 26)
    }
}
#[doc = "Interrupt Enable Set Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`ecc_aggr_core0_regs_ded_enable_set_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ecc_aggr_core0_regs_ded_enable_set_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct EccAggrCore0RegsDedEnableSetReg0Spec;
impl crate::RegisterSpec for EccAggrCore0RegsDedEnableSetReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ecc_aggr_core0_regs_ded_enable_set_reg0::R`](R) reader structure"]
impl crate::Readable for EccAggrCore0RegsDedEnableSetReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`ecc_aggr_core0_regs_ded_enable_set_reg0::W`](W) writer structure"]
impl crate::Writable for EccAggrCore0RegsDedEnableSetReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ECC_AGGR_CORE0_REGS_ded_enable_set_reg0 to value 0"]
impl crate::Resettable for EccAggrCore0RegsDedEnableSetReg0Spec {
    const RESET_VALUE: u32 = 0;
}
