###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue May 25 11:36:53 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin sb_1b/config_sb_reg_62_/CP 
Endpoint:   sb_1b/config_sb_reg_62_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[30]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.157
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[30] v |                            | 0.051 |       |   0.152 |    0.060 | 
     | sb_1b                   | config_data[30] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.157 |    0.066 | 
     | sb_1b/config_sb_reg_62_ |                   | DFCNQD1BWP40               | 0.054 | 0.005 |   0.157 |    0.066 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.032 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.030 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.034 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.037 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.123 | 
     | sb_1b/config_sb_reg_62_            |             | DFCNQD1BWP40 | 0.070 | 0.003 |   0.035 |    0.126 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin sb_wide/config_ungate_reg_30_/CP 
Endpoint:   sb_wide/config_ungate_reg_30_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[30]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.062
  Arrival Time                  0.153
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[30] v |                            | 0.051 |       |   0.152 |    0.060 | 
     | sb_wide                       | config_data[30] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.153 |    0.062 | 
     | sb_wide/config_ungate_reg_30_ |                   | DFCNQD1BWP40               | 0.053 | 0.002 |   0.153 |    0.062 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.032 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.030 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.034 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.037 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.121 | 
     | sb_wide/config_ungate_reg_30_            |             | DFCNQD1BWP40 | 0.067 | 0.002 |   0.032 |    0.123 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin sb_1b/config_sb_reg_61_/CP 
Endpoint:   sb_1b/config_sb_reg_61_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[29]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.158
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[29] v |                            | 0.049 |       |   0.151 |    0.059 | 
     | sb_1b                   | config_data[29] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.158 |    0.066 | 
     | sb_1b/config_sb_reg_61_ |                   | DFCNQD1BWP40               | 0.052 | 0.007 |   0.158 |    0.066 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.032 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.030 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.034 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.038 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.123 | 
     | sb_1b/config_sb_reg_61_            |             | DFCNQD1BWP40 | 0.070 | 0.003 |   0.035 |    0.126 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin sb_1b/config_sb_reg_63_/CP 
Endpoint:   sb_1b/config_sb_reg_63_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[31]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.157
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[31] v |                            | 0.053 |       |   0.151 |    0.059 | 
     | sb_1b                   | config_data[31] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.157 |    0.065 | 
     | sb_1b/config_sb_reg_63_ |                   | DFCNQD1BWP40               | 0.057 | 0.006 |   0.157 |    0.065 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.029 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.035 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.038 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.124 | 
     | sb_1b/config_sb_reg_63_            |             | DFCNQD1BWP40 | 0.070 | 0.003 |   0.035 |    0.127 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sb_1b/config_sb_reg_59_/CP 
Endpoint:   sb_1b/config_sb_reg_59_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[27]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.156
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[27] v |                            | 0.054 |       |   0.152 |    0.059 | 
     | sb_1b                   | config_data[27] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.156 |    0.064 | 
     | sb_1b/config_sb_reg_59_ |                   | DFCNQD1BWP40               | 0.057 | 0.005 |   0.156 |    0.064 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.029 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.035 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.039 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.124 | 
     | sb_1b/config_sb_reg_59_            |             | DFCNQD1BWP40 | 0.070 | 0.002 |   0.033 |    0.126 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin sb_wide/config_sb_reg_62_/CP 
Endpoint:   sb_wide/config_sb_reg_62_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[30]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.153
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[30] v |                            | 0.051 |       |   0.152 |    0.059 | 
     | sb_wide                   | config_data[30] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.153 |    0.061 | 
     | sb_wide/config_sb_reg_62_ |                   | DFCNQD1BWP40               | 0.053 | 0.002 |   0.153 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00010                  |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.029 | 
     | CTS_ccl_a_buf_00010                  | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.035 | 
     | sb_wide/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.038 | 
     | sb_wide/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.065 | 0.083 |   0.029 |    0.122 | 
     | sb_wide/config_sb_reg_62_            |             | DFCNQD1BWP40 | 0.065 | 0.002 |   0.031 |    0.124 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sb_wide/config_ungate_reg_31_/CP 
Endpoint:   sb_wide/config_ungate_reg_31_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[31]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.153
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[31] v |                            | 0.053 |       |   0.151 |    0.059 | 
     | sb_wide                       | config_data[31] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.153 |    0.061 | 
     | sb_wide/config_ungate_reg_31_ |                   | DFCNQD1BWP40               | 0.055 | 0.002 |   0.153 |    0.061 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.029 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.035 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.039 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.123 | 
     | sb_wide/config_ungate_reg_31_            |             | DFCNQD1BWP40 | 0.067 | 0.001 |   0.031 |    0.124 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sb_wide/config_ungate_reg_29_/CP 
Endpoint:   sb_wide/config_ungate_reg_29_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.062
  Arrival Time                  0.154
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[29] v |                            | 0.049 |       |   0.151 |    0.058 | 
     | sb_wide                       | config_data[29] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.154 |    0.062 | 
     | sb_wide/config_ungate_reg_29_ |                   | DFCNQD1BWP40               | 0.051 | 0.004 |   0.154 |    0.062 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.029 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.035 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.039 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.123 | 
     | sb_wide/config_ungate_reg_29_            |             | DFCNQD1BWP40 | 0.067 | 0.001 |   0.031 |    0.124 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_1b/config_sb_reg_58_/CP 
Endpoint:   sb_1b/config_sb_reg_58_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[26]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.156
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[26] v |                            | 0.054 |       |   0.150 |    0.057 | 
     | sb_1b                   | config_data[26] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.156 |    0.064 | 
     | sb_1b/config_sb_reg_58_ |                   | DFCNQD1BWP40               | 0.059 | 0.006 |   0.156 |    0.064 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.029 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.035 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.039 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.125 | 
     | sb_1b/config_sb_reg_58_            |             | DFCNQD1BWP40 | 0.070 | 0.002 |   0.033 |    0.126 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_1b/config_sb_reg_56_/CP 
Endpoint:   sb_1b/config_sb_reg_56_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[24]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.157
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[24] v |                            | 0.053 |       |   0.151 |    0.058 | 
     | sb_1b                   | config_data[24] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.157 |    0.064 | 
     | sb_1b/config_sb_reg_56_ |                   | DFCNQD1BWP40               | 0.056 | 0.006 |   0.157 |    0.064 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.029 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.036 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.039 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.125 | 
     | sb_1b/config_sb_reg_56_            |             | DFCNQD1BWP40 | 0.070 | 0.001 |   0.033 |    0.126 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sb_wide/config_ungate_reg_23_/CP 
Endpoint:   sb_wide/config_ungate_reg_23_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[23]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.062
  Arrival Time                  0.155
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[23] v |                            | 0.054 |       |   0.152 |    0.059 | 
     | sb_wide                       | config_data[23] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.155 |    0.062 | 
     | sb_wide/config_ungate_reg_23_ |                   | DFCNQD1BWP40               | 0.056 | 0.003 |   0.155 |    0.062 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.028 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.036 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.039 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.123 | 
     | sb_wide/config_ungate_reg_23_            |             | DFCNQD1BWP40 | 0.067 | 0.002 |   0.032 |    0.125 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_wide/config_sb_reg_63_/CP 
Endpoint:   sb_wide/config_sb_reg_63_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[31]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.153
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[31] v |                            | 0.053 |       |   0.151 |    0.058 | 
     | sb_wide                   | config_data[31] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.153 |    0.060 | 
     | sb_wide/config_sb_reg_63_ |                   | DFCNQD1BWP40               | 0.055 | 0.002 |   0.153 |    0.060 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00010                  |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.028 | 
     | CTS_ccl_a_buf_00010                  | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.036 | 
     | sb_wide/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.039 | 
     | sb_wide/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.065 | 0.083 |   0.029 |    0.122 | 
     | sb_wide/config_sb_reg_63_            |             | DFCNQD1BWP40 | 0.065 | 0.002 |   0.031 |    0.124 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_1b/config_sb_reg_60_/CP 
Endpoint:   sb_1b/config_sb_reg_60_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[28]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.158
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[28] v |                            | 0.056 |       |   0.152 |    0.059 | 
     | sb_1b                   | config_data[28] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.158 |    0.065 | 
     | sb_1b/config_sb_reg_60_ |                   | DFCNQD1BWP40               | 0.059 | 0.006 |   0.158 |    0.065 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.028 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.036 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.040 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.125 | 
     | sb_1b/config_sb_reg_60_            |             | DFCNQD1BWP40 | 0.070 | 0.003 |   0.035 |    0.128 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_1b/config_sb_reg_54_/CP 
Endpoint:   sb_1b/config_sb_reg_54_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[22]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.158
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[22] v |                            | 0.057 |       |   0.153 |    0.060 | 
     | sb_1b                   | config_data[22] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.158 |    0.064 | 
     | sb_1b/config_sb_reg_54_ |                   | DFCNQD1BWP40               | 0.060 | 0.005 |   0.158 |    0.064 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.028 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.036 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.040 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.125 | 
     | sb_1b/config_sb_reg_54_            |             | DFCNQD1BWP40 | 0.070 | 0.002 |   0.034 |    0.128 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_wide/config_ungate_reg_24_/CP 
Endpoint:   sb_wide/config_ungate_reg_24_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[24]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.062
  Arrival Time                  0.155
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[24] v |                            | 0.053 |       |   0.151 |    0.057 | 
     | sb_wide                       | config_data[24] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.155 |    0.062 | 
     | sb_wide/config_ungate_reg_24_ |                   | DFCNQD1BWP40               | 0.055 | 0.005 |   0.155 |    0.062 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.028 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.036 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.040 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.124 | 
     | sb_wide/config_ungate_reg_24_            |             | DFCNQD1BWP40 | 0.067 | 0.002 |   0.032 |    0.126 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sb_wide/config_sb_reg_61_/CP 
Endpoint:   sb_wide/config_sb_reg_61_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.154
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[29] v |                            | 0.049 |       |   0.151 |    0.057 | 
     | sb_wide                   | config_data[29] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.154 |    0.061 | 
     | sb_wide/config_sb_reg_61_ |                   | DFCNQD1BWP40               | 0.051 | 0.004 |   0.154 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00010                  |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.028 | 
     | CTS_ccl_a_buf_00010                  | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.036 | 
     | sb_wide/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.040 | 
     | sb_wide/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.065 | 0.083 |   0.029 |    0.123 | 
     | sb_wide/config_sb_reg_61_            |             | DFCNQD1BWP40 | 0.065 | 0.001 |   0.031 |    0.124 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/config_ungate_reg_22_/CP 
Endpoint:   sb_wide/config_ungate_reg_22_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[22]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.155
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[22] v |                            | 0.057 |       |   0.153 |    0.059 | 
     | sb_wide                       | config_data[22] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.155 |    0.061 | 
     | sb_wide/config_ungate_reg_22_ |                   | DFCNQD1BWP40               | 0.059 | 0.002 |   0.155 |    0.061 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.028 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.036 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.040 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.124 | 
     | sb_wide/config_ungate_reg_22_            |             | DFCNQD1BWP40 | 0.067 | 0.002 |   0.032 |    0.126 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sb_wide/config_sb_reg_55_/CP 
Endpoint:   sb_wide/config_sb_reg_55_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[23]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.155
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[23] v |                            | 0.054 |       |   0.152 |    0.057 | 
     | sb_wide                   | config_data[23] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.155 |    0.060 | 
     | sb_wide/config_sb_reg_55_ |                   | DFCNQD1BWP40               | 0.056 | 0.003 |   0.155 |    0.060 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.029 | 
     | CTS_ccl_a_buf_00010                  |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.027 | 
     | CTS_ccl_a_buf_00010                  | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.037 | 
     | sb_wide/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.040 | 
     | sb_wide/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.065 | 0.083 |   0.029 |    0.124 | 
     | sb_wide/config_sb_reg_55_            |             | DFCNQD1BWP40 | 0.065 | 0.002 |   0.031 |    0.125 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sb_1b/config_sb_reg_55_/CP 
Endpoint:   sb_1b/config_sb_reg_55_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[23]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.159
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[23] v |                            | 0.054 |       |   0.152 |    0.057 | 
     | sb_1b                   | config_data[23] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.159 |    0.064 | 
     | sb_1b/config_sb_reg_55_ |                   | DFCNQD1BWP40               | 0.058 | 0.007 |   0.159 |    0.064 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.028 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.026 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.038 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.041 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.127 | 
     | sb_1b/config_sb_reg_55_            |             | DFCNQD1BWP40 | 0.070 | 0.002 |   0.034 |    0.129 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/config_sb_reg_56_/CP 
Endpoint:   sb_wide/config_sb_reg_56_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[24]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.155
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[24] v |                            | 0.053 |       |   0.151 |    0.056 | 
     | sb_wide                   | config_data[24] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.155 |    0.060 | 
     | sb_wide/config_sb_reg_56_ |                   | DFCNQD1BWP40               | 0.055 | 0.005 |   0.155 |    0.060 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.028 | 
     | CTS_ccl_a_buf_00010                  |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.026 | 
     | CTS_ccl_a_buf_00010                  | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.038 | 
     | sb_wide/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.041 | 
     | sb_wide/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.065 | 0.083 |   0.029 |    0.124 | 
     | sb_wide/config_sb_reg_56_            |             | DFCNQD1BWP40 | 0.065 | 0.002 |   0.031 |    0.126 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_1b/config_sb_reg_53_/CP 
Endpoint:   sb_1b/config_sb_reg_53_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[21]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.159
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[21] v |                            | 0.059 |       |   0.153 |    0.058 | 
     | sb_1b                   | config_data[21] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.159 |    0.064 | 
     | sb_1b/config_sb_reg_53_ |                   | DFCNQD1BWP40               | 0.063 | 0.006 |   0.159 |    0.064 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.028 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.026 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.038 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.042 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.127 | 
     | sb_1b/config_sb_reg_53_            |             | DFCNQD1BWP40 | 0.070 | 0.003 |   0.035 |    0.130 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_1b/config_ungate_reg_16_/CP 
Endpoint:   sb_1b/config_ungate_reg_16_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[16]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.057
  Arrival Time                  0.152
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[16] v |                            | 0.061 |       |   0.151 |    0.056 | 
     | sb_1b                       | config_data[16] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.152 |    0.057 | 
     | sb_1b/config_ungate_reg_16_ |                   | DFCNQD1BWP40               | 0.067 | 0.001 |   0.152 |    0.057 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.028 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.026 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.038 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.042 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.063 | 0.082 |   0.029 |    0.124 | 
     | sb_1b/config_ungate_reg_16_            |             | DFCNQD1BWP40 | 0.063 | 0.001 |   0.030 |    0.125 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_1b/config_sb_reg_48_/CP 
Endpoint:   sb_1b/config_sb_reg_48_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[16]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.157
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[16] v |                            | 0.061 |       |   0.151 |    0.056 | 
     | sb_1b                   | config_data[16] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.157 |    0.061 | 
     | sb_1b/config_sb_reg_48_ |                   | DFCNQD1BWP40               | 0.070 | 0.006 |   0.157 |    0.061 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.028 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.026 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.038 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.042 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.127 | 
     | sb_1b/config_sb_reg_48_            |             | DFCNQD1BWP40 | 0.070 | 0.001 |   0.033 |    0.128 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/config_sb_reg_54_/CP 
Endpoint:   sb_wide/config_sb_reg_54_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[22]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.059
  Arrival Time                  0.155
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[22] v |                            | 0.057 |       |   0.153 |    0.057 | 
     | sb_wide                   | config_data[22] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.155 |    0.059 | 
     | sb_wide/config_sb_reg_54_ |                   | DFCNQD1BWP40               | 0.059 | 0.002 |   0.155 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.028 | 
     | CTS_ccl_a_buf_00010                  |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.026 | 
     | CTS_ccl_a_buf_00010                  | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.038 | 
     | sb_wide/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.042 | 
     | sb_wide/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.065 | 0.083 |   0.029 |    0.125 | 
     | sb_wide/config_sb_reg_54_            |             | DFCNQD1BWP40 | 0.065 | 0.001 |   0.030 |    0.126 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/config_sb_reg_58_/CP 
Endpoint:   sb_wide/config_sb_reg_58_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[26]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.156
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[26] v |                            | 0.054 |       |   0.150 |    0.054 | 
     | sb_wide                   | config_data[26] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.156 |    0.060 | 
     | sb_wide/config_sb_reg_58_ |                   | DFCNQD1BWP40               | 0.058 | 0.005 |   0.156 |    0.060 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.028 | 
     | CTS_ccl_a_buf_00010                  |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.026 | 
     | CTS_ccl_a_buf_00010                  | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.038 | 
     | sb_wide/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.042 | 
     | sb_wide/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.065 | 0.083 |   0.029 |    0.125 | 
     | sb_wide/config_sb_reg_58_            |             | DFCNQD1BWP40 | 0.065 | 0.002 |   0.031 |    0.127 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_1b/config_sb_reg_57_/CP 
Endpoint:   sb_1b/config_sb_reg_57_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[25]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.063
  Arrival Time                  0.159
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[25] v |                            | 0.059 |       |   0.154 |    0.058 | 
     | sb_1b                   | config_data[25] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.159 |    0.063 | 
     | sb_1b/config_sb_reg_57_ |                   | DFCNQD1BWP40               | 0.062 | 0.004 |   0.159 |    0.063 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.027 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.025 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.039 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.042 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.128 | 
     | sb_1b/config_sb_reg_57_            |             | DFCNQD1BWP40 | 0.070 | 0.001 |   0.033 |    0.129 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/config_ungate_reg_16_/CP 
Endpoint:   sb_wide/config_ungate_reg_16_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[16]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.156
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[16] v |                            | 0.061 |       |   0.151 |    0.055 | 
     | sb_wide                       | config_data[16] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.156 |    0.060 | 
     | sb_wide/config_ungate_reg_16_ |                   | DFCNQD1BWP40               | 0.069 | 0.005 |   0.156 |    0.060 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.027 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.025 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.039 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.042 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.126 | 
     | sb_wide/config_ungate_reg_16_            |             | DFCNQD1BWP40 | 0.067 | 0.002 |   0.032 |    0.128 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_1b/config_ungate_reg_26_/CP 
Endpoint:   sb_1b/config_ungate_reg_26_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[26]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.058
  Arrival Time                  0.155
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[26] v |                            | 0.054 |       |   0.150 |    0.054 | 
     | sb_1b                       | config_data[26] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.155 |    0.058 | 
     | sb_1b/config_ungate_reg_26_ |                   | DFCNQD1BWP40               | 0.058 | 0.004 |   0.155 |    0.058 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.027 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.025 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.039 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.043 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.063 | 0.082 |   0.029 |    0.125 | 
     | sb_1b/config_ungate_reg_26_            |             | DFCNQD1BWP40 | 0.063 | 0.002 |   0.030 |    0.126 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_1b/config_sb_reg_47_/CP 
Endpoint:   sb_1b/config_sb_reg_47_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[15]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.062
  Arrival Time                  0.158
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[15] v |                            | 0.060 |       |   0.152 |    0.056 | 
     | sb_1b                   | config_data[15] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.158 |    0.062 | 
     | sb_1b/config_sb_reg_47_ |                   | DFCNQD1BWP40               | 0.066 | 0.006 |   0.158 |    0.062 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.027 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.025 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.039 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.043 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.128 | 
     | sb_1b/config_sb_reg_47_            |             | DFCNQD1BWP40 | 0.070 | 0.001 |   0.033 |    0.129 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_1b/config_ungate_reg_29_/CP 
Endpoint:   sb_1b/config_ungate_reg_29_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.157
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[29] v |                            | 0.049 |       |   0.151 |    0.054 | 
     | sb_1b                       | config_data[29] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.157 |    0.060 | 
     | sb_1b/config_ungate_reg_29_ |                   | DFCNQD1BWP40               | 0.052 | 0.006 |   0.157 |    0.060 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.027 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.025 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.039 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.043 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.063 | 0.082 |   0.029 |    0.125 | 
     | sb_1b/config_ungate_reg_29_            |             | DFCNQD1BWP40 | 0.063 | 0.002 |   0.031 |    0.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_1b/config_ungate_reg_27_/CP 
Endpoint:   sb_1b/config_ungate_reg_27_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[27]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.059
  Arrival Time                  0.155
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[27] v |                            | 0.054 |       |   0.152 |    0.055 | 
     | sb_1b                       | config_data[27] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.155 |    0.059 | 
     | sb_1b/config_ungate_reg_27_ |                   | DFCNQD1BWP40               | 0.057 | 0.004 |   0.155 |    0.059 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.026 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.025 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.040 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.044 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.063 | 0.082 |   0.029 |    0.125 | 
     | sb_1b/config_ungate_reg_27_            |             | DFCNQD1BWP40 | 0.063 | 0.002 |   0.030 |    0.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_1b/config_ungate_reg_30_/CP 
Endpoint:   sb_1b/config_ungate_reg_30_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[30]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.059
  Arrival Time                  0.156
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[30] v |                            | 0.051 |       |   0.152 |    0.055 | 
     | sb_1b                       | config_data[30] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.156 |    0.059 | 
     | sb_1b/config_ungate_reg_30_ |                   | DFCNQD1BWP40               | 0.054 | 0.005 |   0.156 |    0.059 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.026 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.024 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.040 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.044 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.063 | 0.082 |   0.029 |    0.126 | 
     | sb_1b/config_ungate_reg_30_            |             | DFCNQD1BWP40 | 0.063 | 0.002 |   0.031 |    0.128 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_1b/config_ungate_reg_15_/CP 
Endpoint:   sb_1b/config_ungate_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[15]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.058
  Arrival Time                  0.155
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[15] v |                            | 0.060 |       |   0.152 |    0.055 | 
     | sb_1b                       | config_data[15] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.155 |    0.058 | 
     | sb_1b/config_ungate_reg_15_ |                   | DFCNQD1BWP40               | 0.064 | 0.002 |   0.155 |    0.058 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.026 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.024 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.040 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.044 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.063 | 0.082 |   0.029 |    0.126 | 
     | sb_1b/config_ungate_reg_15_            |             | DFCNQD1BWP40 | 0.063 | 0.002 |   0.030 |    0.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin cb_cg_en/config_cb_reg_30_/CP 
Endpoint:   cb_cg_en/config_cb_reg_30_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[30]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.159
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[30] v |                            | 0.051 |       |   0.152 |    0.054 | 
     | cb_cg_en                   | config_data[30] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.159 |    0.061 | 
     | cb_cg_en/config_cb_reg_30_ |                   | DFCNQD1BWP40               | 0.055 | 0.007 |   0.159 |    0.061 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.026 | 
     | CTS_ccl_a_buf_00010                   |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.024 | 
     | CTS_ccl_a_buf_00010                   | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.040 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.044 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.128 | 
     | cb_cg_en/config_cb_reg_30_            |             | DFCNQD1BWP40 | 0.067 | 0.001 |   0.031 |    0.129 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_1b/config_ungate_reg_31_/CP 
Endpoint:   sb_1b/config_ungate_reg_31_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[31]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.059
  Arrival Time                  0.156
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[31] v |                            | 0.053 |       |   0.151 |    0.054 | 
     | sb_1b                       | config_data[31] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.156 |    0.059 | 
     | sb_1b/config_ungate_reg_31_ |                   | DFCNQD1BWP40               | 0.057 | 0.005 |   0.156 |    0.059 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.024 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.041 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.045 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.063 | 0.082 |   0.029 |    0.126 | 
     | sb_1b/config_ungate_reg_31_            |             | DFCNQD1BWP40 | 0.063 | 0.002 |   0.030 |    0.128 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin test_pe/inp_code_reg_14_/CP 
Endpoint:   test_pe/inp_code_reg_14_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[30]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.160
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[30] v |              | 0.051 |       |   0.152 |    0.054 | 
     | test_pe/inp_code_reg_14_ |                   | DFCNQD1BWP40 | 0.055 | 0.008 |   0.160 |    0.061 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.023 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.041 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.002 |  -0.055 |    0.043 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.029 |    0.127 | 
     | test_pe/inp_code_reg_14_           |             | DFCNQD1BWP40 | 0.067 | 0.003 |   0.032 |    0.130 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_1b/config_sb_reg_51_/CP 
Endpoint:   sb_1b/config_sb_reg_51_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[19]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.063
  Arrival Time                  0.161
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[19] v |                            | 0.064 |       |   0.156 |    0.058 | 
     | sb_1b                   | config_data[19] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.161 |    0.063 | 
     | sb_1b/config_sb_reg_51_ |                   | DFCNQD1BWP40               | 0.066 | 0.006 |   0.161 |    0.063 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.023 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.041 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.044 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.130 | 
     | sb_1b/config_sb_reg_51_            |             | DFCNQD1BWP40 | 0.070 | 0.002 |   0.034 |    0.132 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/config_ungate_reg_26_/CP 
Endpoint:   sb_wide/config_ungate_reg_26_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[26]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.158
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[26] v |                            | 0.054 |       |   0.150 |    0.052 | 
     | sb_wide                       | config_data[26] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.158 |    0.060 | 
     | sb_wide/config_ungate_reg_26_ |                   | DFCNQD1BWP40               | 0.059 | 0.008 |   0.158 |    0.060 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.023 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.041 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.044 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.128 | 
     | sb_wide/config_ungate_reg_26_            |             | DFCNQD1BWP40 | 0.067 | 0.001 |   0.031 |    0.129 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin cb_cg_en/config_cb_reg_29_/CP 
Endpoint:   cb_cg_en/config_cb_reg_29_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.062
  Arrival Time                  0.160
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[29] v |                            | 0.049 |       |   0.151 |    0.052 | 
     | cb_cg_en                   | config_data[29] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.160 |    0.062 | 
     | cb_cg_en/config_cb_reg_29_ |                   | DFCNQD1BWP40               | 0.052 | 0.009 |   0.160 |    0.062 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00010                   |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.023 | 
     | CTS_ccl_a_buf_00010                   | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.041 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.045 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.129 | 
     | cb_cg_en/config_cb_reg_29_            |             | DFCNQD1BWP40 | 0.067 | 0.001 |   0.031 |    0.130 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_1b/config_ungate_reg_28_/CP 
Endpoint:   sb_1b/config_ungate_reg_28_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[28]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.059
  Arrival Time                  0.157
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[28] v |                            | 0.056 |       |   0.152 |    0.054 | 
     | sb_1b                       | config_data[28] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.157 |    0.059 | 
     | sb_1b/config_ungate_reg_28_ |                   | DFCNQD1BWP40               | 0.059 | 0.005 |   0.157 |    0.059 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.023 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.041 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.045 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.063 | 0.082 |   0.029 |    0.127 | 
     | sb_1b/config_ungate_reg_28_            |             | DFCNQD1BWP40 | 0.063 | 0.002 |   0.031 |    0.129 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/config_ungate_reg_27_/CP 
Endpoint:   sb_wide/config_ungate_reg_27_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[27]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.159
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[27] v |                            | 0.054 |       |   0.152 |    0.053 | 
     | sb_wide                       | config_data[27] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.159 |    0.060 | 
     | sb_wide/config_ungate_reg_27_ |                   | DFCNQD1BWP40               | 0.058 | 0.008 |   0.159 |    0.060 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.023 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.041 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.045 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.129 | 
     | sb_wide/config_ungate_reg_27_            |             | DFCNQD1BWP40 | 0.067 | 0.001 |   0.031 |    0.130 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/config_ungate_reg_21_/CP 
Endpoint:   sb_wide/config_ungate_reg_21_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[21]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.159
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[21] v |                            | 0.059 |       |   0.153 |    0.054 | 
     | sb_wide                       | config_data[21] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.159 |    0.061 | 
     | sb_wide/config_ungate_reg_21_ |                   | DFCNQD1BWP40               | 0.063 | 0.006 |   0.159 |    0.061 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.023 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.041 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.045 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.129 | 
     | sb_wide/config_ungate_reg_21_            |             | DFCNQD1BWP40 | 0.067 | 0.002 |   0.032 |    0.131 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin test_pe/inp_code_reg_13_/CP 
Endpoint:   test_pe/inp_code_reg_13_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[29]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.062
  Arrival Time                  0.161
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[29] v |              | 0.049 |       |   0.151 |    0.052 | 
     | test_pe/inp_code_reg_13_ |                   | DFCNQD1BWP40 | 0.052 | 0.010 |   0.161 |    0.062 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.023 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.041 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.002 |  -0.055 |    0.044 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.029 |    0.128 | 
     | test_pe/inp_code_reg_13_           |             | DFCNQD1BWP40 | 0.067 | 0.003 |   0.032 |    0.130 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/config_ungate_reg_25_/CP 
Endpoint:   sb_wide/config_ungate_reg_25_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[25]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.159
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[25] v |                            | 0.059 |       |   0.154 |    0.056 | 
     | sb_wide                       | config_data[25] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.159 |    0.060 | 
     | sb_wide/config_ungate_reg_25_ |                   | DFCNQD1BWP40               | 0.062 | 0.005 |   0.159 |    0.060 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.023 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.041 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.045 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.129 | 
     | sb_wide/config_ungate_reg_25_            |             | DFCNQD1BWP40 | 0.067 | 0.002 |   0.032 |    0.130 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin test_pe/inp_code_reg_15_/CP 
Endpoint:   test_pe/inp_code_reg_15_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[31]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.160
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[31] v |              | 0.053 |       |   0.151 |    0.052 | 
     | test_pe/inp_code_reg_15_ |                   | DFCNQD1BWP40 | 0.057 | 0.009 |   0.160 |    0.061 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.022 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.042 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.002 |  -0.055 |    0.044 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.029 |    0.128 | 
     | test_pe/inp_code_reg_15_           |             | DFCNQD1BWP40 | 0.067 | 0.003 |   0.032 |    0.131 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin cb_cg_en/config_cb_reg_31_/CP 
Endpoint:   cb_cg_en/config_cb_reg_31_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[31]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.160
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[31] v |                            | 0.053 |       |   0.151 |    0.052 | 
     | cb_cg_en                   | config_data[31] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.160 |    0.061 | 
     | cb_cg_en/config_cb_reg_31_ |                   | DFCNQD1BWP40               | 0.057 | 0.008 |   0.160 |    0.061 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00010                   |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.022 | 
     | CTS_ccl_a_buf_00010                   | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.042 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.046 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.130 | 
     | cb_cg_en/config_cb_reg_31_            |             | DFCNQD1BWP40 | 0.067 | 0.001 |   0.031 |    0.130 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/config_ungate_reg_28_/CP 
Endpoint:   sb_wide/config_ungate_reg_28_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[28]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.159
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                               |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                               | config_data[28] v |                            | 0.056 |       |   0.152 |    0.053 | 
     | sb_wide                       | config_data[28] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.159 |    0.060 | 
     | sb_wide/config_ungate_reg_28_ |                   | DFCNQD1BWP40               | 0.059 | 0.007 |   0.159 |    0.060 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |             |              |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                          | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00010                      |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.022 | 
     | CTS_ccl_a_buf_00010                      | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.042 | 
     | sb_wide/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.003 |  -0.054 |    0.045 | 
     | sb_wide/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.067 | 0.084 |   0.030 |    0.129 | 
     | sb_wide/config_ungate_reg_28_            |             | DFCNQD1BWP40 | 0.067 | 0.001 |   0.031 |    0.130 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_15_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_15_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[15]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.166
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |                   |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                                           | config_data[15] v |              | 0.060 |       |   0.152 |    0.053 | 
     | test_pe/test_debug_data/debug_val_reg_15_ |                   | DFCNQD1BWP40 | 0.068 | 0.014 |   0.166 |    0.067 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00010                                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.022 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.042 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40 | 0.052 | 0.003 |  -0.054 |    0.045 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.087 | 0.087 |   0.033 |    0.132 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_15_          |             | DFCNQD1BWP40 | 0.087 | 0.001 |   0.034 |    0.133 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_1b/config_ungate_reg_22_/CP 
Endpoint:   sb_1b/config_ungate_reg_22_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[22]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.058
  Arrival Time                  0.158
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[22] v |                            | 0.057 |       |   0.153 |    0.054 | 
     | sb_1b                       | config_data[22] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.158 |    0.058 | 
     | sb_1b/config_ungate_reg_22_ |                   | DFCNQD1BWP40               | 0.060 | 0.005 |   0.158 |    0.058 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.022 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.042 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.053 |    0.046 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.063 | 0.082 |   0.029 |    0.128 | 
     | sb_1b/config_ungate_reg_22_            |             | DFCNQD1BWP40 | 0.063 | 0.002 |   0.031 |    0.130 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_1b/config_sb_reg_46_/CP 
Endpoint:   sb_1b/config_sb_reg_46_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[14]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.161
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                         |                   |                            |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                         | config_data[14] v |                            | 0.063 |       |   0.153 |    0.053 | 
     | sb_1b                   | config_data[14] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.161 |    0.061 | 
     | sb_1b/config_sb_reg_46_ |                   | DFCNQD1BWP40               | 0.069 | 0.008 |   0.161 |    0.061 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.065 |       |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00010                |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.022 | 
     | CTS_ccl_a_buf_00010                | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.042 | 
     | sb_1b/clk_gate_config_sb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.054 |    0.046 | 
     | sb_1b/clk_gate_config_sb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.070 | 0.086 |   0.032 |    0.131 | 
     | sb_1b/config_sb_reg_46_            |             | DFCNQD1BWP40 | 0.070 | 0.001 |   0.033 |    0.132 | 
     +------------------------------------------------------------------------------------------------------+ 

