#! /cs/local/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f348d0 .scope module, "labM" "labM" 2 1;
 .timescale 0 0;
v0x1fb3600_0 .var "address", 31 0;
v0x1fb36e0_0 .var "clk", 0 0;
v0x1fb37b0_0 .var "memIn", 31 0;
v0x1fb38b0_0 .net "memOut", 31 0, v0x1fb32e0_0;  1 drivers
v0x1fb3980_0 .var "read", 0 0;
v0x1fb3a20_0 .var "write", 0 0;
S_0x1f34a50 .scope module, "data" "mem" 2 6, 3 1 0, S_0x1f348d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "memOut"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "memIn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "read"
    .port_info 5 /INPUT 1 "write"
P_0x1f4a3f0 .param/l "CAPACITY" 0 3 9, C4<1111111111111111>;
P_0x1f4a430 .param/l "DEBUG" 0 3 7, +C4<00000000000000000000000000000000>;
v0x1f32f40_0 .net *"_s3", 31 0, L_0x1fb3af0;  1 drivers
v0x1fb2ed0_0 .net "address", 31 0, v0x1fb3600_0;  1 drivers
v0x1fb2fb0 .array "arr", 65535 0, 31 0;
v0x1fb3080_0 .net "clk", 0 0, v0x1fb36e0_0;  1 drivers
v0x1fb3140_0 .var "fresh", 0 0;
v0x1fb3200_0 .net "memIn", 31 0, v0x1fb37b0_0;  1 drivers
v0x1fb32e0_0 .var "memOut", 31 0;
v0x1fb33c0_0 .net "read", 0 0, v0x1fb3980_0;  1 drivers
v0x1fb3480_0 .net "write", 0 0, v0x1fb3a20_0;  1 drivers
E_0x1f33290 .event posedge, v0x1fb3080_0;
E_0x1f338c0 .event edge, L_0x1fb3af0, v0x1fb2ed0_0, v0x1fb33c0_0;
L_0x1fb3af0 .array/port v0x1fb2fb0, v0x1fb3600_0;
    .scope S_0x1f34a50;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb3140_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x1f34a50;
T_1 ;
    %wait E_0x1f338c0;
    %load/vec4 v0x1fb3140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3140_0, 0, 1;
    %vpi_call 3 22 "$readmemh", "ram.dat", v0x1fb2fb0 {0 0 0};
T_1.0 ;
    %load/vec4 v0x1fb33c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x1fb2ed0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1fb32e0_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 65535, 0, 32;
    %load/vec4 v0x1fb2ed0_0;
    %cmp/u;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1fb32e0_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %ix/getv 4, v0x1fb2ed0_0;
    %load/vec4a v0x1fb2fb0, 4;
    %store/vec4 v0x1fb32e0_0, 0, 32;
T_1.7 ;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1f34a50;
T_2 ;
    %wait E_0x1f33290;
    %load/vec4 v0x1fb3480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x1fb2ed0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 65535, 0, 32;
    %load/vec4 v0x1fb2ed0_0;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %vpi_call 3 54 "$display", "Address %d out of range %d", v0x1fb2ed0_0, P_0x1f4a3f0 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x1fb3200_0;
    %ix/getv 3, v0x1fb2ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fb2fb0, 0, 4;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f348d0;
T_3 ;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x1fb3600_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb3980_0, 0, 1;
    %pushi/vec4 11, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %vpi_call 2 14 "$display", "%32b", v0x1fb38b0_0 {0 0 0};
    %load/vec4 v0x1fb3600_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1fb3600_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "LabM5.v";
    "/cs/fac/pkg/verimips/hrLib/mem.v";
