# Riscv-Processor

This is my internship project.It is a basic riscv core with all the formats of instruction implemented. It is pipelined but pipeline hazards are not removed.
It has following instructions implemented and tested:
