RISC - V CPU
This is a 5 stage piplined CPU based on the RISC - V Architecture (Reduced instruction set architecture)
You may take inspiration, but please do not plagiarize.
![image](https://github.com/user-attachments/assets/06450d6c-4c64-45a9-ab04-a8d1635d4149)
