$comment
	File created using the following command:
		vcd file assignment_3_3.msim.vcd -direction
$end
$date
	Wed Sep 29 11:27:00 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module assignment_3_3_vlg_vec_tst $end
$var reg 1 ! X0 $end
$var reg 1 " X1 $end
$var reg 1 # X2 $end
$var reg 1 $ X3 $end
$var reg 1 % Y0 $end
$var reg 1 & Y1 $end
$var reg 1 ' Y2 $end
$var reg 1 ( Y3 $end
$var wire 1 ) Eq $end
$var wire 1 * Gt $end
$var wire 1 + Lt $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 X0~input_o $end
$var wire 1 4 Y2~input_o $end
$var wire 1 5 Y3~input_o $end
$var wire 1 6 X3~input_o $end
$var wire 1 7 X2~input_o $end
$var wire 1 8 eee~0_combout $end
$var wire 1 9 Y1~input_o $end
$var wire 1 : Y0~input_o $end
$var wire 1 ; X1~input_o $end
$var wire 1 < aaa~combout $end
$var wire 1 = ddd~0_combout $end
$var wire 1 > ddd~1_combout $end
$var wire 1 ? eee~1_combout $end
$var wire 1 @ eee~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
1%
0&
0'
0(
1)
0*
0+
0,
1-
x.
1/
10
11
02
13
04
05
06
07
18
09
1:
0;
0<
0=
0>
0?
0@
$end
#40000
0!
1"
0%
1&
03
1;
0:
19
#80000
1#
1$
1'
1(
0"
0&
17
16
14
15
0;
09
#120000
0#
0$
0'
0(
07
06
04
05
#200000
1%
1&
1#
1$
1:
19
17
16
08
1?
1<
1>
1*
0)
#240000
0%
0&
0#
0$
0:
09
07
06
18
0?
1@
0>
0*
1+
0<
0@
0+
1)
#320000
1!
1"
1'
1(
13
1;
14
15
08
1=
1<
1@
1+
0)
#360000
0!
0"
0'
0(
03
0;
04
05
18
0=
0@
1>
1*
0+
0<
0>
0*
1)
#1000000
