Name,Type,Width,Function,A53,Reset,Description
MIDR_EL1,RO,32,Main ID Register,,,VPIDR_EL2で設定
MPIDR_EL1,RO,64,Multiprocessor Affinity Register,,,VMPIDR_EL2で設定
REVIDR_EL1,RO,32,Revision ID Register,,,固定値（A53ではALL 0）
ID_PFR0_EL1,RO,32,AArch32 Processor Feature Register 0,,,
ID_PFR1_EL1,RO,32,AArch32 Processor Feature Register 1,,,
ID_DFR0_EL1,RO,32,AArch32 Debug Feature Register 0,,,
ID_AFR0_EL1,RO,32,AArch32 Auxiliary Feature Register 0,,,
ID_MMFR0_EL1,RO,32,AArch32 Memory Model Feature Register 0,,,
ID_MMFR1_EL1,RO,32,AArch32 Memory Model Feature Register 1,,,
ID_MMFR2_EL1,RO,32,AArch32 Memory Model Feature Register 2,,,
ID_MMFR3_EL1,RO,32,AArch32 Memory Model Feature Register 3,,,
ID_ISAR0_EL1,RO,32,AArch32 Instruction Set Attribute Register 0,,,
ID_ISAR1_EL1,RO,32,AArch32 Instruction Set Attribute Register 1,,,
ID_ISAR2_EL1,RO,32,AArch32 Instruction Set Attribute Register 2,,,
ID_ISAR3_EL1,RO,32,AArch32 Instruction Set Attribute Register 3,,,
ID_ISAR4_EL1,RO,32,AArch32 Instruction Set Attribute Register 4,,,
ID_ISAR5_EL1,RO,32,AArch32 Instruction Set Attribute Register 5,,,
ID_AA64PFR0_EL1,RO,64,AArch64 Processor Feature Register 0,,,
ID_AA64PFR1_EL1,RO,64,AArch64 Processor Feature Register 1,,,
ID_AA64DFR0_EL1,RO,64,AArch64 Debug Feature Register 0,,,
ID_AA64DFR1_EL1,RO,64,AArch64 Debug Feature Register 1,,,
ID_AA64AFR0_EL1,RO,64,AArch64 Auxiliary Feature Register 0,,,
ID_AA64AFR1_EL1,RO,64,AArch64 Auxiliary Feature Register 1,,,
ID_AA64ISAR0_EL1,RO,64,AArch64 Instruction Set Attribute Register 0,,,
ID_AA64ISAR1_EL1,RO,64,AArch64 Instruction Set Attribute Register 1,,,
ID_AA64MMFR0_EL1,RO,64,AArch64 Memory Model Feature Register 0,,,
ID_AA64MMFR1_EL1,RO,64,AArch64 Memory Model Feature Register 1,,,
CCSIDR_EL1,RO,32,Cache Size ID Register,,,
CLIDR_EL1,RO,64,Cache Level ID Register,,,
AIDR_EL1,RO,32,Auxiliary ID Register,,,固定値（A53ではRES0）
CSSELR_EL1,RW,32,Cache Size Selection Register,〇,,
CTR_EL0,RO,32,Cache Type Register,,,
DCZID_EL0,RO,32,Data Cache Zero ID Register,,,
AFSR0_EL1,RW,32,Auxiliary Fault Status Register 0,,,固定値（A53ではRES0）
AFSR1_EL1,RW,32,Auxiliary Fault Status Register 1,,,固定値（A53ではRES0）
ESR_EL1,RW,32,Exception Syndrome Register,〇,,
FAR_EL1,RW,64,Fault Address Register,〇,,
VBAR_EL1,RW,64,Vector Base Address Register,〇,,
ISR_EL1,RO,32,Interrupt Status Register,,,
SCTLR_EL1,RW,32,System Control Register,〇,,
TTBR0_EL1,RW,64,Translation Table Base Register 0,〇,,
TTBR1_EL1,RW,64,Translation Table Base Register 1,〇,,
TCR_EL1,RW,64,Translation Control Register,〇,,
MAIR_EL1,RW,64,Memory Attribute Indirection Register,〇,,
AMAIR_EL1,RW,64,Auxiliary Memory Attribute Indirection Register,,,固定値（A53ではRES0）
CONTEXTIDR_EL1,RW,32,Context ID Register,〇,,
ACTLR_EL1,RW,32,Auxiliary Control Register,,,固定値（A53ではRES0）
CPACR_EL1,RW,32,Architectural Feature Access Control Register,〇,,
PAR_EL1,RW,64,Physical Address Register,〇,,
TPIDR_EL0,RW,64,Thread Pointer/ID Register,〇,,
TPIDR_EL1,RW,64,Thread Pointer/ID Register,〇,,
TPIDRRO_EL0,RW/RO,64,Thread Pointer/ID Register,〇,,
ICC_AP0R0_EL1,RW,32,Active Priorities 0 Register 0,,,現状は未対応
ICC_AP1R0_EL1,RW,32,Active Priorities 1 Register 0,,,
ICC_ASGI1R_EL1,WO,64,Alternate SGI Generation Register 1,,,
ICC_BPR0_EL1,RW,32,Binary Point Register 0,,,
ICC_BPR1_EL1,RW,32,Binary Point Register 1,,,
ICC_CTLR_EL1,RW,32,Interrupt Control Register for EL1,,,
ICC_DIR_EL1,WO,32,Deactivate Interrupt Register,,,
ICC_EOIR0_EL1,WO,32,End Of Interrupt Register 0,,,
ICC_EOIR1_EL1,WO,32,End Of Interrupt Register 1,,,
ICC_HPPIR0_EL1,RO,32,Highest Priority Pending Interrupt Register 0,,,
ICC_HPPIR1_EL1,RO,32,Highest Priority Pending Interrupt Register 1,,,
ICC_IAR0_EL1,RO,32,Interrupt Acknowledge Register 0,,,
ICC_IAR1_EL1,RO,32,Interrupt Acknowledge Register 1,,,
ICC_IGRPEN0_EL1,RW,32,Interrupt Group Enable Register 0,,,
ICC_IGRPEN1_EL1,RW,32,Interrupt Group Enable Register 1,,,
ICC_PMR_EL1,RW,32,Priority Mask Register,,,
ICC_RPR_EL1,RO,32,Running Priority Register,,,
ICC_SGI0R_EL1,WO,64,SGI Generation Register 0,,,
ICC_SGI1R_EL1,WO,64,SGI Generation Register 1,,,
ICC_SRE_EL1,RW,32,System Register Enable Register for EL1,,,
CNTKCTL_EL1,RW,32,Counter-timer Kernel Control register,〇,,
CNTFRQ_EL0,RW/RO,32,Counter-timer Frequency register,,,EL1/EL0ではRO
CNTPCT_EL0,RO,64,Counter-timer Physical Count register,,,
CNTVCT_EL0,RO,64,Counter-timer Virtual Count register,,,
CNTP_TVAL_EL0,RW,32,Counter-timer Physical Timer TimerValue register,〇,,
CNTP_CTL_EL0,RW,32,Counter-timer Physical Timer Control register,〇,,
CNTP_CVAL_EL0,RW,64,Counter-timer Physical Timer CompareValue register,〇,,
CNTV_TVAL_EL0,RW,32,Counter-timer Virtual Timer TimerValue register,〇,,
CNTV_CTL_EL0,RW,32,Counter-timer Virtual Timer Control register,〇,,
CNTV_CVAL_EL0,RW,64,Counter-timer Virtual Timer CompareValue register,〇,,
CNTPS_TVAL_EL1,RW,32,Counter-timer Physical Secure Timer TimerValue register,〇,,
CNTPS_CTL_EL1,RW,32,Counter-timer Physical Secure Timer Control register,〇,,
CNTPS_CVAL_EL1,RW,64,Counter-timer Physical Secure Timer CompareValue register,〇,,
L2CTLR_EL1,RW,32,L2 Control Register,,,ACTLR_EL2でRO/WIに設定
L2ECTLR_EL1,RW,32,L2 Extended Control Register,,,
L2ACTLR_EL1,RW,32,L2 Auxiliary Control Register,,,
CPUACTLR_EL1,RW,64,CPU Auxiliary Control Register,,,
CPUECTLR_EL1,RW,64,CPU Extended Control Register,,,
CPUMERRSR_EL1,RW,64,CPU Memory Error Syndrome Register,T,,HypervisorでRO/WIに設定
L2MERRSR_EL1,RW,64,L2 Memory Error Syndrome Register,T,,
CBAR_EL1,RO,64,Configuration Base Address Register,,,
