

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Fri Nov 29 20:35:06 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.532|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  110257|  110257|  110257|  110257|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  110256|  110256|      6891|          -|          -|    16|    no    |
        | + Loop 1.1          |    6888|    6888|       492|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |     490|     490|        35|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |      32|      32|         4|          -|          -|     8|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    273|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      14|      4|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     232|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     246|    405|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_13s_29_1_1_U62  |network_mul_mul_16s_13s_29_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s  |        0|  14|   4|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        0|  14|   4|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |in_d_1_fu_307_p2       |     +    |      0|  0|  13|           4|           1|
    |next_mul2_fu_181_p2    |     +    |      0|  0|  12|          12|           8|
    |next_mul_fu_313_p2     |     +    |      0|  0|  13|          11|           8|
    |out_d_2_fu_193_p2      |     +    |      0|  0|  15|           5|           1|
    |out_h_2_fu_218_p2      |     +    |      0|  0|  13|           4|           1|
    |out_w_2_fu_264_p2      |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_319_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_10_fu_287_p2       |     +    |      0|  0|  17|          13|          13|
    |tmp_12_fu_346_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_14_fu_328_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_27_cast_fu_351_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_fu_278_p2          |     +    |      0|  0|  15|           9|           9|
    |tmp_s_fu_387_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp_9_fu_248_p2        |     -    |      0|  0|  15|           9|           9|
    |exitcond1_fu_258_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_212_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_187_p2    |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_301_p2     |   icmp   |      0|  0|  11|           4|           5|
    |p_tmp_s_fu_364_p3      |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 273|         159|         139|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  50|         11|    1|         11|
    |in_d_reg_155           |   9|          2|    4|          8|
    |out_d_reg_98           |   9|          2|    5|         10|
    |out_h_reg_120          |   9|          2|    4|          8|
    |out_w_reg_131          |   9|          2|    4|          8|
    |output_load_1_reg_142  |   9|          2|   16|         32|
    |output_r_d0            |  15|          3|   16|         48|
    |phi_mul1_reg_109       |   9|          2|   12|         24|
    |phi_mul_reg_166        |   9|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 128|         28|   73|        171|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_3_b_5_reg_427  |  16|   0|   16|          0|
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |in_d_1_reg_476                 |   4|   0|    4|          0|
    |in_d_reg_155                   |   4|   0|    4|          0|
    |input_load_reg_496             |  16|   0|   16|          0|
    |next_mul2_reg_409              |  12|   0|   12|          0|
    |next_mul_reg_481               |  11|   0|   11|          0|
    |out_d_2_reg_417                |   5|   0|    5|          0|
    |out_d_reg_98                   |   5|   0|    5|          0|
    |out_h_2_reg_440                |   4|   0|    4|          0|
    |out_h_reg_120                  |   4|   0|    4|          0|
    |out_w_2_reg_458                |   4|   0|    4|          0|
    |out_w_reg_131                  |   4|   0|    4|          0|
    |output_addr_reg_468            |  14|   0|   14|          0|
    |output_load_1_reg_142          |  16|   0|   16|          0|
    |p_tmp_s_reg_491                |  15|   0|   15|          0|
    |phi_mul1_cast_reg_404          |  12|   0|   13|          1|
    |phi_mul1_reg_109               |  12|   0|   12|          0|
    |phi_mul_reg_166                |  11|   0|   11|          0|
    |tmp_15_reg_501                 |  15|   0|   15|          0|
    |tmp_22_cast_reg_450            |  11|   0|   12|          1|
    |tmp_23_cast3_reg_463           |   4|   0|   11|          7|
    |tmp_8_reg_432                  |  15|   0|   15|          0|
    |tmp_9_reg_445                  |   8|   0|    9|          1|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 232|   0|  242|         10|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	10  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i12 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul1_cast = zext i12 %phi_mul1 to i13"   --->   Operation 14 'zext' 'phi_mul1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.54ns)   --->   "%next_mul2 = add i12 %phi_mul1, 196"   --->   Operation 15 'add' 'next_mul2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_d, -16" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 16 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%out_d_2 = add i5 %out_d, 1" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 18 'add' 'out_d_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7 = zext i5 %out_d to i64" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 20 'zext' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_2 = getelementptr [16 x i14]* @SeparableConv2D_3_b_s, i64 0, i64 %tmp_7" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 21 'getelementptr' 'SeparableConv2D_3_b_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_b_3 = load i14* %SeparableConv2D_3_b_2, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 22 'load' 'SeparableConv2D_3_b_3' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_b_3 = load i14* %SeparableConv2D_3_b_2, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 24 'load' 'SeparableConv2D_3_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_5 = sext i14 %SeparableConv2D_3_b_3 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 25 'sext' 'SeparableConv2D_3_b_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_8 = sext i14 %SeparableConv2D_3_b_3 to i15" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 26 'sext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 28 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %out_h, -2" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 29 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 30 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.73ns)   --->   "%out_h_2 = add i4 %out_h, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 31 'add' 'out_h_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 33 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 34 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 35 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %p_shl3 to i9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 36 'zext' 'p_shl3_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.91ns)   --->   "%tmp_9 = sub i9 %p_shl_cast, %p_shl3_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 37 'sub' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i9 %tmp_9 to i12" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 38 'sext' 'tmp_22_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 39 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 40 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.37>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 41 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %out_w, -2" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 42 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 43 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.73ns)   --->   "%out_w_2 = add i4 %out_w, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 44 'add' 'out_w_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_23_cast3 = zext i4 %out_w to i11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 46 'zext' 'tmp_23_cast3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i4 %out_w to i9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 47 'zext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.82ns)   --->   "%tmp = add i9 %tmp_9, %tmp_23_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 48 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast = sext i9 %tmp to i13" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 49 'sext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.54ns)   --->   "%tmp_10 = add i13 %tmp_cast, %phi_mul1_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 50 'add' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i13 %tmp_10 to i32" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 51 'sext' 'tmp_25_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_11 = zext i32 %tmp_25_cast to i64" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 52 'zext' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 53 'getelementptr' 'output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.76ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 54 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 55 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.53>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%output_load_1 = phi i16 [ 0, %1 ], [ %tmp_s, %3 ]" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 56 'phi' 'output_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%in_d = phi i4 [ 0, %1 ], [ %in_d_1, %3 ]"   --->   Operation 57 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %1 ], [ %next_mul, %3 ]"   --->   Operation 58 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (3.25ns)   --->   "store i16 %output_load_1, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 59 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 60 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %in_d, -8" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 60 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 61 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.73ns)   --->   "%in_d_1 = add i4 %in_d, 1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 62 'add' 'in_d_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge, label %3" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.63ns)   --->   "%next_mul = add i11 %phi_mul, 196"   --->   Operation 64 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.63ns)   --->   "%tmp1 = add i11 %phi_mul, %tmp_23_cast3" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 65 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i11 %tmp1 to i12" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 66 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.63ns)   --->   "%tmp_14 = add i12 %tmp1_cast, %tmp_22_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 67 'add' 'tmp_14' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i12 %tmp_14 to i32" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 68 'sext' 'tmp_32_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_17 = zext i32 %tmp_32_cast to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 69 'zext' 'tmp_17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_17" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 70 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 71 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i16 %output_load_1 to i15" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 72 'trunc' 'tmp_6' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (2.07ns)   --->   "%tmp_12 = add i16 %SeparableConv2D_3_b_5, %output_load_1" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 73 'add' 'tmp_12' <Predicate = (exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.94ns)   --->   "%tmp_27_cast = add i15 %tmp_6, %tmp_8" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 74 'add' 'tmp_27_cast' <Predicate = (exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_12, i32 15)" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 75 'bitselect' 'tmp_13' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_13, i15 0, i15 %tmp_27_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 76 'select' 'p_tmp_s' <Predicate = (exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 77 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 77 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i16 %input_load to i29" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 78 'sext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_18 = mul i29 %tmp_34_cast, -2651" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 79 'mul' 'tmp_18' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_15 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_18, i32 14, i32 28)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 80 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.07>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_16 = sext i15 %tmp_15 to i16" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 81 'sext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (2.07ns)   --->   "%tmp_s = add i16 %output_load_1, %tmp_16" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 82 'add' 'tmp_s' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 84 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 85 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11           (br               ) [ 01111111111]
out_d                 (phi              ) [ 00100000000]
phi_mul1              (phi              ) [ 00100000000]
phi_mul1_cast         (zext             ) [ 00011111111]
next_mul2             (add              ) [ 01111111111]
exitcond3             (icmp             ) [ 00111111111]
empty                 (speclooptripcount) [ 00000000000]
out_d_2               (add              ) [ 01111111111]
StgValue_19           (br               ) [ 00000000000]
tmp_7                 (zext             ) [ 00000000000]
SeparableConv2D_3_b_2 (getelementptr    ) [ 00010000000]
StgValue_23           (ret              ) [ 00000000000]
SeparableConv2D_3_b_3 (load             ) [ 00000000000]
SeparableConv2D_3_b_5 (sext             ) [ 00001111111]
tmp_8                 (sext             ) [ 00001111111]
StgValue_27           (br               ) [ 00111111111]
out_h                 (phi              ) [ 00001000000]
exitcond2             (icmp             ) [ 00111111111]
empty_15              (speclooptripcount) [ 00000000000]
out_h_2               (add              ) [ 00111111111]
StgValue_32           (br               ) [ 00000000000]
p_shl                 (bitconcatenate   ) [ 00000000000]
p_shl_cast            (zext             ) [ 00000000000]
p_shl3                (bitconcatenate   ) [ 00000000000]
p_shl3_cast           (zext             ) [ 00000000000]
tmp_9                 (sub              ) [ 00000111111]
tmp_22_cast           (sext             ) [ 00000111111]
StgValue_39           (br               ) [ 00111111111]
StgValue_40           (br               ) [ 01111111111]
out_w                 (phi              ) [ 00000100000]
exitcond1             (icmp             ) [ 00111111111]
empty_16              (speclooptripcount) [ 00000000000]
out_w_2               (add              ) [ 00111111111]
StgValue_45           (br               ) [ 00000000000]
tmp_23_cast3          (zext             ) [ 00000011110]
tmp_23_cast           (zext             ) [ 00000000000]
tmp                   (add              ) [ 00000000000]
tmp_cast              (sext             ) [ 00000000000]
tmp_10                (add              ) [ 00000000000]
tmp_25_cast           (sext             ) [ 00000000000]
tmp_11                (zext             ) [ 00000000000]
output_addr           (getelementptr    ) [ 00000011111]
StgValue_54           (br               ) [ 00111111111]
StgValue_55           (br               ) [ 00111111111]
output_load_1         (phi              ) [ 00000011110]
in_d                  (phi              ) [ 00000010000]
phi_mul               (phi              ) [ 00000010000]
StgValue_59           (store            ) [ 00000000000]
exitcond              (icmp             ) [ 00111111111]
empty_17              (speclooptripcount) [ 00000000000]
in_d_1                (add              ) [ 00111111111]
StgValue_63           (br               ) [ 00000000000]
next_mul              (add              ) [ 00111111111]
tmp1                  (add              ) [ 00000000000]
tmp1_cast             (zext             ) [ 00000000000]
tmp_14                (add              ) [ 00000000000]
tmp_32_cast           (sext             ) [ 00000000000]
tmp_17                (zext             ) [ 00000000000]
input_addr            (getelementptr    ) [ 00000001000]
tmp_6                 (trunc            ) [ 00000000000]
tmp_12                (add              ) [ 00000000000]
tmp_27_cast           (add              ) [ 00000000000]
tmp_13                (bitselect        ) [ 00000000000]
p_tmp_s               (select           ) [ 00000000001]
input_load            (load             ) [ 00000000100]
tmp_34_cast           (sext             ) [ 00000000000]
tmp_18                (mul              ) [ 00000000000]
tmp_15                (partselect       ) [ 00000000010]
tmp_16                (sext             ) [ 00000000000]
tmp_s                 (add              ) [ 00111111111]
StgValue_83           (br               ) [ 00111111111]
p_tmp_cast            (zext             ) [ 00000000000]
StgValue_85           (store            ) [ 00000000000]
StgValue_86           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="SeparableConv2D_3_b_2_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="14" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_b_2/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_b_3/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="output_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="1"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/6 StgValue_85/10 "/>
</bind>
</comp>

<comp id="85" class="1004" name="input_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="98" class="1005" name="out_d_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_d_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="phi_mul1_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="1"/>
<pin id="111" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="phi_mul1_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="out_h_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_h_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="131" class="1005" name="out_w_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="out_w_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="142" class="1005" name="output_load_1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="1"/>
<pin id="144" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_load_1 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="output_load_1_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="16" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_load_1/6 "/>
</bind>
</comp>

<comp id="155" class="1005" name="in_d_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="in_d_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="166" class="1005" name="phi_mul_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="1"/>
<pin id="168" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="phi_mul_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="phi_mul1_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul1_cast/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="next_mul2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="0"/>
<pin id="183" dir="0" index="1" bw="9" slack="0"/>
<pin id="184" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="exitcond3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="out_d_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_7_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="SeparableConv2D_3_b_5_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="SeparableConv2D_3_b_5/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_8_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="14" slack="0"/>
<pin id="210" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="exitcond2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="out_h_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_shl_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_shl_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_shl3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_shl3_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_9_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="0"/>
<pin id="251" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_22_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="exitcond1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="out_w_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_23_cast3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast3/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_23_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="1"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_10_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="12" slack="3"/>
<pin id="290" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_25_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_11_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="13" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="exitcond_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="in_d_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="next_mul_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="0" index="1" bw="9" slack="0"/>
<pin id="316" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="1"/>
<pin id="322" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp1_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_14_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="2"/>
<pin id="331" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_32_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_17_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_6_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_12_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="14" slack="3"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_27_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="0"/>
<pin id="353" dir="0" index="1" bw="14" slack="3"/>
<pin id="354" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_cast/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_13_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_tmp_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="15" slack="0"/>
<pin id="367" dir="0" index="2" bw="15" slack="0"/>
<pin id="368" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_34_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="1"/>
<pin id="374" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34_cast/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_15_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="15" slack="0"/>
<pin id="377" dir="0" index="1" bw="29" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="6" slack="0"/>
<pin id="380" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_16_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="1"/>
<pin id="386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_s_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="3"/>
<pin id="389" dir="0" index="1" bw="15" slack="0"/>
<pin id="390" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_tmp_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="1"/>
<pin id="395" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_tmp_cast/10 "/>
</bind>
</comp>

<comp id="397" class="1007" name="tmp_18_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="29" slack="0"/>
<pin id="400" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="404" class="1005" name="phi_mul1_cast_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="13" slack="3"/>
<pin id="406" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="phi_mul1_cast "/>
</bind>
</comp>

<comp id="409" class="1005" name="next_mul2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="0"/>
<pin id="411" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="out_d_2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="422" class="1005" name="SeparableConv2D_3_b_2_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_b_2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="SeparableConv2D_3_b_5_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="3"/>
<pin id="429" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_b_5 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_8_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="15" slack="3"/>
<pin id="434" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="440" class="1005" name="out_h_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_9_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="1"/>
<pin id="447" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_22_cast_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="2"/>
<pin id="452" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="458" class="1005" name="out_w_2_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_23_cast3_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="1"/>
<pin id="465" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast3 "/>
</bind>
</comp>

<comp id="468" class="1005" name="output_addr_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="1"/>
<pin id="470" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="in_d_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="next_mul_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="486" class="1005" name="input_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="1"/>
<pin id="488" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="p_tmp_s_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="15" slack="1"/>
<pin id="493" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_s "/>
</bind>
</comp>

<comp id="496" class="1005" name="input_load_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="1"/>
<pin id="498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_15_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="15" slack="1"/>
<pin id="503" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_s_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="80" pin=1"/></net>

<net id="154"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="113" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="113" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="102" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="102" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="102" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="207"><net_src comp="67" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="67" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="124" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="124" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="124" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="124" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="232" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="135" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="135" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="135" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="135" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="305"><net_src comp="159" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="159" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="170" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="170" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="345"><net_src comp="146" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="146" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="346" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="351" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="391"><net_src comp="142" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="401"><net_src comp="372" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="397" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="407"><net_src comp="177" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="412"><net_src comp="181" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="420"><net_src comp="193" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="425"><net_src comp="60" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="430"><net_src comp="204" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="435"><net_src comp="208" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="443"><net_src comp="218" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="448"><net_src comp="248" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="453"><net_src comp="254" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="461"><net_src comp="264" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="466"><net_src comp="270" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="471"><net_src comp="73" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="479"><net_src comp="307" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="484"><net_src comp="313" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="489"><net_src comp="85" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="494"><net_src comp="364" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="499"><net_src comp="92" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="504"><net_src comp="375" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="509"><net_src comp="387" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="146" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 10 }
	Port: SeparableConv2D_3_b_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.3 : input_r | {6 7 }
	Port: pointwise_conv2d_fix.3 : SeparableConv2D_3_b_s | {2 3 }
  - Chain level:
	State 1
	State 2
		phi_mul1_cast : 1
		next_mul2 : 1
		exitcond3 : 1
		out_d_2 : 1
		StgValue_19 : 2
		tmp_7 : 1
		SeparableConv2D_3_b_2 : 2
		SeparableConv2D_3_b_3 : 3
	State 3
		SeparableConv2D_3_b_5 : 1
		tmp_8 : 1
	State 4
		exitcond2 : 1
		out_h_2 : 1
		StgValue_32 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl3 : 1
		p_shl3_cast : 2
		tmp_9 : 3
		tmp_22_cast : 4
	State 5
		exitcond1 : 1
		out_w_2 : 1
		StgValue_45 : 2
		tmp_23_cast3 : 1
		tmp_23_cast : 1
		tmp : 2
		tmp_cast : 3
		tmp_10 : 4
		tmp_25_cast : 5
		tmp_11 : 6
		output_addr : 7
	State 6
		StgValue_59 : 1
		exitcond : 1
		in_d_1 : 1
		StgValue_63 : 2
		next_mul : 1
		tmp1 : 1
		tmp1_cast : 2
		tmp_14 : 3
		tmp_32_cast : 4
		tmp_17 : 5
		input_addr : 6
		input_load : 7
		tmp_6 : 1
		tmp_12 : 1
		tmp_27_cast : 2
		tmp_13 : 2
		p_tmp_s : 3
	State 7
	State 8
		tmp_18 : 1
		tmp_15 : 2
	State 9
		tmp_s : 1
	State 10
		StgValue_85 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       next_mul2_fu_181       |    0    |    0    |    12   |
|          |        out_d_2_fu_193        |    0    |    0    |    15   |
|          |        out_h_2_fu_218        |    0    |    0    |    13   |
|          |        out_w_2_fu_264        |    0    |    0    |    13   |
|          |          tmp_fu_278          |    0    |    0    |    15   |
|          |         tmp_10_fu_287        |    0    |    0    |    12   |
|    add   |         in_d_1_fu_307        |    0    |    0    |    13   |
|          |        next_mul_fu_313       |    0    |    0    |    13   |
|          |          tmp1_fu_319         |    0    |    0    |    13   |
|          |         tmp_14_fu_328        |    0    |    0    |    13   |
|          |         tmp_12_fu_346        |    0    |    0    |    23   |
|          |      tmp_27_cast_fu_351      |    0    |    0    |    21   |
|          |         tmp_s_fu_387         |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond3_fu_187       |    0    |    0    |    11   |
|   icmp   |       exitcond2_fu_212       |    0    |    0    |    9    |
|          |       exitcond1_fu_258       |    0    |    0    |    9    |
|          |        exitcond_fu_301       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    sub   |         tmp_9_fu_248         |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|  select  |        p_tmp_s_fu_364        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_18_fu_397        |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     phi_mul1_cast_fu_177     |    0    |    0    |    0    |
|          |         tmp_7_fu_199         |    0    |    0    |    0    |
|          |       p_shl_cast_fu_232      |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_244      |    0    |    0    |    0    |
|   zext   |      tmp_23_cast3_fu_270     |    0    |    0    |    0    |
|          |      tmp_23_cast_fu_274      |    0    |    0    |    0    |
|          |         tmp_11_fu_296        |    0    |    0    |    0    |
|          |       tmp1_cast_fu_324       |    0    |    0    |    0    |
|          |         tmp_17_fu_337        |    0    |    0    |    0    |
|          |       p_tmp_cast_fu_393      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | SeparableConv2D_3_b_5_fu_204 |    0    |    0    |    0    |
|          |         tmp_8_fu_208         |    0    |    0    |    0    |
|          |      tmp_22_cast_fu_254      |    0    |    0    |    0    |
|   sext   |        tmp_cast_fu_283       |    0    |    0    |    0    |
|          |      tmp_25_cast_fu_292      |    0    |    0    |    0    |
|          |      tmp_32_cast_fu_333      |    0    |    0    |    0    |
|          |      tmp_34_cast_fu_372      |    0    |    0    |    0    |
|          |         tmp_16_fu_384        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         p_shl_fu_224         |    0    |    0    |    0    |
|          |         p_shl3_fu_236        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_6_fu_342         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_13_fu_356        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_15_fu_375        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   267   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_3_b_2_reg_422|    4   |
|SeparableConv2D_3_b_5_reg_427|   16   |
|        in_d_1_reg_476       |    4   |
|         in_d_reg_155        |    4   |
|      input_addr_reg_486     |   14   |
|      input_load_reg_496     |   16   |
|      next_mul2_reg_409      |   12   |
|       next_mul_reg_481      |   11   |
|       out_d_2_reg_417       |    5   |
|         out_d_reg_98        |    5   |
|       out_h_2_reg_440       |    4   |
|        out_h_reg_120        |    4   |
|       out_w_2_reg_458       |    4   |
|        out_w_reg_131        |    4   |
|     output_addr_reg_468     |   14   |
|    output_load_1_reg_142    |   16   |
|       p_tmp_s_reg_491       |   15   |
|    phi_mul1_cast_reg_404    |   13   |
|       phi_mul1_reg_109      |   12   |
|       phi_mul_reg_166       |   11   |
|        tmp_15_reg_501       |   15   |
|     tmp_22_cast_reg_450     |   12   |
|     tmp_23_cast3_reg_463    |   11   |
|        tmp_8_reg_432        |   15   |
|        tmp_9_reg_445        |    9   |
|        tmp_s_reg_506        |   16   |
+-----------------------------+--------+
|            Total            |   266  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_67   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_80   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_access_fu_92   |  p0  |   2  |  14  |   28   ||    9    |
| output_load_1_reg_142 |  p0  |   2  |  16  |   32   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   100  ||  7.076  ||    36   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   267  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   266  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   266  |   303  |
+-----------+--------+--------+--------+--------+
