tests:
- name: rorv_1
  bytes: [0x21, 0x2c, 0xc2, 0x9a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.read_reg "x2"
      nextln:   v2 = i64.and v1, 0x3f
      nextln:   v3 = i64.ror v0, v2
      nextln:   i64.write_reg v3, "x1"
- name: rorv_2
  bytes: [0x21, 0x2c, 0xc2, 0x1a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i32.read_reg "x1"
      nextln:   v1 = i32.read_reg "x2"
      nextln:   v2 = i32.and v1, 0x1f
      nextln:   v3 = i32.ror v0, v2
      nextln:   i32.write_reg v3, "x1"
