Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      old # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fac5d300000,4000
launching memcpy command : MemcpyHtoD,0x00007fac5d302000,76000
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 1
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9785
gpu_sim_insn = 226960
gpu_ipc =      23.1947
gpu_tot_sim_cycle = 9785
gpu_tot_sim_insn = 226960
gpu_tot_ipc =      23.1947
gpu_tot_issued_cta = 5
gpu_occupancy = 16.2681% 
gpu_tot_occupancy = 16.2681% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0963
partiton_level_parallism_total  =       0.0963
partiton_level_parallism_util =       3.0000
partiton_level_parallism_util_total  =       3.0000
L2_BW  =       3.6968 GB/Sec
L2_BW_total  =       3.6968 GB/Sec
gpu_total_sim_rate=113480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 40
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1110
	L1D_total_cache_misses = 942
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 168
	L1D_total_cache_reservation_fails = 145
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 256160
gpgpu_n_tot_w_icount = 8005
gpgpu_n_stall_shd_mem = 195
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786
gpgpu_n_mem_write_global = 156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6120
gpgpu_n_store_insn = 1000
gpgpu_n_shmem_insn = 30520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1732	W0_Idle:23841	W0_Scoreboard:71816	W1:0	W2:0	W3:0	W4:0	W5:8	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:20	W17:16	W18:16	W19:16	W20:16	W21:4	W22:0	W23:0	W24:0	W25:0	W26:0	W27:220	W28:112	W29:112	W30:112	W31:112	W32:6443
single_issue_nums: WS0:2005	WS1:2000	WS2:2000	WS3:2000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6288 {8:786,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6240 {40:156,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31440 {40:786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1248 {8:156,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 23 
max_icnt2sh_latency = 13 
averagemflatency = 639 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:757 	68 	5 	21 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	940 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	922 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	650 	249 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5187      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5196      5203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5181      5178         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5183      5190         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5187      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5196      5205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5182      5178         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5183      5191         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5192      5196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5187      5186         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5178      5183         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5191      5187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5187      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5196      5182         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5179      5178         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5183      5188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 28.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 29.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 25.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 26.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 906/32 = 28.312500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        21         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        21        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 750
min_bank_accesses = 0!
chip skew: 48/40 = 1.20
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        660       641    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        641       730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        679       658    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        639       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        641       730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        637       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        681       700    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        639       640    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        709       667    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        638       656    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        716       640    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        638       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        697       691    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        640       636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        705       665    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        664       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        668       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        656       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        656       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        666       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        669       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       657         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        661       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        670       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        664       647         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        655       657         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        665       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        666       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        666       650         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        668       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        654       670         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1655 dram_eff=0.03505
bk0: 24a 56771i bk1: 24a 56774i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.244485
Bank_Level_Parallism_Col = 1.243094
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.121547
GrpLevelPara = 1.243094 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 486 
Wasted_Row = 0 
Idle = 56538 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0114747
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1528 dram_eff=0.03796
bk0: 24a 56780i bk1: 24a 56767i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.247689
Bank_Level_Parallism_Col = 1.246296
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.107407
GrpLevelPara = 1.246296 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 483 
Wasted_Row = 0 
Idle = 56541 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 408 
rwq = 0 
CCDLc_limit_alone = 408 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0110368
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1432 dram_eff=0.0405
bk0: 24a 56794i bk1: 24a 56775i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.303393
Bank_Level_Parallism_Col = 1.278000
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.132000
GrpLevelPara = 1.278000 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 443 
Wasted_Row = 0 
Idle = 56581 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 372 
rwq = 0 
CCDLc_limit_alone = 372 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0077958
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1589 dram_eff=0.0365
bk0: 24a 56796i bk1: 24a 56791i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.301229
Bank_Level_Parallism_Col = 1.299795
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.117043
GrpLevelPara = 1.299795 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 430 
Wasted_Row = 0 
Idle = 56594 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 365 
rwq = 0 
CCDLc_limit_alone = 365 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00849655
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1408 dram_eff=0.04119
bk0: 24a 56782i bk1: 24a 56759i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.275281
Bank_Level_Parallism_Col = 1.273921
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.093809
GrpLevelPara = 1.273921 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 476 
Wasted_Row = 0 
Idle = 56548 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 411 
rwq = 0 
CCDLc_limit_alone = 411 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0128412
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1643 dram_eff=0.0353
bk0: 24a 56792i bk1: 24a 56771i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191682
Bank_Level_Parallism_Col = 1.190217
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.092391
GrpLevelPara = 1.190217 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 495 
Wasted_Row = 0 
Idle = 56529 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 397 
rwq = 0 
CCDLc_limit_alone = 397 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0125083
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1429 dram_eff=0.04059
bk0: 24a 56786i bk1: 24a 56754i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.306513
Bank_Level_Parallism_Col = 1.293666
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.138196
GrpLevelPara = 1.293666 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 464 
Wasted_Row = 0 
Idle = 56560 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00737535
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1571 dram_eff=0.03692
bk0: 24a 56783i bk1: 24a 56756i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.217469
Bank_Level_Parallism_Col = 1.216071
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.150000
GrpLevelPara = 1.216071 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 503 
Wasted_Row = 0 
Idle = 56521 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0105638
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1316 dram_eff=0.04407
bk0: 24a 56782i bk1: 24a 56788i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.304000
Bank_Level_Parallism_Col = 1.290581
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.064128
GrpLevelPara = 1.290581 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 442 
Wasted_Row = 0 
Idle = 56582 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 378 
rwq = 0 
CCDLc_limit_alone = 378 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0127361
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57030 n_act=2 n_pre=0 n_ref_event=0 n_req=50 n_rd=45 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0008759
n_activity=1449 dram_eff=0.03451
bk0: 24a 56758i bk1: 21a 56856i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.255230
Bank_Level_Parallism_Col = 1.203354
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044025
GrpLevelPara = 1.203354 

BW Util details:
bwutil = 0.000876 
total_CMD = 57082 
util_bw = 50 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 56604 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 322 
rwq = 0 
CCDLc_limit_alone = 322 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57030 
Read = 45 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 50 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.000911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00462493
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1431 dram_eff=0.04053
bk0: 24a 56747i bk1: 24a 56763i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.255732
Bank_Level_Parallism_Col = 1.254417
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.146643
GrpLevelPara = 1.254417 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 56515 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 442 
rwq = 0 
CCDLc_limit_alone = 442 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0134543
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1558 dram_eff=0.03723
bk0: 24a 56740i bk1: 24a 56782i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.348748
Bank_Level_Parallism_Col = 1.337838
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.137066
GrpLevelPara = 1.337838 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 461 
Wasted_Row = 0 
Idle = 56563 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0106338
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57022 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001016
n_activity=1482 dram_eff=0.03914
bk0: 24a 56766i bk1: 24a 56751i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.254448
Bank_Level_Parallism_Col = 1.253119
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.105169
GrpLevelPara = 1.253119 

BW Util details:
bwutil = 0.001016 
total_CMD = 57082 
util_bw = 58 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 56520 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 437 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57022 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0107389
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57021 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=48 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.001034
n_activity=1925 dram_eff=0.03065
bk0: 24a 56822i bk1: 24a 56782i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113309
Bank_Level_Parallism_Col = 1.111712
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.113514
GrpLevelPara = 1.111712 

BW Util details:
bwutil = 0.001034 
total_CMD = 57082 
util_bw = 59 
Wasted_Col = 497 
Wasted_Row = 0 
Idle = 56526 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57021 
Read = 48 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 59 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001034 
Either_Row_CoL_Bus_Util = 0.001069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00378403
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57030 n_act=2 n_pre=0 n_ref_event=0 n_req=50 n_rd=40 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008759
n_activity=1235 dram_eff=0.04049
bk0: 20a 56796i bk1: 20a 56813i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.338496
Bank_Level_Parallism_Col = 1.286031
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.188470
GrpLevelPara = 1.286031 

BW Util details:
bwutil = 0.000876 
total_CMD = 57082 
util_bw = 50 
Wasted_Col = 402 
Wasted_Row = 0 
Idle = 56630 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 324 
rwq = 0 
CCDLc_limit_alone = 324 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57030 
Read = 40 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 50 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.000911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0115448
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57082 n_nop=57029 n_act=2 n_pre=0 n_ref_event=0 n_req=51 n_rd=41 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008935
n_activity=1703 dram_eff=0.02995
bk0: 21a 56816i bk1: 20a 56853i bk2: 0a 57082i bk3: 0a 57082i bk4: 0a 57082i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57082i bk10: 0a 57082i bk11: 0a 57082i bk12: 0a 57082i bk13: 0a 57082i bk14: 0a 57082i bk15: 0a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.951219
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.331707
Bank_Level_Parallism_Col = 1.330073
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.114914
GrpLevelPara = 1.330073 

BW Util details:
bwutil = 0.000893 
total_CMD = 57082 
util_bw = 51 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 56672 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 286 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57082 
n_nop = 57029 
Read = 41 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 51 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000893 
Either_Row_CoL_Bus_Util = 0.000928 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00688483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 31, Miss = 29, Miss_rate = 0.935, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 31, Miss = 29, Miss_rate = 0.935, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 31, Miss = 28, Miss_rate = 0.903, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 23, Miss = 22, Miss_rate = 0.957, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 33, Miss = 30, Miss_rate = 0.909, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 26, Miss = 25, Miss_rate = 0.962, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 26, Miss_rate = 0.897, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 942
L2_total_cache_misses = 906
L2_total_cache_miss_rate = 0.9618
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=942
icnt_total_pkts_simt_to_mem=942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 942
Req_Network_cycles = 9785
Req_Network_injected_packets_per_cycle =       0.0963 
Req_Network_conflicts_per_cycle =       0.0003
Req_Network_conflicts_per_cycle_util =       0.0096
Req_Bank_Level_Parallism =       3.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0030

Reply_Network_injected_packets_num = 942
Reply_Network_cycles = 9785
Reply_Network_injected_packets_per_cycle =        0.0963
Reply_Network_conflicts_per_cycle =        0.0979
Reply_Network_conflicts_per_cycle_util =       2.9387
Reply_Bank_Level_Parallism =       2.8896
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0039
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 113480 (inst/sec)
gpgpu_simulation_rate = 4892 (cycle/sec)
gpgpu_silicon_slowdown = 245298x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 2
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 2
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 9387
gpu_sim_insn = 226960
gpu_ipc =      24.1781
gpu_tot_sim_cycle = 19172
gpu_tot_sim_insn = 453920
gpu_tot_ipc =      23.6762
gpu_tot_issued_cta = 10
gpu_occupancy = 16.4604% 
gpu_tot_occupancy = 16.3604% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1004
partiton_level_parallism_total  =       0.0983
partiton_level_parallism_util =       2.9530
partiton_level_parallism_util_total  =       2.9763
L2_BW  =       3.8535 GB/Sec
L2_BW_total  =       3.7735 GB/Sec
gpu_total_sim_rate=113480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 40
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[6]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[7]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 43
	L1D_cache_core[8]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2220
	L1D_total_cache_misses = 1884
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 336
	L1D_total_cache_reservation_fails = 290
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 123
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 167
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 512320
gpgpu_n_tot_w_icount = 16010
gpgpu_n_stall_shd_mem = 390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1572
gpgpu_n_mem_write_global = 312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12240
gpgpu_n_store_insn = 2000
gpgpu_n_shmem_insn = 61040
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 390
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3450	W0_Idle:40039	W0_Scoreboard:143293	W1:0	W2:0	W3:0	W4:0	W5:16	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:40	W17:32	W18:32	W19:32	W20:32	W21:8	W22:0	W23:0	W24:0	W25:0	W26:0	W27:440	W28:224	W29:224	W30:224	W31:224	W32:12886
single_issue_nums: WS0:4010	WS1:4000	WS2:4000	WS3:4000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12576 {8:1572,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12480 {40:312,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62880 {40:1572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2496 {8:312,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 23 
max_icnt2sh_latency = 13 
averagemflatency = 637 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:1440 	132 	8 	21 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136 	24 	1724 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1844 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1403 	437 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5187      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5196      5203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5181      5178         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5183      5190         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5187      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5196      5205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5182      5178         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5183      5191         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5192      5196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5187      5186         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5178      5183         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5191      5187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5187      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5196      5182         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5179      5178         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5183      5188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 51.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 53.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1656/32 = 51.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        46        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        42         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1500
min_bank_accesses = 0!
chip skew: 96/88 = 1.09
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        677       699    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        687       758    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        680       661    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        698       676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        663       686    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        688       736    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        671       672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        683       695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        663       688    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        743       658    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        671       680    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        703       663    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        672       673    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        719       730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        673       671    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        692       674    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        664       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        668       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        656       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        656       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        666       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        669       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       657         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        661       664         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        670       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        664       648         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        655       657         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        665       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        666       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        666       650         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        668       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        654       670         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111747 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008762
n_activity=2617 dram_eff=0.03745
bk0: 44a 111392i bk1: 44a 111414i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190821
Bank_Level_Parallism_Col = 1.189843
Bank_Level_Parallism_Ready = 1.030612
write_to_read_ratio_blp_rw_average = 0.079807
GrpLevelPara = 1.189843 

BW Util details:
bwutil = 0.000876 
total_CMD = 111847 
util_bw = 98 
Wasted_Col = 730 
Wasted_Row = 0 
Idle = 111019 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 673 
rwq = 0 
CCDLc_limit_alone = 673 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111747 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.000894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00656254
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111747 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008762
n_activity=2526 dram_eff=0.0388
bk0: 44a 111416i bk1: 44a 111379i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215854
Bank_Level_Parallism_Col = 1.214896
Bank_Level_Parallism_Ready = 1.010204
write_to_read_ratio_blp_rw_average = 0.070818
GrpLevelPara = 1.214896 

BW Util details:
bwutil = 0.000876 
total_CMD = 111847 
util_bw = 98 
Wasted_Col = 722 
Wasted_Row = 0 
Idle = 111027 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 681 
rwq = 0 
CCDLc_limit_alone = 681 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111747 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.000894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00634796
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111745 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=90 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008941
n_activity=2595 dram_eff=0.03854
bk0: 46a 111414i bk1: 44a 111416i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.220253
Bank_Level_Parallism_Col = 1.204056
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.083650
GrpLevelPara = 1.204056 

BW Util details:
bwutil = 0.000894 
total_CMD = 111847 
util_bw = 100 
Wasted_Col = 690 
Wasted_Row = 0 
Idle = 111057 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 634 
rwq = 0 
CCDLc_limit_alone = 634 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111745 
Read = 90 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000894 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00464027
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111747 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008762
n_activity=2627 dram_eff=0.0373
bk0: 44a 111432i bk1: 44a 111417i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.216774
Bank_Level_Parallism_Col = 1.215762
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.073643
GrpLevelPara = 1.215762 

BW Util details:
bwutil = 0.000876 
total_CMD = 111847 
util_bw = 98 
Wasted_Col = 677 
Wasted_Row = 0 
Idle = 111072 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 626 
rwq = 0 
CCDLc_limit_alone = 626 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111747 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.000894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00503366
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111739 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009477
n_activity=2714 dram_eff=0.03906
bk0: 48a 111371i bk1: 48a 111349i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.208054
Bank_Level_Parallism_Col = 1.207167
Bank_Level_Parallism_Ready = 1.018868
write_to_read_ratio_blp_rw_average = 0.055991
GrpLevelPara = 1.207167 

BW Util details:
bwutil = 0.000948 
total_CMD = 111847 
util_bw = 106 
Wasted_Col = 788 
Wasted_Row = 0 
Idle = 110953 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 752 
rwq = 0 
CCDLc_limit_alone = 752 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111739 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000948 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00768013
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111739 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009477
n_activity=2678 dram_eff=0.03958
bk0: 48a 111353i bk1: 48a 111364i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157051
Bank_Level_Parallism_Col = 1.156150
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054545
GrpLevelPara = 1.156150 

BW Util details:
bwutil = 0.000948 
total_CMD = 111847 
util_bw = 106 
Wasted_Col = 830 
Wasted_Row = 0 
Idle = 110911 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 760 
rwq = 0 
CCDLc_limit_alone = 760 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111739 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000948 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00760861
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111739 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009477
n_activity=2814 dram_eff=0.03767
bk0: 48a 111412i bk1: 48a 111344i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.202765
Bank_Level_Parallism_Col = 1.194925
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.083045
GrpLevelPara = 1.194925 

BW Util details:
bwutil = 0.000948 
total_CMD = 111847 
util_bw = 106 
Wasted_Col = 762 
Wasted_Row = 0 
Idle = 110979 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111739 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000948 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00456874
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111739 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009477
n_activity=2736 dram_eff=0.03874
bk0: 48a 111376i bk1: 48a 111349i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183921
Bank_Level_Parallism_Col = 1.183021
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.092613
GrpLevelPara = 1.183021 

BW Util details:
bwutil = 0.000948 
total_CMD = 111847 
util_bw = 106 
Wasted_Col = 802 
Wasted_Row = 0 
Idle = 110939 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 748 
rwq = 0 
CCDLc_limit_alone = 748 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111739 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000948 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00632113
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111739 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009477
n_activity=2508 dram_eff=0.04226
bk0: 48a 111394i bk1: 48a 111377i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.235294
Bank_Level_Parallism_Col = 1.227163
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.038462
GrpLevelPara = 1.227163 

BW Util details:
bwutil = 0.000948 
total_CMD = 111847 
util_bw = 106 
Wasted_Col = 727 
Wasted_Row = 0 
Idle = 111014 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 695 
rwq = 0 
CCDLc_limit_alone = 695 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111739 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000948 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00734038
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111750 n_act=2 n_pre=0 n_ref_event=0 n_req=95 n_rd=90 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0008494
n_activity=2519 dram_eff=0.03771
bk0: 48a 111362i bk1: 42a 111487i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.202046
Bank_Level_Parallism_Col = 1.170295
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.026889
GrpLevelPara = 1.170295 

BW Util details:
bwutil = 0.000849 
total_CMD = 111847 
util_bw = 95 
Wasted_Col = 687 
Wasted_Row = 0 
Idle = 111065 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 606 
rwq = 0 
CCDLc_limit_alone = 606 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111750 
Read = 90 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 95 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000849 
Either_Row_CoL_Bus_Util = 0.000867 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00302199
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111739 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009477
n_activity=2614 dram_eff=0.04055
bk0: 48a 111349i bk1: 48a 111358i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.203745
Bank_Level_Parallism_Col = 1.202867
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.091510
GrpLevelPara = 1.202867 

BW Util details:
bwutil = 0.000948 
total_CMD = 111847 
util_bw = 106 
Wasted_Col = 802 
Wasted_Row = 0 
Idle = 110939 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 765 
rwq = 0 
CCDLc_limit_alone = 765 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111739 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000948 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0077159
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111739 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009477
n_activity=2626 dram_eff=0.04037
bk0: 48a 111341i bk1: 48a 111376i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.222348
Bank_Level_Parallism_Col = 1.215819
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.080226
GrpLevelPara = 1.215819 

BW Util details:
bwutil = 0.000948 
total_CMD = 111847 
util_bw = 106 
Wasted_Col = 780 
Wasted_Row = 0 
Idle = 110961 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 748 
rwq = 0 
CCDLc_limit_alone = 748 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111739 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000948 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00631219
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111739 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009477
n_activity=2848 dram_eff=0.03722
bk0: 48a 111403i bk1: 48a 111364i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179224
Bank_Level_Parallism_Col = 1.178286
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.067429
GrpLevelPara = 1.178286 

BW Util details:
bwutil = 0.000948 
total_CMD = 111847 
util_bw = 106 
Wasted_Col = 770 
Wasted_Row = 0 
Idle = 110971 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111739 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000948 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00603503
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111738 n_act=2 n_pre=0 n_ref_event=0 n_req=107 n_rd=96 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0009567
n_activity=3210 dram_eff=0.03333
bk0: 48a 111443i bk1: 48a 111388i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.085011
Bank_Level_Parallism_Col = 1.083987
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.070549
GrpLevelPara = 1.083987 

BW Util details:
bwutil = 0.000957 
total_CMD = 111847 
util_bw = 107 
Wasted_Col = 787 
Wasted_Row = 0 
Idle = 110953 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 653 
rwq = 0 
CCDLc_limit_alone = 653 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111738 
Read = 96 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 107 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.000975 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0025213
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111739 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009477
n_activity=2449 dram_eff=0.04328
bk0: 48a 111347i bk1: 48a 111388i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.281588
Bank_Level_Parallism_Col = 1.253012
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.102410
GrpLevelPara = 1.253012 

BW Util details:
bwutil = 0.000948 
total_CMD = 111847 
util_bw = 106 
Wasted_Col = 725 
Wasted_Row = 0 
Idle = 111016 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111739 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000948 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0077606
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111847 n_nop=111739 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009477
n_activity=2993 dram_eff=0.03542
bk0: 48a 111400i bk1: 48a 111414i bk2: 0a 111847i bk3: 0a 111847i bk4: 0a 111847i bk5: 0a 111847i bk6: 0a 111847i bk7: 0a 111847i bk8: 0a 111847i bk9: 0a 111847i bk10: 0a 111847i bk11: 0a 111847i bk12: 0a 111847i bk13: 0a 111847i bk14: 0a 111847i bk15: 0a 111847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190821
Bank_Level_Parallism_Col = 1.189843
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.056832
GrpLevelPara = 1.189843 

BW Util details:
bwutil = 0.000948 
total_CMD = 111847 
util_bw = 106 
Wasted_Col = 722 
Wasted_Row = 0 
Idle = 111019 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 663 
rwq = 0 
CCDLc_limit_alone = 663 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111847 
n_nop = 111739 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000948 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00456874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 61, Miss = 49, Miss_rate = 0.803, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 49, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 58, Miss = 51, Miss_rate = 0.879, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 55, Miss = 49, Miss_rate = 0.891, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 57, Miss = 49, Miss_rate = 0.860, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 53, Miss_rate = 0.828, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 61, Miss = 53, Miss_rate = 0.869, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 58, Miss = 53, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 63, Miss = 52, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[19]: Access = 45, Miss = 43, Miss_rate = 0.956, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 53, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 62, Miss = 53, Miss_rate = 0.855, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 63, Miss = 53, Miss_rate = 0.841, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 66, Miss = 54, Miss_rate = 0.818, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 61, Miss = 53, Miss_rate = 0.869, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1884
L2_total_cache_misses = 1656
L2_total_cache_miss_rate = 0.8790
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 72
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1884
icnt_total_pkts_simt_to_mem=1884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1884
Req_Network_cycles = 19172
Req_Network_injected_packets_per_cycle =       0.0983 
Req_Network_conflicts_per_cycle =       0.0006
Req_Network_conflicts_per_cycle_util =       0.0174
Req_Bank_Level_Parallism =       2.9763
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 1884
Reply_Network_cycles = 19172
Reply_Network_injected_packets_per_cycle =        0.0983
Reply_Network_conflicts_per_cycle =        0.0809
Reply_Network_conflicts_per_cycle_util =       2.3394
Reply_Bank_Level_Parallism =       2.8416
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 113480 (inst/sec)
gpgpu_simulation_rate = 4793 (cycle/sec)
gpgpu_silicon_slowdown = 250365x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 3
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 3
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 8998
gpu_sim_insn = 226960
gpu_ipc =      25.2234
gpu_tot_sim_cycle = 28170
gpu_tot_sim_insn = 680880
gpu_tot_ipc =      24.1704
gpu_tot_issued_cta = 15
gpu_occupancy = 16.4424% 
gpu_tot_occupancy = 16.3855% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1047
partiton_level_parallism_total  =       0.1003
partiton_level_parallism_util =       2.8204
partiton_level_parallism_util_total  =       2.9224
L2_BW  =       4.0201 GB/Sec
L2_BW_total  =       3.8523 GB/Sec
gpu_total_sim_rate=113480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 40
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[6]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[7]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 43
	L1D_cache_core[8]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 30
	L1D_cache_core[11]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[12]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 42
	L1D_cache_core[13]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3330
	L1D_total_cache_misses = 2826
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 504
	L1D_total_cache_reservation_fails = 429
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 504
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 179
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 250
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 768480
gpgpu_n_tot_w_icount = 24015
gpgpu_n_stall_shd_mem = 585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2358
gpgpu_n_mem_write_global = 468
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18360
gpgpu_n_store_insn = 3000
gpgpu_n_shmem_insn = 91560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5090	W0_Idle:55133	W0_Scoreboard:208224	W1:0	W2:0	W3:0	W4:0	W5:24	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:60	W17:48	W18:48	W19:48	W20:48	W21:12	W22:0	W23:0	W24:0	W25:0	W26:0	W27:660	W28:336	W29:336	W30:336	W31:336	W32:19329
single_issue_nums: WS0:6015	WS1:6000	WS2:6000	WS3:6000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18864 {8:2358,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18720 {40:468,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94320 {40:2358,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3744 {8:468,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 23 
max_icnt2sh_latency = 13 
averagemflatency = 592 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:1959 	179 	21 	36 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	406 	46 	2374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2766 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2216 	562 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5187      5192      8593      8607         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5196      5203      8619      8611         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5181      5178      8597      8594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5183      5190      8592      8589         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5187      5192      8601      8614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5196      5205      8608      8605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5182      5178      8600      8598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5183      5191      8595      8593         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5192      5196      8605      8617         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5187      5186      8611      8609         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5178      5183      8438         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5191      5187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5187      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5196      5182         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5179      5178         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5183      5188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 68.000000 59.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 69.000000 69.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 69.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2281/53 = 43.037735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        58         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2125
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        698       713       644       651    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        711       787       660       657    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        716       701       807       655    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        711       696       654       649    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        689       707       656       663    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        708       770       660       659    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        704       713       821       653    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        704       714       656       647    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        698       708       655       661    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        772       671       661       658    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        694       719       644    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        720       689    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        705       697    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        737       756    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        715       712    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        711       698    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        664       667       648       654         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        668       669       664       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        656       655       654       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        656       664       658       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        666       669       660       665         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        669       669       662       663         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       657       661       658         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        661       664       660       649         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        670       672       658       663         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        664       648       664       661         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        655       657       648         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        665       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        666       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        666       650         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        668       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        654       670         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164193 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008884
n_activity=3760 dram_eff=0.03883
bk0: 64a 163748i bk1: 64a 163767i bk2: 4a 164204i bk3: 4a 164202i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.226575
Bank_Level_Parallism_Col = 1.225385
Bank_Level_Parallism_Ready = 1.020548
write_to_read_ratio_blp_rw_average = 0.050769
GrpLevelPara = 1.225385 

BW Util details:
bwutil = 0.000888 
total_CMD = 164343 
util_bw = 146 
Wasted_Col = 1156 
Wasted_Row = 0 
Idle = 163041 

BW Util Bottlenecks: 
RCDc_limit = 381 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1020 
rwq = 0 
CCDLc_limit_alone = 1020 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164193 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00604833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164193 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008884
n_activity=3944 dram_eff=0.03702
bk0: 64a 163804i bk1: 64a 163782i bk2: 4a 164202i bk3: 4a 164202i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.237247
Bank_Level_Parallism_Col = 1.236010
Bank_Level_Parallism_Ready = 1.013699
write_to_read_ratio_blp_rw_average = 0.047040
GrpLevelPara = 1.236010 

BW Util details:
bwutil = 0.000888 
total_CMD = 164343 
util_bw = 146 
Wasted_Col = 1089 
Wasted_Row = 0 
Idle = 163108 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 960 
rwq = 0 
CCDLc_limit_alone = 960 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164193 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00785552
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164193 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008884
n_activity=4138 dram_eff=0.03528
bk0: 64a 163798i bk1: 64a 163768i bk2: 4a 164191i bk3: 4a 164202i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.239269
Bank_Level_Parallism_Col = 1.219745
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.052548
GrpLevelPara = 1.219745 

BW Util details:
bwutil = 0.000888 
total_CMD = 164343 
util_bw = 146 
Wasted_Col = 1112 
Wasted_Row = 0 
Idle = 163085 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 970 
rwq = 0 
CCDLc_limit_alone = 970 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164193 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00586578
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164193 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008884
n_activity=3894 dram_eff=0.03749
bk0: 64a 163783i bk1: 64a 163771i bk2: 4a 164190i bk3: 4a 164202i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.291701
Bank_Level_Parallism_Col = 1.280658
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.046914
GrpLevelPara = 1.280658 

BW Util details:
bwutil = 0.000888 
total_CMD = 164343 
util_bw = 146 
Wasted_Col = 1071 
Wasted_Row = 0 
Idle = 163126 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 981 
rwq = 0 
CCDLc_limit_alone = 981 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164193 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00717402
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164193 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008884
n_activity=3703 dram_eff=0.03943
bk0: 64a 163753i bk1: 64a 163707i bk2: 4a 164202i bk3: 4a 164202i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.205539
Bank_Level_Parallism_Col = 1.203501
Bank_Level_Parallism_Ready = 1.013699
write_to_read_ratio_blp_rw_average = 0.036470
GrpLevelPara = 1.203501 

BW Util details:
bwutil = 0.000888 
total_CMD = 164343 
util_bw = 146 
Wasted_Col = 1226 
Wasted_Row = 0 
Idle = 162971 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1086 
rwq = 0 
CCDLc_limit_alone = 1086 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164193 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00898122
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164193 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008884
n_activity=3717 dram_eff=0.03928
bk0: 64a 163736i bk1: 64a 163740i bk2: 4a 164192i bk3: 4a 164201i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.241717
Bank_Level_Parallism_Col = 1.231349
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.038433
GrpLevelPara = 1.231349 

BW Util details:
bwutil = 0.000888 
total_CMD = 164343 
util_bw = 146 
Wasted_Col = 1182 
Wasted_Row = 0 
Idle = 163015 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1064 
rwq = 0 
CCDLc_limit_alone = 1064 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164193 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00895079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164193 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008884
n_activity=3915 dram_eff=0.03729
bk0: 64a 163820i bk1: 64a 163734i bk2: 4a 164185i bk3: 4a 164202i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.295809
Bank_Level_Parallism_Col = 1.275720
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.059259
GrpLevelPara = 1.275720 

BW Util details:
bwutil = 0.000888 
total_CMD = 164343 
util_bw = 146 
Wasted_Col = 1071 
Wasted_Row = 0 
Idle = 163126 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 977 
rwq = 0 
CCDLc_limit_alone = 977 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164193 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00665072
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164193 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008884
n_activity=3571 dram_eff=0.04088
bk0: 64a 163750i bk1: 64a 163744i bk2: 4a 164185i bk3: 4a 164202i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.293049
Bank_Level_Parallism_Col = 1.278481
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.066456
GrpLevelPara = 1.278481 

BW Util details:
bwutil = 0.000888 
total_CMD = 164343 
util_bw = 146 
Wasted_Col = 1120 
Wasted_Row = 0 
Idle = 163077 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1034 
rwq = 0 
CCDLc_limit_alone = 1034 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164193 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00780076
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164193 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008884
n_activity=3771 dram_eff=0.03872
bk0: 64a 163769i bk1: 64a 163789i bk2: 4a 164202i bk3: 4a 164202i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.213729
Bank_Level_Parallism_Col = 1.207813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.025000
GrpLevelPara = 1.207813 

BW Util details:
bwutil = 0.000888 
total_CMD = 164343 
util_bw = 146 
Wasted_Col = 1136 
Wasted_Row = 0 
Idle = 163061 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 981 
rwq = 0 
CCDLc_limit_alone = 981 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164193 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00803198
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164204 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=130 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0008215
n_activity=3806 dram_eff=0.03547
bk0: 64a 163746i bk1: 58a 163887i bk2: 4a 164184i bk3: 4a 164202i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.253580
Bank_Level_Parallism_Col = 1.216878
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.017722
GrpLevelPara = 1.216878 

BW Util details:
bwutil = 0.000821 
total_CMD = 164343 
util_bw = 135 
Wasted_Col = 1052 
Wasted_Row = 0 
Idle = 163156 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 891 
rwq = 0 
CCDLc_limit_alone = 891 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164204 
Read = 130 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000821 
Either_Row_CoL_Bus_Util = 0.000846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00599965
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164199 n_act=3 n_pre=0 n_ref_event=0 n_req=141 n_rd=131 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000858
n_activity=3980 dram_eff=0.03543
bk0: 64a 163743i bk1: 64a 163743i bk2: 3a 164230i bk3: 0a 164343i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.149407
Bank_Level_Parallism_Col = 1.148852
Bank_Level_Parallism_Ready = 1.007092
write_to_read_ratio_blp_rw_average = 0.065717
GrpLevelPara = 1.148852 

BW Util details:
bwutil = 0.000858 
total_CMD = 164343 
util_bw = 141 
Wasted_Col = 1124 
Wasted_Row = 0 
Idle = 163078 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 990 
rwq = 0 
CCDLc_limit_alone = 990 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164199 
Read = 131 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 141 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000858 
Either_Row_CoL_Bus_Util = 0.000876 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00622479
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164203 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008397
n_activity=3366 dram_eff=0.041
bk0: 64a 163735i bk1: 64a 163757i bk2: 0a 164343i bk3: 0a 164343i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.176678
Bank_Level_Parallism_Col = 1.171530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.062776
GrpLevelPara = 1.171530 

BW Util details:
bwutil = 0.000840 
total_CMD = 164343 
util_bw = 138 
Wasted_Col = 994 
Wasted_Row = 0 
Idle = 163211 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 962 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164203 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000840 
Either_Row_CoL_Bus_Util = 0.000852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00468532
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164203 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008397
n_activity=3518 dram_eff=0.03923
bk0: 64a 163768i bk1: 64a 163731i bk2: 0a 164343i bk3: 0a 164343i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.160245
Bank_Level_Parallism_Col = 1.159509
Bank_Level_Parallism_Ready = 1.007246
write_to_read_ratio_blp_rw_average = 0.051709
GrpLevelPara = 1.159509 

BW Util details:
bwutil = 0.000840 
total_CMD = 164343 
util_bw = 138 
Wasted_Col = 1004 
Wasted_Row = 0 
Idle = 163201 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 963 
rwq = 0 
CCDLc_limit_alone = 963 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164203 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000840 
Either_Row_CoL_Bus_Util = 0.000852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00470966
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164202 n_act=2 n_pre=0 n_ref_event=0 n_req=139 n_rd=128 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0008458
n_activity=4046 dram_eff=0.03435
bk0: 64a 163842i bk1: 64a 163778i bk2: 0a 164343i bk3: 0a 164343i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.078782
Bank_Level_Parallism_Col = 1.077957
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.056452
GrpLevelPara = 1.077957 

BW Util details:
bwutil = 0.000846 
total_CMD = 164343 
util_bw = 139 
Wasted_Col = 978 
Wasted_Row = 0 
Idle = 163226 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 852 
rwq = 0 
CCDLc_limit_alone = 852 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164202 
Read = 128 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 139 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000846 
Either_Row_CoL_Bus_Util = 0.000858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00202625
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164203 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008397
n_activity=3144 dram_eff=0.04389
bk0: 64a 163752i bk1: 64a 163792i bk2: 0a 164343i bk3: 0a 164343i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.243926
Bank_Level_Parallism_Col = 1.220817
Bank_Level_Parallism_Ready = 1.007246
write_to_read_ratio_blp_rw_average = 0.082685
GrpLevelPara = 1.220817 

BW Util details:
bwutil = 0.000840 
total_CMD = 164343 
util_bw = 138 
Wasted_Col = 891 
Wasted_Row = 0 
Idle = 163314 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 887 
rwq = 0 
CCDLc_limit_alone = 887 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164203 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000840 
Either_Row_CoL_Bus_Util = 0.000852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00543984
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164343 n_nop=164203 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008397
n_activity=3766 dram_eff=0.03664
bk0: 64a 163761i bk1: 64a 163812i bk2: 0a 164343i bk3: 0a 164343i bk4: 0a 164343i bk5: 0a 164343i bk6: 0a 164343i bk7: 0a 164343i bk8: 0a 164343i bk9: 0a 164343i bk10: 0a 164343i bk11: 0a 164343i bk12: 0a 164343i bk13: 0a 164343i bk14: 0a 164343i bk15: 0a 164343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179076
Bank_Level_Parallism_Col = 1.178302
Bank_Level_Parallism_Ready = 1.007246
write_to_read_ratio_blp_rw_average = 0.044340
GrpLevelPara = 1.178302 

BW Util details:
bwutil = 0.000840 
total_CMD = 164343 
util_bw = 138 
Wasted_Col = 923 
Wasted_Row = 0 
Idle = 163282 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 887 
rwq = 0 
CCDLc_limit_alone = 887 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164343 
n_nop = 164203 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000840 
Either_Row_CoL_Bus_Util = 0.000852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00358397

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 92, Miss = 73, Miss_rate = 0.793, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 98, Miss = 73, Miss_rate = 0.745, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 73, Miss_rate = 0.793, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 90, Miss = 73, Miss_rate = 0.811, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 91, Miss = 73, Miss_rate = 0.802, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 95, Miss = 73, Miss_rate = 0.768, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 91, Miss = 73, Miss_rate = 0.802, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 90, Miss = 73, Miss_rate = 0.811, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 96, Miss = 72, Miss_rate = 0.750, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[19]: Access = 67, Miss = 63, Miss_rate = 0.940, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 69, Miss_rate = 0.812, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 89, Miss = 72, Miss_rate = 0.809, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 83, Miss = 69, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 87, Miss = 69, Miss_rate = 0.793, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 84, Miss = 69, Miss_rate = 0.821, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 85, Miss = 69, Miss_rate = 0.812, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 90, Miss = 69, Miss_rate = 0.767, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 93, Miss = 70, Miss_rate = 0.753, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 84, Miss = 69, Miss_rate = 0.821, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2826
L2_total_cache_misses = 2281
L2_total_cache_miss_rate = 0.8071
L2_total_cache_pending_hits = 99
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 99
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2826
icnt_total_pkts_simt_to_mem=2826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2826
Req_Network_cycles = 28170
Req_Network_injected_packets_per_cycle =       0.1003 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.0228
Req_Bank_Level_Parallism =       2.9224
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 2826
Reply_Network_cycles = 28170
Reply_Network_injected_packets_per_cycle =        0.1003
Reply_Network_conflicts_per_cycle =        0.0714
Reply_Network_conflicts_per_cycle_util =       1.9862
Reply_Bank_Level_Parallism =       2.7925
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0028
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 113480 (inst/sec)
gpgpu_simulation_rate = 4695 (cycle/sec)
gpgpu_silicon_slowdown = 255591x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 4
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 4
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 8219
gpu_sim_insn = 189936
gpu_ipc =      23.1094
gpu_tot_sim_cycle = 36389
gpu_tot_sim_insn = 870816
gpu_tot_ipc =      23.9307
gpu_tot_issued_cta = 20
gpu_occupancy = 16.3963% 
gpu_tot_occupancy = 16.3877% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0990
partiton_level_parallism_total  =       0.1000
partiton_level_parallism_util =       2.6689
partiton_level_parallism_util_total  =       2.8616
L2_BW  =       3.8031 GB/Sec
L2_BW_total  =       3.8412 GB/Sec
gpu_total_sim_rate=124402

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 40
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[6]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[7]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 43
	L1D_cache_core[8]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 30
	L1D_cache_core[11]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[12]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 42
	L1D_cache_core[13]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 35
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 231, Miss = 196, Miss_rate = 0.848, Pending_hits = 35, Reservation_fails = 32
	L1D_cache_core[16]: Access = 237, Miss = 202, Miss_rate = 0.852, Pending_hits = 35, Reservation_fails = 35
	L1D_cache_core[17]: Access = 237, Miss = 202, Miss_rate = 0.852, Pending_hits = 35, Reservation_fails = 34
	L1D_cache_core[18]: Access = 237, Miss = 202, Miss_rate = 0.852, Pending_hits = 35, Reservation_fails = 35
	L1D_cache_core[19]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4284
	L1D_total_cache_misses = 3640
	L1D_total_cache_miss_rate = 0.8497
	L1D_total_cache_pending_hits = 644
	L1D_total_cache_reservation_fails = 565
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 231
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 334
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 982400
gpgpu_n_tot_w_icount = 30700
gpgpu_n_stall_shd_mem = 759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3015
gpgpu_n_mem_write_global = 625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23440
gpgpu_n_store_insn = 4000
gpgpu_n_shmem_insn = 115880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6485	W0_Idle:68280	W0_Scoreboard:261011	W1:0	W2:0	W3:0	W4:7	W5:25	W6:0	W7:0	W8:0	W9:19	W10:16	W11:16	W12:16	W13:4	W14:0	W15:0	W16:60	W17:48	W18:48	W19:48	W20:48	W21:12	W22:0	W23:1	W24:0	W25:0	W26:0	W27:731	W28:469	W29:448	W30:448	W31:448	W32:24748
single_issue_nums: WS0:7690	WS1:7670	WS2:7670	WS3:7670	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24120 {8:3015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25000 {40:625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120600 {40:3015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5000 {8:625,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 23 
max_icnt2sh_latency = 13 
averagemflatency = 572 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:2388 	221 	28 	38 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	678 	65 	2897 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3562 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2924 	667 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5187      5192      8593      8607         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5196      5203      8619      8611         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5181      5178      8597      8594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5183      5190      8592      8589         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5187      5192      8601      8614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5196      5205      8608      8605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5182      5178      8600      8598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5183      5191      8595      8593         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5192      5196      8605      8617         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5187      5186      8611      8609         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5178      5183      8438      5517         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5191      5187      5514      5528         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5187      5192      5525      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5196      5182      5539      5544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5179      5178      5540      5520         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5183      5188      5504      5502         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 68.000000 59.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 69.000000 70.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2781/64 = 43.453125
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        58        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        20        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2625
min_bank_accesses = 0!
chip skew: 168/154 = 1.09
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        730       746       636       638    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        744       827       642       673    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        747       733       733       643    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        742       728       673       702    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        721       740       638       641    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        741       810       642       704    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        736       744       706       642    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        735       746       672       700    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        730       741       640       640    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        812       683       642       712    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        726       750       640       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        752       721       704       674    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        737       729       639       640    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        769       794       642       731    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        747       743       718       641    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        743       730       718       639    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        664       667       648       654         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        668       669       664       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        656       655       654       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        656       664       658       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        666       669       660       665         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        669       669       662       663         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       657       661       658         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        661       664       660       649         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        670       672       658       663         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        664       648       664       661         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        655       657       648       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        665       667       651       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        666       669       651       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        666       650       657       656         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        668       656       652       652         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        654       670       655       648         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212112 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008385
n_activity=4448 dram_eff=0.04002
bk0: 64a 211699i bk1: 64a 211718i bk2: 20a 212021i bk3: 20a 212058i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191026
Bank_Level_Parallism_Col = 1.189987
Bank_Level_Parallism_Ready = 1.022472
write_to_read_ratio_blp_rw_average = 0.042362
GrpLevelPara = 1.189987 

BW Util details:
bwutil = 0.000838 
total_CMD = 212294 
util_bw = 178 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 210734 

BW Util Bottlenecks: 
RCDc_limit = 381 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1246 
rwq = 0 
CCDLc_limit_alone = 1246 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212112 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00500721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212112 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008385
n_activity=4878 dram_eff=0.03649
bk0: 64a 211755i bk1: 64a 211733i bk2: 20a 212057i bk3: 20a 212075i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215137
Bank_Level_Parallism_Col = 1.214035
Bank_Level_Parallism_Ready = 1.011236
write_to_read_ratio_blp_rw_average = 0.040702
GrpLevelPara = 1.214035 

BW Util details:
bwutil = 0.000838 
total_CMD = 212294 
util_bw = 178 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 210867 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1129 
rwq = 0 
CCDLc_limit_alone = 1129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212112 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00620366
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212112 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008385
n_activity=4939 dram_eff=0.03604
bk0: 64a 211749i bk1: 64a 211719i bk2: 20a 212026i bk3: 20a 212037i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.205688
Bank_Level_Parallism_Col = 1.189404
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.043709
GrpLevelPara = 1.189404 

BW Util details:
bwutil = 0.000838 
total_CMD = 212294 
util_bw = 178 
Wasted_Col = 1334 
Wasted_Row = 0 
Idle = 210782 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1198 
rwq = 0 
CCDLc_limit_alone = 1198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212112 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00493184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212112 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008385
n_activity=4848 dram_eff=0.03672
bk0: 64a 211734i bk1: 64a 211722i bk2: 20a 212023i bk3: 20a 212065i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246557
Bank_Level_Parallism_Col = 1.237241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039310
GrpLevelPara = 1.237241 

BW Util details:
bwutil = 0.000838 
total_CMD = 212294 
util_bw = 178 
Wasted_Col = 1274 
Wasted_Row = 0 
Idle = 210842 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1184 
rwq = 0 
CCDLc_limit_alone = 1184 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212112 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00581269
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212112 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008385
n_activity=4390 dram_eff=0.04055
bk0: 64a 211704i bk1: 64a 211658i bk2: 20a 212019i bk3: 20a 212037i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192853
Bank_Level_Parallism_Col = 1.191122
Bank_Level_Parallism_Ready = 1.011236
write_to_read_ratio_blp_rw_average = 0.030826
GrpLevelPara = 1.191122 

BW Util details:
bwutil = 0.000838 
total_CMD = 212294 
util_bw = 178 
Wasted_Col = 1445 
Wasted_Row = 0 
Idle = 210671 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1328 
rwq = 0 
CCDLc_limit_alone = 1328 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212112 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00740012
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212112 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008385
n_activity=4620 dram_eff=0.03853
bk0: 64a 211687i bk1: 64a 211691i bk2: 20a 212041i bk3: 20a 212092i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221339
Bank_Level_Parallism_Col = 1.212202
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.033820
GrpLevelPara = 1.212202 

BW Util details:
bwutil = 0.000838 
total_CMD = 212294 
util_bw = 178 
Wasted_Col = 1331 
Wasted_Row = 0 
Idle = 210785 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1221 
rwq = 0 
CCDLc_limit_alone = 1221 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212112 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00707509
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212112 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008385
n_activity=4724 dram_eff=0.03768
bk0: 64a 211771i bk1: 64a 211685i bk2: 20a 212019i bk3: 20a 212055i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.254470
Bank_Level_Parallism_Col = 1.237603
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049587
GrpLevelPara = 1.237603 

BW Util details:
bwutil = 0.000838 
total_CMD = 212294 
util_bw = 178 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 210840 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1187 
rwq = 0 
CCDLc_limit_alone = 1187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212112 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00540288
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212112 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008385
n_activity=4454 dram_eff=0.03996
bk0: 64a 211701i bk1: 64a 211695i bk2: 20a 212020i bk3: 20a 212037i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.245741
Bank_Level_Parallism_Col = 1.233596
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.055118
GrpLevelPara = 1.233596 

BW Util details:
bwutil = 0.000838 
total_CMD = 212294 
util_bw = 178 
Wasted_Col = 1348 
Wasted_Row = 0 
Idle = 210768 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1262 
rwq = 0 
CCDLc_limit_alone = 1262 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212112 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00636853
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212120 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008008
n_activity=4331 dram_eff=0.03925
bk0: 64a 211720i bk1: 64a 211740i bk2: 16a 212050i bk3: 16a 212075i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.199591
Bank_Level_Parallism_Col = 1.194407
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.021828
GrpLevelPara = 1.194407 

BW Util details:
bwutil = 0.000801 
total_CMD = 212294 
util_bw = 170 
Wasted_Col = 1298 
Wasted_Row = 0 
Idle = 210826 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1156 
rwq = 0 
CCDLc_limit_alone = 1156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212120 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00650513
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212131 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=154 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.000749
n_activity=4491 dram_eff=0.0354
bk0: 64a 211697i bk1: 58a 211838i bk2: 16a 212056i bk3: 16a 212094i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.224036
Bank_Level_Parallism_Col = 1.191679
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.015602
GrpLevelPara = 1.191679 

BW Util details:
bwutil = 0.000749 
total_CMD = 212294 
util_bw = 159 
Wasted_Col = 1189 
Wasted_Row = 0 
Idle = 210946 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1028 
rwq = 0 
CCDLc_limit_alone = 1028 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212131 
Read = 154 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000749 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00476697
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212120 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008008
n_activity=4682 dram_eff=0.03631
bk0: 64a 211694i bk1: 64a 211694i bk2: 16a 212065i bk3: 16a 212075i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150633
Bank_Level_Parallism_Col = 1.150285
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.052632
GrpLevelPara = 1.150285 

BW Util details:
bwutil = 0.000801 
total_CMD = 212294 
util_bw = 170 
Wasted_Col = 1410 
Wasted_Row = 0 
Idle = 210714 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1212 
rwq = 0 
CCDLc_limit_alone = 1212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212120 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00617069
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212120 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008008
n_activity=4480 dram_eff=0.03795
bk0: 64a 211686i bk1: 64a 211708i bk2: 16a 212076i bk3: 16a 212075i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185648
Bank_Level_Parallism_Col = 1.181279
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.046803
GrpLevelPara = 1.181279 

BW Util details:
bwutil = 0.000801 
total_CMD = 212294 
util_bw = 170 
Wasted_Col = 1349 
Wasted_Row = 0 
Idle = 210775 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1196 
rwq = 0 
CCDLc_limit_alone = 1196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212120 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00632142
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212121 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008008
n_activity=4469 dram_eff=0.03804
bk0: 64a 211719i bk1: 64a 211682i bk2: 16a 212084i bk3: 16a 212041i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.135371
Bank_Level_Parallism_Col = 1.134291
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.036852
GrpLevelPara = 1.134291 

BW Util details:
bwutil = 0.000801 
total_CMD = 212294 
util_bw = 170 
Wasted_Col = 1433 
Wasted_Row = 0 
Idle = 210691 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1226 
rwq = 0 
CCDLc_limit_alone = 1226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212121 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000815 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.005780 
queue_avg = 0.005747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00574675
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212112 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=167 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0008385
n_activity=5267 dram_eff=0.0338
bk0: 64a 211793i bk1: 64a 211729i bk2: 20a 212032i bk3: 19a 212080i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976048
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134565
Bank_Level_Parallism_Col = 1.133421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.041612
GrpLevelPara = 1.133421 

BW Util details:
bwutil = 0.000838 
total_CMD = 212294 
util_bw = 178 
Wasted_Col = 1338 
Wasted_Row = 0 
Idle = 210778 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1126 
rwq = 0 
CCDLc_limit_alone = 1126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212112 
Read = 167 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00416875
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212120 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008008
n_activity=4067 dram_eff=0.0418
bk0: 64a 211703i bk1: 64a 211743i bk2: 16a 212088i bk3: 16a 212072i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.200828
Bank_Level_Parallism_Col = 1.183829
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.058742
GrpLevelPara = 1.183829 

BW Util details:
bwutil = 0.000801 
total_CMD = 212294 
util_bw = 170 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 210845 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1113 
rwq = 0 
CCDLc_limit_alone = 1113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212120 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00637324
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212294 n_nop=212120 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008008
n_activity=4723 dram_eff=0.03599
bk0: 64a 211712i bk1: 64a 211763i bk2: 16a 212040i bk3: 16a 212102i bk4: 0a 212294i bk5: 0a 212294i bk6: 0a 212294i bk7: 0a 212294i bk8: 0a 212294i bk9: 0a 212294i bk10: 0a 212294i bk11: 0a 212294i bk12: 0a 212294i bk13: 0a 212294i bk14: 0a 212294i bk15: 0a 212294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215039
Bank_Level_Parallism_Col = 1.201267
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.033075
GrpLevelPara = 1.201267 

BW Util details:
bwutil = 0.000801 
total_CMD = 212294 
util_bw = 170 
Wasted_Col = 1253 
Wasted_Row = 0 
Idle = 210871 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1112 
rwq = 0 
CCDLc_limit_alone = 1112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212294 
n_nop = 212120 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.000820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00480466

========= L2 cache stats =========
L2_cache_bank[0]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 89, Miss_rate = 0.754, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 125, Miss = 89, Miss_rate = 0.712, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 119, Miss = 89, Miss_rate = 0.748, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 117, Miss = 89, Miss_rate = 0.761, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 89, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 113, Miss = 89, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 118, Miss = 89, Miss_rate = 0.754, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 122, Miss = 89, Miss_rate = 0.730, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 117, Miss = 89, Miss_rate = 0.761, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 116, Miss = 89, Miss_rate = 0.767, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 116, Miss = 89, Miss_rate = 0.767, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 109, Miss = 85, Miss_rate = 0.780, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 121, Miss = 84, Miss_rate = 0.694, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[19]: Access = 82, Miss = 75, Miss_rate = 0.915, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 113, Miss = 85, Miss_rate = 0.752, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 109, Miss = 85, Miss_rate = 0.780, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 121, Miss = 88, Miss_rate = 0.727, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[27]: Access = 124, Miss = 90, Miss_rate = 0.726, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 113, Miss = 85, Miss_rate = 0.752, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 3640
L2_total_cache_misses = 2781
L2_total_cache_miss_rate = 0.7640
L2_total_cache_pending_hits = 123
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 123
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3640
icnt_total_pkts_simt_to_mem=3640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3640
Req_Network_cycles = 36389
Req_Network_injected_packets_per_cycle =       0.1000 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.0220
Req_Bank_Level_Parallism =       2.8616
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 3640
Reply_Network_cycles = 36389
Reply_Network_injected_packets_per_cycle =        0.1000
Reply_Network_conflicts_per_cycle =        0.0653
Reply_Network_conflicts_per_cycle_util =       1.8049
Reply_Bank_Level_Parallism =       2.7639
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0025
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 124402 (inst/sec)
gpgpu_simulation_rate = 5198 (cycle/sec)
gpgpu_silicon_slowdown = 230858x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
