Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.55 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.55 secs
 
--> Reading design: UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "K:/IS/CNC/UART.vhd" in Library work.
Entity <uart> compiled.
Entity <uart> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UART> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <UART> in library <work> (Architecture <behavioral>).
Entity <UART> analyzed. Unit <UART> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UART>.
    Related source file is "K:/IS/CNC/UART.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tstart> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rec_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <tx> is never assigned.
WARNING:Xst:647 - Input <btrans> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <tdone> is never assigned.
    Found finite state machine <FSM_0> for signal <recState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (falling_edge)       |
    | Clock enable       | recState$cmp_eq0000       (positive)           |
    | Power Up State     | waiting                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <brec>.
    Found 1-bit register for signal <rec_pending>.
    Found 32-bit register for signal <position>.
    Found 32-bit adder for signal <position$addsub0000> created at line 69.
    Found 32-bit comparator greatequal for signal <position$cmp_ge0000> created at line 67.
    Found 8-bit register for signal <recibido>.
    Found 32-bit comparator less for signal <recState$cmp_lt0000> created at line 67.
    Found 32-bit up counter for signal <ticks>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  49 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <UART> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 11
 1-bit register                                        : 9
 32-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <recState/FSM> on signal <recState[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 waiting     | 00
 transmiting | 01
 stoping     | 10
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART.ngr
Top Level Output File Name         : UART
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 288
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 63
#      LUT2                        : 32
#      LUT3                        : 4
#      LUT4                        : 32
#      MUXCY                       : 87
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 83
#      FDE_1                       : 51
#      FDR                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 1
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                       83  out of    960     8%  
 Number of Slice Flip Flops:             83  out of   1920     4%  
 Number of 4 input LUTs:                135  out of   1920     7%  
 Number of IOs:                          24
 Number of bonded IOBs:                  11  out of     66    16%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.199ns (Maximum Frequency: 138.901MHz)
   Minimum input arrival time before clock: 4.139ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.199ns (frequency: 138.901MHz)
  Total number of paths / destination ports: 5944 / 158
-------------------------------------------------------------------------
Delay:               7.199ns (Levels of Logic = 12)
  Source:            ticks_8 (FF)
  Destination:       recibido_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: ticks_8 to recibido_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  ticks_8 (ticks_8)
     LUT4:I0->O            1   0.612   0.000  recState_cmp_eq0000_wg_lut<0> (recState_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  recState_cmp_eq0000_wg_cy<0> (recState_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  recState_cmp_eq0000_wg_cy<1> (recState_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  recState_cmp_eq0000_wg_cy<2> (recState_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  recState_cmp_eq0000_wg_cy<3> (recState_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  recState_cmp_eq0000_wg_cy<4> (recState_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  recState_cmp_eq0000_wg_cy<5> (recState_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  recState_cmp_eq0000_wg_cy<6> (recState_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          38   0.288   1.077  recState_cmp_eq0000_wg_cy<7> (recState_cmp_eq0000)
     LUT4:I3->O            1   0.612   0.000  recibido_0_not00011_wg_lut<7> (recibido_0_not00011_wg_lut<7>)
     MUXCY:S->O            8   0.752   0.646  recibido_0_not00011_wg_cy<7> (recibido_0_not00011_wg_cy<7>)
     LUT4:I3->O            1   0.612   0.357  recibido_7_not00011 (recibido_7_not0001)
     FDE_1:CE                  0.483          recibido_7
    ----------------------------------------
    Total                      7.199ns (4.587ns logic, 2.613ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              4.139ns (Levels of Logic = 2)
  Source:            rx (PAD)
  Destination:       position_0 (FF)
  Destination Clock: clk falling

  Data Path: rx to position_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.106   0.866  rx_IBUF (rx_IBUF)
     LUT4:I2->O           32   0.612   1.073  position_not00021 (position_not0002)
     FDE_1:CE                  0.483          position_0
    ----------------------------------------
    Total                      4.139ns (2.201ns logic, 1.938ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            rec_pending (FF)
  Destination:       rec_pending (PAD)
  Source Clock:      clk falling

  Data Path: rec_pending to rec_pending
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.514   0.380  rec_pending (rec_pending_OBUF)
     OBUF:I->O                 3.169          rec_pending_OBUF (rec_pending)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.56 secs
 
--> 

Total memory usage is 394636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

