// Seed: 1572278972
module module_0 ();
  uwire id_1 = 1'b0;
  initial begin : LABEL_0
    id_1 = 1 <= id_1 ^ 'b0;
  end
  wire id_2, id_4;
  wire id_5;
  assign id_5 = 1 - 1 - 1'b0;
  assign {~1, "" < id_3, 1} = id_1;
  assign id_5 = (1'b0) >> 1 - id_1;
endmodule
module module_1 (
    output logic   id_0,
    output supply1 id_1
);
  wire id_3;
  not primCall (id_0, id_3);
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  always id_0 <= 1'd0;
  always $display(1);
endmodule
