// Generated by CIRCT firtool-1.74.0
// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS
// Standard header to adapt well known macros for register randomization.
// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM
// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM
// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY
// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module NewPipelineConnectPipe_19(
  input         clock,
  input         reset,
  output        io_in_ready,
  input         io_in_valid,
  input  [7:0]  io_in_bits_rf_0_0_addr,
  input  [3:0]  io_in_bits_immType,
  input  [34:0] io_in_bits_common_fuType,
  input  [8:0]  io_in_bits_common_fuOpType,
  input  [31:0] io_in_bits_common_imm,
  input         io_in_bits_common_robIdx_flag,
  input  [7:0]  io_in_bits_common_robIdx_value,
  input  [7:0]  io_in_bits_common_pdest,
  input         io_in_bits_common_rfWen,
  input         io_in_bits_common_sqIdx_flag,
  input  [5:0]  io_in_bits_common_sqIdx_value,
  input  [3:0]  io_in_bits_common_dataSources_0_value,
  input         io_in_bits_common_l1ExuOH_0_0,
  input         io_in_bits_common_l1ExuOH_0_2,
  input         io_in_bits_common_l1ExuOH_0_4,
  input         io_in_bits_common_l1ExuOH_0_6,
  input         io_in_bits_common_l1ExuOH_0_21,
  input         io_in_bits_common_l1ExuOH_0_22,
  input         io_in_bits_common_l1ExuOH_0_23,
  input  [1:0]  io_in_bits_common_loadDependency_0,
  input  [1:0]  io_in_bits_common_loadDependency_1,
  input  [1:0]  io_in_bits_common_loadDependency_2,
  input         io_out_ready,
  output        io_out_valid,
  output [7:0]  io_out_bits_rf_0_0_addr,
  output [3:0]  io_out_bits_immType,
  output [34:0] io_out_bits_common_fuType,
  output [8:0]  io_out_bits_common_fuOpType,
  output [31:0] io_out_bits_common_imm,
  output        io_out_bits_common_robIdx_flag,
  output [7:0]  io_out_bits_common_robIdx_value,
  output [7:0]  io_out_bits_common_pdest,
  output        io_out_bits_common_rfWen,
  output        io_out_bits_common_sqIdx_flag,
  output [5:0]  io_out_bits_common_sqIdx_value,
  output [3:0]  io_out_bits_common_dataSources_0_value,
  output        io_out_bits_common_l1ExuOH_0_0,
  output        io_out_bits_common_l1ExuOH_0_2,
  output        io_out_bits_common_l1ExuOH_0_4,
  output        io_out_bits_common_l1ExuOH_0_6,
  output        io_out_bits_common_l1ExuOH_0_21,
  output        io_out_bits_common_l1ExuOH_0_22,
  output        io_out_bits_common_l1ExuOH_0_23,
  output [1:0]  io_out_bits_common_loadDependency_0,
  output [1:0]  io_out_bits_common_loadDependency_1,
  output [1:0]  io_out_bits_common_loadDependency_2
);

  reg         valid;
  wire        io_in_ready_0 = io_out_ready | ~valid;
  wire        _data_T = io_in_ready_0 & io_in_valid;
  reg  [7:0]  data_rf_0_0_addr;
  reg  [3:0]  data_immType;
  reg  [34:0] data_common_fuType;
  reg  [8:0]  data_common_fuOpType;
  reg  [31:0] data_common_imm;
  reg         data_common_robIdx_flag;
  reg  [7:0]  data_common_robIdx_value;
  reg  [7:0]  data_common_pdest;
  reg         data_common_rfWen;
  reg         data_common_sqIdx_flag;
  reg  [5:0]  data_common_sqIdx_value;
  reg  [3:0]  data_common_dataSources_0_value;
  reg         data_common_l1ExuOH_0_0;
  reg         data_common_l1ExuOH_0_2;
  reg         data_common_l1ExuOH_0_4;
  reg         data_common_l1ExuOH_0_6;
  reg         data_common_l1ExuOH_0_21;
  reg         data_common_l1ExuOH_0_22;
  reg         data_common_l1ExuOH_0_23;
  reg  [1:0]  data_common_loadDependency_0;
  reg  [1:0]  data_common_loadDependency_1;
  reg  [1:0]  data_common_loadDependency_2;
  always @(posedge clock or posedge reset) begin
    if (reset)
      valid <= 1'h0;
    else
      valid <= _data_T;
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (_data_T) begin
      data_rf_0_0_addr <= io_in_bits_rf_0_0_addr;
      data_immType <= io_in_bits_immType;
      data_common_fuType <= io_in_bits_common_fuType;
      data_common_fuOpType <= io_in_bits_common_fuOpType;
      data_common_imm <= io_in_bits_common_imm;
      data_common_robIdx_flag <= io_in_bits_common_robIdx_flag;
      data_common_robIdx_value <= io_in_bits_common_robIdx_value;
      data_common_pdest <= io_in_bits_common_pdest;
      data_common_rfWen <= io_in_bits_common_rfWen;
      data_common_sqIdx_flag <= io_in_bits_common_sqIdx_flag;
      data_common_sqIdx_value <= io_in_bits_common_sqIdx_value;
      data_common_dataSources_0_value <= io_in_bits_common_dataSources_0_value;
      data_common_l1ExuOH_0_0 <= io_in_bits_common_l1ExuOH_0_0;
      data_common_l1ExuOH_0_2 <= io_in_bits_common_l1ExuOH_0_2;
      data_common_l1ExuOH_0_4 <= io_in_bits_common_l1ExuOH_0_4;
      data_common_l1ExuOH_0_6 <= io_in_bits_common_l1ExuOH_0_6;
      data_common_l1ExuOH_0_21 <= io_in_bits_common_l1ExuOH_0_21;
      data_common_l1ExuOH_0_22 <= io_in_bits_common_l1ExuOH_0_22;
      data_common_l1ExuOH_0_23 <= io_in_bits_common_l1ExuOH_0_23;
      data_common_loadDependency_0 <= io_in_bits_common_loadDependency_0;
      data_common_loadDependency_1 <= io_in_bits_common_loadDependency_1;
      data_common_loadDependency_2 <= io_in_bits_common_loadDependency_2;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:7];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;
        end
        valid = _RANDOM[3'h0][0];
        data_rf_0_0_addr = _RANDOM[3'h0][8:1];
        data_immType = _RANDOM[3'h0][19:16];
        data_common_fuType = {_RANDOM[3'h0][31:20], _RANDOM[3'h1][22:0]};
        data_common_fuOpType = _RANDOM[3'h1][31:23];
        data_common_imm = _RANDOM[3'h4];
        data_common_robIdx_flag = _RANDOM[3'h5][0];
        data_common_robIdx_value = _RANDOM[3'h5][8:1];
        data_common_pdest = _RANDOM[3'h5][21:14];
        data_common_rfWen = _RANDOM[3'h5][22];
        data_common_sqIdx_flag = _RANDOM[3'h6][2];
        data_common_sqIdx_value = _RANDOM[3'h6][8:3];
        data_common_dataSources_0_value = _RANDOM[3'h6][20:17];
        data_common_l1ExuOH_0_0 = _RANDOM[3'h6][21];
        data_common_l1ExuOH_0_2 = _RANDOM[3'h6][23];
        data_common_l1ExuOH_0_4 = _RANDOM[3'h6][25];
        data_common_l1ExuOH_0_6 = _RANDOM[3'h6][27];
        data_common_l1ExuOH_0_21 = _RANDOM[3'h7][10];
        data_common_l1ExuOH_0_22 = _RANDOM[3'h7][11];
        data_common_l1ExuOH_0_23 = _RANDOM[3'h7][12];
        data_common_loadDependency_0 = _RANDOM[3'h7][21:20];
        data_common_loadDependency_1 = _RANDOM[3'h7][23:22];
        data_common_loadDependency_2 = _RANDOM[3'h7][25:24];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        valid = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;
  assign io_out_valid = valid;
  assign io_out_bits_rf_0_0_addr = data_rf_0_0_addr;
  assign io_out_bits_immType = data_immType;
  assign io_out_bits_common_fuType = data_common_fuType;
  assign io_out_bits_common_fuOpType = data_common_fuOpType;
  assign io_out_bits_common_imm = data_common_imm;
  assign io_out_bits_common_robIdx_flag = data_common_robIdx_flag;
  assign io_out_bits_common_robIdx_value = data_common_robIdx_value;
  assign io_out_bits_common_pdest = data_common_pdest;
  assign io_out_bits_common_rfWen = data_common_rfWen;
  assign io_out_bits_common_sqIdx_flag = data_common_sqIdx_flag;
  assign io_out_bits_common_sqIdx_value = data_common_sqIdx_value;
  assign io_out_bits_common_dataSources_0_value = data_common_dataSources_0_value;
  assign io_out_bits_common_l1ExuOH_0_0 = data_common_l1ExuOH_0_0;
  assign io_out_bits_common_l1ExuOH_0_2 = data_common_l1ExuOH_0_2;
  assign io_out_bits_common_l1ExuOH_0_4 = data_common_l1ExuOH_0_4;
  assign io_out_bits_common_l1ExuOH_0_6 = data_common_l1ExuOH_0_6;
  assign io_out_bits_common_l1ExuOH_0_21 = data_common_l1ExuOH_0_21;
  assign io_out_bits_common_l1ExuOH_0_22 = data_common_l1ExuOH_0_22;
  assign io_out_bits_common_l1ExuOH_0_23 = data_common_l1ExuOH_0_23;
  assign io_out_bits_common_loadDependency_0 = data_common_loadDependency_0;
  assign io_out_bits_common_loadDependency_1 = data_common_loadDependency_1;
  assign io_out_bits_common_loadDependency_2 = data_common_loadDependency_2;
endmodule

