verilog xil_defaultlib --include "../../../../ZYNQ_ctrl.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZYNQ_ctrl.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../ZYNQ_ctrl.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/27b8/hdl/servo_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/27b8/src/axi_pwm.v" \
"../../../bd/design_1/ipshared/27b8/hdl/servo_v1_0.v" \
"../../../bd/design_1/ip/design_1_servo_0_0/sim/design_1_servo_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
