OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 757070 757070 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     25819
Number of terminals:      771
Number of snets:          2
Number of nets:           19390

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 357.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 773341.
[INFO DRT-0033] mcon shape region query size = 506889.
[INFO DRT-0033] met1 shape region query size = 162023.
[INFO DRT-0033] via shape region query size = 38090.
[INFO DRT-0033] met2 shape region query size = 23268.
[INFO DRT-0033] via2 shape region query size = 30472.
[INFO DRT-0033] met3 shape region query size = 23211.
[INFO DRT-0033] via3 shape region query size = 30472.
[INFO DRT-0033] met4 shape region query size = 9186.
[INFO DRT-0033] via4 shape region query size = 1513.
[INFO DRT-0033] met5 shape region query size = 1568.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2934 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 357 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12527 groups.
#scanned instances     = 25819
#unique  instances     = 357
#stdCellGenAp          = 12561
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8534
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72380
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:30, elapsed time = 00:02:02, memory = 461.91 (MB), peak = 478.57 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     191829

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56258.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54439.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33979.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8277.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1982.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 199.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 529.23 (MB), peak = 529.23 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 92219 vertical wires in 3 frboxes and 62915 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 13943 vertical wires in 3 frboxes and 17664 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 1079.16 (MB), peak = 1126.75 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.16 (MB), peak = 1126.75 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:18, memory = 1279.57 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:33, memory = 1553.84 (MB).
    Completing 30% with 2675 violations.
    elapsed time = 00:00:55, memory = 1730.66 (MB).
    Completing 40% with 2675 violations.
    elapsed time = 00:01:17, memory = 1774.96 (MB).
    Completing 50% with 2675 violations.
    elapsed time = 00:01:31, memory = 1660.88 (MB).
    Completing 60% with 5314 violations.
    elapsed time = 00:01:55, memory = 1804.50 (MB).
    Completing 70% with 5314 violations.
    elapsed time = 00:02:11, memory = 1785.34 (MB).
    Completing 80% with 8073 violations.
    elapsed time = 00:02:31, memory = 1915.18 (MB).
    Completing 90% with 8073 violations.
    elapsed time = 00:02:55, memory = 1873.41 (MB).
    Completing 100% with 10973 violations.
    elapsed time = 00:03:05, memory = 1873.84 (MB).
[INFO DRT-0199]   Number of violations = 13191.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     43      0      1      0      0      0      0      0
Metal Spacing        4      0   2312      0    800    131     23      0     17
Min Hole             0      0     21      0      0      0      0      0      0
Recheck             38      0   1290      0    665    124     67      0     34
Short                2      4   5602      7   1704    261     10      1     30
[INFO DRT-0267] cpu time = 00:22:16, elapsed time = 00:03:06, memory = 1908.45 (MB), peak = 1948.32 (MB)
Total wire length = 1046931 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304578 um.
Total wire length on LAYER met2 = 456025 um.
Total wire length on LAYER met3 = 186078 um.
Total wire length on LAYER met4 = 92462 um.
Total wire length on LAYER met5 = 7785 um.
Total number of vias = 172355.
Up-via summary (total 172355):

-------------------------
 FR_MASTERSLICE         0
            li1     68538
           met1     86348
           met2     13838
           met3      3314
           met4       317
-------------------------
               172355


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13191 violations.
    elapsed time = 00:00:17, memory = 1952.37 (MB).
    Completing 20% with 13191 violations.
    elapsed time = 00:00:30, memory = 1984.62 (MB).
    Completing 30% with 11430 violations.
    elapsed time = 00:00:47, memory = 1978.06 (MB).
    Completing 40% with 11430 violations.
    elapsed time = 00:01:10, memory = 2018.71 (MB).
    Completing 50% with 11430 violations.
    elapsed time = 00:01:23, memory = 1990.52 (MB).
    Completing 60% with 9930 violations.
    elapsed time = 00:01:42, memory = 2015.05 (MB).
    Completing 70% with 9930 violations.
    elapsed time = 00:01:56, memory = 2047.31 (MB).
    Completing 80% with 7880 violations.
    elapsed time = 00:02:14, memory = 2051.82 (MB).
    Completing 90% with 7880 violations.
    elapsed time = 00:02:36, memory = 2090.66 (MB).
    Completing 100% with 5815 violations.
    elapsed time = 00:02:49, memory = 2056.40 (MB).
[INFO DRT-0199]   Number of violations = 5815.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          8      0      0      0      0
Metal Spacing        0   1214    367     39      2
Min Hole             0      1      0      0      0
Short                0   3561    593     27      3
[INFO DRT-0267] cpu time = 00:20:00, elapsed time = 00:02:50, memory = 2058.26 (MB), peak = 2092.66 (MB)
Total wire length = 1038948 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 302005 um.
Total wire length on LAYER met2 = 452160 um.
Total wire length on LAYER met3 = 185623 um.
Total wire length on LAYER met4 = 91939 um.
Total wire length on LAYER met5 = 7219 um.
Total number of vias = 170397.
Up-via summary (total 170397):

-------------------------
 FR_MASTERSLICE         0
            li1     68492
           met1     84695
           met2     13695
           met3      3256
           met4       259
-------------------------
               170397


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5815 violations.
    elapsed time = 00:00:16, memory = 2090.55 (MB).
    Completing 20% with 5815 violations.
    elapsed time = 00:00:32, memory = 2059.63 (MB).
    Completing 30% with 5806 violations.
    elapsed time = 00:00:39, memory = 2059.64 (MB).
    Completing 40% with 5806 violations.
    elapsed time = 00:01:04, memory = 2059.84 (MB).
    Completing 50% with 5806 violations.
    elapsed time = 00:01:15, memory = 2088.04 (MB).
    Completing 60% with 5874 violations.
    elapsed time = 00:01:28, memory = 2137.08 (MB).
    Completing 70% with 5874 violations.
    elapsed time = 00:01:44, memory = 2158.01 (MB).
    Completing 80% with 5629 violations.
    elapsed time = 00:01:58, memory = 2128.97 (MB).
    Completing 90% with 5629 violations.
    elapsed time = 00:02:21, memory = 2133.07 (MB).
    Completing 100% with 5591 violations.
    elapsed time = 00:02:40, memory = 2133.32 (MB).
[INFO DRT-0199]   Number of violations = 5591.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          7      0      0      0      0      0
Metal Spacing        0   1099      0    336     47      4
Min Hole             0      1      0      0      0      0
Short                0   3479      1    592     21      4
[INFO DRT-0267] cpu time = 00:19:30, elapsed time = 00:02:41, memory = 2096.95 (MB), peak = 2168.83 (MB)
Total wire length = 1037561 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 302306 um.
Total wire length on LAYER met2 = 451508 um.
Total wire length on LAYER met3 = 185114 um.
Total wire length on LAYER met4 = 91743 um.
Total wire length on LAYER met5 = 6888 um.
Total number of vias = 169979.
Up-via summary (total 169979):

-------------------------
 FR_MASTERSLICE         0
            li1     68479
           met1     84522
           met2     13514
           met3      3226
           met4       238
-------------------------
               169979


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5591 violations.
    elapsed time = 00:00:14, memory = 2096.95 (MB).
    Completing 20% with 5591 violations.
    elapsed time = 00:00:25, memory = 2200.83 (MB).
    Completing 30% with 4482 violations.
    elapsed time = 00:00:44, memory = 2201.94 (MB).
    Completing 40% with 4482 violations.
    elapsed time = 00:01:02, memory = 2205.21 (MB).
    Completing 50% with 4482 violations.
    elapsed time = 00:01:10, memory = 2205.21 (MB).
    Completing 60% with 3301 violations.
    elapsed time = 00:01:25, memory = 2226.29 (MB).
    Completing 70% with 3301 violations.
    elapsed time = 00:01:34, memory = 2226.29 (MB).
    Completing 80% with 1913 violations.
    elapsed time = 00:01:43, memory = 2237.12 (MB).
    Completing 90% with 1913 violations.
    elapsed time = 00:02:01, memory = 2274.38 (MB).
    Completing 100% with 652 violations.
    elapsed time = 00:02:09, memory = 2250.03 (MB).
[INFO DRT-0199]   Number of violations = 652.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          3      0      2      0      0
Metal Spacing        0    208      0     68      5
Short                0    307      0     59      0
[INFO DRT-0267] cpu time = 00:14:49, elapsed time = 00:02:09, memory = 2196.05 (MB), peak = 2279.37 (MB)
Total wire length = 1037377 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294446 um.
Total wire length on LAYER met2 = 449558 um.
Total wire length on LAYER met3 = 192165 um.
Total wire length on LAYER met4 = 94356 um.
Total wire length on LAYER met5 = 6850 um.
Total number of vias = 172821.
Up-via summary (total 172821):

-------------------------
 FR_MASTERSLICE         0
            li1     68494
           met1     85381
           met2     15215
           met3      3495
           met4       236
-------------------------
               172821


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 652 violations.
    elapsed time = 00:00:00, memory = 2196.05 (MB).
    Completing 20% with 652 violations.
    elapsed time = 00:00:03, memory = 2196.05 (MB).
    Completing 30% with 541 violations.
    elapsed time = 00:00:07, memory = 2196.05 (MB).
    Completing 40% with 541 violations.
    elapsed time = 00:00:10, memory = 2196.05 (MB).
    Completing 50% with 541 violations.
    elapsed time = 00:00:12, memory = 2218.32 (MB).
    Completing 60% with 403 violations.
    elapsed time = 00:00:13, memory = 2218.32 (MB).
    Completing 70% with 403 violations.
    elapsed time = 00:00:14, memory = 2218.32 (MB).
    Completing 80% with 215 violations.
    elapsed time = 00:00:16, memory = 2218.32 (MB).
    Completing 90% with 215 violations.
    elapsed time = 00:00:19, memory = 2218.32 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:22, memory = 2219.48 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2
Metal Spacing       11      7
Min Hole             0      1
Short                4      1
[INFO DRT-0267] cpu time = 00:02:07, elapsed time = 00:00:22, memory = 2219.48 (MB), peak = 2279.37 (MB)
Total wire length = 1037375 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294174 um.
Total wire length on LAYER met2 = 449480 um.
Total wire length on LAYER met3 = 192365 um.
Total wire length on LAYER met4 = 94505 um.
Total wire length on LAYER met5 = 6850 um.
Total number of vias = 172856.
Up-via summary (total 172856):

-------------------------
 FR_MASTERSLICE         0
            li1     68490
           met1     85361
           met2     15264
           met3      3505
           met4       236
-------------------------
               172856


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 2219.48 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 2219.48 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 2219.48 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 2219.48 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 2219.48 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:00, memory = 2219.48 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:00, memory = 2219.48 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 2219.48 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 2219.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2219.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2219.48 (MB), peak = 2279.37 (MB)
Total wire length = 1037357 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294161 um.
Total wire length on LAYER met2 = 449481 um.
Total wire length on LAYER met3 = 192357 um.
Total wire length on LAYER met4 = 94506 um.
Total wire length on LAYER met5 = 6850 um.
Total number of vias = 172855.
Up-via summary (total 172855):

-------------------------
 FR_MASTERSLICE         0
            li1     68490
           met1     85356
           met2     15268
           met3      3505
           met4       236
-------------------------
               172855


[INFO DRT-0198] Complete detail routing.
Total wire length = 1037357 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294161 um.
Total wire length on LAYER met2 = 449481 um.
Total wire length on LAYER met3 = 192357 um.
Total wire length on LAYER met4 = 94506 um.
Total wire length on LAYER met5 = 6850 um.
Total number of vias = 172855.
Up-via summary (total 172855):

-------------------------
 FR_MASTERSLICE         0
            li1     68490
           met1     85356
           met2     15268
           met3      3505
           met4       236
-------------------------
               172855


[INFO DRT-0267] cpu time = 01:18:48, elapsed time = 00:11:12, memory = 2219.48 (MB), peak = 2279.37 (MB)

[INFO DRT-0180] Post processing.
Took 803 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 10 antenna violations.
[INFO GRT-0015] Inserted 24 diodes.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2934 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 357 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12529 groups.
#scanned instances     = 25843
#unique  instances     = 357
#stdCellGenAp          = 12561
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8534
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72380
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:54, elapsed time = 00:02:05, memory = 2166.14 (MB), peak = 2279.37 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     202450

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56271.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54447.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33973.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8269.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1970.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 192.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2166.14 (MB), peak = 2279.37 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 92214 vertical wires in 3 frboxes and 62908 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 13888 vertical wires in 3 frboxes and 17622 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 2166.14 (MB), peak = 2279.37 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2166.14 (MB), peak = 2279.37 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2172.64 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2214.11 (MB).
    Completing 30% with 71 violations.
    elapsed time = 00:00:09, memory = 2196.04 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:13, memory = 2172.11 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:15, memory = 2172.11 (MB).
    Completing 60% with 109 violations.
    elapsed time = 00:00:20, memory = 2168.78 (MB).
    Completing 70% with 109 violations.
    elapsed time = 00:00:22, memory = 2200.55 (MB).
    Completing 80% with 148 violations.
    elapsed time = 00:00:26, memory = 2200.55 (MB).
    Completing 90% with 148 violations.
    elapsed time = 00:00:30, memory = 2203.30 (MB).
    Completing 100% with 186 violations.
    elapsed time = 00:00:32, memory = 2203.30 (MB).
[INFO DRT-0199]   Number of violations = 216.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        2     11     17      6      8
Recheck              1      7     14      2      6
Short               22     56     53      7      4
[INFO DRT-0267] cpu time = 00:04:06, elapsed time = 00:00:33, memory = 2294.43 (MB), peak = 2294.43 (MB)
Total wire length = 1037521 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294162 um.
Total wire length on LAYER met2 = 449668 um.
Total wire length on LAYER met3 = 191671 um.
Total wire length on LAYER met4 = 94443 um.
Total wire length on LAYER met5 = 7575 um.
Total number of vias = 172927.
Up-via summary (total 172927):

-------------------------
 FR_MASTERSLICE         0
            li1     68521
           met1     85364
           met2     15284
           met3      3518
           met4       240
-------------------------
               172927


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 216 violations.
    elapsed time = 00:00:03, memory = 2294.43 (MB).
    Completing 20% with 216 violations.
    elapsed time = 00:00:06, memory = 2327.19 (MB).
    Completing 30% with 188 violations.
    elapsed time = 00:00:09, memory = 2191.91 (MB).
    Completing 40% with 188 violations.
    elapsed time = 00:00:13, memory = 2222.02 (MB).
    Completing 50% with 188 violations.
    elapsed time = 00:00:15, memory = 2193.87 (MB).
    Completing 60% with 143 violations.
    elapsed time = 00:00:20, memory = 2194.75 (MB).
    Completing 70% with 143 violations.
    elapsed time = 00:00:22, memory = 2222.79 (MB).
    Completing 80% with 117 violations.
    elapsed time = 00:00:26, memory = 2177.56 (MB).
    Completing 90% with 117 violations.
    elapsed time = 00:00:30, memory = 2177.68 (MB).
    Completing 100% with 86 violations.
    elapsed time = 00:00:32, memory = 2099.64 (MB).
[INFO DRT-0199]   Number of violations = 86.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        2      4      8      2      8
Short               14      9     30      4      5
[INFO DRT-0267] cpu time = 00:04:02, elapsed time = 00:00:32, memory = 2249.04 (MB), peak = 2329.19 (MB)
Total wire length = 1037498 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294147 um.
Total wire length on LAYER met2 = 449657 um.
Total wire length on LAYER met3 = 191683 um.
Total wire length on LAYER met4 = 94432 um.
Total wire length on LAYER met5 = 7576 um.
Total number of vias = 172916.
Up-via summary (total 172916):

-------------------------
 FR_MASTERSLICE         0
            li1     68521
           met1     85358
           met2     15282
           met3      3515
           met4       240
-------------------------
               172916


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 86 violations.
    elapsed time = 00:00:00, memory = 2249.04 (MB).
    Completing 20% with 86 violations.
    elapsed time = 00:00:00, memory = 2249.04 (MB).
    Completing 30% with 80 violations.
    elapsed time = 00:00:02, memory = 2246.30 (MB).
    Completing 40% with 80 violations.
    elapsed time = 00:00:03, memory = 2246.30 (MB).
    Completing 50% with 80 violations.
    elapsed time = 00:00:03, memory = 2246.30 (MB).
    Completing 60% with 76 violations.
    elapsed time = 00:00:04, memory = 2246.30 (MB).
    Completing 70% with 76 violations.
    elapsed time = 00:00:04, memory = 2246.30 (MB).
    Completing 80% with 69 violations.
    elapsed time = 00:00:05, memory = 2246.30 (MB).
    Completing 90% with 69 violations.
    elapsed time = 00:00:05, memory = 2246.30 (MB).
    Completing 100% with 67 violations.
    elapsed time = 00:00:06, memory = 2246.30 (MB).
[INFO DRT-0199]   Number of violations = 67.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        2      0      5      1      2
Short               13     11     26      4      3
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:06, memory = 2246.30 (MB), peak = 2329.19 (MB)
Total wire length = 1037494 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294159 um.
Total wire length on LAYER met2 = 449657 um.
Total wire length on LAYER met3 = 191698 um.
Total wire length on LAYER met4 = 94436 um.
Total wire length on LAYER met5 = 7543 um.
Total number of vias = 172918.
Up-via summary (total 172918):

-------------------------
 FR_MASTERSLICE         0
            li1     68520
           met1     85360
           met2     15279
           met3      3519
           met4       240
-------------------------
               172918


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 67 violations.
    elapsed time = 00:00:00, memory = 2246.30 (MB).
    Completing 20% with 67 violations.
    elapsed time = 00:00:00, memory = 2246.30 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:01, memory = 2246.30 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:01, memory = 2246.30 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:06, memory = 2246.30 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:06, memory = 2246.30 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:06, memory = 2246.30 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:07, memory = 2246.30 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:07, memory = 2246.30 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:17, memory = 2246.30 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met2   met4   met5
Metal Spacing        0      1      3
Short                2      0      0
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:17, memory = 2188.38 (MB), peak = 2329.19 (MB)
Total wire length = 1037511 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294249 um.
Total wire length on LAYER met2 = 449632 um.
Total wire length on LAYER met3 = 191660 um.
Total wire length on LAYER met4 = 94492 um.
Total wire length on LAYER met5 = 7475 um.
Total number of vias = 172981.
Up-via summary (total 172981):

-------------------------
 FR_MASTERSLICE         0
            li1     68521
           met1     85381
           met2     15317
           met3      3520
           met4       242
-------------------------
               172981


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 2188.38 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 2188.38 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 2188.38 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 2188.38 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:02, memory = 2188.38 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:03, memory = 2188.38 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:06, memory = 2188.38 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:06, memory = 2188.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:07, memory = 2188.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:08, memory = 2188.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:08, memory = 2188.38 (MB), peak = 2329.19 (MB)
Total wire length = 1037523 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294299 um.
Total wire length on LAYER met2 = 449633 um.
Total wire length on LAYER met3 = 191765 um.
Total wire length on LAYER met4 = 94501 um.
Total wire length on LAYER met5 = 7324 um.
Total number of vias = 172986.
Up-via summary (total 172986):

-------------------------
 FR_MASTERSLICE         0
            li1     68520
           met1     85387
           met2     15317
           met3      3522
           met4       240
-------------------------
               172986


[INFO DRT-0198] Complete detail routing.
Total wire length = 1037523 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294299 um.
Total wire length on LAYER met2 = 449633 um.
Total wire length on LAYER met3 = 191765 um.
Total wire length on LAYER met4 = 94501 um.
Total wire length on LAYER met5 = 7324 um.
Total number of vias = 172986.
Up-via summary (total 172986):

-------------------------
 FR_MASTERSLICE         0
            li1     68520
           met1     85387
           met2     15317
           met3      3522
           met4       240
-------------------------
               172986


[INFO DRT-0267] cpu time = 00:10:22, elapsed time = 00:01:38, memory = 2188.38 (MB), peak = 2329.19 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 6 diodes.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2934 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 357 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12529 groups.
#scanned instances     = 25849
#unique  instances     = 357
#stdCellGenAp          = 12561
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8534
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72380
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:56, elapsed time = 00:02:05, memory = 2189.65 (MB), peak = 2329.19 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     202434

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56272.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54445.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33967.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8266.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1966.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 191.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2189.65 (MB), peak = 2329.19 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 92205 vertical wires in 3 frboxes and 62902 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 13957 vertical wires in 3 frboxes and 17669 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2189.78 (MB), peak = 2329.19 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2189.78 (MB), peak = 2329.19 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2218.89 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2260.36 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:09, memory = 2244.40 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:12, memory = 2248.72 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:14, memory = 2248.72 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:19, memory = 2248.72 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:22, memory = 2277.62 (MB).
    Completing 80% with 47 violations.
    elapsed time = 00:00:25, memory = 2307.68 (MB).
    Completing 90% with 47 violations.
    elapsed time = 00:00:29, memory = 2343.10 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:31, memory = 2318.20 (MB).
[INFO DRT-0199]   Number of violations = 64.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0      1      3      0
Recheck              2      7      6      1
Short                5     23     15      1
[INFO DRT-0267] cpu time = 00:03:56, elapsed time = 00:00:31, memory = 2318.20 (MB), peak = 2345.10 (MB)
Total wire length = 1037583 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294348 um.
Total wire length on LAYER met2 = 449716 um.
Total wire length on LAYER met3 = 191454 um.
Total wire length on LAYER met4 = 94530 um.
Total wire length on LAYER met5 = 7534 um.
Total number of vias = 172993.
Up-via summary (total 172993):

-------------------------
 FR_MASTERSLICE         0
            li1     68527
           met1     85395
           met2     15317
           met3      3516
           met4       238
-------------------------
               172993


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 64 violations.
    elapsed time = 00:00:03, memory = 2319.75 (MB).
    Completing 20% with 64 violations.
    elapsed time = 00:00:06, memory = 2319.87 (MB).
    Completing 30% with 60 violations.
    elapsed time = 00:00:08, memory = 2319.87 (MB).
    Completing 40% with 60 violations.
    elapsed time = 00:00:12, memory = 2319.91 (MB).
    Completing 50% with 60 violations.
    elapsed time = 00:00:14, memory = 2319.91 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:18, memory = 2319.91 (MB).
    Completing 70% with 42 violations.
    elapsed time = 00:00:21, memory = 2319.91 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:25, memory = 2283.60 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:29, memory = 2283.60 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:31, memory = 2284.88 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:52, elapsed time = 00:00:31, memory = 2284.88 (MB), peak = 2354.85 (MB)
Total wire length = 1037554 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294326 um.
Total wire length on LAYER met2 = 449715 um.
Total wire length on LAYER met3 = 191463 um.
Total wire length on LAYER met4 = 94514 um.
Total wire length on LAYER met5 = 7534 um.
Total number of vias = 172983.
Up-via summary (total 172983):

-------------------------
 FR_MASTERSLICE         0
            li1     68525
           met1     85387
           met2     15315
           met3      3518
           met4       238
-------------------------
               172983


[INFO DRT-0198] Complete detail routing.
Total wire length = 1037554 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294326 um.
Total wire length on LAYER met2 = 449715 um.
Total wire length on LAYER met3 = 191463 um.
Total wire length on LAYER met4 = 94514 um.
Total wire length on LAYER met5 = 7534 um.
Total number of vias = 172983.
Up-via summary (total 172983):

-------------------------
 FR_MASTERSLICE         0
            li1     68525
           met1     85387
           met2     15315
           met3      3518
           met4       238
-------------------------
               172983


[INFO DRT-0267] cpu time = 00:07:48, elapsed time = 00:01:03, memory = 2284.88 (MB), peak = 2354.85 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 11 diodes.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2934 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 357 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12528 groups.
#scanned instances     = 25860
#unique  instances     = 357
#stdCellGenAp          = 12561
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8534
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72380
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:05, elapsed time = 00:02:06, memory = 2285.09 (MB), peak = 2354.85 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     202447

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56274.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54447.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33967.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8266.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1966.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 191.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2285.09 (MB), peak = 2354.85 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 92207 vertical wires in 3 frboxes and 62904 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 13965 vertical wires in 3 frboxes and 17636 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2299.64 (MB), peak = 2354.85 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2299.64 (MB), peak = 2354.85 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2312.18 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2312.18 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:09, memory = 2283.60 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:12, memory = 2283.60 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:14, memory = 2283.60 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:19, memory = 2283.81 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:21, memory = 2283.81 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:24, memory = 2302.15 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:28, memory = 2315.55 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:31, memory = 2318.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:53, elapsed time = 00:00:31, memory = 2318.13 (MB), peak = 2354.85 (MB)
Total wire length = 1037552 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294324 um.
Total wire length on LAYER met2 = 449720 um.
Total wire length on LAYER met3 = 191475 um.
Total wire length on LAYER met4 = 94515 um.
Total wire length on LAYER met5 = 7516 um.
Total number of vias = 172998.
Up-via summary (total 172998):

-------------------------
 FR_MASTERSLICE         0
            li1     68536
           met1     85391
           met2     15315
           met3      3518
           met4       238
-------------------------
               172998


[INFO DRT-0198] Complete detail routing.
Total wire length = 1037552 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 294324 um.
Total wire length on LAYER met2 = 449720 um.
Total wire length on LAYER met3 = 191475 um.
Total wire length on LAYER met4 = 94515 um.
Total wire length on LAYER met5 = 7516 um.
Total number of vias = 172998.
Up-via summary (total 172998):

-------------------------
 FR_MASTERSLICE         0
            li1     68536
           met1     85391
           met2     15315
           met3      3518
           met4       238
-------------------------
               172998


[INFO DRT-0267] cpu time = 00:03:53, elapsed time = 00:00:31, memory = 2318.13 (MB), peak = 2354.85 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 24:29.67[h:]min:sec. CPU time: user 10464.33 sys 4.96 (712%). Peak memory: 2411368KB.
