#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May 10 21:46:16 2025
# Process ID: 17616
# Current directory: C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.runs/synth_1/top.vds
# Journal file: C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.runs/synth_1\vivado.jou
# Running On: YanX, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16885 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/utils_1/imports/synth_1/uart_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/utils_1/imports/synth_1/uart_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1398.270 ; gain = 440.531
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'clk', assumed default net type 'wire' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/top.v:71]
INFO: [Synth 8-11241] undeclared symbol 'o_user_tx_valid', assumed default net type 'wire' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-11241] undeclared symbol 'w_user_tx_ready', assumed default net type 'wire' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/top.v:91]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PLL' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.runs/synth_1/.Xil/Vivado-17616-YanX/realtime/PLL_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PLL' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.runs/synth_1/.Xil/Vivado-17616-YanX/realtime/PLL_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_drive' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_drive.v:23]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_div_module' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/clk_div_module.v:23]
	Parameter P_CLK_DIV_CNT bound to: 5208 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_module' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/clk_div_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'rst_gen_module' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/rst_gen_module.v:23]
	Parameter P_RST_CYCLE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rst_gen_module' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/rst_gen_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_rx.v:23]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_tx.v:23]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_drive' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/controller.v:1]
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_SW_CNT bound to: 64 - type: integer 
	Parameter P_LED_CNT bound to: 32 - type: integer 
	Parameter P_SEG_CNT bound to: 40 - type: integer 
	Parameter P_KEY_CNT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'student_top' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/student_top.v:22]
	Parameter P_SW_CNT bound to: 64 - type: integer 
	Parameter P_LED_CNT bound to: 32 - type: integer 
	Parameter P_SEG_CNT bound to: 40 - type: integer 
	Parameter P_KEY_CNT bound to: 8 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/student_top.v:40]
INFO: [Synth 8-6157] synthesizing module 'SPIC_Pipeline' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/SPIC.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/instruction_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'IROM' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.runs/synth_1/.Xil/Vivado-17616-YanX/realtime/IROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.runs/synth_1/.Xil/Vivado-17616-YanX/realtime/IROM_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (17) of module 'IROM' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/instruction_memory.v:13]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/instruction_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/control_unit.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/control_unit.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/control_unit.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/control_unit.v:173]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/control_unit.v:33]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'immediate_gen' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/immediate_gen.v:4]
INFO: [Synth 8-6155] done synthesizing module 'immediate_gen' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/immediate_gen.v:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'hazard_detection_unit' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/hazard_detectioin_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detection_unit' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/hazard_detectioin_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/forwarding_unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/forwarding_unit.v:4]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/alu.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/data_memory.v:13]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.runs/synth_1/.Xil/Vivado-17616-YanX/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.runs/synth_1/.Xil/Vivado-17616-YanX/realtime/DRAM_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'wea' does not match port width (1) of module 'DRAM' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/data_memory.v:29]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (17) of module 'DRAM' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/data_memory.v:30]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/data_memory.v:13]
INFO: [Synth 8-6155] done synthesizing module 'SPIC_Pipeline' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/SPIC.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_seg' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/imports/new/display_seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/imports/new/seg7.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/imports/new/seg7.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/imports/new/seg7.sv:23]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/imports/new/display_seg.v:66]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/imports/new/display_seg.v:67]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/imports/new/display_seg.v:68]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/imports/new/display_seg.v:69]
INFO: [Synth 8-6155] done synthesizing module 'display_seg' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/imports/new/display_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'student_top' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/student_top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element r_uart_check_reg was removed.  [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_rx.v:98]
WARNING: [Synth 8-6014] Unused sequential element ro_uart_check_reg was removed.  [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/uart_tx.v:130]
WARNING: [Synth 8-7137] Register ro_virtual_sw_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/controller.v:73]
WARNING: [Synth 8-7137] Register ro_virtual_key_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/controller.v:74]
WARNING: [Synth 8-7137] Register r_every_component_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/controller.v:172]
WARNING: [Synth 8-7137] Register ro_user_tx_data_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/controller.v:71]
WARNING: [Synth 8-6014] Unused sequential element ID_EX_CSR_WRITE_reg was removed.  [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/SPIC.v:176]
WARNING: [Synth 8-6014] Unused sequential element EX_MEM_BRANCH_reg was removed.  [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/SPIC.v:187]
WARNING: [Synth 8-6014] Unused sequential element EX_MEM_JUMP_reg was removed.  [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/SPIC.v:188]
WARNING: [Synth 8-6014] Unused sequential element MEM_WB_PC_reg was removed.  [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/SPIC.v:192]
WARNING: [Synth 8-6014] Unused sequential element MEM_WB_JUMP_reg was removed.  [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/sources_1/new/SPIC.v:198]
WARNING: [Synth 8-7129] Port instr[6] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[5] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[4] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[3] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[2] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[1] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[0] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port virtual_key[7] in module student_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port virtual_key[6] in module student_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port virtual_key[5] in module student_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port virtual_key[4] in module student_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1516.559 ; gain = 558.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1516.559 ; gain = 558.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1516.559 ; gain = 558.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1516.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL/PLL_in_context.xdc] for cell 'PLL_inst'
Finished Parsing XDC File [c:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL/PLL_in_context.xdc] for cell 'PLL_inst'
Parsing XDC File [c:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/IROM_2/IROM/IROM_in_context.xdc] for cell 'student_top_inst/SPIC_Pipeline_u/IMEM/IROM_u'
Finished Parsing XDC File [c:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/IROM_2/IROM/IROM_in_context.xdc] for cell 'student_top_inst/SPIC_Pipeline_u/IMEM/IROM_u'
Parsing XDC File [c:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/DRAM_1/DRAM/DRAM_in_context.xdc] for cell 'student_top_inst/SPIC_Pipeline_u/MEM/DRAM_u'
Finished Parsing XDC File [c:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/DRAM_1/DRAM/DRAM_in_context.xdc] for cell 'student_top_inst/SPIC_Pipeline_u/MEM/DRAM_u'
Parsing XDC File [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/constrs_1/new/uart_xdc.xdc]
WARNING: [Vivado 12-508] No pins matched 'uart_drive_inst/w_user_clk'. [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/constrs_1/new/uart_xdc.xdc:6]
Finished Parsing XDC File [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/constrs_1/new/uart_xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/constrs_1/new/uart_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.srcs/constrs_1/new/uart_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1613.477 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.477 ; gain = 655.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.477 ; gain = 655.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_sys_clk_n. (constraint file  {c:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL/PLL_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_sys_clk_n. (constraint file  {c:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL/PLL_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for i_sys_clk_p. (constraint file  {c:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL/PLL_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_sys_clk_p. (constraint file  {c:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.gen/sources_1/ip/PLL_1/PLL/PLL_in_context.xdc}, line 7).
Applied set_property KEEP_HIERARCHY = SOFT for PLL_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for student_top_inst/SPIC_Pipeline_u/IMEM/IROM_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for student_top_inst/SPIC_Pipeline_u/MEM/DRAM_u. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.477 ; gain = 655.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1613.477 ; gain = 655.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  144 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 13    
	   8 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 7     
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port addr[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[6] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[5] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[4] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[3] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[2] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[1] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[0] in module immediate_gen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:02:13 . Memory (MB): peak = 1613.477 ; gain = 655.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------+------------------+-----------+----------------------+--------------+
|Module Name                        | RTL Object       | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------+------------------+-----------+----------------------+--------------+
|\student_top_inst/SPIC_Pipeline_u  | RF/registers_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+-----------------------------------+------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:02:23 . Memory (MB): peak = 1613.477 ; gain = 655.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:58 . Memory (MB): peak = 1645.414 ; gain = 687.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------------------------+------------------+-----------+----------------------+--------------+
|Module Name                        | RTL Object       | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------+------------------+-----------+----------------------+--------------+
|\student_top_inst/SPIC_Pipeline_u  | RF/registers_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+-----------------------------------+------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:03:02 . Memory (MB): peak = 1654.492 ; gain = 696.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:03:15 . Memory (MB): peak = 1654.492 ; gain = 696.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:03:15 . Memory (MB): peak = 1654.492 ; gain = 696.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:03:16 . Memory (MB): peak = 1654.492 ; gain = 696.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:03:16 . Memory (MB): peak = 1654.492 ; gain = 696.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:03:16 . Memory (MB): peak = 1654.492 ; gain = 696.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:03:16 . Memory (MB): peak = 1654.492 ; gain = 696.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |PLL           |         1|
|2     |IROM          |         1|
|3     |DRAM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |DRAM     |     1|
|2     |IROM     |     1|
|3     |PLL      |     1|
|4     |BUFG     |     1|
|5     |CARRY4   |    82|
|6     |LUT1     |    24|
|7     |LUT2     |   364|
|8     |LUT3     |   437|
|9     |LUT4     |   304|
|10    |LUT5     |   439|
|11    |LUT6     |   489|
|12    |MUXF7    |    62|
|13    |RAM32M   |    10|
|14    |RAM32X1D |     4|
|15    |FDCE     |   805|
|16    |FDPE     |   224|
|17    |FDRE     |    10|
|18    |LDC      |   218|
|19    |IBUF     |     1|
|20    |OBUF     |    73|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:03:16 . Memory (MB): peak = 1654.492 ; gain = 696.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:03:08 . Memory (MB): peak = 1654.492 ; gain = 599.836
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:03:16 . Memory (MB): peak = 1654.492 ; gain = 696.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1666.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1674.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 232 instances were transformed.
  LDC => LDCE: 218 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 9dbabe50
INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1674.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/example_v2/project_uart.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 10 21:50:30 2025...
