

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_3'
================================================================
* Date:           Sun Feb  9 20:34:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.339 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_95_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_95_val"   --->   Operation 5 'read' 'weights_95_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_94_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_94_val"   --->   Operation 6 'read' 'weights_94_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_93_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_93_val"   --->   Operation 7 'read' 'weights_93_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_92_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_92_val"   --->   Operation 8 'read' 'weights_92_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_91_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_91_val"   --->   Operation 9 'read' 'weights_91_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_90_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_90_val"   --->   Operation 10 'read' 'weights_90_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_89_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_89_val"   --->   Operation 11 'read' 'weights_89_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_88_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_88_val"   --->   Operation 12 'read' 'weights_88_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_87_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_87_val"   --->   Operation 13 'read' 'weights_87_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_86_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_86_val"   --->   Operation 14 'read' 'weights_86_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_85_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_85_val"   --->   Operation 15 'read' 'weights_85_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_84_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_84_val"   --->   Operation 16 'read' 'weights_84_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_83_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_83_val"   --->   Operation 17 'read' 'weights_83_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_82_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_82_val"   --->   Operation 18 'read' 'weights_82_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_81_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_81_val"   --->   Operation 19 'read' 'weights_81_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_80_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_80_val"   --->   Operation 20 'read' 'weights_80_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_79_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_79_val"   --->   Operation 21 'read' 'weights_79_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_78_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_78_val"   --->   Operation 22 'read' 'weights_78_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_77_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_77_val"   --->   Operation 23 'read' 'weights_77_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_76_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_76_val"   --->   Operation 24 'read' 'weights_76_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_75_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_75_val"   --->   Operation 25 'read' 'weights_75_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_74_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_74_val"   --->   Operation 26 'read' 'weights_74_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_73_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_73_val"   --->   Operation 27 'read' 'weights_73_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weights_72_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_72_val"   --->   Operation 28 'read' 'weights_72_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_63_val"   --->   Operation 29 'read' 'data_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_62_val"   --->   Operation 30 'read' 'data_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_61_val"   --->   Operation 31 'read' 'data_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_60_val"   --->   Operation 32 'read' 'data_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_59_val"   --->   Operation 33 'read' 'data_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_58_val"   --->   Operation 34 'read' 'data_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_57_val"   --->   Operation 35 'read' 'data_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_56_val"   --->   Operation 36 'read' 'data_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_55_val"   --->   Operation 37 'read' 'data_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_54_val"   --->   Operation 38 'read' 'data_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_53_val"   --->   Operation 39 'read' 'data_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_52_val"   --->   Operation 40 'read' 'data_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_51_val"   --->   Operation 41 'read' 'data_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_50_val"   --->   Operation 42 'read' 'data_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_49_val"   --->   Operation 43 'read' 'data_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_48_val"   --->   Operation 44 'read' 'data_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.58ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_48_val_read, i5 17, i13 %data_49_val_read, i5 18, i13 %data_50_val_read, i5 19, i13 %data_51_val_read, i5 20, i13 %data_52_val_read, i5 21, i13 %data_53_val_read, i5 22, i13 %data_54_val_read, i5 23, i13 %data_55_val_read, i5 24, i13 %data_56_val_read, i5 25, i13 %data_57_val_read, i5 26, i13 %data_58_val_read, i5 27, i13 %data_59_val_read, i5 28, i13 %data_60_val_read, i13 0, i5 %idx_read"   --->   Operation 45 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i13 %weights_72_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_7503 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'bitselect' 'tmp_7503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_7504 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitselect' 'tmp_7504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%tmp_7505 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'bitselect' 'tmp_7505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_7503, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_7504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_7506 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_7506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%xor_ln42 = xor i1 %tmp_7506, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1 = and i1 %tmp_7505, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'and' 'and_ln42_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.57ns)   --->   "%icmp_ln42_1 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.70ns)   --->   "%icmp_ln42_2 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'icmp' 'icmp_ln42_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.70ns)   --->   "%icmp_ln42_3 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'icmp' 'icmp_ln42_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%select_ln42 = select i1 %and_ln42_1, i1 %icmp_ln42_2, i1 %icmp_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%tmp_7507 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'bitselect' 'tmp_7507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%xor_ln42_96 = xor i1 %tmp_7507, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'xor' 'xor_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%and_ln42_2 = and i1 %icmp_ln42_1, i1 %xor_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'and' 'and_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%select_ln42_1 = select i1 %and_ln42_1, i1 %and_ln42_2, i1 %icmp_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%xor_ln42_1 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'xor' 'xor_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%or_ln42_1 = or i1 %tmp_7506, i1 %xor_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'or' 'or_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%xor_ln42_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'xor' 'xor_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_4 = and i1 %or_ln42_1, i1 %xor_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'and' 'and_ln42_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_5 = and i1 %tmp_7506, i1 %select_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'and' 'and_ln42_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i13 %weights_73_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.89ns)   --->   "%mul_ln73_1 = mul i26 %sext_ln73, i26 %sext_ln73_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7508 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_7508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%trunc_ln42_1 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_1, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_7509 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'bitselect' 'tmp_7509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_7510 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_7510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln42_24 = trunc i26 %mul_ln73_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'trunc' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.70ns)   --->   "%icmp_ln42_4 = icmp_ne  i8 %trunc_ln42_24, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'icmp' 'icmp_ln42_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_8)   --->   "%tmp_7511 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'bitselect' 'tmp_7511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%or_ln42_3 = or i1 %tmp_7509, i1 %icmp_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'or' 'or_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%and_ln42_7 = and i1 %or_ln42_3, i1 %tmp_7510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'and' 'and_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%zext_ln42_1 = zext i1 %and_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_1 = add i13 %trunc_ln42_1, i13 %zext_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_7512 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'bitselect' 'tmp_7512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_8)   --->   "%xor_ln42_4 = xor i1 %tmp_7512, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'xor' 'xor_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_8 = and i1 %tmp_7511, i1 %xor_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'and' 'and_ln42_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2825 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_1, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'partselect' 'tmp_2825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.57ns)   --->   "%icmp_ln42_5 = icmp_eq  i3 %tmp_2825, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2826 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_1, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'partselect' 'tmp_2826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.70ns)   --->   "%icmp_ln42_6 = icmp_eq  i4 %tmp_2826, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'icmp' 'icmp_ln42_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln42_7 = icmp_eq  i4 %tmp_2826, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'icmp' 'icmp_ln42_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%select_ln42_4 = select i1 %and_ln42_8, i1 %icmp_ln42_6, i1 %icmp_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'select' 'select_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%tmp_7513 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitselect' 'tmp_7513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%xor_ln42_97 = xor i1 %tmp_7513, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'xor' 'xor_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%and_ln42_9 = and i1 %icmp_ln42_5, i1 %xor_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'and' 'and_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%select_ln42_5 = select i1 %and_ln42_8, i1 %and_ln42_9, i1 %icmp_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'select' 'select_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%xor_ln42_5 = xor i1 %select_ln42_4, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'xor' 'xor_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%or_ln42_4 = or i1 %tmp_7512, i1 %xor_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'or' 'or_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%xor_ln42_6 = xor i1 %tmp_7508, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'xor' 'xor_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_11 = and i1 %or_ln42_4, i1 %xor_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'and' 'and_ln42_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_12 = and i1 %tmp_7512, i1 %select_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'and' 'and_ln42_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i13 %weights_74_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'sext' 'sext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.89ns)   --->   "%mul_ln73_2 = mul i26 %sext_ln73, i26 %sext_ln73_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_7514 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'bitselect' 'tmp_7514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%trunc_ln42_2 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_2, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_7515 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitselect' 'tmp_7515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_7516 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_7516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln42_25 = trunc i26 %mul_ln73_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'trunc' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln42_8 = icmp_ne  i8 %trunc_ln42_25, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_15)   --->   "%tmp_7517 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'bitselect' 'tmp_7517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%or_ln42_6 = or i1 %tmp_7515, i1 %icmp_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'or' 'or_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%and_ln42_14 = and i1 %or_ln42_6, i1 %tmp_7516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'and' 'and_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%zext_ln42_2 = zext i1 %and_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_2 = add i13 %trunc_ln42_2, i13 %zext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7518 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_2, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_7518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_15)   --->   "%xor_ln42_8 = xor i1 %tmp_7518, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'xor' 'xor_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_15 = and i1 %tmp_7517, i1 %xor_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'and' 'and_ln42_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2827 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_2, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'partselect' 'tmp_2827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.57ns)   --->   "%icmp_ln42_9 = icmp_eq  i3 %tmp_2827, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'icmp' 'icmp_ln42_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_2828 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_2, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'partselect' 'tmp_2828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.70ns)   --->   "%icmp_ln42_10 = icmp_eq  i4 %tmp_2828, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'icmp' 'icmp_ln42_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln42_11 = icmp_eq  i4 %tmp_2828, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'icmp' 'icmp_ln42_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%select_ln42_8 = select i1 %and_ln42_15, i1 %icmp_ln42_10, i1 %icmp_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'select' 'select_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%tmp_7519 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_7519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%xor_ln42_98 = xor i1 %tmp_7519, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'xor' 'xor_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%and_ln42_16 = and i1 %icmp_ln42_9, i1 %xor_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'and' 'and_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%select_ln42_9 = select i1 %and_ln42_15, i1 %and_ln42_16, i1 %icmp_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'select' 'select_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%xor_ln42_9 = xor i1 %select_ln42_8, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'xor' 'xor_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%or_ln42_7 = or i1 %tmp_7518, i1 %xor_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'or' 'or_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%xor_ln42_10 = xor i1 %tmp_7514, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'xor' 'xor_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_18 = and i1 %or_ln42_7, i1 %xor_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'and' 'and_ln42_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_19 = and i1 %tmp_7518, i1 %select_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'and' 'and_ln42_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i13 %weights_75_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'sext' 'sext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.89ns)   --->   "%mul_ln73_3 = mul i26 %sext_ln73, i26 %sext_ln73_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_7520 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_7520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%trunc_ln42_3 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_3, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_7521 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'bitselect' 'tmp_7521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_7522 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_7522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln42_26 = trunc i26 %mul_ln73_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'trunc' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.70ns)   --->   "%icmp_ln42_12 = icmp_ne  i8 %trunc_ln42_26, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'icmp' 'icmp_ln42_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_22)   --->   "%tmp_7523 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_7523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%or_ln42_9 = or i1 %tmp_7521, i1 %icmp_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'or' 'or_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%and_ln42_21 = and i1 %or_ln42_9, i1 %tmp_7522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'and' 'and_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%zext_ln42_3 = zext i1 %and_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_3 = add i13 %trunc_ln42_3, i13 %zext_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_7524 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'bitselect' 'tmp_7524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_22)   --->   "%xor_ln42_12 = xor i1 %tmp_7524, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'xor' 'xor_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_22 = and i1 %tmp_7523, i1 %xor_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'and' 'and_ln42_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_2829 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_3, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_2829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.57ns)   --->   "%icmp_ln42_13 = icmp_eq  i3 %tmp_2829, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_13' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_2830 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_3, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'partselect' 'tmp_2830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.70ns)   --->   "%icmp_ln42_14 = icmp_eq  i4 %tmp_2830, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'icmp' 'icmp_ln42_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.70ns)   --->   "%icmp_ln42_15 = icmp_eq  i4 %tmp_2830, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'icmp' 'icmp_ln42_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%select_ln42_12 = select i1 %and_ln42_22, i1 %icmp_ln42_14, i1 %icmp_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'select' 'select_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%tmp_7525 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'bitselect' 'tmp_7525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%xor_ln42_99 = xor i1 %tmp_7525, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'xor' 'xor_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%and_ln42_23 = and i1 %icmp_ln42_13, i1 %xor_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'and' 'and_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%select_ln42_13 = select i1 %and_ln42_22, i1 %and_ln42_23, i1 %icmp_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'select' 'select_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%xor_ln42_13 = xor i1 %select_ln42_12, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'xor' 'xor_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%or_ln42_10 = or i1 %tmp_7524, i1 %xor_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'or' 'or_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%xor_ln42_14 = xor i1 %tmp_7520, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'xor' 'xor_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_25 = and i1 %or_ln42_10, i1 %xor_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'and' 'and_ln42_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_26 = and i1 %tmp_7524, i1 %select_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'and' 'and_ln42_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i13 %weights_76_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'sext' 'sext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.89ns)   --->   "%mul_ln73_4 = mul i26 %sext_ln73, i26 %sext_ln73_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_7526 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'bitselect' 'tmp_7526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%trunc_ln42_4 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_4, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%tmp_7527 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'bitselect' 'tmp_7527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%tmp_7528 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'bitselect' 'tmp_7528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln42_27 = trunc i26 %mul_ln73_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'trunc' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln42_16 = icmp_ne  i8 %trunc_ln42_27, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'icmp' 'icmp_ln42_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_29)   --->   "%tmp_7529 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'bitselect' 'tmp_7529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%or_ln42_12 = or i1 %tmp_7527, i1 %icmp_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'or' 'or_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%and_ln42_28 = and i1 %or_ln42_12, i1 %tmp_7528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'and' 'and_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%zext_ln42_4 = zext i1 %and_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_4 = add i13 %trunc_ln42_4, i13 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_7530 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_4, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_7530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_29)   --->   "%xor_ln42_16 = xor i1 %tmp_7530, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'xor' 'xor_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_29 = and i1 %tmp_7529, i1 %xor_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'and' 'and_ln42_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_2831 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_4, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'partselect' 'tmp_2831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.57ns)   --->   "%icmp_ln42_17 = icmp_eq  i3 %tmp_2831, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'icmp' 'icmp_ln42_17' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_2832 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_4, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'partselect' 'tmp_2832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.70ns)   --->   "%icmp_ln42_18 = icmp_eq  i4 %tmp_2832, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'icmp' 'icmp_ln42_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.70ns)   --->   "%icmp_ln42_19 = icmp_eq  i4 %tmp_2832, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'icmp' 'icmp_ln42_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%select_ln42_16 = select i1 %and_ln42_29, i1 %icmp_ln42_18, i1 %icmp_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'select' 'select_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%tmp_7531 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'bitselect' 'tmp_7531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%xor_ln42_100 = xor i1 %tmp_7531, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'xor' 'xor_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%and_ln42_30 = and i1 %icmp_ln42_17, i1 %xor_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%select_ln42_17 = select i1 %and_ln42_29, i1 %and_ln42_30, i1 %icmp_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'select' 'select_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%xor_ln42_17 = xor i1 %select_ln42_16, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'xor' 'xor_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%or_ln42_13 = or i1 %tmp_7530, i1 %xor_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'or' 'or_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%xor_ln42_18 = xor i1 %tmp_7526, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'xor' 'xor_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_32 = and i1 %or_ln42_13, i1 %xor_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_33 = and i1 %tmp_7530, i1 %select_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'and' 'and_ln42_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln73_6 = sext i13 %weights_77_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'sext' 'sext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (1.89ns)   --->   "%mul_ln73_5 = mul i26 %sext_ln73, i26 %sext_ln73_6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_7532 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_7532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%trunc_ln42_5 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_5, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%tmp_7533 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitselect' 'tmp_7533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%tmp_7534 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_7534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln42_28 = trunc i26 %mul_ln73_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'trunc' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.70ns)   --->   "%icmp_ln42_20 = icmp_ne  i8 %trunc_ln42_28, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'icmp' 'icmp_ln42_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_36)   --->   "%tmp_7535 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'bitselect' 'tmp_7535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%or_ln42_15 = or i1 %tmp_7533, i1 %icmp_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'or' 'or_ln42_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%and_ln42_35 = and i1 %or_ln42_15, i1 %tmp_7534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'and' 'and_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%zext_ln42_5 = zext i1 %and_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_5 = add i13 %trunc_ln42_5, i13 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_7536 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'bitselect' 'tmp_7536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_36)   --->   "%xor_ln42_20 = xor i1 %tmp_7536, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'xor' 'xor_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_36 = and i1 %tmp_7535, i1 %xor_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_2833 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_5, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'tmp_2833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.57ns)   --->   "%icmp_ln42_21 = icmp_eq  i3 %tmp_2833, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'icmp' 'icmp_ln42_21' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_2834 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_5, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'partselect' 'tmp_2834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.70ns)   --->   "%icmp_ln42_22 = icmp_eq  i4 %tmp_2834, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'icmp' 'icmp_ln42_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_23 = icmp_eq  i4 %tmp_2834, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%select_ln42_20 = select i1 %and_ln42_36, i1 %icmp_ln42_22, i1 %icmp_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'select' 'select_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%tmp_7537 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'bitselect' 'tmp_7537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%xor_ln42_101 = xor i1 %tmp_7537, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'xor' 'xor_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%and_ln42_37 = and i1 %icmp_ln42_21, i1 %xor_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%select_ln42_21 = select i1 %and_ln42_36, i1 %and_ln42_37, i1 %icmp_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'select' 'select_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%xor_ln42_21 = xor i1 %select_ln42_20, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'xor' 'xor_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%or_ln42_16 = or i1 %tmp_7536, i1 %xor_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'or' 'or_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%xor_ln42_22 = xor i1 %tmp_7532, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'xor' 'xor_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_39 = and i1 %or_ln42_16, i1 %xor_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'and' 'and_ln42_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_40 = and i1 %tmp_7536, i1 %select_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.58ns)   --->   "%a_1 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_49_val_read, i5 17, i13 %data_50_val_read, i5 18, i13 %data_51_val_read, i5 19, i13 %data_52_val_read, i5 20, i13 %data_53_val_read, i5 21, i13 %data_54_val_read, i5 22, i13 %data_55_val_read, i5 23, i13 %data_56_val_read, i5 24, i13 %data_57_val_read, i5 25, i13 %data_58_val_read, i5 26, i13 %data_59_val_read, i5 27, i13 %data_60_val_read, i5 28, i13 %data_61_val_read, i13 0, i5 %idx_read"   --->   Operation 233 'sparsemux' 'a_1' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln73_7 = sext i13 %a_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'sext' 'sext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln73_8 = sext i13 %weights_78_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'sext' 'sext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.89ns)   --->   "%mul_ln73_6 = mul i26 %sext_ln73_7, i26 %sext_ln73_8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_7538 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_7538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%trunc_ln42_6 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_6, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%tmp_7539 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'bitselect' 'tmp_7539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%tmp_7540 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_7540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln42_29 = trunc i26 %mul_ln73_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'trunc' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.70ns)   --->   "%icmp_ln42_24 = icmp_ne  i8 %trunc_ln42_29, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'icmp' 'icmp_ln42_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_43)   --->   "%tmp_7541 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'bitselect' 'tmp_7541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%or_ln42_18 = or i1 %tmp_7539, i1 %icmp_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'or' 'or_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%and_ln42_42 = and i1 %or_ln42_18, i1 %tmp_7540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'and' 'and_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%zext_ln42_6 = zext i1 %and_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_6 = add i13 %trunc_ln42_6, i13 %zext_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_7542 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_6, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'bitselect' 'tmp_7542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_43)   --->   "%xor_ln42_24 = xor i1 %tmp_7542, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'xor' 'xor_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_43 = and i1 %tmp_7541, i1 %xor_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'and' 'and_ln42_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_2835 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_6, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'partselect' 'tmp_2835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.57ns)   --->   "%icmp_ln42_25 = icmp_eq  i3 %tmp_2835, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'icmp' 'icmp_ln42_25' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_2836 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_6, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'partselect' 'tmp_2836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.70ns)   --->   "%icmp_ln42_26 = icmp_eq  i4 %tmp_2836, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'icmp' 'icmp_ln42_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.70ns)   --->   "%icmp_ln42_27 = icmp_eq  i4 %tmp_2836, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'icmp' 'icmp_ln42_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%select_ln42_24 = select i1 %and_ln42_43, i1 %icmp_ln42_26, i1 %icmp_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'select' 'select_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%tmp_7543 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_7543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%xor_ln42_102 = xor i1 %tmp_7543, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%and_ln42_44 = and i1 %icmp_ln42_25, i1 %xor_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%select_ln42_25 = select i1 %and_ln42_43, i1 %and_ln42_44, i1 %icmp_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%xor_ln42_25 = xor i1 %select_ln42_24, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'xor' 'xor_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%or_ln42_19 = or i1 %tmp_7542, i1 %xor_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'or' 'or_ln42_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%xor_ln42_26 = xor i1 %tmp_7538, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'xor' 'xor_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_46 = and i1 %or_ln42_19, i1 %xor_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'and' 'and_ln42_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_47 = and i1 %tmp_7542, i1 %select_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'and' 'and_ln42_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln73_9 = sext i13 %weights_79_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'sext' 'sext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.89ns)   --->   "%mul_ln73_7 = mul i26 %sext_ln73_7, i26 %sext_ln73_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_7544 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'bitselect' 'tmp_7544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%trunc_ln42_7 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_7, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%tmp_7545 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'bitselect' 'tmp_7545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%tmp_7546 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_7546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln42_30 = trunc i26 %mul_ln73_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'trunc' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln42_28 = icmp_ne  i8 %trunc_ln42_30, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_50)   --->   "%tmp_7547 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_7547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%or_ln42_21 = or i1 %tmp_7545, i1 %icmp_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%and_ln42_49 = and i1 %or_ln42_21, i1 %tmp_7546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%zext_ln42_7 = zext i1 %and_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_7 = add i13 %trunc_ln42_7, i13 %zext_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'add' 'add_ln42_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_7548 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_7, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'bitselect' 'tmp_7548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_50)   --->   "%xor_ln42_28 = xor i1 %tmp_7548, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_50 = and i1 %tmp_7547, i1 %xor_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'and' 'and_ln42_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_2837 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_7, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'partselect' 'tmp_2837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.57ns)   --->   "%icmp_ln42_29 = icmp_eq  i3 %tmp_2837, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_29' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_2838 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_7, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'partselect' 'tmp_2838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.70ns)   --->   "%icmp_ln42_30 = icmp_eq  i4 %tmp_2838, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'icmp' 'icmp_ln42_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.70ns)   --->   "%icmp_ln42_31 = icmp_eq  i4 %tmp_2838, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'icmp' 'icmp_ln42_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%select_ln42_28 = select i1 %and_ln42_50, i1 %icmp_ln42_30, i1 %icmp_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'select' 'select_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%tmp_7549 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'bitselect' 'tmp_7549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%xor_ln42_103 = xor i1 %tmp_7549, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'xor' 'xor_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%and_ln42_51 = and i1 %icmp_ln42_29, i1 %xor_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'and' 'and_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%select_ln42_29 = select i1 %and_ln42_50, i1 %and_ln42_51, i1 %icmp_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'select' 'select_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%xor_ln42_29 = xor i1 %select_ln42_28, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'xor' 'xor_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%or_ln42_22 = or i1 %tmp_7548, i1 %xor_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'or' 'or_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%xor_ln42_30 = xor i1 %tmp_7544, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'xor' 'xor_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_53 = and i1 %or_ln42_22, i1 %xor_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'and' 'and_ln42_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_54 = and i1 %tmp_7548, i1 %select_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'and' 'and_ln42_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln73_10 = sext i13 %weights_80_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'sext' 'sext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (1.89ns)   --->   "%mul_ln73_8 = mul i26 %sext_ln73_7, i26 %sext_ln73_10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_7550 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_7550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%trunc_ln42_8 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_8, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_7551 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'bitselect' 'tmp_7551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_7552 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'bitselect' 'tmp_7552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln42_31 = trunc i26 %mul_ln73_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'trunc' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.70ns)   --->   "%icmp_ln42_32 = icmp_ne  i8 %trunc_ln42_31, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'icmp' 'icmp_ln42_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_57)   --->   "%tmp_7553 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'bitselect' 'tmp_7553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%or_ln42_24 = or i1 %tmp_7551, i1 %icmp_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'or' 'or_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%and_ln42_56 = and i1 %or_ln42_24, i1 %tmp_7552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%zext_ln42_8 = zext i1 %and_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_8 = add i13 %trunc_ln42_8, i13 %zext_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'add' 'add_ln42_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_7554 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_8, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'bitselect' 'tmp_7554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_57)   --->   "%xor_ln42_32 = xor i1 %tmp_7554, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'xor' 'xor_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_57 = and i1 %tmp_7553, i1 %xor_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'and' 'and_ln42_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_2839 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_8, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'tmp_2839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.57ns)   --->   "%icmp_ln42_33 = icmp_eq  i3 %tmp_2839, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'icmp' 'icmp_ln42_33' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_2840 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_8, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'partselect' 'tmp_2840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.70ns)   --->   "%icmp_ln42_34 = icmp_eq  i4 %tmp_2840, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'icmp' 'icmp_ln42_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.70ns)   --->   "%icmp_ln42_35 = icmp_eq  i4 %tmp_2840, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'icmp' 'icmp_ln42_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%select_ln42_32 = select i1 %and_ln42_57, i1 %icmp_ln42_34, i1 %icmp_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'select' 'select_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%tmp_7555 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'bitselect' 'tmp_7555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%xor_ln42_104 = xor i1 %tmp_7555, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%and_ln42_58 = and i1 %icmp_ln42_33, i1 %xor_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%select_ln42_33 = select i1 %and_ln42_57, i1 %and_ln42_58, i1 %icmp_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'select' 'select_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%xor_ln42_33 = xor i1 %select_ln42_32, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'xor' 'xor_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%or_ln42_25 = or i1 %tmp_7554, i1 %xor_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'or' 'or_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%xor_ln42_34 = xor i1 %tmp_7550, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'xor' 'xor_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_60 = and i1 %or_ln42_25, i1 %xor_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'and' 'and_ln42_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_61 = and i1 %tmp_7554, i1 %select_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln73_11 = sext i13 %weights_81_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'sext' 'sext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.89ns)   --->   "%mul_ln73_9 = mul i26 %sext_ln73_7, i26 %sext_ln73_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_7556 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'bitselect' 'tmp_7556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%trunc_ln42_9 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_9, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_7557 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_7557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_7558 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_7558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln42_32 = trunc i26 %mul_ln73_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'trunc' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.70ns)   --->   "%icmp_ln42_36 = icmp_ne  i8 %trunc_ln42_32, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'icmp' 'icmp_ln42_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_64)   --->   "%tmp_7559 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'bitselect' 'tmp_7559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%or_ln42_27 = or i1 %tmp_7557, i1 %icmp_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'or' 'or_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%and_ln42_63 = and i1 %or_ln42_27, i1 %tmp_7558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'and' 'and_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%zext_ln42_9 = zext i1 %and_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_9 = add i13 %trunc_ln42_9, i13 %zext_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'add' 'add_ln42_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_7560 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_9, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'bitselect' 'tmp_7560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_64)   --->   "%xor_ln42_36 = xor i1 %tmp_7560, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'xor' 'xor_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_64 = and i1 %tmp_7559, i1 %xor_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'and' 'and_ln42_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_2841 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_9, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'partselect' 'tmp_2841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.57ns)   --->   "%icmp_ln42_37 = icmp_eq  i3 %tmp_2841, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'icmp' 'icmp_ln42_37' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_2842 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_9, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'partselect' 'tmp_2842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.70ns)   --->   "%icmp_ln42_38 = icmp_eq  i4 %tmp_2842, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'icmp' 'icmp_ln42_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_39 = icmp_eq  i4 %tmp_2842, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%select_ln42_36 = select i1 %and_ln42_64, i1 %icmp_ln42_38, i1 %icmp_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'select' 'select_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%tmp_7561 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'bitselect' 'tmp_7561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%xor_ln42_105 = xor i1 %tmp_7561, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'xor' 'xor_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%and_ln42_65 = and i1 %icmp_ln42_37, i1 %xor_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'and' 'and_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%select_ln42_37 = select i1 %and_ln42_64, i1 %and_ln42_65, i1 %icmp_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'select' 'select_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%xor_ln42_37 = xor i1 %select_ln42_36, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'xor' 'xor_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%or_ln42_28 = or i1 %tmp_7560, i1 %xor_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'or' 'or_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%xor_ln42_38 = xor i1 %tmp_7556, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'xor' 'xor_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_67 = and i1 %or_ln42_28, i1 %xor_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'and' 'and_ln42_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_68 = and i1 %tmp_7560, i1 %select_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'and' 'and_ln42_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln73_12 = sext i13 %weights_82_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'sext' 'sext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (1.89ns)   --->   "%mul_ln73_10 = mul i26 %sext_ln73_7, i26 %sext_ln73_12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'mul' 'mul_ln73_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_7562 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'bitselect' 'tmp_7562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_10, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_7563 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'bitselect' 'tmp_7563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_7564 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'bitselect' 'tmp_7564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln42_33 = trunc i26 %mul_ln73_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'trunc' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.70ns)   --->   "%icmp_ln42_40 = icmp_ne  i8 %trunc_ln42_33, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'icmp' 'icmp_ln42_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_71)   --->   "%tmp_7565 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'bitselect' 'tmp_7565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%or_ln42_30 = or i1 %tmp_7563, i1 %icmp_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'or' 'or_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%and_ln42_70 = and i1 %or_ln42_30, i1 %tmp_7564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'and' 'and_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%zext_ln42_10 = zext i1 %and_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_10 = add i13 %trunc_ln42_s, i13 %zext_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'add' 'add_ln42_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_7566 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_10, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitselect' 'tmp_7566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_71)   --->   "%xor_ln42_40 = xor i1 %tmp_7566, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'xor' 'xor_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_71 = and i1 %tmp_7565, i1 %xor_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'and' 'and_ln42_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_2843 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_10, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'partselect' 'tmp_2843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.57ns)   --->   "%icmp_ln42_41 = icmp_eq  i3 %tmp_2843, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'icmp' 'icmp_ln42_41' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_2844 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_10, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'partselect' 'tmp_2844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.70ns)   --->   "%icmp_ln42_42 = icmp_eq  i4 %tmp_2844, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'icmp' 'icmp_ln42_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.70ns)   --->   "%icmp_ln42_43 = icmp_eq  i4 %tmp_2844, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'icmp' 'icmp_ln42_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%select_ln42_40 = select i1 %and_ln42_71, i1 %icmp_ln42_42, i1 %icmp_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'select' 'select_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%tmp_7567 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_7567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%xor_ln42_106 = xor i1 %tmp_7567, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%and_ln42_72 = and i1 %icmp_ln42_41, i1 %xor_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%select_ln42_41 = select i1 %and_ln42_71, i1 %and_ln42_72, i1 %icmp_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'select' 'select_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%xor_ln42_41 = xor i1 %select_ln42_40, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'xor' 'xor_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%or_ln42_31 = or i1 %tmp_7566, i1 %xor_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'or' 'or_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%xor_ln42_42 = xor i1 %tmp_7562, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'xor' 'xor_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_74 = and i1 %or_ln42_31, i1 %xor_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'and' 'and_ln42_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_75 = and i1 %tmp_7566, i1 %select_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'and' 'and_ln42_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln73_13 = sext i13 %weights_83_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'sext' 'sext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (1.89ns)   --->   "%mul_ln73_11 = mul i26 %sext_ln73_7, i26 %sext_ln73_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'mul' 'mul_ln73_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_7568 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_7568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%trunc_ln42_10 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_11, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'partselect' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_7569 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'bitselect' 'tmp_7569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_7570 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'bitselect' 'tmp_7570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln42_34 = trunc i26 %mul_ln73_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'trunc' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.70ns)   --->   "%icmp_ln42_44 = icmp_ne  i8 %trunc_ln42_34, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'icmp' 'icmp_ln42_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_78)   --->   "%tmp_7571 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'bitselect' 'tmp_7571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%or_ln42_33 = or i1 %tmp_7569, i1 %icmp_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'or' 'or_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%and_ln42_77 = and i1 %or_ln42_33, i1 %tmp_7570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'and' 'and_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%zext_ln42_11 = zext i1 %and_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_11 = add i13 %trunc_ln42_10, i13 %zext_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'add' 'add_ln42_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_7572 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_11, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'bitselect' 'tmp_7572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_78)   --->   "%xor_ln42_44 = xor i1 %tmp_7572, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'xor' 'xor_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_78 = and i1 %tmp_7571, i1 %xor_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'and' 'and_ln42_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_2845 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_11, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'partselect' 'tmp_2845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.57ns)   --->   "%icmp_ln42_45 = icmp_eq  i3 %tmp_2845, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'icmp' 'icmp_ln42_45' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_2846 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_11, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'partselect' 'tmp_2846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.70ns)   --->   "%icmp_ln42_46 = icmp_eq  i4 %tmp_2846, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'icmp' 'icmp_ln42_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.70ns)   --->   "%icmp_ln42_47 = icmp_eq  i4 %tmp_2846, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'icmp' 'icmp_ln42_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%select_ln42_44 = select i1 %and_ln42_78, i1 %icmp_ln42_46, i1 %icmp_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'select' 'select_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%tmp_7573 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'bitselect' 'tmp_7573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%xor_ln42_107 = xor i1 %tmp_7573, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'xor' 'xor_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%and_ln42_79 = and i1 %icmp_ln42_45, i1 %xor_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%select_ln42_45 = select i1 %and_ln42_78, i1 %and_ln42_79, i1 %icmp_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'select' 'select_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%xor_ln42_45 = xor i1 %select_ln42_44, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'xor' 'xor_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%or_ln42_34 = or i1 %tmp_7572, i1 %xor_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'or' 'or_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%xor_ln42_46 = xor i1 %tmp_7568, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'xor' 'xor_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_81 = and i1 %or_ln42_34, i1 %xor_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'and' 'and_ln42_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_82 = and i1 %tmp_7572, i1 %select_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'and' 'and_ln42_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.58ns)   --->   "%a_2 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_50_val_read, i5 17, i13 %data_51_val_read, i5 18, i13 %data_52_val_read, i5 19, i13 %data_53_val_read, i5 20, i13 %data_54_val_read, i5 21, i13 %data_55_val_read, i5 22, i13 %data_56_val_read, i5 23, i13 %data_57_val_read, i5 24, i13 %data_58_val_read, i5 25, i13 %data_59_val_read, i5 26, i13 %data_60_val_read, i5 27, i13 %data_61_val_read, i5 28, i13 %data_62_val_read, i13 0, i5 %idx_read"   --->   Operation 421 'sparsemux' 'a_2' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln73_14 = sext i13 %a_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'sext' 'sext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln73_15 = sext i13 %weights_84_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'sext' 'sext_ln73_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (1.89ns)   --->   "%mul_ln73_12 = mul i26 %sext_ln73_14, i26 %sext_ln73_15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'mul' 'mul_ln73_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_7574 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_7574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%trunc_ln42_11 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_12, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'partselect' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_7575 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'bitselect' 'tmp_7575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_7576 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_7576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln42_35 = trunc i26 %mul_ln73_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'trunc' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.70ns)   --->   "%icmp_ln42_48 = icmp_ne  i8 %trunc_ln42_35, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'icmp' 'icmp_ln42_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_85)   --->   "%tmp_7577 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'bitselect' 'tmp_7577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%or_ln42_36 = or i1 %tmp_7575, i1 %icmp_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'or' 'or_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%and_ln42_84 = and i1 %or_ln42_36, i1 %tmp_7576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'and' 'and_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%zext_ln42_12 = zext i1 %and_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_12 = add i13 %trunc_ln42_11, i13 %zext_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'add' 'add_ln42_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_7578 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_12, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'bitselect' 'tmp_7578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_85)   --->   "%xor_ln42_48 = xor i1 %tmp_7578, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'xor' 'xor_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_85 = and i1 %tmp_7577, i1 %xor_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'and' 'and_ln42_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_2847 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_12, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'partselect' 'tmp_2847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.57ns)   --->   "%icmp_ln42_49 = icmp_eq  i3 %tmp_2847, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'icmp' 'icmp_ln42_49' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_2848 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_12, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'partselect' 'tmp_2848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.70ns)   --->   "%icmp_ln42_50 = icmp_eq  i4 %tmp_2848, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'icmp' 'icmp_ln42_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.70ns)   --->   "%icmp_ln42_51 = icmp_eq  i4 %tmp_2848, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'icmp' 'icmp_ln42_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%select_ln42_48 = select i1 %and_ln42_85, i1 %icmp_ln42_50, i1 %icmp_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'select' 'select_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%tmp_7579 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'bitselect' 'tmp_7579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%xor_ln42_108 = xor i1 %tmp_7579, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'xor' 'xor_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%and_ln42_86 = and i1 %icmp_ln42_49, i1 %xor_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%select_ln42_49 = select i1 %and_ln42_85, i1 %and_ln42_86, i1 %icmp_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'select' 'select_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%xor_ln42_49 = xor i1 %select_ln42_48, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'xor' 'xor_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%or_ln42_37 = or i1 %tmp_7578, i1 %xor_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'or' 'or_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%xor_ln42_50 = xor i1 %tmp_7574, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'xor' 'xor_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_88 = and i1 %or_ln42_37, i1 %xor_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'and' 'and_ln42_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_89 = and i1 %tmp_7578, i1 %select_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'and' 'and_ln42_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln73_16 = sext i13 %weights_85_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'sext' 'sext_ln73_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (1.89ns)   --->   "%mul_ln73_13 = mul i26 %sext_ln73_14, i26 %sext_ln73_16" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'mul' 'mul_ln73_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_7580 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'bitselect' 'tmp_7580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%trunc_ln42_12 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_13, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'partselect' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_7581 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'bitselect' 'tmp_7581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_7582 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'bitselect' 'tmp_7582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln42_36 = trunc i26 %mul_ln73_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'trunc' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.70ns)   --->   "%icmp_ln42_52 = icmp_ne  i8 %trunc_ln42_36, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'icmp' 'icmp_ln42_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_92)   --->   "%tmp_7583 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'bitselect' 'tmp_7583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%or_ln42_39 = or i1 %tmp_7581, i1 %icmp_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'or' 'or_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%and_ln42_91 = and i1 %or_ln42_39, i1 %tmp_7582" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'and' 'and_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%zext_ln42_13 = zext i1 %and_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_13 = add i13 %trunc_ln42_12, i13 %zext_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'add' 'add_ln42_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_7584 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_13, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'bitselect' 'tmp_7584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_92)   --->   "%xor_ln42_52 = xor i1 %tmp_7584, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'xor' 'xor_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_92 = and i1 %tmp_7583, i1 %xor_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'and' 'and_ln42_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_2849 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_13, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'partselect' 'tmp_2849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.57ns)   --->   "%icmp_ln42_53 = icmp_eq  i3 %tmp_2849, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'icmp' 'icmp_ln42_53' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_2850 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_13, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'partselect' 'tmp_2850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.70ns)   --->   "%icmp_ln42_54 = icmp_eq  i4 %tmp_2850, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'icmp' 'icmp_ln42_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.70ns)   --->   "%icmp_ln42_55 = icmp_eq  i4 %tmp_2850, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'icmp' 'icmp_ln42_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%select_ln42_52 = select i1 %and_ln42_92, i1 %icmp_ln42_54, i1 %icmp_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'select' 'select_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%tmp_7585 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'bitselect' 'tmp_7585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%xor_ln42_109 = xor i1 %tmp_7585, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'xor' 'xor_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%and_ln42_93 = and i1 %icmp_ln42_53, i1 %xor_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%select_ln42_53 = select i1 %and_ln42_92, i1 %and_ln42_93, i1 %icmp_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'select' 'select_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%xor_ln42_53 = xor i1 %select_ln42_52, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'xor' 'xor_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%or_ln42_40 = or i1 %tmp_7584, i1 %xor_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'or' 'or_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%xor_ln42_54 = xor i1 %tmp_7580, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'xor' 'xor_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_95 = and i1 %or_ln42_40, i1 %xor_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'and' 'and_ln42_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_96 = and i1 %tmp_7584, i1 %select_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'and' 'and_ln42_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln73_17 = sext i13 %weights_86_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'sext' 'sext_ln73_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (1.89ns)   --->   "%mul_ln73_14 = mul i26 %sext_ln73_14, i26 %sext_ln73_17" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_7586 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_7586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%trunc_ln42_13 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_14, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'partselect' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_7587 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'bitselect' 'tmp_7587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_7588 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'bitselect' 'tmp_7588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln42_37 = trunc i26 %mul_ln73_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'trunc' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.70ns)   --->   "%icmp_ln42_56 = icmp_ne  i8 %trunc_ln42_37, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'icmp' 'icmp_ln42_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_99)   --->   "%tmp_7589 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'bitselect' 'tmp_7589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%or_ln42_42 = or i1 %tmp_7587, i1 %icmp_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'or' 'or_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%and_ln42_98 = and i1 %or_ln42_42, i1 %tmp_7588" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%zext_ln42_14 = zext i1 %and_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_14 = add i13 %trunc_ln42_13, i13 %zext_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'add' 'add_ln42_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_7590 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_14, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'bitselect' 'tmp_7590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_99)   --->   "%xor_ln42_56 = xor i1 %tmp_7590, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'xor' 'xor_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_99 = and i1 %tmp_7589, i1 %xor_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'and' 'and_ln42_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_2851 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_14, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'partselect' 'tmp_2851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.57ns)   --->   "%icmp_ln42_57 = icmp_eq  i3 %tmp_2851, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'icmp' 'icmp_ln42_57' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_2852 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_14, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'partselect' 'tmp_2852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln42_58 = icmp_eq  i4 %tmp_2852, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'icmp' 'icmp_ln42_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.70ns)   --->   "%icmp_ln42_59 = icmp_eq  i4 %tmp_2852, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'icmp' 'icmp_ln42_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%select_ln42_56 = select i1 %and_ln42_99, i1 %icmp_ln42_58, i1 %icmp_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'select' 'select_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%tmp_7591 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'bitselect' 'tmp_7591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%xor_ln42_110 = xor i1 %tmp_7591, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'xor' 'xor_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%and_ln42_100 = and i1 %icmp_ln42_57, i1 %xor_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%select_ln42_57 = select i1 %and_ln42_99, i1 %and_ln42_100, i1 %icmp_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'select' 'select_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%xor_ln42_57 = xor i1 %select_ln42_56, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'xor' 'xor_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%or_ln42_43 = or i1 %tmp_7590, i1 %xor_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%xor_ln42_58 = xor i1 %tmp_7586, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'xor' 'xor_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_102 = and i1 %or_ln42_43, i1 %xor_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_103 = and i1 %tmp_7590, i1 %select_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln73_18 = sext i13 %weights_87_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'sext' 'sext_ln73_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (1.89ns)   --->   "%mul_ln73_15 = mul i26 %sext_ln73_14, i26 %sext_ln73_18" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_7592 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'bitselect' 'tmp_7592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%trunc_ln42_14 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_15, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'partselect' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_7593 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'bitselect' 'tmp_7593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_7594 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'bitselect' 'tmp_7594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln42_38 = trunc i26 %mul_ln73_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'trunc' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln42_60 = icmp_ne  i8 %trunc_ln42_38, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'icmp' 'icmp_ln42_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_106)   --->   "%tmp_7595 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'bitselect' 'tmp_7595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%or_ln42_45 = or i1 %tmp_7593, i1 %icmp_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'or' 'or_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%and_ln42_105 = and i1 %or_ln42_45, i1 %tmp_7594" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'and' 'and_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%zext_ln42_15 = zext i1 %and_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_15 = add i13 %trunc_ln42_14, i13 %zext_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'add' 'add_ln42_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_7596 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_15, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'bitselect' 'tmp_7596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_106)   --->   "%xor_ln42_60 = xor i1 %tmp_7596, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'xor' 'xor_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_106 = and i1 %tmp_7595, i1 %xor_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'and' 'and_ln42_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_2853 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_15, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'partselect' 'tmp_2853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.57ns)   --->   "%icmp_ln42_61 = icmp_eq  i3 %tmp_2853, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'icmp' 'icmp_ln42_61' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_2854 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_15, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'partselect' 'tmp_2854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.70ns)   --->   "%icmp_ln42_62 = icmp_eq  i4 %tmp_2854, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'icmp' 'icmp_ln42_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.70ns)   --->   "%icmp_ln42_63 = icmp_eq  i4 %tmp_2854, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'icmp' 'icmp_ln42_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%select_ln42_60 = select i1 %and_ln42_106, i1 %icmp_ln42_62, i1 %icmp_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'select' 'select_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%tmp_7597 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'bitselect' 'tmp_7597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%xor_ln42_111 = xor i1 %tmp_7597, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'xor' 'xor_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%and_ln42_107 = and i1 %icmp_ln42_61, i1 %xor_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'and' 'and_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%select_ln42_61 = select i1 %and_ln42_106, i1 %and_ln42_107, i1 %icmp_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'select' 'select_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%xor_ln42_61 = xor i1 %select_ln42_60, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'xor' 'xor_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%or_ln42_46 = or i1 %tmp_7596, i1 %xor_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'or' 'or_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%xor_ln42_62 = xor i1 %tmp_7592, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'xor' 'xor_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_109 = and i1 %or_ln42_46, i1 %xor_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'and' 'and_ln42_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_110 = and i1 %tmp_7596, i1 %select_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'and' 'and_ln42_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln73_19 = sext i13 %weights_88_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'sext' 'sext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (1.89ns)   --->   "%mul_ln73_16 = mul i26 %sext_ln73_14, i26 %sext_ln73_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'mul' 'mul_ln73_16' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_7598 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'bitselect' 'tmp_7598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%trunc_ln42_15 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_16, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'partselect' 'trunc_ln42_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%tmp_7599 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'bitselect' 'tmp_7599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%tmp_7600 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'bitselect' 'tmp_7600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln42_39 = trunc i26 %mul_ln73_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'trunc' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.70ns)   --->   "%icmp_ln42_64 = icmp_ne  i8 %trunc_ln42_39, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'icmp' 'icmp_ln42_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_113)   --->   "%tmp_7601 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'bitselect' 'tmp_7601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%or_ln42_48 = or i1 %tmp_7599, i1 %icmp_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'or' 'or_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%and_ln42_112 = and i1 %or_ln42_48, i1 %tmp_7600" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'and' 'and_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%zext_ln42_16 = zext i1 %and_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'zext' 'zext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_16 = add i13 %trunc_ln42_15, i13 %zext_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'add' 'add_ln42_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_7602 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_16, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'bitselect' 'tmp_7602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_113)   --->   "%xor_ln42_64 = xor i1 %tmp_7602, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'xor' 'xor_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_113 = and i1 %tmp_7601, i1 %xor_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_2855 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_16, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'partselect' 'tmp_2855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.57ns)   --->   "%icmp_ln42_65 = icmp_eq  i3 %tmp_2855, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'icmp' 'icmp_ln42_65' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_2856 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_16, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'partselect' 'tmp_2856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.70ns)   --->   "%icmp_ln42_66 = icmp_eq  i4 %tmp_2856, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'icmp' 'icmp_ln42_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.70ns)   --->   "%icmp_ln42_67 = icmp_eq  i4 %tmp_2856, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'icmp' 'icmp_ln42_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%select_ln42_64 = select i1 %and_ln42_113, i1 %icmp_ln42_66, i1 %icmp_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'select' 'select_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_117)   --->   "%tmp_7603 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'bitselect' 'tmp_7603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_117)   --->   "%xor_ln42_112 = xor i1 %tmp_7603, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'xor' 'xor_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_117)   --->   "%and_ln42_114 = and i1 %icmp_ln42_65, i1 %xor_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_117)   --->   "%select_ln42_65 = select i1 %and_ln42_113, i1 %and_ln42_114, i1 %icmp_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'select' 'select_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%xor_ln42_65 = xor i1 %select_ln42_64, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'xor' 'xor_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%or_ln42_49 = or i1 %tmp_7602, i1 %xor_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'or' 'or_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%xor_ln42_66 = xor i1 %tmp_7598, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'xor' 'xor_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_116 = and i1 %or_ln42_49, i1 %xor_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_117 = and i1 %tmp_7602, i1 %select_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'and' 'and_ln42_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln73_20 = sext i13 %weights_89_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'sext' 'sext_ln73_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (1.89ns)   --->   "%mul_ln73_17 = mul i26 %sext_ln73_14, i26 %sext_ln73_20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'mul' 'mul_ln73_17' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_7604 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'bitselect' 'tmp_7604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%trunc_ln42_16 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_17, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'partselect' 'trunc_ln42_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%tmp_7605 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'bitselect' 'tmp_7605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%tmp_7606 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'bitselect' 'tmp_7606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln42_40 = trunc i26 %mul_ln73_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'trunc' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.70ns)   --->   "%icmp_ln42_68 = icmp_ne  i8 %trunc_ln42_40, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'icmp' 'icmp_ln42_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_120)   --->   "%tmp_7607 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'bitselect' 'tmp_7607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%or_ln42_51 = or i1 %tmp_7605, i1 %icmp_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'or' 'or_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%and_ln42_119 = and i1 %or_ln42_51, i1 %tmp_7606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'and' 'and_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%zext_ln42_17 = zext i1 %and_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'zext' 'zext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_17 = add i13 %trunc_ln42_16, i13 %zext_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'add' 'add_ln42_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_7608 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_17, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'bitselect' 'tmp_7608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_120)   --->   "%xor_ln42_68 = xor i1 %tmp_7608, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'xor' 'xor_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_120 = and i1 %tmp_7607, i1 %xor_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'and' 'and_ln42_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_2857 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_17, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'partselect' 'tmp_2857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.57ns)   --->   "%icmp_ln42_69 = icmp_eq  i3 %tmp_2857, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'icmp' 'icmp_ln42_69' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_2858 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_17, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'partselect' 'tmp_2858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.70ns)   --->   "%icmp_ln42_70 = icmp_eq  i4 %tmp_2858, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'icmp' 'icmp_ln42_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.70ns)   --->   "%icmp_ln42_71 = icmp_eq  i4 %tmp_2858, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'icmp' 'icmp_ln42_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%select_ln42_68 = select i1 %and_ln42_120, i1 %icmp_ln42_70, i1 %icmp_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'select' 'select_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_124)   --->   "%tmp_7609 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'bitselect' 'tmp_7609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_124)   --->   "%xor_ln42_113 = xor i1 %tmp_7609, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'xor' 'xor_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_124)   --->   "%and_ln42_121 = and i1 %icmp_ln42_69, i1 %xor_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'and' 'and_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_124)   --->   "%select_ln42_69 = select i1 %and_ln42_120, i1 %and_ln42_121, i1 %icmp_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%xor_ln42_69 = xor i1 %select_ln42_68, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'xor' 'xor_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%or_ln42_52 = or i1 %tmp_7608, i1 %xor_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'or' 'or_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%xor_ln42_70 = xor i1 %tmp_7604, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_123 = and i1 %or_ln42_52, i1 %xor_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_124 = and i1 %tmp_7608, i1 %select_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'and' 'and_ln42_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.58ns)   --->   "%a_3 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_51_val_read, i5 17, i13 %data_52_val_read, i5 18, i13 %data_53_val_read, i5 19, i13 %data_54_val_read, i5 20, i13 %data_55_val_read, i5 21, i13 %data_56_val_read, i5 22, i13 %data_57_val_read, i5 23, i13 %data_58_val_read, i5 24, i13 %data_59_val_read, i5 25, i13 %data_60_val_read, i5 26, i13 %data_61_val_read, i5 27, i13 %data_62_val_read, i5 28, i13 %data_63_val_read, i13 0, i5 %idx_read"   --->   Operation 609 'sparsemux' 'a_3' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln73_21 = sext i13 %a_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'sext' 'sext_ln73_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln73_22 = sext i13 %weights_90_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'sext' 'sext_ln73_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (1.89ns)   --->   "%mul_ln73_18 = mul i26 %sext_ln73_21, i26 %sext_ln73_22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'mul' 'mul_ln73_18' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_7610 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'bitselect' 'tmp_7610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%trunc_ln42_17 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_18, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'partselect' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_7611 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'bitselect' 'tmp_7611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_7612 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'bitselect' 'tmp_7612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln42_41 = trunc i26 %mul_ln73_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'trunc' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.70ns)   --->   "%icmp_ln42_72 = icmp_ne  i8 %trunc_ln42_41, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'icmp' 'icmp_ln42_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_127)   --->   "%tmp_7613 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'bitselect' 'tmp_7613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%or_ln42_54 = or i1 %tmp_7611, i1 %icmp_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'or' 'or_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%and_ln42_126 = and i1 %or_ln42_54, i1 %tmp_7612" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'and' 'and_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%zext_ln42_18 = zext i1 %and_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'zext' 'zext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_18 = add i13 %trunc_ln42_17, i13 %zext_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'add' 'add_ln42_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_7614 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_18, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'bitselect' 'tmp_7614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_127)   --->   "%xor_ln42_72 = xor i1 %tmp_7614, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'xor' 'xor_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_127 = and i1 %tmp_7613, i1 %xor_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_2859 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_18, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'partselect' 'tmp_2859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.57ns)   --->   "%icmp_ln42_73 = icmp_eq  i3 %tmp_2859, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'icmp' 'icmp_ln42_73' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_2860 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_18, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'partselect' 'tmp_2860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.70ns)   --->   "%icmp_ln42_74 = icmp_eq  i4 %tmp_2860, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'icmp' 'icmp_ln42_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.70ns)   --->   "%icmp_ln42_75 = icmp_eq  i4 %tmp_2860, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'icmp' 'icmp_ln42_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%select_ln42_72 = select i1 %and_ln42_127, i1 %icmp_ln42_74, i1 %icmp_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'select' 'select_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_131)   --->   "%tmp_7615 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'bitselect' 'tmp_7615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_131)   --->   "%xor_ln42_114 = xor i1 %tmp_7615, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'xor' 'xor_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_131)   --->   "%and_ln42_128 = and i1 %icmp_ln42_73, i1 %xor_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'and' 'and_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_131)   --->   "%select_ln42_73 = select i1 %and_ln42_127, i1 %and_ln42_128, i1 %icmp_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'select' 'select_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%xor_ln42_73 = xor i1 %select_ln42_72, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'xor' 'xor_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%or_ln42_55 = or i1 %tmp_7614, i1 %xor_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'or' 'or_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%xor_ln42_74 = xor i1 %tmp_7610, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'xor' 'xor_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_130 = and i1 %or_ln42_55, i1 %xor_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'and' 'and_ln42_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_131 = and i1 %tmp_7614, i1 %select_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'and' 'and_ln42_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln73_23 = sext i13 %weights_91_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'sext' 'sext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (1.89ns)   --->   "%mul_ln73_19 = mul i26 %sext_ln73_21, i26 %sext_ln73_23" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'mul' 'mul_ln73_19' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_7616 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'bitselect' 'tmp_7616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%trunc_ln42_18 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_19, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'partselect' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_7617 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'bitselect' 'tmp_7617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_7618 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'bitselect' 'tmp_7618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln42_42 = trunc i26 %mul_ln73_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'trunc' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.70ns)   --->   "%icmp_ln42_76 = icmp_ne  i8 %trunc_ln42_42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'icmp' 'icmp_ln42_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_134)   --->   "%tmp_7619 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'bitselect' 'tmp_7619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%or_ln42_57 = or i1 %tmp_7617, i1 %icmp_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'or' 'or_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%and_ln42_133 = and i1 %or_ln42_57, i1 %tmp_7618" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'and' 'and_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%zext_ln42_19 = zext i1 %and_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_19 = add i13 %trunc_ln42_18, i13 %zext_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'add' 'add_ln42_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_7620 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_19, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'bitselect' 'tmp_7620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_134)   --->   "%xor_ln42_76 = xor i1 %tmp_7620, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'xor' 'xor_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_134 = and i1 %tmp_7619, i1 %xor_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'and' 'and_ln42_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_2861 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_19, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'partselect' 'tmp_2861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.57ns)   --->   "%icmp_ln42_77 = icmp_eq  i3 %tmp_2861, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'icmp' 'icmp_ln42_77' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_2862 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_19, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'partselect' 'tmp_2862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.70ns)   --->   "%icmp_ln42_78 = icmp_eq  i4 %tmp_2862, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'icmp' 'icmp_ln42_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.70ns)   --->   "%icmp_ln42_79 = icmp_eq  i4 %tmp_2862, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'icmp' 'icmp_ln42_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%select_ln42_76 = select i1 %and_ln42_134, i1 %icmp_ln42_78, i1 %icmp_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'select' 'select_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_138)   --->   "%tmp_7621 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'bitselect' 'tmp_7621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_138)   --->   "%xor_ln42_115 = xor i1 %tmp_7621, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'xor' 'xor_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_138)   --->   "%and_ln42_135 = and i1 %icmp_ln42_77, i1 %xor_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'and' 'and_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_138)   --->   "%select_ln42_77 = select i1 %and_ln42_134, i1 %and_ln42_135, i1 %icmp_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'select' 'select_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%xor_ln42_77 = xor i1 %select_ln42_76, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'xor' 'xor_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%or_ln42_58 = or i1 %tmp_7620, i1 %xor_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'or' 'or_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%xor_ln42_78 = xor i1 %tmp_7616, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'xor' 'xor_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_137 = and i1 %or_ln42_58, i1 %xor_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'and' 'and_ln42_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_138 = and i1 %tmp_7620, i1 %select_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'and' 'and_ln42_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln73_24 = sext i13 %weights_92_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'sext' 'sext_ln73_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (1.89ns)   --->   "%mul_ln73_20 = mul i26 %sext_ln73_21, i26 %sext_ln73_24" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'mul' 'mul_ln73_20' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_7622 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'bitselect' 'tmp_7622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%trunc_ln42_19 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_20, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'partselect' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_7623 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'bitselect' 'tmp_7623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_7624 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'bitselect' 'tmp_7624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln42_43 = trunc i26 %mul_ln73_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'trunc' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.70ns)   --->   "%icmp_ln42_80 = icmp_ne  i8 %trunc_ln42_43, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'icmp' 'icmp_ln42_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_141)   --->   "%tmp_7625 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'bitselect' 'tmp_7625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%or_ln42_60 = or i1 %tmp_7623, i1 %icmp_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'or' 'or_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%and_ln42_140 = and i1 %or_ln42_60, i1 %tmp_7624" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'and' 'and_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%zext_ln42_20 = zext i1 %and_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_20 = add i13 %trunc_ln42_19, i13 %zext_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'add' 'add_ln42_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_7626 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_20, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'bitselect' 'tmp_7626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_141)   --->   "%xor_ln42_80 = xor i1 %tmp_7626, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'xor' 'xor_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_141 = and i1 %tmp_7625, i1 %xor_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'and' 'and_ln42_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_2863 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_20, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'partselect' 'tmp_2863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.57ns)   --->   "%icmp_ln42_81 = icmp_eq  i3 %tmp_2863, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'icmp' 'icmp_ln42_81' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_2864 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_20, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'partselect' 'tmp_2864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.70ns)   --->   "%icmp_ln42_82 = icmp_eq  i4 %tmp_2864, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'icmp' 'icmp_ln42_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.70ns)   --->   "%icmp_ln42_83 = icmp_eq  i4 %tmp_2864, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'icmp' 'icmp_ln42_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%select_ln42_80 = select i1 %and_ln42_141, i1 %icmp_ln42_82, i1 %icmp_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'select' 'select_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_145)   --->   "%tmp_7627 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'bitselect' 'tmp_7627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_145)   --->   "%xor_ln42_116 = xor i1 %tmp_7627, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'xor' 'xor_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_145)   --->   "%and_ln42_142 = and i1 %icmp_ln42_81, i1 %xor_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'and' 'and_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_145)   --->   "%select_ln42_81 = select i1 %and_ln42_141, i1 %and_ln42_142, i1 %icmp_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'select' 'select_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%xor_ln42_81 = xor i1 %select_ln42_80, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'xor' 'xor_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%or_ln42_61 = or i1 %tmp_7626, i1 %xor_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'or' 'or_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%xor_ln42_82 = xor i1 %tmp_7622, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'xor' 'xor_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_144 = and i1 %or_ln42_61, i1 %xor_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'and' 'and_ln42_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_145 = and i1 %tmp_7626, i1 %select_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'and' 'and_ln42_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln73_25 = sext i13 %weights_93_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'sext' 'sext_ln73_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (1.89ns)   --->   "%mul_ln73_21 = mul i26 %sext_ln73_21, i26 %sext_ln73_25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'mul' 'mul_ln73_21' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_7628 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'bitselect' 'tmp_7628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%trunc_ln42_20 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_21, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'partselect' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_7629 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'bitselect' 'tmp_7629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_7630 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'bitselect' 'tmp_7630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln42_44 = trunc i26 %mul_ln73_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'trunc' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.70ns)   --->   "%icmp_ln42_84 = icmp_ne  i8 %trunc_ln42_44, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'icmp' 'icmp_ln42_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_148)   --->   "%tmp_7631 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'bitselect' 'tmp_7631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%or_ln42_63 = or i1 %tmp_7629, i1 %icmp_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%and_ln42_147 = and i1 %or_ln42_63, i1 %tmp_7630" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'and' 'and_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%zext_ln42_21 = zext i1 %and_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_21 = add i13 %trunc_ln42_20, i13 %zext_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'add' 'add_ln42_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_7632 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_21, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'bitselect' 'tmp_7632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_148)   --->   "%xor_ln42_84 = xor i1 %tmp_7632, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'xor' 'xor_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_148 = and i1 %tmp_7631, i1 %xor_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'and' 'and_ln42_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_2865 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_21, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'partselect' 'tmp_2865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.57ns)   --->   "%icmp_ln42_85 = icmp_eq  i3 %tmp_2865, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'icmp' 'icmp_ln42_85' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_2866 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_21, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'partselect' 'tmp_2866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.70ns)   --->   "%icmp_ln42_86 = icmp_eq  i4 %tmp_2866, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 723 'icmp' 'icmp_ln42_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.70ns)   --->   "%icmp_ln42_87 = icmp_eq  i4 %tmp_2866, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 724 'icmp' 'icmp_ln42_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%select_ln42_84 = select i1 %and_ln42_148, i1 %icmp_ln42_86, i1 %icmp_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 725 'select' 'select_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_152)   --->   "%tmp_7633 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 726 'bitselect' 'tmp_7633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_152)   --->   "%xor_ln42_117 = xor i1 %tmp_7633, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 727 'xor' 'xor_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_152)   --->   "%and_ln42_149 = and i1 %icmp_ln42_85, i1 %xor_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 728 'and' 'and_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_152)   --->   "%select_ln42_85 = select i1 %and_ln42_148, i1 %and_ln42_149, i1 %icmp_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'select' 'select_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%xor_ln42_85 = xor i1 %select_ln42_84, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 730 'xor' 'xor_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%or_ln42_64 = or i1 %tmp_7632, i1 %xor_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'or' 'or_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%xor_ln42_86 = xor i1 %tmp_7628, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'xor' 'xor_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_151 = and i1 %or_ln42_64, i1 %xor_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 733 'and' 'and_ln42_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_152 = and i1 %tmp_7632, i1 %select_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'and' 'and_ln42_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln73_26 = sext i13 %weights_94_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'sext' 'sext_ln73_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (1.89ns)   --->   "%mul_ln73_22 = mul i26 %sext_ln73_21, i26 %sext_ln73_26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'mul' 'mul_ln73_22' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_7634 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'bitselect' 'tmp_7634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%trunc_ln42_21 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_22, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 738 'partselect' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%tmp_7635 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'bitselect' 'tmp_7635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%tmp_7636 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'bitselect' 'tmp_7636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln42_45 = trunc i26 %mul_ln73_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'trunc' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.70ns)   --->   "%icmp_ln42_88 = icmp_ne  i8 %trunc_ln42_45, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'icmp' 'icmp_ln42_88' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_155)   --->   "%tmp_7637 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 743 'bitselect' 'tmp_7637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%or_ln42_66 = or i1 %tmp_7635, i1 %icmp_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 744 'or' 'or_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%and_ln42_154 = and i1 %or_ln42_66, i1 %tmp_7636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'and' 'and_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%zext_ln42_22 = zext i1 %and_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'zext' 'zext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_22 = add i13 %trunc_ln42_21, i13 %zext_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 747 'add' 'add_ln42_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_7638 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_22, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'bitselect' 'tmp_7638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_155)   --->   "%xor_ln42_88 = xor i1 %tmp_7638, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'xor' 'xor_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_155 = and i1 %tmp_7637, i1 %xor_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 750 'and' 'and_ln42_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_2867 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_22, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'partselect' 'tmp_2867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.57ns)   --->   "%icmp_ln42_89 = icmp_eq  i3 %tmp_2867, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 752 'icmp' 'icmp_ln42_89' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_2868 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_22, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 753 'partselect' 'tmp_2868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.70ns)   --->   "%icmp_ln42_90 = icmp_eq  i4 %tmp_2868, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'icmp' 'icmp_ln42_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.70ns)   --->   "%icmp_ln42_91 = icmp_eq  i4 %tmp_2868, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 755 'icmp' 'icmp_ln42_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%select_ln42_88 = select i1 %and_ln42_155, i1 %icmp_ln42_90, i1 %icmp_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 756 'select' 'select_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_159)   --->   "%tmp_7639 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 757 'bitselect' 'tmp_7639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_159)   --->   "%xor_ln42_118 = xor i1 %tmp_7639, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'xor' 'xor_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_159)   --->   "%and_ln42_156 = and i1 %icmp_ln42_89, i1 %xor_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 759 'and' 'and_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_159)   --->   "%select_ln42_89 = select i1 %and_ln42_155, i1 %and_ln42_156, i1 %icmp_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'select' 'select_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%xor_ln42_89 = xor i1 %select_ln42_88, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 761 'xor' 'xor_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%or_ln42_67 = or i1 %tmp_7638, i1 %xor_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'or' 'or_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%xor_ln42_90 = xor i1 %tmp_7634, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 763 'xor' 'xor_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_158 = and i1 %or_ln42_67, i1 %xor_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'and' 'and_ln42_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 765 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_159 = and i1 %tmp_7638, i1 %select_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 765 'and' 'and_ln42_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln73_27 = sext i13 %weights_95_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'sext' 'sext_ln73_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (1.89ns)   --->   "%mul_ln73_23 = mul i26 %sext_ln73_21, i26 %sext_ln73_27" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 767 'mul' 'mul_ln73_23' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_7640 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 768 'bitselect' 'tmp_7640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%trunc_ln42_22 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_23, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 769 'partselect' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_7641 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 770 'bitselect' 'tmp_7641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_7642 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'bitselect' 'tmp_7642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln42_46 = trunc i26 %mul_ln73_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'trunc' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.70ns)   --->   "%icmp_ln42_92 = icmp_ne  i8 %trunc_ln42_46, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 773 'icmp' 'icmp_ln42_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_162)   --->   "%tmp_7643 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 774 'bitselect' 'tmp_7643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%or_ln42_69 = or i1 %tmp_7641, i1 %icmp_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 775 'or' 'or_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%and_ln42_161 = and i1 %or_ln42_69, i1 %tmp_7642" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 776 'and' 'and_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%zext_ln42_23 = zext i1 %and_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_23 = add i13 %trunc_ln42_22, i13 %zext_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 778 'add' 'add_ln42_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_7644 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_23, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 779 'bitselect' 'tmp_7644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_162)   --->   "%xor_ln42_92 = xor i1 %tmp_7644, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 780 'xor' 'xor_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_162 = and i1 %tmp_7643, i1 %xor_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 781 'and' 'and_ln42_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_2869 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_23, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 782 'partselect' 'tmp_2869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.57ns)   --->   "%icmp_ln42_93 = icmp_eq  i3 %tmp_2869, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 783 'icmp' 'icmp_ln42_93' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_2870 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_23, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 784 'partselect' 'tmp_2870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.70ns)   --->   "%icmp_ln42_94 = icmp_eq  i4 %tmp_2870, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 785 'icmp' 'icmp_ln42_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.70ns)   --->   "%icmp_ln42_95 = icmp_eq  i4 %tmp_2870, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 786 'icmp' 'icmp_ln42_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%select_ln42_92 = select i1 %and_ln42_162, i1 %icmp_ln42_94, i1 %icmp_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 787 'select' 'select_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_166)   --->   "%tmp_7645 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 788 'bitselect' 'tmp_7645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_166)   --->   "%xor_ln42_119 = xor i1 %tmp_7645, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 789 'xor' 'xor_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_166)   --->   "%and_ln42_163 = and i1 %icmp_ln42_93, i1 %xor_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 790 'and' 'and_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_166)   --->   "%select_ln42_93 = select i1 %and_ln42_162, i1 %and_ln42_163, i1 %icmp_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'select' 'select_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%xor_ln42_93 = xor i1 %select_ln42_92, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 792 'xor' 'xor_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%or_ln42_70 = or i1 %tmp_7644, i1 %xor_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 793 'or' 'or_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%xor_ln42_94 = xor i1 %tmp_7640, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 794 'xor' 'xor_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_165 = and i1 %or_ln42_70, i1 %xor_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 795 'and' 'and_ln42_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 796 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_166 = and i1 %tmp_7644, i1 %select_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 796 'and' 'and_ln42_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln42_3 = and i1 %and_ln42_1, i1 %icmp_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 797 'and' 'and_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%or_ln42_72 = or i1 %and_ln42_3, i1 %and_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 798 'or' 'or_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%xor_ln42_3 = xor i1 %or_ln42_72, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 799 'xor' 'xor_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln42_6 = and i1 %tmp, i1 %xor_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 800 'and' 'and_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_3)   --->   "%select_ln42_2 = select i1 %and_ln42_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 801 'select' 'select_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_2 = or i1 %and_ln42_4, i1 %and_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 802 'or' 'or_ln42_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_3 = select i1 %or_ln42_2, i13 %select_ln42_2, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 803 'select' 'select_ln42_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%and_ln42_10 = and i1 %and_ln42_8, i1 %icmp_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 804 'and' 'and_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%or_ln42_73 = or i1 %and_ln42_10, i1 %and_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 805 'or' 'or_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%xor_ln42_7 = xor i1 %or_ln42_73, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 806 'xor' 'xor_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%and_ln42_13 = and i1 %tmp_7508, i1 %xor_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'and' 'and_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_7)   --->   "%select_ln42_6 = select i1 %and_ln42_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 808 'select' 'select_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_5 = or i1 %and_ln42_11, i1 %and_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 809 'or' 'or_ln42_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_7 = select i1 %or_ln42_5, i13 %select_ln42_6, i13 %add_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 810 'select' 'select_ln42_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%and_ln42_17 = and i1 %and_ln42_15, i1 %icmp_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'and' 'and_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%or_ln42_74 = or i1 %and_ln42_17, i1 %and_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 812 'or' 'or_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%xor_ln42_11 = xor i1 %or_ln42_74, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 813 'xor' 'xor_ln42_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%and_ln42_20 = and i1 %tmp_7514, i1 %xor_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 814 'and' 'and_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_11)   --->   "%select_ln42_10 = select i1 %and_ln42_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 815 'select' 'select_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_8 = or i1 %and_ln42_18, i1 %and_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 816 'or' 'or_ln42_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_11 = select i1 %or_ln42_8, i13 %select_ln42_10, i13 %add_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 817 'select' 'select_ln42_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%and_ln42_24 = and i1 %and_ln42_22, i1 %icmp_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 818 'and' 'and_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%or_ln42_75 = or i1 %and_ln42_24, i1 %and_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 819 'or' 'or_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%xor_ln42_15 = xor i1 %or_ln42_75, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 820 'xor' 'xor_ln42_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%and_ln42_27 = and i1 %tmp_7520, i1 %xor_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 821 'and' 'and_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_15)   --->   "%select_ln42_14 = select i1 %and_ln42_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 822 'select' 'select_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_11 = or i1 %and_ln42_25, i1 %and_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 823 'or' 'or_ln42_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_15 = select i1 %or_ln42_11, i13 %select_ln42_14, i13 %add_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 824 'select' 'select_ln42_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%and_ln42_31 = and i1 %and_ln42_29, i1 %icmp_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 825 'and' 'and_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%or_ln42_76 = or i1 %and_ln42_31, i1 %and_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 826 'or' 'or_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%xor_ln42_19 = xor i1 %or_ln42_76, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 827 'xor' 'xor_ln42_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%and_ln42_34 = and i1 %tmp_7526, i1 %xor_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 828 'and' 'and_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_19)   --->   "%select_ln42_18 = select i1 %and_ln42_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 829 'select' 'select_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_14 = or i1 %and_ln42_32, i1 %and_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 830 'or' 'or_ln42_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_19 = select i1 %or_ln42_14, i13 %select_ln42_18, i13 %add_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 831 'select' 'select_ln42_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%and_ln42_38 = and i1 %and_ln42_36, i1 %icmp_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 832 'and' 'and_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%or_ln42_77 = or i1 %and_ln42_38, i1 %and_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 833 'or' 'or_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%xor_ln42_23 = xor i1 %or_ln42_77, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 834 'xor' 'xor_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%and_ln42_41 = and i1 %tmp_7532, i1 %xor_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 835 'and' 'and_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_23)   --->   "%select_ln42_22 = select i1 %and_ln42_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 836 'select' 'select_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_17 = or i1 %and_ln42_39, i1 %and_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 837 'or' 'or_ln42_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_23 = select i1 %or_ln42_17, i13 %select_ln42_22, i13 %add_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 838 'select' 'select_ln42_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%and_ln42_45 = and i1 %and_ln42_43, i1 %icmp_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 839 'and' 'and_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%or_ln42_78 = or i1 %and_ln42_45, i1 %and_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 840 'or' 'or_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%xor_ln42_27 = xor i1 %or_ln42_78, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 841 'xor' 'xor_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%and_ln42_48 = and i1 %tmp_7538, i1 %xor_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 842 'and' 'and_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_27)   --->   "%select_ln42_26 = select i1 %and_ln42_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 843 'select' 'select_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_20 = or i1 %and_ln42_46, i1 %and_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 844 'or' 'or_ln42_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_27 = select i1 %or_ln42_20, i13 %select_ln42_26, i13 %add_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 845 'select' 'select_ln42_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%and_ln42_52 = and i1 %and_ln42_50, i1 %icmp_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 846 'and' 'and_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%or_ln42_79 = or i1 %and_ln42_52, i1 %and_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 847 'or' 'or_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%xor_ln42_31 = xor i1 %or_ln42_79, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 848 'xor' 'xor_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%and_ln42_55 = and i1 %tmp_7544, i1 %xor_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 849 'and' 'and_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_31)   --->   "%select_ln42_30 = select i1 %and_ln42_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 850 'select' 'select_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_23 = or i1 %and_ln42_53, i1 %and_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'or' 'or_ln42_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_31 = select i1 %or_ln42_23, i13 %select_ln42_30, i13 %add_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 852 'select' 'select_ln42_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%and_ln42_59 = and i1 %and_ln42_57, i1 %icmp_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'and' 'and_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%or_ln42_80 = or i1 %and_ln42_59, i1 %and_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 854 'or' 'or_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%xor_ln42_35 = xor i1 %or_ln42_80, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'xor' 'xor_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%and_ln42_62 = and i1 %tmp_7550, i1 %xor_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 856 'and' 'and_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_35)   --->   "%select_ln42_34 = select i1 %and_ln42_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 857 'select' 'select_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_26 = or i1 %and_ln42_60, i1 %and_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 858 'or' 'or_ln42_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_35 = select i1 %or_ln42_26, i13 %select_ln42_34, i13 %add_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 859 'select' 'select_ln42_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%and_ln42_66 = and i1 %and_ln42_64, i1 %icmp_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 860 'and' 'and_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%or_ln42_81 = or i1 %and_ln42_66, i1 %and_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 861 'or' 'or_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%xor_ln42_39 = xor i1 %or_ln42_81, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 862 'xor' 'xor_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%and_ln42_69 = and i1 %tmp_7556, i1 %xor_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 863 'and' 'and_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_39)   --->   "%select_ln42_38 = select i1 %and_ln42_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'select' 'select_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_29 = or i1 %and_ln42_67, i1 %and_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 865 'or' 'or_ln42_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_39 = select i1 %or_ln42_29, i13 %select_ln42_38, i13 %add_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'select' 'select_ln42_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%and_ln42_73 = and i1 %and_ln42_71, i1 %icmp_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 867 'and' 'and_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%or_ln42_82 = or i1 %and_ln42_73, i1 %and_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 868 'or' 'or_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%xor_ln42_43 = xor i1 %or_ln42_82, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 869 'xor' 'xor_ln42_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%and_ln42_76 = and i1 %tmp_7562, i1 %xor_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'and' 'and_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_43)   --->   "%select_ln42_42 = select i1 %and_ln42_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 871 'select' 'select_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_32 = or i1 %and_ln42_74, i1 %and_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 872 'or' 'or_ln42_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_43 = select i1 %or_ln42_32, i13 %select_ln42_42, i13 %add_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'select' 'select_ln42_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%and_ln42_80 = and i1 %and_ln42_78, i1 %icmp_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 874 'and' 'and_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%or_ln42_83 = or i1 %and_ln42_80, i1 %and_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'or' 'or_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%xor_ln42_47 = xor i1 %or_ln42_83, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 876 'xor' 'xor_ln42_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%and_ln42_83 = and i1 %tmp_7568, i1 %xor_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 877 'and' 'and_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_47)   --->   "%select_ln42_46 = select i1 %and_ln42_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 878 'select' 'select_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_35 = or i1 %and_ln42_81, i1 %and_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 879 'or' 'or_ln42_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_47 = select i1 %or_ln42_35, i13 %select_ln42_46, i13 %add_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 880 'select' 'select_ln42_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%and_ln42_87 = and i1 %and_ln42_85, i1 %icmp_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 881 'and' 'and_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%or_ln42_84 = or i1 %and_ln42_87, i1 %and_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 882 'or' 'or_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%xor_ln42_51 = xor i1 %or_ln42_84, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 883 'xor' 'xor_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%and_ln42_90 = and i1 %tmp_7574, i1 %xor_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'and' 'and_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_51)   --->   "%select_ln42_50 = select i1 %and_ln42_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 885 'select' 'select_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_38 = or i1 %and_ln42_88, i1 %and_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 886 'or' 'or_ln42_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_51 = select i1 %or_ln42_38, i13 %select_ln42_50, i13 %add_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 887 'select' 'select_ln42_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%and_ln42_94 = and i1 %and_ln42_92, i1 %icmp_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 888 'and' 'and_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%or_ln42_85 = or i1 %and_ln42_94, i1 %and_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 889 'or' 'or_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%xor_ln42_55 = xor i1 %or_ln42_85, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 890 'xor' 'xor_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%and_ln42_97 = and i1 %tmp_7580, i1 %xor_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 891 'and' 'and_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_55)   --->   "%select_ln42_54 = select i1 %and_ln42_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 892 'select' 'select_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_41 = or i1 %and_ln42_95, i1 %and_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 893 'or' 'or_ln42_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_55 = select i1 %or_ln42_41, i13 %select_ln42_54, i13 %add_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 894 'select' 'select_ln42_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%and_ln42_101 = and i1 %and_ln42_99, i1 %icmp_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 895 'and' 'and_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%or_ln42_86 = or i1 %and_ln42_101, i1 %and_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 896 'or' 'or_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%xor_ln42_59 = xor i1 %or_ln42_86, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 897 'xor' 'xor_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%and_ln42_104 = and i1 %tmp_7586, i1 %xor_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 898 'and' 'and_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_59)   --->   "%select_ln42_58 = select i1 %and_ln42_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 899 'select' 'select_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_44 = or i1 %and_ln42_102, i1 %and_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 900 'or' 'or_ln42_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_59 = select i1 %or_ln42_44, i13 %select_ln42_58, i13 %add_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'select' 'select_ln42_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%and_ln42_108 = and i1 %and_ln42_106, i1 %icmp_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 902 'and' 'and_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%or_ln42_87 = or i1 %and_ln42_108, i1 %and_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 903 'or' 'or_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%xor_ln42_63 = xor i1 %or_ln42_87, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 904 'xor' 'xor_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%and_ln42_111 = and i1 %tmp_7592, i1 %xor_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 905 'and' 'and_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_63)   --->   "%select_ln42_62 = select i1 %and_ln42_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 906 'select' 'select_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_47 = or i1 %and_ln42_109, i1 %and_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 907 'or' 'or_ln42_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_63 = select i1 %or_ln42_47, i13 %select_ln42_62, i13 %add_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 908 'select' 'select_ln42_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_50)   --->   "%and_ln42_115 = and i1 %and_ln42_113, i1 %icmp_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 909 'and' 'and_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_50)   --->   "%or_ln42_88 = or i1 %and_ln42_115, i1 %and_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 910 'or' 'or_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_50)   --->   "%xor_ln42_67 = xor i1 %or_ln42_88, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 911 'xor' 'xor_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_50)   --->   "%and_ln42_118 = and i1 %tmp_7598, i1 %xor_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 912 'and' 'and_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_67)   --->   "%select_ln42_66 = select i1 %and_ln42_116, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 913 'select' 'select_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_50 = or i1 %and_ln42_116, i1 %and_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 914 'or' 'or_ln42_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_67 = select i1 %or_ln42_50, i13 %select_ln42_66, i13 %add_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 915 'select' 'select_ln42_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_53)   --->   "%and_ln42_122 = and i1 %and_ln42_120, i1 %icmp_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 916 'and' 'and_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_53)   --->   "%or_ln42_89 = or i1 %and_ln42_122, i1 %and_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 917 'or' 'or_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_53)   --->   "%xor_ln42_71 = xor i1 %or_ln42_89, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 918 'xor' 'xor_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_53)   --->   "%and_ln42_125 = and i1 %tmp_7604, i1 %xor_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 919 'and' 'and_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_71)   --->   "%select_ln42_70 = select i1 %and_ln42_123, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 920 'select' 'select_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_53 = or i1 %and_ln42_123, i1 %and_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 921 'or' 'or_ln42_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 922 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_71 = select i1 %or_ln42_53, i13 %select_ln42_70, i13 %add_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 922 'select' 'select_ln42_71' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_56)   --->   "%and_ln42_129 = and i1 %and_ln42_127, i1 %icmp_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 923 'and' 'and_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_56)   --->   "%or_ln42_90 = or i1 %and_ln42_129, i1 %and_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 924 'or' 'or_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_56)   --->   "%xor_ln42_75 = xor i1 %or_ln42_90, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 925 'xor' 'xor_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_56)   --->   "%and_ln42_132 = and i1 %tmp_7610, i1 %xor_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 926 'and' 'and_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_75)   --->   "%select_ln42_74 = select i1 %and_ln42_130, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 927 'select' 'select_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_56 = or i1 %and_ln42_130, i1 %and_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 928 'or' 'or_ln42_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_75 = select i1 %or_ln42_56, i13 %select_ln42_74, i13 %add_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 929 'select' 'select_ln42_75' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_59)   --->   "%and_ln42_136 = and i1 %and_ln42_134, i1 %icmp_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 930 'and' 'and_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_59)   --->   "%or_ln42_91 = or i1 %and_ln42_136, i1 %and_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 931 'or' 'or_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_59)   --->   "%xor_ln42_79 = xor i1 %or_ln42_91, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 932 'xor' 'xor_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_59)   --->   "%and_ln42_139 = and i1 %tmp_7616, i1 %xor_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 933 'and' 'and_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_79)   --->   "%select_ln42_78 = select i1 %and_ln42_137, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 934 'select' 'select_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_59 = or i1 %and_ln42_137, i1 %and_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 935 'or' 'or_ln42_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_79 = select i1 %or_ln42_59, i13 %select_ln42_78, i13 %add_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 936 'select' 'select_ln42_79' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_62)   --->   "%and_ln42_143 = and i1 %and_ln42_141, i1 %icmp_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 937 'and' 'and_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_62)   --->   "%or_ln42_92 = or i1 %and_ln42_143, i1 %and_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 938 'or' 'or_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_62)   --->   "%xor_ln42_83 = xor i1 %or_ln42_92, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 939 'xor' 'xor_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_62)   --->   "%and_ln42_146 = and i1 %tmp_7622, i1 %xor_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 940 'and' 'and_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_83)   --->   "%select_ln42_82 = select i1 %and_ln42_144, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 941 'select' 'select_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_62 = or i1 %and_ln42_144, i1 %and_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 942 'or' 'or_ln42_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_83 = select i1 %or_ln42_62, i13 %select_ln42_82, i13 %add_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 943 'select' 'select_ln42_83' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_65)   --->   "%and_ln42_150 = and i1 %and_ln42_148, i1 %icmp_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 944 'and' 'and_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_65)   --->   "%or_ln42_93 = or i1 %and_ln42_150, i1 %and_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 945 'or' 'or_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_65)   --->   "%xor_ln42_87 = xor i1 %or_ln42_93, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 946 'xor' 'xor_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_65)   --->   "%and_ln42_153 = and i1 %tmp_7628, i1 %xor_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 947 'and' 'and_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_87)   --->   "%select_ln42_86 = select i1 %and_ln42_151, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 948 'select' 'select_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_65 = or i1 %and_ln42_151, i1 %and_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 949 'or' 'or_ln42_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_87 = select i1 %or_ln42_65, i13 %select_ln42_86, i13 %add_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 950 'select' 'select_ln42_87' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_68)   --->   "%and_ln42_157 = and i1 %and_ln42_155, i1 %icmp_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 951 'and' 'and_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_68)   --->   "%or_ln42_94 = or i1 %and_ln42_157, i1 %and_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 952 'or' 'or_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_68)   --->   "%xor_ln42_91 = xor i1 %or_ln42_94, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 953 'xor' 'xor_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_68)   --->   "%and_ln42_160 = and i1 %tmp_7634, i1 %xor_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 954 'and' 'and_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_91)   --->   "%select_ln42_90 = select i1 %and_ln42_158, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 955 'select' 'select_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 956 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_68 = or i1 %and_ln42_158, i1 %and_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 956 'or' 'or_ln42_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 957 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_91 = select i1 %or_ln42_68, i13 %select_ln42_90, i13 %add_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 957 'select' 'select_ln42_91' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_71)   --->   "%and_ln42_164 = and i1 %and_ln42_162, i1 %icmp_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 958 'and' 'and_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_71)   --->   "%or_ln42_95 = or i1 %and_ln42_164, i1 %and_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 959 'or' 'or_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_71)   --->   "%xor_ln42_95 = xor i1 %or_ln42_95, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 960 'xor' 'xor_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_71)   --->   "%and_ln42_167 = and i1 %tmp_7640, i1 %xor_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 961 'and' 'and_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_95)   --->   "%select_ln42_94 = select i1 %and_ln42_165, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 962 'select' 'select_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 963 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_71 = or i1 %and_ln42_165, i1 %and_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 963 'or' 'or_ln42_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_95 = select i1 %or_ln42_71, i13 %select_ln42_94, i13 %add_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 964 'select' 'select_ln42_95' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 965 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i13 %select_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 966 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.75ns)   --->   "%add_ln58_18 = add i13 %select_ln42_27, i13 %select_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 967 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_1, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 968 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_7646 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 969 'bitselect' 'tmp_7646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_7647 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_18, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 970 'bitselect' 'tmp_7647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%xor_ln58 = xor i1 %tmp_7646, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 971 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%and_ln58 = and i1 %tmp_7647, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 972 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%xor_ln58_1 = xor i1 %tmp_7647, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 973 'xor' 'xor_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%and_ln58_1 = and i1 %tmp_7646, i1 %xor_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 974 'and' 'and_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.12ns)   --->   "%xor_ln58_2 = xor i1 %tmp_7646, i1 %tmp_7647" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 975 'xor' 'xor_ln58_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%xor_ln58_3 = xor i1 %xor_ln58_2, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 976 'xor' 'xor_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 977 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%select_ln58 = select i1 %xor_ln58_2, i13 4095, i13 %add_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 978 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_1 = select i1 %and_ln58_1, i13 4096, i13 %add_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 979 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_2 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 980 'select' 'select_ln58_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i13 %select_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 981 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i13 %select_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 982 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.75ns)   --->   "%add_ln58_19 = add i13 %select_ln42_31, i13 %select_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 983 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 984 [1/1] (0.75ns)   --->   "%add_ln58_1 = add i14 %sext_ln58_3, i14 %sext_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 984 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_7648 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 985 'bitselect' 'tmp_7648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_7649 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_19, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 986 'bitselect' 'tmp_7649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_4 = xor i1 %tmp_7648, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 987 'xor' 'xor_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%and_ln58_2 = and i1 %tmp_7649, i1 %xor_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 988 'and' 'and_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4)   --->   "%xor_ln58_5 = xor i1 %tmp_7649, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 989 'xor' 'xor_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4)   --->   "%and_ln58_3 = and i1 %tmp_7648, i1 %xor_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 990 'and' 'and_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [1/1] (0.12ns)   --->   "%xor_ln58_6 = xor i1 %tmp_7648, i1 %tmp_7649" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 991 'xor' 'xor_ln58_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_7 = xor i1 %xor_ln58_6, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 992 'xor' 'xor_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%or_ln58_1 = or i1 %and_ln58_2, i1 %xor_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 993 'or' 'or_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%select_ln58_3 = select i1 %xor_ln58_6, i13 4095, i13 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 994 'select' 'select_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 995 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_4 = select i1 %and_ln58_3, i13 4096, i13 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 995 'select' 'select_ln58_4' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 996 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_5 = select i1 %or_ln58_1, i13 %select_ln58_3, i13 %select_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 996 'select' 'select_ln58_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln58_4 = sext i13 %select_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 997 'sext' 'sext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln58_5 = sext i13 %select_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 998 'sext' 'sext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.75ns)   --->   "%add_ln58_20 = add i13 %select_ln42_35, i13 %select_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 999 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1000 [1/1] (0.75ns)   --->   "%add_ln58_2 = add i14 %sext_ln58_5, i14 %sext_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1000 'add' 'add_ln58_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_7650 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_2, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1001 'bitselect' 'tmp_7650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_7651 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_20, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1002 'bitselect' 'tmp_7651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%xor_ln58_8 = xor i1 %tmp_7650, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1003 'xor' 'xor_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%and_ln58_4 = and i1 %tmp_7651, i1 %xor_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1004 'and' 'and_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%xor_ln58_9 = xor i1 %tmp_7651, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1005 'xor' 'xor_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%and_ln58_5 = and i1 %tmp_7650, i1 %xor_ln58_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1006 'and' 'and_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.12ns)   --->   "%xor_ln58_10 = xor i1 %tmp_7650, i1 %tmp_7651" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1007 'xor' 'xor_ln58_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%xor_ln58_11 = xor i1 %xor_ln58_10, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1008 'xor' 'xor_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%or_ln58_2 = or i1 %and_ln58_4, i1 %xor_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1009 'or' 'or_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%select_ln58_6 = select i1 %xor_ln58_10, i13 4095, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1010 'select' 'select_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1011 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_7 = select i1 %and_ln58_5, i13 4096, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1011 'select' 'select_ln58_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1012 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_8 = select i1 %or_ln58_2, i13 %select_ln58_6, i13 %select_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1012 'select' 'select_ln58_8' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln58_6 = sext i13 %select_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1013 'sext' 'sext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln58_7 = sext i13 %select_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1014 'sext' 'sext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.75ns)   --->   "%add_ln58_21 = add i13 %select_ln42_39, i13 %select_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1015 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1016 [1/1] (0.75ns)   --->   "%add_ln58_3 = add i14 %sext_ln58_7, i14 %sext_ln58_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1016 'add' 'add_ln58_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_7652 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1017 'bitselect' 'tmp_7652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_7653 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_21, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1018 'bitselect' 'tmp_7653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%xor_ln58_12 = xor i1 %tmp_7652, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1019 'xor' 'xor_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%and_ln58_6 = and i1 %tmp_7653, i1 %xor_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1020 'and' 'and_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_10)   --->   "%xor_ln58_13 = xor i1 %tmp_7653, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1021 'xor' 'xor_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_10)   --->   "%and_ln58_7 = and i1 %tmp_7652, i1 %xor_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1022 'and' 'and_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.12ns)   --->   "%xor_ln58_14 = xor i1 %tmp_7652, i1 %tmp_7653" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1023 'xor' 'xor_ln58_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%xor_ln58_15 = xor i1 %xor_ln58_14, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1024 'xor' 'xor_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%or_ln58_3 = or i1 %and_ln58_6, i1 %xor_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1025 'or' 'or_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%select_ln58_9 = select i1 %xor_ln58_14, i13 4095, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1026 'select' 'select_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1027 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_10 = select i1 %and_ln58_7, i13 4096, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1027 'select' 'select_ln58_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1028 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_11 = select i1 %or_ln58_3, i13 %select_ln58_9, i13 %select_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1028 'select' 'select_ln58_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln58_8 = sext i13 %select_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1029 'sext' 'sext_ln58_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln58_9 = sext i13 %select_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1030 'sext' 'sext_ln58_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.75ns)   --->   "%add_ln58_22 = add i13 %select_ln42_43, i13 %select_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1031 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [1/1] (0.75ns)   --->   "%add_ln58_4 = add i14 %sext_ln58_9, i14 %sext_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1032 'add' 'add_ln58_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_7654 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_4, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1033 'bitselect' 'tmp_7654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_7655 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_22, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1034 'bitselect' 'tmp_7655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%xor_ln58_16 = xor i1 %tmp_7654, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1035 'xor' 'xor_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%and_ln58_8 = and i1 %tmp_7655, i1 %xor_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1036 'and' 'and_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%xor_ln58_17 = xor i1 %tmp_7655, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1037 'xor' 'xor_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%and_ln58_9 = and i1 %tmp_7654, i1 %xor_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1038 'and' 'and_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1039 [1/1] (0.12ns)   --->   "%xor_ln58_18 = xor i1 %tmp_7654, i1 %tmp_7655" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1039 'xor' 'xor_ln58_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%xor_ln58_19 = xor i1 %xor_ln58_18, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1040 'xor' 'xor_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%or_ln58_4 = or i1 %and_ln58_8, i1 %xor_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1041 'or' 'or_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%select_ln58_12 = select i1 %xor_ln58_18, i13 4095, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1042 'select' 'select_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_13 = select i1 %and_ln58_9, i13 4096, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1043 'select' 'select_ln58_13' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1044 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_14 = select i1 %or_ln58_4, i13 %select_ln58_12, i13 %select_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1044 'select' 'select_ln58_14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln58_10 = sext i13 %select_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1045 'sext' 'sext_ln58_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln58_11 = sext i13 %select_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1046 'sext' 'sext_ln58_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.75ns)   --->   "%add_ln58_23 = add i13 %select_ln42_47, i13 %select_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1047 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.75ns)   --->   "%add_ln58_5 = add i14 %sext_ln58_11, i14 %sext_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1048 'add' 'add_ln58_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_7656 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1049 'bitselect' 'tmp_7656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_7657 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_23, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1050 'bitselect' 'tmp_7657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%xor_ln58_20 = xor i1 %tmp_7656, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1051 'xor' 'xor_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%and_ln58_10 = and i1 %tmp_7657, i1 %xor_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1052 'and' 'and_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_16)   --->   "%xor_ln58_21 = xor i1 %tmp_7657, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1053 'xor' 'xor_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_16)   --->   "%and_ln58_11 = and i1 %tmp_7656, i1 %xor_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1054 'and' 'and_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1055 [1/1] (0.12ns)   --->   "%xor_ln58_22 = xor i1 %tmp_7656, i1 %tmp_7657" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1055 'xor' 'xor_ln58_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%xor_ln58_23 = xor i1 %xor_ln58_22, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1056 'xor' 'xor_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%or_ln58_5 = or i1 %and_ln58_10, i1 %xor_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1057 'or' 'or_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%select_ln58_15 = select i1 %xor_ln58_22, i13 4095, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1058 'select' 'select_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1059 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_16 = select i1 %and_ln58_11, i13 4096, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1059 'select' 'select_ln58_16' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1060 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_17 = select i1 %or_ln58_5, i13 %select_ln58_15, i13 %select_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1060 'select' 'select_ln58_17' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln58_12 = sext i13 %select_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1061 'sext' 'sext_ln58_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln58_13 = sext i13 %select_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1062 'sext' 'sext_ln58_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.75ns)   --->   "%add_ln58_24 = add i13 %select_ln42_51, i13 %select_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1063 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1064 [1/1] (0.75ns)   --->   "%add_ln58_6 = add i14 %sext_ln58_13, i14 %sext_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1064 'add' 'add_ln58_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_7658 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_6, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1065 'bitselect' 'tmp_7658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_7659 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_24, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1066 'bitselect' 'tmp_7659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%xor_ln58_24 = xor i1 %tmp_7658, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1067 'xor' 'xor_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%and_ln58_12 = and i1 %tmp_7659, i1 %xor_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1068 'and' 'and_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%xor_ln58_25 = xor i1 %tmp_7659, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1069 'xor' 'xor_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%and_ln58_13 = and i1 %tmp_7658, i1 %xor_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1070 'and' 'and_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [1/1] (0.12ns)   --->   "%xor_ln58_26 = xor i1 %tmp_7658, i1 %tmp_7659" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1071 'xor' 'xor_ln58_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%xor_ln58_27 = xor i1 %xor_ln58_26, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1072 'xor' 'xor_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%or_ln58_6 = or i1 %and_ln58_12, i1 %xor_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1073 'or' 'or_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%select_ln58_18 = select i1 %xor_ln58_26, i13 4095, i13 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1074 'select' 'select_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_19 = select i1 %and_ln58_13, i13 4096, i13 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1075 'select' 'select_ln58_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1076 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_20 = select i1 %or_ln58_6, i13 %select_ln58_18, i13 %select_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1076 'select' 'select_ln58_20' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln58_14 = sext i13 %select_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1077 'sext' 'sext_ln58_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln58_15 = sext i13 %select_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1078 'sext' 'sext_ln58_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1079 [1/1] (0.75ns)   --->   "%add_ln58_25 = add i13 %select_ln42_55, i13 %select_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1079 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.75ns)   --->   "%add_ln58_7 = add i14 %sext_ln58_15, i14 %sext_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1080 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_7660 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_7, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1081 'bitselect' 'tmp_7660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_7661 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_25, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1082 'bitselect' 'tmp_7661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%xor_ln58_28 = xor i1 %tmp_7660, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1083 'xor' 'xor_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%and_ln58_14 = and i1 %tmp_7661, i1 %xor_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1084 'and' 'and_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%xor_ln58_29 = xor i1 %tmp_7661, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1085 'xor' 'xor_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%and_ln58_15 = and i1 %tmp_7660, i1 %xor_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1086 'and' 'and_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.12ns)   --->   "%xor_ln58_30 = xor i1 %tmp_7660, i1 %tmp_7661" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1087 'xor' 'xor_ln58_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%xor_ln58_31 = xor i1 %xor_ln58_30, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1088 'xor' 'xor_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%or_ln58_7 = or i1 %and_ln58_14, i1 %xor_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1089 'or' 'or_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%select_ln58_21 = select i1 %xor_ln58_30, i13 4095, i13 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1090 'select' 'select_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_22 = select i1 %and_ln58_15, i13 4096, i13 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1091 'select' 'select_ln58_22' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_23 = select i1 %or_ln58_7, i13 %select_ln58_21, i13 %select_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1092 'select' 'select_ln58_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln58_16 = sext i13 %select_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1093 'sext' 'sext_ln58_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln58_17 = sext i13 %select_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1094 'sext' 'sext_ln58_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.75ns)   --->   "%add_ln58_26 = add i13 %select_ln42_59, i13 %select_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1095 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1096 [1/1] (0.75ns)   --->   "%add_ln58_8 = add i14 %sext_ln58_17, i14 %sext_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1096 'add' 'add_ln58_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_7662 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_8, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1097 'bitselect' 'tmp_7662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_7663 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_26, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1098 'bitselect' 'tmp_7663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%xor_ln58_32 = xor i1 %tmp_7662, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1099 'xor' 'xor_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%and_ln58_16 = and i1 %tmp_7663, i1 %xor_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1100 'and' 'and_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%xor_ln58_33 = xor i1 %tmp_7663, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1101 'xor' 'xor_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%and_ln58_17 = and i1 %tmp_7662, i1 %xor_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1102 'and' 'and_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [1/1] (0.12ns)   --->   "%xor_ln58_34 = xor i1 %tmp_7662, i1 %tmp_7663" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1103 'xor' 'xor_ln58_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%xor_ln58_35 = xor i1 %xor_ln58_34, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1104 'xor' 'xor_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%or_ln58_8 = or i1 %and_ln58_16, i1 %xor_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1105 'or' 'or_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%select_ln58_24 = select i1 %xor_ln58_34, i13 4095, i13 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1106 'select' 'select_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_25 = select i1 %and_ln58_17, i13 4096, i13 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1107 'select' 'select_ln58_25' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_26 = select i1 %or_ln58_8, i13 %select_ln58_24, i13 %select_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1108 'select' 'select_ln58_26' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln58_18 = sext i13 %select_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1109 'sext' 'sext_ln58_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln58_19 = sext i13 %select_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1110 'sext' 'sext_ln58_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.75ns)   --->   "%add_ln58_27 = add i13 %select_ln42_63, i13 %select_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1111 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1112 [1/1] (0.75ns)   --->   "%add_ln58_9 = add i14 %sext_ln58_19, i14 %sext_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1112 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_7664 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_9, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1113 'bitselect' 'tmp_7664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_7665 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_27, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1114 'bitselect' 'tmp_7665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%xor_ln58_36 = xor i1 %tmp_7664, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1115 'xor' 'xor_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%and_ln58_18 = and i1 %tmp_7665, i1 %xor_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1116 'and' 'and_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%xor_ln58_37 = xor i1 %tmp_7665, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1117 'xor' 'xor_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%and_ln58_19 = and i1 %tmp_7664, i1 %xor_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1118 'and' 'and_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.12ns)   --->   "%xor_ln58_38 = xor i1 %tmp_7664, i1 %tmp_7665" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1119 'xor' 'xor_ln58_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%xor_ln58_39 = xor i1 %xor_ln58_38, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1120 'xor' 'xor_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%or_ln58_9 = or i1 %and_ln58_18, i1 %xor_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1121 'or' 'or_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%select_ln58_27 = select i1 %xor_ln58_38, i13 4095, i13 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1122 'select' 'select_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_28 = select i1 %and_ln58_19, i13 4096, i13 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1123 'select' 'select_ln58_28' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_29 = select i1 %or_ln58_9, i13 %select_ln58_27, i13 %select_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1124 'select' 'select_ln58_29' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln58_20 = sext i13 %select_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1125 'sext' 'sext_ln58_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln58_21 = sext i13 %select_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1126 'sext' 'sext_ln58_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.75ns)   --->   "%add_ln58_28 = add i13 %select_ln42_67, i13 %select_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1127 'add' 'add_ln58_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.75ns)   --->   "%add_ln58_10 = add i14 %sext_ln58_21, i14 %sext_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1128 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_7666 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_10, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1129 'bitselect' 'tmp_7666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_7667 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_28, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1130 'bitselect' 'tmp_7667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%xor_ln58_40 = xor i1 %tmp_7666, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1131 'xor' 'xor_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%and_ln58_20 = and i1 %tmp_7667, i1 %xor_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1132 'and' 'and_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%xor_ln58_41 = xor i1 %tmp_7667, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1133 'xor' 'xor_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%and_ln58_21 = and i1 %tmp_7666, i1 %xor_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1134 'and' 'and_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.12ns)   --->   "%xor_ln58_42 = xor i1 %tmp_7666, i1 %tmp_7667" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1135 'xor' 'xor_ln58_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%xor_ln58_43 = xor i1 %xor_ln58_42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1136 'xor' 'xor_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%or_ln58_10 = or i1 %and_ln58_20, i1 %xor_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1137 'or' 'or_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%select_ln58_30 = select i1 %xor_ln58_42, i13 4095, i13 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1138 'select' 'select_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1139 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_31 = select i1 %and_ln58_21, i13 4096, i13 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1139 'select' 'select_ln58_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1140 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_32 = select i1 %or_ln58_10, i13 %select_ln58_30, i13 %select_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1140 'select' 'select_ln58_32' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln58_22 = sext i13 %select_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1141 'sext' 'sext_ln58_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln58_23 = sext i13 %select_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1142 'sext' 'sext_ln58_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.75ns)   --->   "%add_ln58_29 = add i13 %select_ln42_71, i13 %select_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1143 'add' 'add_ln58_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.75ns)   --->   "%add_ln58_11 = add i14 %sext_ln58_23, i14 %sext_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1144 'add' 'add_ln58_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_7668 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_11, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1145 'bitselect' 'tmp_7668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_7669 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_29, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1146 'bitselect' 'tmp_7669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%xor_ln58_44 = xor i1 %tmp_7668, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1147 'xor' 'xor_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%and_ln58_22 = and i1 %tmp_7669, i1 %xor_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1148 'and' 'and_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%xor_ln58_45 = xor i1 %tmp_7669, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1149 'xor' 'xor_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%and_ln58_23 = and i1 %tmp_7668, i1 %xor_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1150 'and' 'and_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.12ns)   --->   "%xor_ln58_46 = xor i1 %tmp_7668, i1 %tmp_7669" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1151 'xor' 'xor_ln58_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%xor_ln58_47 = xor i1 %xor_ln58_46, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1152 'xor' 'xor_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%or_ln58_11 = or i1 %and_ln58_22, i1 %xor_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1153 'or' 'or_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%select_ln58_33 = select i1 %xor_ln58_46, i13 4095, i13 %add_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1154 'select' 'select_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1155 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_34 = select i1 %and_ln58_23, i13 4096, i13 %add_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1155 'select' 'select_ln58_34' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_35 = select i1 %or_ln58_11, i13 %select_ln58_33, i13 %select_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1156 'select' 'select_ln58_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln58_24 = sext i13 %select_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1157 'sext' 'sext_ln58_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln58_25 = sext i13 %select_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1158 'sext' 'sext_ln58_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.75ns)   --->   "%add_ln58_30 = add i13 %select_ln42_75, i13 %select_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1159 'add' 'add_ln58_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1160 [1/1] (0.75ns)   --->   "%add_ln58_12 = add i14 %sext_ln58_25, i14 %sext_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1160 'add' 'add_ln58_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_7670 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_12, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1161 'bitselect' 'tmp_7670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_7671 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_30, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1162 'bitselect' 'tmp_7671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln58_26 = sext i13 %select_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1163 'sext' 'sext_ln58_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln58_27 = sext i13 %select_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1164 'sext' 'sext_ln58_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.75ns)   --->   "%add_ln58_31 = add i13 %select_ln42_79, i13 %select_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1165 'add' 'add_ln58_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1166 [1/1] (0.75ns)   --->   "%add_ln58_13 = add i14 %sext_ln58_27, i14 %sext_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1166 'add' 'add_ln58_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_7672 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_13, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1167 'bitselect' 'tmp_7672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_7673 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_31, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1168 'bitselect' 'tmp_7673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln58_28 = sext i13 %select_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1169 'sext' 'sext_ln58_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln58_29 = sext i13 %select_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1170 'sext' 'sext_ln58_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.75ns)   --->   "%add_ln58_32 = add i13 %select_ln42_83, i13 %select_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1171 'add' 'add_ln58_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1172 [1/1] (0.75ns)   --->   "%add_ln58_14 = add i14 %sext_ln58_29, i14 %sext_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1172 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_7674 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_14, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1173 'bitselect' 'tmp_7674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_7675 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_32, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1174 'bitselect' 'tmp_7675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln58_30 = sext i13 %select_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1175 'sext' 'sext_ln58_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln58_31 = sext i13 %select_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1176 'sext' 'sext_ln58_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.75ns)   --->   "%add_ln58_33 = add i13 %select_ln42_87, i13 %select_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1177 'add' 'add_ln58_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1178 [1/1] (0.75ns)   --->   "%add_ln58_15 = add i14 %sext_ln58_31, i14 %sext_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1178 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_7676 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_15, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1179 'bitselect' 'tmp_7676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_7677 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_33, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1180 'bitselect' 'tmp_7677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln58_32 = sext i13 %select_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1181 'sext' 'sext_ln58_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln58_33 = sext i13 %select_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1182 'sext' 'sext_ln58_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.75ns)   --->   "%add_ln58_34 = add i13 %select_ln42_91, i13 %select_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1183 'add' 'add_ln58_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1184 [1/1] (0.75ns)   --->   "%add_ln58_16 = add i14 %sext_ln58_33, i14 %sext_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1184 'add' 'add_ln58_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_7678 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_16, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1185 'bitselect' 'tmp_7678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_7679 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_34, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1186 'bitselect' 'tmp_7679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln58_34 = sext i13 %select_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1187 'sext' 'sext_ln58_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln58_35 = sext i13 %select_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1188 'sext' 'sext_ln58_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.75ns)   --->   "%add_ln58_35 = add i13 %select_ln42_95, i13 %select_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1189 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (0.75ns)   --->   "%add_ln58_17 = add i14 %sext_ln58_35, i14 %sext_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1190 'add' 'add_ln58_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_7680 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_17, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1191 'bitselect' 'tmp_7680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_7681 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_35, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1192 'bitselect' 'tmp_7681' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 1193 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 1193 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 24, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1194 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%xor_ln58_48 = xor i1 %tmp_7670, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1195 'xor' 'xor_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%and_ln58_24 = and i1 %tmp_7671, i1 %xor_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1196 'and' 'and_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%xor_ln58_49 = xor i1 %tmp_7671, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1197 'xor' 'xor_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%and_ln58_25 = and i1 %tmp_7670, i1 %xor_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1198 'and' 'and_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.12ns)   --->   "%xor_ln58_50 = xor i1 %tmp_7670, i1 %tmp_7671" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1199 'xor' 'xor_ln58_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%xor_ln58_51 = xor i1 %xor_ln58_50, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1200 'xor' 'xor_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%or_ln58_12 = or i1 %and_ln58_24, i1 %xor_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1201 'or' 'or_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%select_ln58_36 = select i1 %xor_ln58_50, i13 4095, i13 %add_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1202 'select' 'select_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_37 = select i1 %and_ln58_25, i13 4096, i13 %add_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1203 'select' 'select_ln58_37' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_38 = select i1 %or_ln58_12, i13 %select_ln58_36, i13 %select_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1204 'select' 'select_ln58_38' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%xor_ln58_52 = xor i1 %tmp_7672, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1205 'xor' 'xor_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%and_ln58_26 = and i1 %tmp_7673, i1 %xor_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1206 'and' 'and_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%xor_ln58_53 = xor i1 %tmp_7673, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1207 'xor' 'xor_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%and_ln58_27 = and i1 %tmp_7672, i1 %xor_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1208 'and' 'and_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1209 [1/1] (0.12ns)   --->   "%xor_ln58_54 = xor i1 %tmp_7672, i1 %tmp_7673" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1209 'xor' 'xor_ln58_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%xor_ln58_55 = xor i1 %xor_ln58_54, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1210 'xor' 'xor_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%or_ln58_13 = or i1 %and_ln58_26, i1 %xor_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1211 'or' 'or_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%select_ln58_39 = select i1 %xor_ln58_54, i13 4095, i13 %add_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1212 'select' 'select_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_40 = select i1 %and_ln58_27, i13 4096, i13 %add_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1213 'select' 'select_ln58_40' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_41 = select i1 %or_ln58_13, i13 %select_ln58_39, i13 %select_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1214 'select' 'select_ln58_41' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%xor_ln58_56 = xor i1 %tmp_7674, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1215 'xor' 'xor_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%and_ln58_28 = and i1 %tmp_7675, i1 %xor_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1216 'and' 'and_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%xor_ln58_57 = xor i1 %tmp_7675, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1217 'xor' 'xor_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%and_ln58_29 = and i1 %tmp_7674, i1 %xor_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1218 'and' 'and_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.12ns)   --->   "%xor_ln58_58 = xor i1 %tmp_7674, i1 %tmp_7675" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1219 'xor' 'xor_ln58_58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%xor_ln58_59 = xor i1 %xor_ln58_58, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1220 'xor' 'xor_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%or_ln58_14 = or i1 %and_ln58_28, i1 %xor_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1221 'or' 'or_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%select_ln58_42 = select i1 %xor_ln58_58, i13 4095, i13 %add_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1222 'select' 'select_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_43 = select i1 %and_ln58_29, i13 4096, i13 %add_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1223 'select' 'select_ln58_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_44 = select i1 %or_ln58_14, i13 %select_ln58_42, i13 %select_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1224 'select' 'select_ln58_44' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%xor_ln58_60 = xor i1 %tmp_7676, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1225 'xor' 'xor_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%and_ln58_30 = and i1 %tmp_7677, i1 %xor_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1226 'and' 'and_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%xor_ln58_61 = xor i1 %tmp_7677, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1227 'xor' 'xor_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%and_ln58_31 = and i1 %tmp_7676, i1 %xor_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1228 'and' 'and_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.12ns)   --->   "%xor_ln58_62 = xor i1 %tmp_7676, i1 %tmp_7677" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1229 'xor' 'xor_ln58_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%xor_ln58_63 = xor i1 %xor_ln58_62, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1230 'xor' 'xor_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%or_ln58_15 = or i1 %and_ln58_30, i1 %xor_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1231 'or' 'or_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%select_ln58_45 = select i1 %xor_ln58_62, i13 4095, i13 %add_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1232 'select' 'select_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_46 = select i1 %and_ln58_31, i13 4096, i13 %add_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1233 'select' 'select_ln58_46' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_47 = select i1 %or_ln58_15, i13 %select_ln58_45, i13 %select_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1234 'select' 'select_ln58_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%xor_ln58_64 = xor i1 %tmp_7678, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1235 'xor' 'xor_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%and_ln58_32 = and i1 %tmp_7679, i1 %xor_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1236 'and' 'and_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%xor_ln58_65 = xor i1 %tmp_7679, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1237 'xor' 'xor_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%and_ln58_33 = and i1 %tmp_7678, i1 %xor_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1238 'and' 'and_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1239 [1/1] (0.12ns)   --->   "%xor_ln58_66 = xor i1 %tmp_7678, i1 %tmp_7679" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1239 'xor' 'xor_ln58_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%xor_ln58_67 = xor i1 %xor_ln58_66, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1240 'xor' 'xor_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%or_ln58_16 = or i1 %and_ln58_32, i1 %xor_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1241 'or' 'or_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%select_ln58_48 = select i1 %xor_ln58_66, i13 4095, i13 %add_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1242 'select' 'select_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1243 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_49 = select i1 %and_ln58_33, i13 4096, i13 %add_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1243 'select' 'select_ln58_49' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_50 = select i1 %or_ln58_16, i13 %select_ln58_48, i13 %select_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1244 'select' 'select_ln58_50' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%xor_ln58_68 = xor i1 %tmp_7680, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1245 'xor' 'xor_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%and_ln58_34 = and i1 %tmp_7681, i1 %xor_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1246 'and' 'and_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%xor_ln58_69 = xor i1 %tmp_7681, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1247 'xor' 'xor_ln58_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%and_ln58_35 = and i1 %tmp_7680, i1 %xor_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1248 'and' 'and_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.12ns)   --->   "%xor_ln58_70 = xor i1 %tmp_7680, i1 %tmp_7681" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1249 'xor' 'xor_ln58_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%xor_ln58_71 = xor i1 %xor_ln58_70, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1250 'xor' 'xor_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%or_ln58_17 = or i1 %and_ln58_34, i1 %xor_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1251 'or' 'or_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%select_ln58_51 = select i1 %xor_ln58_70, i13 4095, i13 %add_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1252 'select' 'select_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1253 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_52 = select i1 %and_ln58_35, i13 4096, i13 %add_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1253 'select' 'select_ln58_52' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1254 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_53 = select i1 %or_ln58_17, i13 %select_ln58_51, i13 %select_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1254 'select' 'select_ln58_53' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1255 [1/1] (0.00ns)   --->   "%mrv = insertvalue i78 <undef>, i13 %select_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1255 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i78 %mrv, i13 %select_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1256 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i78 %mrv_1, i13 %select_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1257 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i78 %mrv_2, i13 %select_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1258 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i78 %mrv_3, i13 %select_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1259 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i78 %mrv_4, i13 %select_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1260 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i78 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1261 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.339ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [44]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [85]  (0.587 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [88]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [94]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [96]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [99]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [101]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_1', firmware/nnet_utils/nnet_dense_latency.h:42) [102]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [108]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_1', firmware/nnet_utils/nnet_dense_latency.h:42) [114]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_1', firmware/nnet_utils/nnet_dense_latency.h:42) [115]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_4', firmware/nnet_utils/nnet_dense_latency.h:42) [117]  (0.278 ns)

 <State 2>: 3.990ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln42_3', firmware/nnet_utils/nnet_dense_latency.h:42) [113]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_72', firmware/nnet_utils/nnet_dense_latency.h:42) [119]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_3', firmware/nnet_utils/nnet_dense_latency.h:42) [120]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_6', firmware/nnet_utils/nnet_dense_latency.h:42) [121]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_2', firmware/nnet_utils/nnet_dense_latency.h:42) [123]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_3', firmware/nnet_utils/nnet_dense_latency.h:42) [124]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_18', firmware/nnet_utils/nnet_dense_latency.h:58) [1007]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_1', firmware/nnet_utils/nnet_dense_latency.h:58) [1019]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_2', firmware/nnet_utils/nnet_dense_latency.h:58) [1020]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_24', firmware/nnet_utils/nnet_dense_latency.h:58) [1103]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_19', firmware/nnet_utils/nnet_dense_latency.h:58) [1115]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_20', firmware/nnet_utils/nnet_dense_latency.h:58) [1116]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_30', firmware/nnet_utils/nnet_dense_latency.h:58) [1199]  (0.755 ns)

 <State 3>: 0.641ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_49', firmware/nnet_utils/nnet_dense_latency.h:58) [1205]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_25', firmware/nnet_utils/nnet_dense_latency.h:58) [1206]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_37', firmware/nnet_utils/nnet_dense_latency.h:58) [1211]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_38', firmware/nnet_utils/nnet_dense_latency.h:58) [1212]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
