INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/2x1mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
WARNING: [VRFC 10-3380] identifier 'J' is used before its declaration [/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/core.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/counter_n_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sources_1/imports/k2-up-src/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/debugging_exam/debug_ex2/debug_ex2.srcs/sim_1/new/tb_K2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_K2
