---
schema-version: v1.2.3
id: IEEE1164-1993
title:
- content: IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164)
  format: text/plain
  type: main
link:
- content: https://ieeexplore.ieee.org/document/257627
  type: src
type: standard
docid:
- id: IEEE 1164-1993
  type: IEEE
  primary: true
- id: IEEE 1164â„¢-1993
  type: IEEE
  scope: trademark
  primary: true
- id: 978-0-7381-0991-6
  type: ISBN
- id: 10.1109/IEEESTD.1993.115571
  type: DOI
docnumber: IEEE 1164-1993
date:
- type: created
  value: '1993-05-26'
- type: published
  value: '2016-01-21'
- type: issued
  value: '1993-03-18'
contributor:
- organization:
    name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
    contact:
    - address:
        city: New York
        country: USA
  role:
  - type: publisher
revdate: '2016-01-21'
language:
- en
script:
- Latn
abstract:
- content: This standard is embodied in the Std_logic_1164 package declaration and
    the semantics of the Std_logic_1164 body. An annex is provided to suggest ways
    in which one might use this package.
  language:
  - en
  script:
  - Latn
  format: text/plain
copyright:
- owner:
  - name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
  from: '1993'
keyword:
- content: Design automation
- content: Multivalued logic
- content: Specification languages
- content: Standards
- content: standard logic
- content: multivalue
- content: logic system
- content: VHDL model interoperability
- content: Std_logic_1164
doctype: standard
editorialgroup:
  committee:
  - Design Automation of the IEEE Computer Society
ics:
- code: '35.080'
  text: Software
ext:
  schema-version: v1.0.0
  standard_status: Superseded
  pubstatus: Active
  holdstatus: Publish
