Classic Timing Analyzer report for temp
Sat Jan 06 02:39:42 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.465 ns    ; din[7] ; s[7]    ; --         ; WE       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.707 ns   ; s[2]   ; dout[2] ; reset      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.537 ns    ; din[2] ; s[2]    ; --         ; reset    ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; WE              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+-----------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To   ; To Clock ;
+-------+--------------+------------+-----------+------+----------+
; N/A   ; None         ; 5.465 ns   ; din[7]    ; s[7] ; WE       ;
; N/A   ; None         ; 5.343 ns   ; reset     ; s[7] ; WE       ;
; N/A   ; None         ; 5.253 ns   ; dreset[7] ; s[7] ; WE       ;
; N/A   ; None         ; 5.033 ns   ; din[7]    ; s[7] ; reset    ;
; N/A   ; None         ; 4.911 ns   ; reset     ; s[7] ; reset    ;
; N/A   ; None         ; 4.821 ns   ; dreset[7] ; s[7] ; reset    ;
; N/A   ; None         ; 4.786 ns   ; dreset[1] ; s[1] ; WE       ;
; N/A   ; None         ; 4.658 ns   ; din[6]    ; s[6] ; WE       ;
; N/A   ; None         ; 4.635 ns   ; din[4]    ; s[4] ; WE       ;
; N/A   ; None         ; 4.521 ns   ; dreset[4] ; s[4] ; WE       ;
; N/A   ; None         ; 4.486 ns   ; reset     ; s[5] ; WE       ;
; N/A   ; None         ; 4.442 ns   ; din[5]    ; s[5] ; WE       ;
; N/A   ; None         ; 4.441 ns   ; reset     ; s[3] ; WE       ;
; N/A   ; None         ; 4.438 ns   ; reset     ; s[6] ; WE       ;
; N/A   ; None         ; 4.437 ns   ; reset     ; s[4] ; WE       ;
; N/A   ; None         ; 4.433 ns   ; reset     ; s[1] ; WE       ;
; N/A   ; None         ; 4.398 ns   ; dreset[6] ; s[6] ; WE       ;
; N/A   ; None         ; 4.354 ns   ; dreset[1] ; s[1] ; reset    ;
; N/A   ; None         ; 4.309 ns   ; reset     ; s[2] ; WE       ;
; N/A   ; None         ; 4.248 ns   ; reset     ; s[0] ; WE       ;
; N/A   ; None         ; 4.226 ns   ; din[6]    ; s[6] ; reset    ;
; N/A   ; None         ; 4.226 ns   ; din[3]    ; s[3] ; WE       ;
; N/A   ; None         ; 4.226 ns   ; dreset[0] ; s[0] ; WE       ;
; N/A   ; None         ; 4.203 ns   ; din[4]    ; s[4] ; reset    ;
; N/A   ; None         ; 4.089 ns   ; dreset[4] ; s[4] ; reset    ;
; N/A   ; None         ; 4.054 ns   ; reset     ; s[5] ; reset    ;
; N/A   ; None         ; 4.010 ns   ; din[5]    ; s[5] ; reset    ;
; N/A   ; None         ; 4.009 ns   ; reset     ; s[3] ; reset    ;
; N/A   ; None         ; 4.006 ns   ; reset     ; s[6] ; reset    ;
; N/A   ; None         ; 4.005 ns   ; reset     ; s[4] ; reset    ;
; N/A   ; None         ; 4.001 ns   ; reset     ; s[1] ; reset    ;
; N/A   ; None         ; 3.987 ns   ; din[0]    ; s[0] ; WE       ;
; N/A   ; None         ; 3.966 ns   ; dreset[6] ; s[6] ; reset    ;
; N/A   ; None         ; 3.966 ns   ; dreset[5] ; s[5] ; WE       ;
; N/A   ; None         ; 3.877 ns   ; reset     ; s[2] ; reset    ;
; N/A   ; None         ; 3.816 ns   ; reset     ; s[0] ; reset    ;
; N/A   ; None         ; 3.794 ns   ; din[3]    ; s[3] ; reset    ;
; N/A   ; None         ; 3.794 ns   ; dreset[0] ; s[0] ; reset    ;
; N/A   ; None         ; 3.555 ns   ; din[0]    ; s[0] ; reset    ;
; N/A   ; None         ; 3.534 ns   ; dreset[5] ; s[5] ; reset    ;
; N/A   ; None         ; -0.592 ns  ; dreset[3] ; s[3] ; WE       ;
; N/A   ; None         ; -0.685 ns  ; dreset[2] ; s[2] ; WE       ;
; N/A   ; None         ; -1.024 ns  ; dreset[3] ; s[3] ; reset    ;
; N/A   ; None         ; -1.028 ns  ; din[1]    ; s[1] ; WE       ;
; N/A   ; None         ; -1.117 ns  ; dreset[2] ; s[2] ; reset    ;
; N/A   ; None         ; -1.158 ns  ; din[2]    ; s[2] ; WE       ;
; N/A   ; None         ; -1.460 ns  ; din[1]    ; s[1] ; reset    ;
; N/A   ; None         ; -1.590 ns  ; din[2]    ; s[2] ; reset    ;
+-------+--------------+------------+-----------+------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+------+---------+------------+
; Slack ; Required tco ; Actual tco ; From ; To      ; From Clock ;
+-------+--------------+------------+------+---------+------------+
; N/A   ; None         ; 11.707 ns  ; s[2] ; dout[2] ; reset      ;
; N/A   ; None         ; 11.275 ns  ; s[2] ; dout[2] ; WE         ;
; N/A   ; None         ; 10.430 ns  ; s[0] ; dout[0] ; reset      ;
; N/A   ; None         ; 10.357 ns  ; s[7] ; dout[7] ; reset      ;
; N/A   ; None         ; 10.103 ns  ; s[1] ; dout[1] ; reset      ;
; N/A   ; None         ; 9.998 ns   ; s[0] ; dout[0] ; WE         ;
; N/A   ; None         ; 9.925 ns   ; s[7] ; dout[7] ; WE         ;
; N/A   ; None         ; 9.869 ns   ; s[6] ; dout[6] ; reset      ;
; N/A   ; None         ; 9.810 ns   ; s[4] ; dout[4] ; reset      ;
; N/A   ; None         ; 9.671 ns   ; s[1] ; dout[1] ; WE         ;
; N/A   ; None         ; 9.489 ns   ; s[5] ; dout[5] ; reset      ;
; N/A   ; None         ; 9.437 ns   ; s[6] ; dout[6] ; WE         ;
; N/A   ; None         ; 9.378 ns   ; s[4] ; dout[4] ; WE         ;
; N/A   ; None         ; 9.356 ns   ; s[3] ; dout[3] ; reset      ;
; N/A   ; None         ; 9.057 ns   ; s[5] ; dout[5] ; WE         ;
; N/A   ; None         ; 8.924 ns   ; s[3] ; dout[3] ; WE         ;
+-------+--------------+------------+------+---------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+-----------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To   ; To Clock ;
+---------------+-------------+-----------+-----------+------+----------+
; N/A           ; None        ; 2.537 ns  ; din[2]    ; s[2] ; reset    ;
; N/A           ; None        ; 2.417 ns  ; din[1]    ; s[1] ; reset    ;
; N/A           ; None        ; 2.105 ns  ; din[2]    ; s[2] ; WE       ;
; N/A           ; None        ; 2.064 ns  ; dreset[2] ; s[2] ; reset    ;
; N/A           ; None        ; 1.985 ns  ; din[1]    ; s[1] ; WE       ;
; N/A           ; None        ; 1.981 ns  ; dreset[3] ; s[3] ; reset    ;
; N/A           ; None        ; 1.632 ns  ; dreset[2] ; s[2] ; WE       ;
; N/A           ; None        ; 1.549 ns  ; dreset[3] ; s[3] ; WE       ;
; N/A           ; None        ; -2.274 ns ; dreset[5] ; s[5] ; reset    ;
; N/A           ; None        ; -2.608 ns ; din[0]    ; s[0] ; reset    ;
; N/A           ; None        ; -2.706 ns ; dreset[5] ; s[5] ; WE       ;
; N/A           ; None        ; -2.750 ns ; din[5]    ; s[5] ; reset    ;
; N/A           ; None        ; -2.794 ns ; reset     ; s[5] ; reset    ;
; N/A           ; None        ; -2.837 ns ; din[3]    ; s[3] ; reset    ;
; N/A           ; None        ; -2.847 ns ; dreset[0] ; s[0] ; reset    ;
; N/A           ; None        ; -2.869 ns ; reset     ; s[0] ; reset    ;
; N/A           ; None        ; -2.930 ns ; reset     ; s[2] ; reset    ;
; N/A           ; None        ; -3.013 ns ; dreset[6] ; s[6] ; reset    ;
; N/A           ; None        ; -3.040 ns ; din[0]    ; s[0] ; WE       ;
; N/A           ; None        ; -3.044 ns ; reset     ; s[1] ; reset    ;
; N/A           ; None        ; -3.052 ns ; reset     ; s[3] ; reset    ;
; N/A           ; None        ; -3.052 ns ; reset     ; s[4] ; reset    ;
; N/A           ; None        ; -3.053 ns ; reset     ; s[6] ; reset    ;
; N/A           ; None        ; -3.136 ns ; dreset[4] ; s[4] ; reset    ;
; N/A           ; None        ; -3.182 ns ; din[5]    ; s[5] ; WE       ;
; N/A           ; None        ; -3.226 ns ; reset     ; s[5] ; WE       ;
; N/A           ; None        ; -3.250 ns ; din[4]    ; s[4] ; reset    ;
; N/A           ; None        ; -3.269 ns ; din[3]    ; s[3] ; WE       ;
; N/A           ; None        ; -3.273 ns ; din[6]    ; s[6] ; reset    ;
; N/A           ; None        ; -3.279 ns ; dreset[0] ; s[0] ; WE       ;
; N/A           ; None        ; -3.301 ns ; reset     ; s[0] ; WE       ;
; N/A           ; None        ; -3.362 ns ; reset     ; s[2] ; WE       ;
; N/A           ; None        ; -3.397 ns ; dreset[1] ; s[1] ; reset    ;
; N/A           ; None        ; -3.445 ns ; dreset[6] ; s[6] ; WE       ;
; N/A           ; None        ; -3.476 ns ; reset     ; s[1] ; WE       ;
; N/A           ; None        ; -3.484 ns ; reset     ; s[3] ; WE       ;
; N/A           ; None        ; -3.484 ns ; reset     ; s[4] ; WE       ;
; N/A           ; None        ; -3.485 ns ; reset     ; s[6] ; WE       ;
; N/A           ; None        ; -3.568 ns ; dreset[4] ; s[4] ; WE       ;
; N/A           ; None        ; -3.682 ns ; din[4]    ; s[4] ; WE       ;
; N/A           ; None        ; -3.705 ns ; din[6]    ; s[6] ; WE       ;
; N/A           ; None        ; -3.829 ns ; dreset[1] ; s[1] ; WE       ;
; N/A           ; None        ; -3.887 ns ; dreset[7] ; s[7] ; reset    ;
; N/A           ; None        ; -3.977 ns ; reset     ; s[7] ; reset    ;
; N/A           ; None        ; -4.099 ns ; din[7]    ; s[7] ; reset    ;
; N/A           ; None        ; -4.319 ns ; dreset[7] ; s[7] ; WE       ;
; N/A           ; None        ; -4.409 ns ; reset     ; s[7] ; WE       ;
; N/A           ; None        ; -4.531 ns ; din[7]    ; s[7] ; WE       ;
+---------------+-------------+-----------+-----------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 06 02:39:41 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off temp -c temp --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "s[0]" is a latch
    Warning: Node "s[1]" is a latch
    Warning: Node "s[2]" is a latch
    Warning: Node "s[3]" is a latch
    Warning: Node "s[4]" is a latch
    Warning: Node "s[5]" is a latch
    Warning: Node "s[6]" is a latch
    Warning: Node "s[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "WE" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "reset" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "s[7]~8" as buffer
Info: tsu for register "s[7]" (data pin = "din[7]", clock pin = "WE") is 5.465 ns
    Info: + Longest pin to register delay is 9.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_41; Fanout = 1; PIN Node = 'din[7]'
        Info: 2: + IC(6.439 ns) + CELL(0.370 ns) = 7.804 ns; Loc. = LCCOMB_X1_Y9_N22; Fanout = 1; COMB Node = 's[7]~16'
        Info: 3: + IC(1.092 ns) + CELL(0.651 ns) = 9.547 ns; Loc. = LCCOMB_X1_Y7_N0; Fanout = 1; REG Node = 's[7]'
        Info: Total cell delay = 2.016 ns ( 21.12 % )
        Info: Total interconnect delay = 7.531 ns ( 78.88 % )
    Info: + Micro setup delay of destination is 0.934 ns
    Info: - Shortest clock path from clock "WE" to destination register is 5.016 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'WE'
        Info: 2: + IC(1.335 ns) + CELL(0.206 ns) = 2.526 ns; Loc. = LCCOMB_X1_Y9_N8; Fanout = 1; COMB Node = 's[7]~8'
        Info: 3: + IC(0.740 ns) + CELL(0.000 ns) = 3.266 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 's[7]~8clkctrl'
        Info: 4: + IC(1.380 ns) + CELL(0.370 ns) = 5.016 ns; Loc. = LCCOMB_X1_Y7_N0; Fanout = 1; REG Node = 's[7]'
        Info: Total cell delay = 1.561 ns ( 31.12 % )
        Info: Total interconnect delay = 3.455 ns ( 68.88 % )
Info: tco from clock "reset" to destination pin "dout[2]" through register "s[2]" is 11.707 ns
    Info: + Longest clock path from clock "reset" to source register is 5.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_8; Fanout = 9; CLK Node = 'reset'
        Info: 2: + IC(1.664 ns) + CELL(0.319 ns) = 2.958 ns; Loc. = LCCOMB_X1_Y9_N8; Fanout = 1; COMB Node = 's[7]~8'
        Info: 3: + IC(0.740 ns) + CELL(0.000 ns) = 3.698 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 's[7]~8clkctrl'
        Info: 4: + IC(1.435 ns) + CELL(0.370 ns) = 5.503 ns; Loc. = LCCOMB_X1_Y9_N28; Fanout = 1; REG Node = 's[2]'
        Info: Total cell delay = 1.664 ns ( 30.24 % )
        Info: Total interconnect delay = 3.839 ns ( 69.76 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.204 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y9_N28; Fanout = 1; REG Node = 's[2]'
        Info: 2: + IC(2.918 ns) + CELL(3.286 ns) = 6.204 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'dout[2]'
        Info: Total cell delay = 3.286 ns ( 52.97 % )
        Info: Total interconnect delay = 2.918 ns ( 47.03 % )
Info: th for register "s[2]" (data pin = "din[2]", clock pin = "reset") is 2.537 ns
    Info: + Longest clock path from clock "reset" to destination register is 5.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_8; Fanout = 9; CLK Node = 'reset'
        Info: 2: + IC(1.664 ns) + CELL(0.319 ns) = 2.958 ns; Loc. = LCCOMB_X1_Y9_N8; Fanout = 1; COMB Node = 's[7]~8'
        Info: 3: + IC(0.740 ns) + CELL(0.000 ns) = 3.698 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 's[7]~8clkctrl'
        Info: 4: + IC(1.435 ns) + CELL(0.370 ns) = 5.503 ns; Loc. = LCCOMB_X1_Y9_N28; Fanout = 1; REG Node = 's[2]'
        Info: Total cell delay = 1.664 ns ( 30.24 % )
        Info: Total interconnect delay = 3.839 ns ( 69.76 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.966 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'din[2]'
        Info: 2: + IC(0.581 ns) + CELL(0.206 ns) = 1.917 ns; Loc. = LCCOMB_X1_Y9_N6; Fanout = 1; COMB Node = 's[2]~11'
        Info: 3: + IC(0.398 ns) + CELL(0.651 ns) = 2.966 ns; Loc. = LCCOMB_X1_Y9_N28; Fanout = 1; REG Node = 's[2]'
        Info: Total cell delay = 1.987 ns ( 66.99 % )
        Info: Total interconnect delay = 0.979 ns ( 33.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Sat Jan 06 02:39:42 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


