// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mem_cmd_merger_512_s_HH_
#define _mem_cmd_merger_512_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct mem_cmd_merger_512_s : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<113> > rx_remoteMemCmd_V_dout;
    sc_in< sc_logic > rx_remoteMemCmd_V_empty_n;
    sc_out< sc_logic > rx_remoteMemCmd_V_read;
    sc_in< sc_lv<113> > tx_localMemCmdFifo_V_dout;
    sc_in< sc_logic > tx_localMemCmdFifo_V_empty_n;
    sc_out< sc_logic > tx_localMemCmdFifo_V_read;
    sc_out< sc_lv<1> > tx_pkgInfoFifo_V_typ_din;
    sc_in< sc_logic > tx_pkgInfoFifo_V_typ_full_n;
    sc_out< sc_logic > tx_pkgInfoFifo_V_typ_write;
    sc_out< sc_lv<1> > tx_pkgInfoFifo_V_sou_din;
    sc_in< sc_logic > tx_pkgInfoFifo_V_sou_full_n;
    sc_out< sc_logic > tx_pkgInfoFifo_V_sou_write;
    sc_out< sc_lv<29> > tx_pkgInfoFifo_V_wor_din;
    sc_in< sc_logic > tx_pkgInfoFifo_V_wor_full_n;
    sc_out< sc_logic > tx_pkgInfoFifo_V_wor_write;
    sc_in< sc_logic > m_axis_mem_read_cmd_TREADY;
    sc_out< sc_lv<96> > m_axis_mem_read_cmd_TDATA;
    sc_out< sc_logic > m_axis_mem_read_cmd_TVALID;
    sc_out< sc_lv<1> > m_axis_mem_read_cmd_TDEST;


    // Module declarations
    mem_cmd_merger_512_s(sc_module_name name);
    SC_HAS_PROCESS(mem_cmd_merger_512_s);

    ~mem_cmd_merger_512_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_76_p3;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_lv<1> > tmp_reg_275;
    sc_signal< sc_lv<1> > tmp_67_nbreadreq_fu_90_p3;
    sc_signal< bool > ap_predicate_op16_read_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op28;
    sc_signal< sc_lv<1> > tmp_reg_275_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_67_reg_294;
    sc_signal< sc_lv<1> > icmp_ln883_reg_309;
    sc_signal< bool > ap_predicate_op28_write_state3;
    sc_signal< sc_logic > io_acc_block_signal_op33;
    sc_signal< bool > ap_predicate_op33_write_state3;
    sc_signal< sc_logic > io_acc_block_signal_op36;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< sc_logic > out_V_data_1_ack_in;
    sc_signal< bool > ap_predicate_op23_write_state3;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< sc_logic > out_V_data_1_ack_out;
    sc_signal< sc_lv<2> > out_V_data_1_state;
    sc_signal< sc_logic > out_V_dest_V_1_ack_out;
    sc_signal< sc_lv<2> > out_V_dest_V_1_state;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< sc_lv<1> > tmp_reg_275_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_67_reg_294_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln883_reg_309_pp0_iter2_reg;
    sc_signal< bool > ap_predicate_op44_write_state4;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<96> > out_V_data_1_data_in;
    sc_signal< sc_lv<96> > out_V_data_1_data_out;
    sc_signal< sc_logic > out_V_data_1_vld_in;
    sc_signal< sc_logic > out_V_data_1_vld_out;
    sc_signal< sc_lv<96> > out_V_data_1_payload_A;
    sc_signal< sc_lv<96> > out_V_data_1_payload_B;
    sc_signal< sc_logic > out_V_data_1_sel_rd;
    sc_signal< sc_logic > out_V_data_1_sel_wr;
    sc_signal< sc_logic > out_V_data_1_sel;
    sc_signal< sc_logic > out_V_data_1_load_A;
    sc_signal< sc_logic > out_V_data_1_load_B;
    sc_signal< sc_logic > out_V_data_1_state_cmp_full;
    sc_signal< sc_lv<1> > out_V_dest_V_1_data_in;
    sc_signal< sc_lv<1> > out_V_dest_V_1_data_out;
    sc_signal< sc_logic > out_V_dest_V_1_vld_in;
    sc_signal< sc_logic > out_V_dest_V_1_vld_out;
    sc_signal< sc_logic > out_V_dest_V_1_ack_in;
    sc_signal< sc_lv<1> > out_V_dest_V_1_payload_A;
    sc_signal< sc_lv<1> > out_V_dest_V_1_payload_B;
    sc_signal< sc_logic > out_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > out_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > out_V_dest_V_1_sel;
    sc_signal< sc_logic > out_V_dest_V_1_load_A;
    sc_signal< sc_logic > out_V_dest_V_1_load_B;
    sc_signal< sc_logic > out_V_dest_V_1_state_cmp_full;
    sc_signal< sc_logic > m_axis_mem_read_cmd_TDATA_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > rx_remoteMemCmd_V_blk_n;
    sc_signal< sc_logic > tx_pkgInfoFifo_V_typ_blk_n;
    sc_signal< sc_logic > tx_pkgInfoFifo_V_sou_blk_n;
    sc_signal< sc_logic > tx_pkgInfoFifo_V_wor_blk_n;
    sc_signal< sc_logic > tx_localMemCmdFifo_V_blk_n;
    sc_signal< sc_lv<1> > tmp_dest_V_reg_279;
    sc_signal< sc_lv<1> > tmp_dest_V_reg_279_pp0_iter1_reg;
    sc_signal< sc_lv<96> > tmp_data_reg_284;
    sc_signal< sc_lv<96> > tmp_data_reg_284_pp0_iter1_reg;
    sc_signal< sc_lv<27> > tmp_words_V_reg_289;
    sc_signal< sc_lv<27> > tmp_words_V_reg_289_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_data_len_V_5_reg_298;
    sc_signal< sc_lv<1> > tmp_dest_V_3_reg_304;
    sc_signal< sc_lv<1> > icmp_ln883_fu_207_p2;
    sc_signal< sc_lv<96> > tmp_data_1_reg_313;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<29> > tmp_words_V_5_fu_242_p1;
    sc_signal< sc_lv<29> > tmp_words_V_3_fu_266_p1;
    sc_signal< sc_lv<29> > tmp_words_V_1_fu_271_p1;
    sc_signal< sc_lv<32> > tmp_data_len_V_fu_131_p4;
    sc_signal< sc_lv<33> > zext_ln215_fu_159_p1;
    sc_signal< sc_lv<33> > add_ln1371_fu_163_p2;
    sc_signal< sc_lv<64> > tmp_data_addr_V_fu_179_p4;
    sc_signal< sc_lv<33> > zext_ln215_2_fu_223_p1;
    sc_signal< sc_lv<33> > add_ln1371_2_fu_226_p2;
    sc_signal< sc_lv<27> > tmp_words_V_4_fu_232_p4;
    sc_signal< sc_lv<33> > zext_ln215_1_fu_247_p1;
    sc_signal< sc_lv<33> > add_ln1371_1_fu_250_p2;
    sc_signal< sc_lv<27> > tmp_words_V_2_fu_256_p4;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<33> ap_const_lv33_3F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1371_1_fu_250_p2();
    void thread_add_ln1371_2_fu_226_p2();
    void thread_add_ln1371_fu_163_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_predicate_op16_read_state2();
    void thread_ap_predicate_op23_write_state3();
    void thread_ap_predicate_op28_write_state3();
    void thread_ap_predicate_op33_write_state3();
    void thread_ap_predicate_op44_write_state4();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_icmp_ln883_fu_207_p2();
    void thread_io_acc_block_signal_op28();
    void thread_io_acc_block_signal_op33();
    void thread_io_acc_block_signal_op36();
    void thread_m_axis_mem_read_cmd_TDATA();
    void thread_m_axis_mem_read_cmd_TDATA_blk_n();
    void thread_m_axis_mem_read_cmd_TDEST();
    void thread_m_axis_mem_read_cmd_TVALID();
    void thread_out_V_data_1_ack_in();
    void thread_out_V_data_1_ack_out();
    void thread_out_V_data_1_data_in();
    void thread_out_V_data_1_data_out();
    void thread_out_V_data_1_load_A();
    void thread_out_V_data_1_load_B();
    void thread_out_V_data_1_sel();
    void thread_out_V_data_1_state_cmp_full();
    void thread_out_V_data_1_vld_in();
    void thread_out_V_data_1_vld_out();
    void thread_out_V_dest_V_1_ack_in();
    void thread_out_V_dest_V_1_ack_out();
    void thread_out_V_dest_V_1_data_in();
    void thread_out_V_dest_V_1_data_out();
    void thread_out_V_dest_V_1_load_A();
    void thread_out_V_dest_V_1_load_B();
    void thread_out_V_dest_V_1_sel();
    void thread_out_V_dest_V_1_state_cmp_full();
    void thread_out_V_dest_V_1_vld_in();
    void thread_out_V_dest_V_1_vld_out();
    void thread_rx_remoteMemCmd_V_blk_n();
    void thread_rx_remoteMemCmd_V_read();
    void thread_tmp_67_nbreadreq_fu_90_p3();
    void thread_tmp_data_addr_V_fu_179_p4();
    void thread_tmp_data_len_V_fu_131_p4();
    void thread_tmp_nbreadreq_fu_76_p3();
    void thread_tmp_words_V_1_fu_271_p1();
    void thread_tmp_words_V_2_fu_256_p4();
    void thread_tmp_words_V_3_fu_266_p1();
    void thread_tmp_words_V_4_fu_232_p4();
    void thread_tmp_words_V_5_fu_242_p1();
    void thread_tx_localMemCmdFifo_V_blk_n();
    void thread_tx_localMemCmdFifo_V_read();
    void thread_tx_pkgInfoFifo_V_sou_blk_n();
    void thread_tx_pkgInfoFifo_V_sou_din();
    void thread_tx_pkgInfoFifo_V_sou_write();
    void thread_tx_pkgInfoFifo_V_typ_blk_n();
    void thread_tx_pkgInfoFifo_V_typ_din();
    void thread_tx_pkgInfoFifo_V_typ_write();
    void thread_tx_pkgInfoFifo_V_wor_blk_n();
    void thread_tx_pkgInfoFifo_V_wor_din();
    void thread_tx_pkgInfoFifo_V_wor_write();
    void thread_zext_ln215_1_fu_247_p1();
    void thread_zext_ln215_2_fu_223_p1();
    void thread_zext_ln215_fu_159_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
