it means the squessing the logic to get the most optimizied desgin and here i have synthsis some design 
and make them to squessis it down to simple design 

there is the specific command to clean the unsed signal is opt_clean -purge 

like opt_check 

<img width="919" height="875" alt="Image" src="https://github.com/user-attachments/assets/dd131449-7579-4414-93be-6f6f6e944f0b" />

now this is the image of the clean desgin 


<img width="932" height="871" alt="Image" src="https://github.com/user-attachments/assets/6b60c263-f489-458c-88b3-2a66a2486110" />




likewise there is opt_check2 file 

<img width="932" height="884" alt="Image" src="https://github.com/user-attachments/assets/675fc42a-e0ac-4908-bc42-fb545783cf7e" />




opt_check3 in this two mux are converted into the three input AND gate and we get simplefied version of it.

<img width="932" height="879" alt="Image" src="https://github.com/user-attachments/assets/f349ca99-cffa-4ee9-91b5-acb700d811e1" />




opt_check4 version and this is like 

<img width="921" height="860" alt="Image" src="https://github.com/user-attachments/assets/d09a2075-8837-488f-87a3-4a2941946854" />



multiple_module_opt file image after sysnthesis










