{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677794566171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677794566172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 14:02:43 2023 " "Processing started: Thu Mar  2 14:02:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677794566172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794566172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794566172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677794566553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677794566553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruhu/desktop/cse141ltermproject/systemverilog/src/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ruhu/desktop/cse141ltermproject/systemverilog/src/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../src/top_level.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677794574067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruhu/desktop/cse141ltermproject/systemverilog/src/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ruhu/desktop/cse141ltermproject/systemverilog/src/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../src/reg_file.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677794574068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruhu/desktop/cse141ltermproject/systemverilog/src/pc_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ruhu/desktop/cse141ltermproject/systemverilog/src/pc_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Controller " "Found entity 1: PC_Controller" {  } { { "../src/PC_Controller.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/PC_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677794574070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruhu/desktop/cse141ltermproject/systemverilog/src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ruhu/desktop/cse141ltermproject/systemverilog/src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../src/PC.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677794574072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruhu/desktop/cse141ltermproject/systemverilog/src/mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ruhu/desktop/cse141ltermproject/systemverilog/src/mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../src/MUX2x1.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/MUX2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677794574074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruhu/desktop/cse141ltermproject/systemverilog/src/instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ruhu/desktop/cse141ltermproject/systemverilog/src/instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_ROM " "Found entity 1: instr_ROM" {  } { { "../src/instr_ROM.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/instr_ROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677794574076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruhu/desktop/cse141ltermproject/systemverilog/src/immediate_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ruhu/desktop/cse141ltermproject/systemverilog/src/immediate_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_ctrl " "Found entity 1: immediate_ctrl" {  } { { "../src/immediate_Controller.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/immediate_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677794574077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruhu/desktop/cse141ltermproject/systemverilog/src/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ruhu/desktop/cse141ltermproject/systemverilog/src/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderModule " "Found entity 1: decoderModule" {  } { { "../src/decoder.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677794574079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruhu/desktop/cse141ltermproject/systemverilog/src/dat_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ruhu/desktop/cse141ltermproject/systemverilog/src/dat_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dat_mem " "Found entity 1: dat_mem" {  } { { "../src/dat_mem.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/dat_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677794574081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruhu/desktop/cse141ltermproject/systemverilog/src/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ruhu/desktop/cse141ltermproject/systemverilog/src/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../src/Control.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677794574083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruhu/desktop/cse141ltermproject/systemverilog/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ruhu/desktop/cse141ltermproject/systemverilog/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677794574084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677794574119 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done top_level.sv(4) " "Output port \"done\" at top_level.sv(4) has no driver" {  } { { "../src/top_level.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574120 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc1 " "Elaborating entity \"PC\" for hierarchy \"PC:pc1\"" {  } { { "../src/top_level.sv" "pc1" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677794574122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC.sv(18) " "Verilog HDL assignment warning at PC.sv(18): truncated value with size 32 to match size of target (12)" {  } { { "../src/PC.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/PC.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677794574123 "|top_level|PC:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Controller PC_Controller:pc1_ctrl " "Elaborating entity \"PC_Controller\" for hierarchy \"PC_Controller:pc1_ctrl\"" {  } { { "../src/top_level.sv" "pc1_ctrl" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677794574123 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "target PC_Controller.sv(5) " "Output port \"target\" at PC_Controller.sv(5) has no driver" {  } { { "../src/PC_Controller.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/PC_Controller.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574124 "|top_level|PC_Controller:pc1_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_ROM instr_ROM:instructions " "Elaborating entity \"instr_ROM\" for hierarchy \"instr_ROM:instructions\"" {  } { { "../src/top_level.sv" "instructions" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677794574125 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 4095 instr_ROM.sv(10) " "Verilog HDL warning at instr_ROM.sv(10): number of words (0) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../src/instr_ROM.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/instr_ROM.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1677794574134 "|top_level|instr_ROM:instructions"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.data_a 0 instr_ROM.sv(8) " "Net \"core.data_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_ROM.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677794574190 "|top_level|instr_ROM:instructions"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.waddr_a 0 instr_ROM.sv(8) " "Net \"core.waddr_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_ROM.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677794574190 "|top_level|instr_ROM:instructions"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.we_a 0 instr_ROM.sv(8) " "Net \"core.we_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_ROM.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677794574190 "|top_level|instr_ROM:instructions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderModule decoderModule:dec1 " "Elaborating entity \"decoderModule\" for hierarchy \"decoderModule:dec1\"" {  } { { "../src/top_level.sv" "dec1" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677794574202 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "opcode decoder.sv(3) " "Output port \"opcode\" at decoder.sv(3) has no driver" {  } { { "../src/decoder.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/decoder.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574203 "|top_level|decoderModule:dec1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "operand1 decoder.sv(4) " "Output port \"operand1\" at decoder.sv(4) has no driver" {  } { { "../src/decoder.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/decoder.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574203 "|top_level|decoderModule:dec1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "operand2 decoder.sv(6) " "Output port \"operand2\" at decoder.sv(6) has no driver" {  } { { "../src/decoder.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/decoder.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574203 "|top_level|decoderModule:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_ctrl immediate_ctrl:immediate_ctrl1 " "Elaborating entity \"immediate_ctrl\" for hierarchy \"immediate_ctrl:immediate_ctrl1\"" {  } { { "../src/top_level.sv" "immediate_ctrl1" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677794574204 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "immediateValue immediate_Controller.sv(6) " "Output port \"immediateValue\" at immediate_Controller.sv(6) has no driver" {  } { { "../src/immediate_Controller.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/immediate_Controller.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574205 "|top_level|immediate_ctrl:immediate_ctrl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf1\"" {  } { { "../src/top_level.sv" "rf1" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677794574205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:reg_dat_mux " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:reg_dat_mux\"" {  } { { "../src/top_level.sv" "reg_dat_mux" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677794574207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "../src/top_level.sv" "alu1" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677794574209 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rslt alu.sv(6) " "Output port \"rslt\" at alu.sv(6) has no driver" {  } { { "../src/alu.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/alu.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574210 "|top_level|alu:alu1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "doBranch alu.sv(8) " "Output port \"doBranch\" at alu.sv(8) has no driver" {  } { { "../src/alu.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/alu.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574210 "|top_level|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dat_mem dat_mem:dm1 " "Elaborating entity \"dat_mem\" for hierarchy \"dat_mem:dm1\"" {  } { { "../src/top_level.sv" "dm1" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677794574211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctrl1 " "Elaborating entity \"Control\" for hierarchy \"Control:ctrl1\"" {  } { { "../src/top_level.sv" "ctrl1" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677794574213 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "immOrLUT Control.sv(5) " "Output port \"immOrLUT\" at Control.sv(5) has no driver" {  } { { "../src/Control.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574214 "|top_level|Control:ctrl1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "imm_ctr Control.sv(5) " "Output port \"imm_ctr\" at Control.sv(5) has no driver" {  } { { "../src/Control.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574214 "|top_level|Control:ctrl1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "jump_en Control.sv(6) " "Output port \"jump_en\" at Control.sv(6) has no driver" {  } { { "../src/Control.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574214 "|top_level|Control:ctrl1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "numBits Control.sv(6) " "Output port \"numBits\" at Control.sv(6) has no driver" {  } { { "../src/Control.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574214 "|top_level|Control:ctrl1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "doSWAP Control.sv(6) " "Output port \"doSWAP\" at Control.sv(6) has no driver" {  } { { "../src/Control.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574214 "|top_level|Control:ctrl1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RegWrite Control.sv(6) " "Output port \"RegWrite\" at Control.sv(6) has no driver" {  } { { "../src/Control.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574214 "|top_level|Control:ctrl1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemWrite Control.sv(6) " "Output port \"MemWrite\" at Control.sv(6) has no driver" {  } { { "../src/Control.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574214 "|top_level|Control:ctrl1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALU_in2_ctr Control.sv(6) " "Output port \"ALU_in2_ctr\" at Control.sv(6) has no driver" {  } { { "../src/Control.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574214 "|top_level|Control:ctrl1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "regfile_dat_ctr Control.sv(6) " "Output port \"regfile_dat_ctr\" at Control.sv(6) has no driver" {  } { { "../src/Control.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574214 "|top_level|Control:ctrl1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "regfile_wr_ctr Control.sv(8) " "Output port \"regfile_wr_ctr\" at Control.sv(8) has no driver" {  } { { "../src/Control.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677794574214 "|top_level|Control:ctrl1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1677794574520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "../src/top_level.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677794574535 "|top_level|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677794574535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677794574644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677794574644 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../src/top_level.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677794574670 "|top_level|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../src/top_level.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677794574670 "|top_level|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "req " "No output dependent on input pin \"req\"" {  } { { "../src/top_level.sv" "" { Text "C:/Users/ruhu/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677794574670 "|top_level|req"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1677794574670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677794574671 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677794574671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677794574671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677794574683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  2 14:02:54 2023 " "Processing ended: Thu Mar  2 14:02:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677794574683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677794574683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677794574683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677794574683 ""}
