<div align="center">
    <img width="500" height="" alt="Image" src="https://scontent-icn2-1.xx.fbcdn.net/v/t1.6435-9/95797130_100484628338077_3923007193837731840_n.jpg?_nc_cat=106&ccb=1-7&_nc_sid=a5f93a&_nc_ohc=4g_SDHQnDdIQ7kNvwHzdk2x&_nc_oc=AdlMTy_XtW_3zL_2OLFfX1y-ktRIuKq_IPcQyUfpcMgwDv8yEoRETIoZa0SCF1gmdzA&_nc_zt=23&_nc_ht=scontent-icn2-1.xx&_nc_gid=cbllFXIzvbEsFdIRHWYFWA&oh=00_AfiBuk5MEfn9mOvjwhI7kPULFUkZ7iYQgq8AtFXDtpeCQg&oe=69352D8F" />
</div>

<h1 align="center">
    임베디드 시스템반도체 설계 엔지니어 과정
</h1>

<h6 align="right">
    2025.10.21 - 2025.05.20 (950H)
</h6>

# ⚙️ Verilog Labs
## 가산기
- [반가산기](https://github.com/baby-beepboop/KCCI/blob/main/Verilog/day007/class02_adder/halfAdder.v)
- [반가산기를 활용한 전가산기](https://github.com/baby-beepboop/KCCI/blob/main/Verilog/day007/class02_adder/fullAdder_usingHalfAd.v)
- [전가산기](https://github.com/baby-beepboop/KCCI/blob/main/Verilog/day007/class02_adder/fullAdder_noHalfAd.v)
- [4비트 전가산기](https://github.com/baby-beepboop/KCCI/blob/main/Verilog/day007/class02_adder/fullAdder4bit.v)
- [8비트 전가산기](https://github.com/baby-beepboop/KCCI/blob/main/Verilog/day007/class02_adder/fullAdder8bit.v)
