############################################################################
## This system.ucf file is generated by Base System Builder based on the
## settings in the selected Xilinx Board Definition file. Please add other
## user constraints to this file based on customer design specifications.
############################################################################

Net CLK_I LOC=B13 | IOSTANDARD = LVCMOS25;
Net RST_I LOC=H4;
Net RST_I PULLUP  | IOSTANDARD = LVCMOS33;
## System level constraints
Net CLK_I TNM_NET = CLK_I;
TIMESPEC TS_CLK_I = PERIOD CLK_I 10000 ps;
Net RST_I TIG;

######################################################################
# ------------ Timing constrain for clock domain crossing -----------#
######################################################################
#--See Xilinx Core generator IP V6.1 user guide: Async Fifo section.
NET "*grf.rf/gcx.clkx/wr_pntr_gc<*>" TIG;
NET "*grf.rf/gcx.clkx/rd_pntr_gc<*>" TIG;
INST "*/BU2/U0/grf.rf/mem/gdm.dm/Mram*" TNM = RAMSOURCE;
INST "*/BU2/U0/grf.rf/mem/gdm.dm/dout*" TNM = FFDEST;
TIMESPEC TS_RAM_FF= FROM "RAMSOURCE" TO "FFDEST" 10 ns DATAPATHONLY;

#--From To constraint for the signals that cross clock domains
NET "*u0_tmi_afifo/TMI_OUT_CLK" TNM = "MEM160MHz_CLK";
TIMESPEC "TS_MEM160MHz_CLK" = PERIOD "MEM160MHz_CLK" TS_CLK_I / 1.6 HIGH 50 %;

TIMESPEC TS_160_to_100 = FROM MEM160MHz_CLK TO CLK_I 10 ns;
TIMESPEC TS_100_to_160 = FROM CLK_I TO MEM160MHz_CLK 10 ns;
######################################################################
## IO Devices constraints
# Test done LED on J2-61
Net LED_1 LOC=G5  | IOSTANDARD = LVCMOS33;
# Test pass Led on J2-64
Net LED_2 LOC=F5  | IOSTANDARD = LVCMOS33;

# #### Module BaseBoard_LEDs_3Bit constraints
#
# Net fpga_0_BaseBoard_LEDs_3Bit_GPIO_d_out_pin<0> LOC=G5 | IOSTANDARD = LVCMOS33;
# Net fpga_0_BaseBoard_LEDs_3Bit_GPIO_d_out_pin<1> LOC=F5 | IOSTANDARD = LVCMOS33;
# Net fpga_0_BaseBoard_LEDs_3Bit_GPIO_d_out_pin<2> LOC=E5 | IOSTANDARD = LVCMOS33;
#
# #### Module MM_User_LEDs_1Bit constraints
#
# Net fpga_0_MM_User_LEDs_1Bit_GPIO_d_out_pin<0> LOC=M5 | IOSTANDARD = LVCMOS33;
#
# #### Module Push_Buttons_2Bit constraints
#
# Net fpga_0_Push_Buttons_2Bit_GPIO_in_pin<0> LOC=H3;
# Net fpga_0_Push_Buttons_2Bit_GPIO_in_pin<0> PULLUP  | IOSTANDARD = LVCMOS33;
# Net fpga_0_Push_Buttons_2Bit_GPIO_in_pin<1> LOC=C6;
# Net fpga_0_Push_Buttons_2Bit_GPIO_in_pin<1> PULLUP  | IOSTANDARD = LVCMOS33;
#
# #### Module DIP_Switches_4Bit constraints
#
# Net fpga_0_DIP_Switches_4Bit_GPIO_in_pin<0> LOC=C4;
# Net fpga_0_DIP_Switches_4Bit_GPIO_in_pin<0> PULLUP  | IOSTANDARD = LVCMOS33;
# Net fpga_0_DIP_Switches_4Bit_GPIO_in_pin<1> LOC=D4;
# Net fpga_0_DIP_Switches_4Bit_GPIO_in_pin<1> PULLUP  | IOSTANDARD = LVCMOS33;
# Net fpga_0_DIP_Switches_4Bit_GPIO_in_pin<2> LOC=C5;
# Net fpga_0_DIP_Switches_4Bit_GPIO_in_pin<2> PULLUP  | IOSTANDARD = LVCMOS33;
# Net fpga_0_DIP_Switches_4Bit_GPIO_in_pin<3> LOC=D5;
# Net fpga_0_DIP_Switches_4Bit_GPIO_in_pin<3> PULLUP  | IOSTANDARD = LVCMOS33;

#SPI master module
#Net xps_spi_0_SCK_O_pin 		LOC="W18" | IOSTANDARD = LVCMOS33; # IO32_1
#Net xps_spi_0_MISO_I_pin 		LOC="Y17" | IOSTANDARD = LVCMOS33; # IO30_1
#Net xps_spi_0_MOSI_O_pin 		LOC="V19" | IOSTANDARD = LVCMOS33; # IO34_1
#Net ss_ctrl_reg_0_spi_ss_o_pin<0> 	LOC="R19" | IOSTANDARD = LVCMOS33; # IO36_1
#
## for test only
#Net ss_ctrl_reg_0_spi_ss_o_pin<1> 	LOC="U18" | IOSTANDARD = LVCMOS33; # IO36_1

