<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ESCOMIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ARCHIVO_REGISTROS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ARCHIVO_REGISTROS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ARCHIVO_REGISTROS.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONDICION.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CONDICION.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CONDICION.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CONTROL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CONTROL.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIVISOR_FRECUENCIA.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DIVISOR_FRECUENCIA.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DIVISOR_FRECUENCIA.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ESTADO.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ESTADO.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ESTADO.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FUNCION.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FUNCION.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FUNCION.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="INSTRUCCION.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="INSTRUCCION.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="INSTRUCCION.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMORIA_DATOS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMORIA_DATOS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEMORIA_DATOS.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMORIA_PROGRAMA.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMORIA_PROGRAMA.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEMORIA_PROGRAMA.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NIVEL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="NIVEL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="NIVEL.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OPERACION.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="OPERACION.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="OPERACION.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PILA.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PILA.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PILA.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PRINCIPAL_CONTROL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PRINCIPAL_CONTROL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PRINCIPAL_CONTROL.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PROCESADOR.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PROCESADOR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PROCESADOR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PROCESADOR.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PROCESADOR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PROCESADOR.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PROCESADOR.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PROCESADOR.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PROCESADOR.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PROCESADOR.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESADOR.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PROCESADOR.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESADOR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PROCESADOR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PROCESADOR.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PROCESADOR.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PROCESADOR.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PROCESADOR.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PROCESADOR.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PROCESADOR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESADOR_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PROCESADOR_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PROCESADOR_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PROCESADOR_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PROCESADOR_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PROCESADOR_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESADOR_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESADOR_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PROCESADOR_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PROCESADOR_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESADOR_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESADOR_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PROCESADOR_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PROCESADOR_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESADOR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PaqueteEscomips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PaqueteEscomips.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PaqueteEscomips.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/PROCESADOR_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/PROCESADOR_synthesis.v"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/PROCESADOR_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/PROCESADOR_translate.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="procesador.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="procesador.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="procesador.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544039407" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1544039407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544044514" xil_pn:in_ck="5173847270546264610" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1544044514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1544043326" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4156260291884832185" xil_pn:start_ts="1544043326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544043326" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1401868147758278939" xil_pn:start_ts="1544043326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544043326" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4028494395551859547" xil_pn:start_ts="1544043326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544044514" xil_pn:in_ck="5173847270546264610" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1544044514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1544044528" xil_pn:in_ck="5173847270546264610" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="1471839818671766566" xil_pn:start_ts="1544044514">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1544040900" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1544040900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544043475" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2262359316930939837" xil_pn:start_ts="1544043475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544043475" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4028494395551859547" xil_pn:start_ts="1544043475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544040900" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1544040900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544043475" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1456873449831234913" xil_pn:start_ts="1544043475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544040900" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1544040900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544043475" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8973979176394018543" xil_pn:start_ts="1544043475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544043544" xil_pn:in_ck="-265467019582625941" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7363797268179514814" xil_pn:start_ts="1544043475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROCESADOR.lso"/>
      <outfile xil_pn:name="PROCESADOR.ngc"/>
      <outfile xil_pn:name="PROCESADOR.ngr"/>
      <outfile xil_pn:name="PROCESADOR.prj"/>
      <outfile xil_pn:name="PROCESADOR.stx"/>
      <outfile xil_pn:name="PROCESADOR.syr"/>
      <outfile xil_pn:name="PROCESADOR.xst"/>
      <outfile xil_pn:name="PROCESADOR_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1544043597" xil_pn:in_ck="-8862836084407853730" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2142364456942362314" xil_pn:start_ts="1544043596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544040969" xil_pn:in_ck="6846620906047137814" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6092361219830058748" xil_pn:start_ts="1544040947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="PROCESADOR.bld"/>
      <outfile xil_pn:name="PROCESADOR.ngd"/>
      <outfile xil_pn:name="PROCESADOR_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544041251" xil_pn:in_ck="6846620906047137815" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1544040969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PROCESADOR.pcf"/>
      <outfile xil_pn:name="PROCESADOR_map.map"/>
      <outfile xil_pn:name="PROCESADOR_map.mrp"/>
      <outfile xil_pn:name="PROCESADOR_map.ncd"/>
      <outfile xil_pn:name="PROCESADOR_map.ngm"/>
      <outfile xil_pn:name="PROCESADOR_map.xrpt"/>
      <outfile xil_pn:name="PROCESADOR_summary.xml"/>
      <outfile xil_pn:name="PROCESADOR_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544042109" xil_pn:in_ck="-4253449729140266320" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1544041251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PROCESADOR.ncd"/>
      <outfile xil_pn:name="PROCESADOR.pad"/>
      <outfile xil_pn:name="PROCESADOR.par"/>
      <outfile xil_pn:name="PROCESADOR.ptwx"/>
      <outfile xil_pn:name="PROCESADOR.unroutes"/>
      <outfile xil_pn:name="PROCESADOR.xpi"/>
      <outfile xil_pn:name="PROCESADOR_pad.csv"/>
      <outfile xil_pn:name="PROCESADOR_pad.txt"/>
      <outfile xil_pn:name="PROCESADOR_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544038956" xil_pn:in_ck="6194981761620884917" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1544038825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="PROCESADOR.ut"/>
      <outfile xil_pn:name="procesador.bgn"/>
      <outfile xil_pn:name="procesador.bit"/>
      <outfile xil_pn:name="procesador.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1544039023" xil_pn:in_ck="-3700999751825301313" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4674625285961985627" xil_pn:start_ts="1544039021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1544042109" xil_pn:in_ck="6846620906047137683" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1544042041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PROCESADOR.twr"/>
      <outfile xil_pn:name="PROCESADOR.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544039858" xil_pn:in_ck="6194981761620885049" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="5808452787632785184" xil_pn:start_ts="1544039843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/PROCESADOR_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/PROCESADOR_translate.v"/>
    </transform>
    <transform xil_pn:end_ts="1544039858" xil_pn:in_ck="6974055574389541432" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1544039858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1544039860" xil_pn:in_ck="6974055574389541432" xil_pn:name="TRAN_MSimulatePostTranslateModel" xil_pn:prop_ck="-7132781830294287170" xil_pn:start_ts="1544039858">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1544043600" xil_pn:in_ck="6194981761620885048" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="4226017244508280742" xil_pn:start_ts="1544043597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/PROCESADOR_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/PROCESADOR_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
