/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_cresample_v4_0_13
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap v_cresample_v4_0_13 /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_cresample_v4_0_13
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work v_cresample_v4_0_13 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_cresample_v4_0_13/.cxl.vhdl.v_cresample_v4_0_13.v_cresample_v4_0_13.lin64.cmf
