
MobRob_Steering_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c104  10001000  10001000  00001000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  1000d104  1000d104  0000d104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .VENEER_Code  00000144  2000000c  1000d10c  0001000c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 Stack         00000400  20000150  00000000  00000150  2**0
                  ALLOC
  4 .data         0000037c  20000550  1000d250  00010550  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          0000023c  200008cc  0000077c  000108cc  2**2
                  ALLOC
  6 .no_init      00000004  20003ffc  00003eac  00000150  2**2
                  ALLOC
  7 .debug_aranges 00001008  00000000  00000000  000108d0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001dde2  00000000  00000000  000118d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004a10  00000000  00000000  0002f6ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000aea8  00000000  00000000  000340ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00003c18  00000000  00000000  0003ef74  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000098a7  00000000  00000000  00042b8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00005004  00000000  00000000  0004c433  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000cd0  00000000  00000000  00051438  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .build_attributes 000012e6  00000000  00000000  00052108  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

10001000 <__Vectors>:
10001000:	50 05 00 20 1d 10 00 10 00 00 00 00 9d 10 00 10     P.. ............
10001010:	00 18 04 00 00 01 00 00 00 00 00 80                 ............

1000101c <Reset_Handler>:
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
1000101c:	4911      	ldr	r1, [pc, #68]	; (10001064 <__copy_data+0xe>)
	ldr	r2, =VeneerStart
1000101e:	4a12      	ldr	r2, [pc, #72]	; (10001068 <__copy_data+0x12>)
	ldr	r3, =VeneerEnd
10001020:	4b12      	ldr	r3, [pc, #72]	; (1000106c <__copy_data+0x16>)
	bl  __copy_data
10001022:	f000 f818 	bl	10001056 <__copy_data>

    ldr  r0, =SystemInit
10001026:	4812      	ldr	r0, [pc, #72]	; (10001070 <__copy_data+0x1a>)
    blx  r0
10001028:	4780      	blx	r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
1000102a:	4912      	ldr	r1, [pc, #72]	; (10001074 <__copy_data+0x1e>)
	ldr	r2, =__data_start
1000102c:	4a12      	ldr	r2, [pc, #72]	; (10001078 <__copy_data+0x22>)
	ldr	r3, =__data_end
1000102e:	4b13      	ldr	r3, [pc, #76]	; (1000107c <__copy_data+0x26>)
	bl  __copy_data
10001030:	f000 f811 	bl	10001056 <__copy_data>

/* RAM code */
	ldr	r1, =__ram_code_load
10001034:	4912      	ldr	r1, [pc, #72]	; (10001080 <__copy_data+0x2a>)
	ldr	r2, =__ram_code_start
10001036:	4a13      	ldr	r2, [pc, #76]	; (10001084 <__copy_data+0x2e>)
	ldr	r3, =__ram_code_end
10001038:	4b13      	ldr	r3, [pc, #76]	; (10001088 <__copy_data+0x32>)
	bl  __copy_data
1000103a:	f000 f80c 	bl	10001056 <__copy_data>
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
1000103e:	4913      	ldr	r1, [pc, #76]	; (1000108c <__copy_data+0x36>)
	ldr	r2, =__bss_end
10001040:	4a13      	ldr	r2, [pc, #76]	; (10001090 <__copy_data+0x3a>)

	movs	r0, 0
10001042:	2000      	movs	r0, #0

	subs	r2, r1
10001044:	1a52      	subs	r2, r2, r1
	ble	.L_loop3_done
10001046:	dd02      	ble.n	1000104e <Reset_Handler+0x32>

.L_loop3:
	subs	r2, #4
10001048:	3a04      	subs	r2, #4
	str	r0, [r1, r2]
1000104a:	5088      	str	r0, [r1, r2]
	bgt	.L_loop3
1000104c:	dcfc      	bgt.n	10001048 <Reset_Handler+0x2c>
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
1000104e:	4811      	ldr	r0, [pc, #68]	; (10001094 <__copy_data+0x3e>)
    blx  r0
10001050:	4780      	blx	r0
#endif

    ldr  r0, =main
10001052:	4811      	ldr	r0, [pc, #68]	; (10001098 <__copy_data+0x42>)
    blx  r0
10001054:	4780      	blx	r0

10001056 <__copy_data>:
 *    r3: end of the section to copy to
 *
 *  All addresses must be aligned to 4 bytes boundary.
 *  Uses r0
 */
	subs	r3, r2
10001056:	1a9b      	subs	r3, r3, r2
	ble	.L_loop_done
10001058:	dd03      	ble.n	10001062 <__copy_data+0xc>

.L_loop:
	subs	r3, #4
1000105a:	3b04      	subs	r3, #4
	ldr	r0, [r1,r3]
1000105c:	58c8      	ldr	r0, [r1, r3]
	str	r0, [r2,r3]
1000105e:	50d0      	str	r0, [r2, r3]
	bgt	.L_loop
10001060:	dcfb      	bgt.n	1000105a <__copy_data+0x4>

.L_loop_done:
	bx  lr
10001062:	4770      	bx	lr
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001064:	1000d10c 	.word	0x1000d10c
	ldr	r2, =VeneerStart
10001068:	2000000c 	.word	0x2000000c
	ldr	r3, =VeneerEnd
1000106c:	20000150 	.word	0x20000150
	bl  __copy_data

    ldr  r0, =SystemInit
10001070:	100010a1 	.word	0x100010a1
    blx  r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001074:	1000d250 	.word	0x1000d250
	ldr	r2, =__data_start
10001078:	20000550 	.word	0x20000550
	ldr	r3, =__data_end
1000107c:	200008cc 	.word	0x200008cc
	bl  __copy_data

/* RAM code */
	ldr	r1, =__ram_code_load
10001080:	1000d5cc 	.word	0x1000d5cc
	ldr	r2, =__ram_code_start
10001084:	200008cc 	.word	0x200008cc
	ldr	r3, =__ram_code_end
10001088:	200008cc 	.word	0x200008cc
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
1000108c:	200008cc 	.word	0x200008cc
	ldr	r2, =__bss_end
10001090:	20000b04 	.word	0x20000b04
	bgt	.L_loop3
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
10001094:	1000c9cd 	.word	0x1000c9cd
    blx  r0
#endif

    ldr  r0, =main
10001098:	100066f1 	.word	0x100066f1

1000109c <HardFault_Handler>:
    
    .thumb_func
    .weak Default_handler
    .type Default_handler, %function
Default_Handler:
    b  .
1000109c:	e7fe      	b.n	1000109c <HardFault_Handler>
	...

100010a0 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
100010a0:	b580      	push	{r7, lr}
100010a2:	af00      	add	r7, sp, #0
  SystemCoreSetup();
100010a4:	f002 f992 	bl	100033cc <SystemCoreSetup>
  SystemCoreClockSetup();
100010a8:	f002 f9de 	bl	10003468 <SystemCoreClockSetup>
}
100010ac:	46bd      	mov	sp, r7
100010ae:	bd80      	pop	{r7, pc}

100010b0 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
100010b0:	b580      	push	{r7, lr}
100010b2:	af00      	add	r7, sp, #0
  static uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
100010b4:	4b2a      	ldr	r3, [pc, #168]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010b6:	681a      	ldr	r2, [r3, #0]
100010b8:	23ff      	movs	r3, #255	; 0xff
100010ba:	021b      	lsls	r3, r3, #8
100010bc:	4013      	ands	r3, r2
100010be:	0a1a      	lsrs	r2, r3, #8
100010c0:	4b28      	ldr	r3, [pc, #160]	; (10001164 <SystemCoreClockUpdate+0xb4>)
100010c2:	601a      	str	r2, [r3, #0]

  if (IDIV != 0)
100010c4:	4b27      	ldr	r3, [pc, #156]	; (10001164 <SystemCoreClockUpdate+0xb4>)
100010c6:	681b      	ldr	r3, [r3, #0]
100010c8:	2b00      	cmp	r3, #0
100010ca:	d037      	beq.n	1000113c <SystemCoreClockUpdate+0x8c>
  {
    FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
100010cc:	4b24      	ldr	r3, [pc, #144]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010ce:	681b      	ldr	r3, [r3, #0]
100010d0:	22ff      	movs	r2, #255	; 0xff
100010d2:	401a      	ands	r2, r3
100010d4:	4b24      	ldr	r3, [pc, #144]	; (10001168 <SystemCoreClockUpdate+0xb8>)
100010d6:	601a      	str	r2, [r3, #0]
    FDIV |= ((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_FDIV_Msk) << 8;
100010d8:	4b21      	ldr	r3, [pc, #132]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010da:	69db      	ldr	r3, [r3, #28]
100010dc:	2203      	movs	r2, #3
100010de:	4013      	ands	r3, r2
100010e0:	021a      	lsls	r2, r3, #8
100010e2:	4b21      	ldr	r3, [pc, #132]	; (10001168 <SystemCoreClockUpdate+0xb8>)
100010e4:	681b      	ldr	r3, [r3, #0]
100010e6:	431a      	orrs	r2, r3
100010e8:	4b1f      	ldr	r3, [pc, #124]	; (10001168 <SystemCoreClockUpdate+0xb8>)
100010ea:	601a      	str	r2, [r3, #0]
    
    /* Fractional divider is enabled and used */
    if (((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_DCLKSEL_Msk) == 0U)
100010ec:	4b1c      	ldr	r3, [pc, #112]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010ee:	69da      	ldr	r2, [r3, #28]
100010f0:	2380      	movs	r3, #128	; 0x80
100010f2:	009b      	lsls	r3, r3, #2
100010f4:	4013      	ands	r3, r2
100010f6:	d10e      	bne.n	10001116 <SystemCoreClockUpdate+0x66>
    {
       SystemCoreClock = ((uint32_t)((DCO1_FREQUENCY << 6U) / ((IDIV << 10) + FDIV))) << 4U;
100010f8:	4b1a      	ldr	r3, [pc, #104]	; (10001164 <SystemCoreClockUpdate+0xb4>)
100010fa:	681b      	ldr	r3, [r3, #0]
100010fc:	029a      	lsls	r2, r3, #10
100010fe:	4b1a      	ldr	r3, [pc, #104]	; (10001168 <SystemCoreClockUpdate+0xb8>)
10001100:	681b      	ldr	r3, [r3, #0]
10001102:	18d3      	adds	r3, r2, r3
10001104:	4819      	ldr	r0, [pc, #100]	; (1000116c <SystemCoreClockUpdate+0xbc>)
10001106:	1c19      	adds	r1, r3, #0
10001108:	f001 fa86 	bl	10002618 <__aeabi_uidiv>
1000110c:	1c03      	adds	r3, r0, #0
1000110e:	011a      	lsls	r2, r3, #4
10001110:	4b17      	ldr	r3, [pc, #92]	; (10001170 <SystemCoreClockUpdate+0xc0>)
10001112:	601a      	str	r2, [r3, #0]
10001114:	e021      	b.n	1000115a <SystemCoreClockUpdate+0xaa>
    }
    else
    {
       SystemCoreClock = ((uint32_t)((OSCHP_GetFrequency() << 6U) / ((IDIV << 10) + FDIV))) << 4U;
10001116:	f000 f82f 	bl	10001178 <OSCHP_GetFrequency>
1000111a:	1c03      	adds	r3, r0, #0
1000111c:	0199      	lsls	r1, r3, #6
1000111e:	4b11      	ldr	r3, [pc, #68]	; (10001164 <SystemCoreClockUpdate+0xb4>)
10001120:	681b      	ldr	r3, [r3, #0]
10001122:	029a      	lsls	r2, r3, #10
10001124:	4b10      	ldr	r3, [pc, #64]	; (10001168 <SystemCoreClockUpdate+0xb8>)
10001126:	681b      	ldr	r3, [r3, #0]
10001128:	18d3      	adds	r3, r2, r3
1000112a:	1c08      	adds	r0, r1, #0
1000112c:	1c19      	adds	r1, r3, #0
1000112e:	f001 fa73 	bl	10002618 <__aeabi_uidiv>
10001132:	1c03      	adds	r3, r0, #0
10001134:	011a      	lsls	r2, r3, #4
10001136:	4b0e      	ldr	r3, [pc, #56]	; (10001170 <SystemCoreClockUpdate+0xc0>)
10001138:	601a      	str	r2, [r3, #0]
1000113a:	e00e      	b.n	1000115a <SystemCoreClockUpdate+0xaa>
    }
  }
  else
  {
    /* Fractional divider bypassed. */
    if (((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_DCLKSEL_Msk) == 0U)
1000113c:	4b08      	ldr	r3, [pc, #32]	; (10001160 <SystemCoreClockUpdate+0xb0>)
1000113e:	69da      	ldr	r2, [r3, #28]
10001140:	2380      	movs	r3, #128	; 0x80
10001142:	009b      	lsls	r3, r3, #2
10001144:	4013      	ands	r3, r2
10001146:	d103      	bne.n	10001150 <SystemCoreClockUpdate+0xa0>
    {
        SystemCoreClock = DCO1_FREQUENCY;
10001148:	4b09      	ldr	r3, [pc, #36]	; (10001170 <SystemCoreClockUpdate+0xc0>)
1000114a:	4a0a      	ldr	r2, [pc, #40]	; (10001174 <SystemCoreClockUpdate+0xc4>)
1000114c:	601a      	str	r2, [r3, #0]
1000114e:	e004      	b.n	1000115a <SystemCoreClockUpdate+0xaa>
    }
    else
    {
        SystemCoreClock = OSCHP_GetFrequency();
10001150:	f000 f812 	bl	10001178 <OSCHP_GetFrequency>
10001154:	1c02      	adds	r2, r0, #0
10001156:	4b06      	ldr	r3, [pc, #24]	; (10001170 <SystemCoreClockUpdate+0xc0>)
10001158:	601a      	str	r2, [r3, #0]
    }
  }
}
1000115a:	46bd      	mov	sp, r7
1000115c:	bd80      	pop	{r7, pc}
1000115e:	46c0      	nop			; (mov r8, r8)
10001160:	40010300 	.word	0x40010300
10001164:	200008cc 	.word	0x200008cc
10001168:	200008d0 	.word	0x200008d0
1000116c:	b71b0000 	.word	0xb71b0000
10001170:	20003ffc 	.word	0x20003ffc
10001174:	02dc6c00 	.word	0x02dc6c00

10001178 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
10001178:	b580      	push	{r7, lr}
1000117a:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
1000117c:	4b01      	ldr	r3, [pc, #4]	; (10001184 <OSCHP_GetFrequency+0xc>)
}
1000117e:	1c18      	adds	r0, r3, #0
10001180:	46bd      	mov	sp, r7
10001182:	bd80      	pop	{r7, pc}
10001184:	01312d00 	.word	0x01312d00

10001188 <XMC_ERU_Enable>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_ERU_Enable(XMC_ERU_t *const eru)
{
10001188:	b580      	push	{r7, lr}
1000118a:	b082      	sub	sp, #8
1000118c:	af00      	add	r7, sp, #0
1000118e:	6078      	str	r0, [r7, #4]
  XMC_UNUSED_ARG(eru);
}
10001190:	46bd      	mov	sp, r7
10001192:	b002      	add	sp, #8
10001194:	bd80      	pop	{r7, pc}
10001196:	46c0      	nop			; (mov r8, r8)

10001198 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
10001198:	b590      	push	{r4, r7, lr}
1000119a:	b085      	sub	sp, #20
1000119c:	af00      	add	r7, sp, #0
1000119e:	60f8      	str	r0, [r7, #12]
100011a0:	607a      	str	r2, [r7, #4]
100011a2:	230b      	movs	r3, #11
100011a4:	18fb      	adds	r3, r7, r3
100011a6:	1c0a      	adds	r2, r1, #0
100011a8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
  XMC_ASSERT("XMC_GPIO_Init: Invalid input hysteresis", XMC_GPIO_CHECK_INPUT_HYSTERESIS(config->input_hysteresis));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
100011aa:	230b      	movs	r3, #11
100011ac:	18fb      	adds	r3, r7, r3
100011ae:	781b      	ldrb	r3, [r3, #0]
100011b0:	089b      	lsrs	r3, r3, #2
100011b2:	b2db      	uxtb	r3, r3
100011b4:	1c18      	adds	r0, r3, #0
100011b6:	230b      	movs	r3, #11
100011b8:	18fb      	adds	r3, r7, r3
100011ba:	781b      	ldrb	r3, [r3, #0]
100011bc:	089b      	lsrs	r3, r3, #2
100011be:	b2db      	uxtb	r3, r3
100011c0:	1c1a      	adds	r2, r3, #0
100011c2:	68fb      	ldr	r3, [r7, #12]
100011c4:	3204      	adds	r2, #4
100011c6:	0092      	lsls	r2, r2, #2
100011c8:	58d3      	ldr	r3, [r2, r3]
100011ca:	220b      	movs	r2, #11
100011cc:	18ba      	adds	r2, r7, r2
100011ce:	7812      	ldrb	r2, [r2, #0]
100011d0:	2103      	movs	r1, #3
100011d2:	400a      	ands	r2, r1
100011d4:	00d2      	lsls	r2, r2, #3
100011d6:	1c11      	adds	r1, r2, #0
100011d8:	22fc      	movs	r2, #252	; 0xfc
100011da:	408a      	lsls	r2, r1
100011dc:	43d2      	mvns	r2, r2
100011de:	401a      	ands	r2, r3
100011e0:	1c11      	adds	r1, r2, #0
100011e2:	68fb      	ldr	r3, [r7, #12]
100011e4:	1d02      	adds	r2, r0, #4
100011e6:	0092      	lsls	r2, r2, #2
100011e8:	50d1      	str	r1, [r2, r3]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
100011ea:	68fb      	ldr	r3, [r7, #12]
100011ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
100011ee:	220b      	movs	r2, #11
100011f0:	18ba      	adds	r2, r7, r2
100011f2:	7812      	ldrb	r2, [r2, #0]
100011f4:	0052      	lsls	r2, r2, #1
100011f6:	1c11      	adds	r1, r2, #0
100011f8:	2203      	movs	r2, #3
100011fa:	408a      	lsls	r2, r1
100011fc:	43d2      	mvns	r2, r2
100011fe:	401a      	ands	r2, r3
10001200:	68fb      	ldr	r3, [r7, #12]
10001202:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set input hysteresis */
  port->PHCR[(uint32_t)pin >> 3U] &= ~(uint32_t)((uint32_t)PORT_PHCR_Msk << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U)));
10001204:	230b      	movs	r3, #11
10001206:	18fb      	adds	r3, r7, r3
10001208:	781b      	ldrb	r3, [r3, #0]
1000120a:	08db      	lsrs	r3, r3, #3
1000120c:	b2db      	uxtb	r3, r3
1000120e:	1c18      	adds	r0, r3, #0
10001210:	230b      	movs	r3, #11
10001212:	18fb      	adds	r3, r7, r3
10001214:	781b      	ldrb	r3, [r3, #0]
10001216:	08db      	lsrs	r3, r3, #3
10001218:	b2db      	uxtb	r3, r3
1000121a:	1c1a      	adds	r2, r3, #0
1000121c:	68fb      	ldr	r3, [r7, #12]
1000121e:	3210      	adds	r2, #16
10001220:	0092      	lsls	r2, r2, #2
10001222:	58d3      	ldr	r3, [r2, r3]
10001224:	220b      	movs	r2, #11
10001226:	18ba      	adds	r2, r7, r2
10001228:	7812      	ldrb	r2, [r2, #0]
1000122a:	2107      	movs	r1, #7
1000122c:	400a      	ands	r2, r1
1000122e:	0092      	lsls	r2, r2, #2
10001230:	1c11      	adds	r1, r2, #0
10001232:	2204      	movs	r2, #4
10001234:	408a      	lsls	r2, r1
10001236:	43d2      	mvns	r2, r2
10001238:	401a      	ands	r2, r3
1000123a:	1c11      	adds	r1, r2, #0
1000123c:	68fb      	ldr	r3, [r7, #12]
1000123e:	1c02      	adds	r2, r0, #0
10001240:	3210      	adds	r2, #16
10001242:	0092      	lsls	r2, r2, #2
10001244:	50d1      	str	r1, [r2, r3]
  port->PHCR[(uint32_t)pin >> 3U] |= (uint32_t)config->input_hysteresis << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U));
10001246:	230b      	movs	r3, #11
10001248:	18fb      	adds	r3, r7, r3
1000124a:	781b      	ldrb	r3, [r3, #0]
1000124c:	08db      	lsrs	r3, r3, #3
1000124e:	b2db      	uxtb	r3, r3
10001250:	1c18      	adds	r0, r3, #0
10001252:	230b      	movs	r3, #11
10001254:	18fb      	adds	r3, r7, r3
10001256:	781b      	ldrb	r3, [r3, #0]
10001258:	08db      	lsrs	r3, r3, #3
1000125a:	b2db      	uxtb	r3, r3
1000125c:	1c1a      	adds	r2, r3, #0
1000125e:	68fb      	ldr	r3, [r7, #12]
10001260:	3210      	adds	r2, #16
10001262:	0092      	lsls	r2, r2, #2
10001264:	58d2      	ldr	r2, [r2, r3]
10001266:	687b      	ldr	r3, [r7, #4]
10001268:	785b      	ldrb	r3, [r3, #1]
1000126a:	1c1c      	adds	r4, r3, #0
1000126c:	230b      	movs	r3, #11
1000126e:	18fb      	adds	r3, r7, r3
10001270:	781b      	ldrb	r3, [r3, #0]
10001272:	2107      	movs	r1, #7
10001274:	400b      	ands	r3, r1
10001276:	009b      	lsls	r3, r3, #2
10001278:	409c      	lsls	r4, r3
1000127a:	1c23      	adds	r3, r4, #0
1000127c:	431a      	orrs	r2, r3
1000127e:	1c11      	adds	r1, r2, #0
10001280:	68fb      	ldr	r3, [r7, #12]
10001282:	1c02      	adds	r2, r0, #0
10001284:	3210      	adds	r2, #16
10001286:	0092      	lsls	r2, r2, #2
10001288:	50d1      	str	r1, [r2, r3]

  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
1000128a:	68fb      	ldr	r3, [r7, #12]
1000128c:	4a20      	ldr	r2, [pc, #128]	; (10001310 <XMC_GPIO_Init+0x178>)
1000128e:	4293      	cmp	r3, r2
10001290:	d10b      	bne.n	100012aa <XMC_GPIO_Init+0x112>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
10001292:	68fb      	ldr	r3, [r7, #12]
10001294:	6e1b      	ldr	r3, [r3, #96]	; 0x60
10001296:	220b      	movs	r2, #11
10001298:	18ba      	adds	r2, r7, r2
1000129a:	7812      	ldrb	r2, [r2, #0]
1000129c:	2101      	movs	r1, #1
1000129e:	4091      	lsls	r1, r2
100012a0:	1c0a      	adds	r2, r1, #0
100012a2:	43d2      	mvns	r2, r2
100012a4:	401a      	ands	r2, r3
100012a6:	68fb      	ldr	r3, [r7, #12]
100012a8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if ((config->mode & XMC_GPIO_MODE_OE) != 0)
100012aa:	687b      	ldr	r3, [r7, #4]
100012ac:	781b      	ldrb	r3, [r3, #0]
100012ae:	b2db      	uxtb	r3, r3
100012b0:	b25b      	sxtb	r3, r3
100012b2:	2b00      	cmp	r3, #0
100012b4:	da07      	bge.n	100012c6 <XMC_GPIO_Init+0x12e>
  {
    /* If output is enabled */

    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
100012b6:	687b      	ldr	r3, [r7, #4]
100012b8:	685a      	ldr	r2, [r3, #4]
100012ba:	230b      	movs	r3, #11
100012bc:	18fb      	adds	r3, r7, r3
100012be:	781b      	ldrb	r3, [r3, #0]
100012c0:	409a      	lsls	r2, r3
100012c2:	68fb      	ldr	r3, [r7, #12]
100012c4:	605a      	str	r2, [r3, #4]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << (PORT_IOCR_PC_Size * (pin & 0x3U));
100012c6:	230b      	movs	r3, #11
100012c8:	18fb      	adds	r3, r7, r3
100012ca:	781b      	ldrb	r3, [r3, #0]
100012cc:	089b      	lsrs	r3, r3, #2
100012ce:	b2db      	uxtb	r3, r3
100012d0:	1c18      	adds	r0, r3, #0
100012d2:	230b      	movs	r3, #11
100012d4:	18fb      	adds	r3, r7, r3
100012d6:	781b      	ldrb	r3, [r3, #0]
100012d8:	089b      	lsrs	r3, r3, #2
100012da:	b2db      	uxtb	r3, r3
100012dc:	1c1a      	adds	r2, r3, #0
100012de:	68fb      	ldr	r3, [r7, #12]
100012e0:	3204      	adds	r2, #4
100012e2:	0092      	lsls	r2, r2, #2
100012e4:	58d2      	ldr	r2, [r2, r3]
100012e6:	687b      	ldr	r3, [r7, #4]
100012e8:	781b      	ldrb	r3, [r3, #0]
100012ea:	1c1c      	adds	r4, r3, #0
100012ec:	230b      	movs	r3, #11
100012ee:	18fb      	adds	r3, r7, r3
100012f0:	781b      	ldrb	r3, [r3, #0]
100012f2:	2103      	movs	r1, #3
100012f4:	400b      	ands	r3, r1
100012f6:	00db      	lsls	r3, r3, #3
100012f8:	409c      	lsls	r4, r3
100012fa:	1c23      	adds	r3, r4, #0
100012fc:	431a      	orrs	r2, r3
100012fe:	1c11      	adds	r1, r2, #0
10001300:	68fb      	ldr	r3, [r7, #12]
10001302:	1d02      	adds	r2, r0, #4
10001304:	0092      	lsls	r2, r2, #2
10001306:	50d1      	str	r1, [r2, r3]
}
10001308:	46bd      	mov	sp, r7
1000130a:	b005      	add	sp, #20
1000130c:	bd90      	pop	{r4, r7, pc}
1000130e:	46c0      	nop			; (mov r8, r8)
10001310:	40040200 	.word	0x40040200

10001314 <XMC_SCU_INTERRUPT_EnableEvent>:
}
#endif

/* API to enable the SCU event */
void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
10001314:	b5b0      	push	{r4, r5, r7, lr}
10001316:	b082      	sub	sp, #8
10001318:	af00      	add	r7, sp, #0
1000131a:	6038      	str	r0, [r7, #0]
1000131c:	6079      	str	r1, [r7, #4]
  SCU_INTERRUPT->SRMSK |= (uint32_t)event;
1000131e:	4b09      	ldr	r3, [pc, #36]	; (10001344 <XMC_SCU_INTERRUPT_EnableEvent+0x30>)
10001320:	4a08      	ldr	r2, [pc, #32]	; (10001344 <XMC_SCU_INTERRUPT_EnableEvent+0x30>)
10001322:	6851      	ldr	r1, [r2, #4]
10001324:	683a      	ldr	r2, [r7, #0]
10001326:	430a      	orrs	r2, r1
10001328:	605a      	str	r2, [r3, #4]
#if UC_SERIES == XMC14
  SCU_INTERRUPT->SRMSK1 |= (uint32_t)(event >> 32U);
1000132a:	4b06      	ldr	r3, [pc, #24]	; (10001344 <XMC_SCU_INTERRUPT_EnableEvent+0x30>)
1000132c:	4a05      	ldr	r2, [pc, #20]	; (10001344 <XMC_SCU_INTERRUPT_EnableEvent+0x30>)
1000132e:	6a52      	ldr	r2, [r2, #36]	; 0x24
10001330:	6879      	ldr	r1, [r7, #4]
10001332:	000c      	movs	r4, r1
10001334:	2100      	movs	r1, #0
10001336:	1c0d      	adds	r5, r1, #0
10001338:	1c21      	adds	r1, r4, #0
1000133a:	430a      	orrs	r2, r1
1000133c:	625a      	str	r2, [r3, #36]	; 0x24
#endif
}
1000133e:	46bd      	mov	sp, r7
10001340:	b002      	add	sp, #8
10001342:	bdb0      	pop	{r4, r5, r7, pc}
10001344:	40010038 	.word	0x40010038

10001348 <XMC_SCU_INTERUPT_GetEventStatus>:
#endif
}

/* API to get the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
10001348:	b5b0      	push	{r4, r5, r7, lr}
1000134a:	b082      	sub	sp, #8
1000134c:	af00      	add	r7, sp, #0
  XMC_SCU_INTERRUPT_EVENT_t tmp;

  tmp = SCU_INTERRUPT->SRRAW;
1000134e:	4b0e      	ldr	r3, [pc, #56]	; (10001388 <XMC_SCU_INTERUPT_GetEventStatus+0x40>)
10001350:	681b      	ldr	r3, [r3, #0]
10001352:	603b      	str	r3, [r7, #0]
10001354:	2300      	movs	r3, #0
10001356:	607b      	str	r3, [r7, #4]
#if UC_SERIES == XMC14
  tmp |= ((int64_t)SCU_INTERRUPT->SRRAW1 << 32U);
10001358:	4b0b      	ldr	r3, [pc, #44]	; (10001388 <XMC_SCU_INTERUPT_GetEventStatus+0x40>)
1000135a:	6a1b      	ldr	r3, [r3, #32]
1000135c:	1c1c      	adds	r4, r3, #0
1000135e:	2300      	movs	r3, #0
10001360:	1c1d      	adds	r5, r3, #0
10001362:	0022      	movs	r2, r4
10001364:	2300      	movs	r3, #0
10001366:	1c19      	adds	r1, r3, #0
10001368:	1c0b      	adds	r3, r1, #0
1000136a:	1c14      	adds	r4, r2, #0
1000136c:	683a      	ldr	r2, [r7, #0]
1000136e:	431a      	orrs	r2, r3
10001370:	603a      	str	r2, [r7, #0]
10001372:	687a      	ldr	r2, [r7, #4]
10001374:	4322      	orrs	r2, r4
10001376:	1c13      	adds	r3, r2, #0
10001378:	607b      	str	r3, [r7, #4]
#endif
  return (tmp);
1000137a:	683b      	ldr	r3, [r7, #0]
1000137c:	687c      	ldr	r4, [r7, #4]
}
1000137e:	1c18      	adds	r0, r3, #0
10001380:	1c21      	adds	r1, r4, #0
10001382:	46bd      	mov	sp, r7
10001384:	b002      	add	sp, #8
10001386:	bdb0      	pop	{r4, r5, r7, pc}
10001388:	40010038 	.word	0x40010038

1000138c <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
1000138c:	b5b0      	push	{r4, r5, r7, lr}
1000138e:	b082      	sub	sp, #8
10001390:	af00      	add	r7, sp, #0
10001392:	6038      	str	r0, [r7, #0]
10001394:	6079      	str	r1, [r7, #4]
  SCU_INTERRUPT->SRCLR |= (uint32_t)event;
10001396:	4b09      	ldr	r3, [pc, #36]	; (100013bc <XMC_SCU_INTERRUPT_ClearEventStatus+0x30>)
10001398:	4a08      	ldr	r2, [pc, #32]	; (100013bc <XMC_SCU_INTERRUPT_ClearEventStatus+0x30>)
1000139a:	6891      	ldr	r1, [r2, #8]
1000139c:	683a      	ldr	r2, [r7, #0]
1000139e:	430a      	orrs	r2, r1
100013a0:	609a      	str	r2, [r3, #8]
#if UC_SERIES == XMC14
  SCU_INTERRUPT->SRCLR1 |= (uint32_t)(event >> 32U);
100013a2:	4b06      	ldr	r3, [pc, #24]	; (100013bc <XMC_SCU_INTERRUPT_ClearEventStatus+0x30>)
100013a4:	4a05      	ldr	r2, [pc, #20]	; (100013bc <XMC_SCU_INTERRUPT_ClearEventStatus+0x30>)
100013a6:	6a92      	ldr	r2, [r2, #40]	; 0x28
100013a8:	6879      	ldr	r1, [r7, #4]
100013aa:	000c      	movs	r4, r1
100013ac:	2100      	movs	r1, #0
100013ae:	1c0d      	adds	r5, r1, #0
100013b0:	1c21      	adds	r1, r4, #0
100013b2:	430a      	orrs	r2, r1
100013b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
100013b6:	46bd      	mov	sp, r7
100013b8:	b002      	add	sp, #8
100013ba:	bdb0      	pop	{r4, r5, r7, pc}
100013bc:	40010038 	.word	0x40010038

100013c0 <XMC_SCU_LockProtectedBits>:

/* API to lock protected bitfields from being modified */
void XMC_SCU_LockProtectedBits(void)
{
100013c0:	b580      	push	{r7, lr}
100013c2:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_ENABLE;
100013c4:	4b02      	ldr	r3, [pc, #8]	; (100013d0 <XMC_SCU_LockProtectedBits+0x10>)
100013c6:	22c3      	movs	r2, #195	; 0xc3
100013c8:	625a      	str	r2, [r3, #36]	; 0x24
}
100013ca:	46bd      	mov	sp, r7
100013cc:	bd80      	pop	{r7, pc}
100013ce:	46c0      	nop			; (mov r8, r8)
100013d0:	40010000 	.word	0x40010000

100013d4 <XMC_SCU_UnlockProtectedBits>:

/* API to make protected bitfields available for modification */
void XMC_SCU_UnlockProtectedBits(void)
{
100013d4:	b580      	push	{r7, lr}
100013d6:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_DISABLE;
100013d8:	4b05      	ldr	r3, [pc, #20]	; (100013f0 <XMC_SCU_UnlockProtectedBits+0x1c>)
100013da:	22c0      	movs	r2, #192	; 0xc0
100013dc:	625a      	str	r2, [r3, #36]	; 0x24

  while (((SCU_GENERAL->PASSWD) & SCU_GENERAL_PASSWD_PROTS_Msk))
100013de:	46c0      	nop			; (mov r8, r8)
100013e0:	4b03      	ldr	r3, [pc, #12]	; (100013f0 <XMC_SCU_UnlockProtectedBits+0x1c>)
100013e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100013e4:	2204      	movs	r2, #4
100013e6:	4013      	ands	r3, r2
100013e8:	d1fa      	bne.n	100013e0 <XMC_SCU_UnlockProtectedBits+0xc>
  {
    /* Loop until the lock is removed */
  }
}
100013ea:	46bd      	mov	sp, r7
100013ec:	bd80      	pop	{r7, pc}
100013ee:	46c0      	nop			; (mov r8, r8)
100013f0:	40010000 	.word	0x40010000

100013f4 <XMC_SCU_CLOCK_Init>:
}


/* API which initializes the clock tree ofthe device */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
100013f4:	b580      	push	{r7, lr}
100013f6:	b086      	sub	sp, #24
100013f8:	af00      	add	r7, sp, #0
100013fa:	6078      	str	r0, [r7, #4]
  /* Remove protection */
  XMC_SCU_UnlockProtectedBits();
100013fc:	f7ff ffea 	bl	100013d4 <XMC_SCU_UnlockProtectedBits>

#if (UC_SERIES == XMC14)
  /* OSCHP source selection - OSC mode */

  if (config->oschp_mode != XMC_SCU_CLOCK_OSCHP_MODE_DISABLED)
10001400:	687b      	ldr	r3, [r7, #4]
10001402:	799b      	ldrb	r3, [r3, #6]
10001404:	2b30      	cmp	r3, #48	; 0x30
10001406:	d053      	beq.n	100014b0 <XMC_SCU_CLOCK_Init+0xbc>
  {
    if (OSCHP_GetFrequency() > 20000000U)
10001408:	f7ff feb6 	bl	10001178 <OSCHP_GetFrequency>
1000140c:	1e02      	subs	r2, r0, #0
1000140e:	4b49      	ldr	r3, [pc, #292]	; (10001534 <XMC_SCU_CLOCK_Init+0x140>)
10001410:	429a      	cmp	r2, r3
10001412:	d909      	bls.n	10001428 <XMC_SCU_CLOCK_Init+0x34>
    {
      SCU_ANALOG->ANAOSCHPCTRL |= (uint16_t)SCU_ANALOG_ANAOSCHPCTRL_HYSCTRL_Msk;
10001414:	4a48      	ldr	r2, [pc, #288]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
10001416:	4948      	ldr	r1, [pc, #288]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
10001418:	2390      	movs	r3, #144	; 0x90
1000141a:	5acb      	ldrh	r3, [r1, r3]
1000141c:	b29b      	uxth	r3, r3
1000141e:	2140      	movs	r1, #64	; 0x40
10001420:	430b      	orrs	r3, r1
10001422:	b299      	uxth	r1, r3
10001424:	2390      	movs	r3, #144	; 0x90
10001426:	52d1      	strh	r1, [r2, r3]
    }

    SCU_ANALOG->ANAOSCHPCTRL = (uint16_t)(SCU_ANALOG->ANAOSCHPCTRL & ~(SCU_ANALOG_ANAOSCHPCTRL_SHBY_Msk | SCU_ANALOG_ANAOSCHPCTRL_MODE_Msk)) |
10001428:	4a43      	ldr	r2, [pc, #268]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
1000142a:	4943      	ldr	r1, [pc, #268]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
1000142c:	2390      	movs	r3, #144	; 0x90
1000142e:	5acb      	ldrh	r3, [r1, r3]
10001430:	b29b      	uxth	r3, r3
10001432:	b29b      	uxth	r3, r3
10001434:	1c19      	adds	r1, r3, #0
10001436:	2332      	movs	r3, #50	; 0x32
10001438:	4399      	bics	r1, r3
1000143a:	1c0b      	adds	r3, r1, #0
1000143c:	b299      	uxth	r1, r3
                               config->oschp_mode;
1000143e:	687b      	ldr	r3, [r7, #4]
10001440:	799b      	ldrb	r3, [r3, #6]
    if (OSCHP_GetFrequency() > 20000000U)
    {
      SCU_ANALOG->ANAOSCHPCTRL |= (uint16_t)SCU_ANALOG_ANAOSCHPCTRL_HYSCTRL_Msk;
    }

    SCU_ANALOG->ANAOSCHPCTRL = (uint16_t)(SCU_ANALOG->ANAOSCHPCTRL & ~(SCU_ANALOG_ANAOSCHPCTRL_SHBY_Msk | SCU_ANALOG_ANAOSCHPCTRL_MODE_Msk)) |
10001442:	b29b      	uxth	r3, r3
10001444:	430b      	orrs	r3, r1
10001446:	b29b      	uxth	r3, r3
10001448:	b299      	uxth	r1, r3
1000144a:	2390      	movs	r3, #144	; 0x90
1000144c:	52d1      	strh	r1, [r2, r3]
                               config->oschp_mode;

    do
    {
      /* clear the status bit before restarting the detection. */
      SCU_INTERRUPT->SRCLR1 = SCU_INTERRUPT_SRCLR1_LOECI_Msk;
1000144e:	4b3b      	ldr	r3, [pc, #236]	; (1000153c <XMC_SCU_CLOCK_Init+0x148>)
10001450:	2202      	movs	r2, #2
10001452:	629a      	str	r2, [r3, #40]	; 0x28

      /* According to errata SCU_CM.023, to reset the XOWD it is needed to disable/enable the watchdog,
         keeping in between at least one DCO2 cycle */

      /* Disable XOWD */
      SCU_CLK->OSCCSR &= ~SCU_CLK_OSCCSR_XOWDEN_Msk;
10001454:	4b3a      	ldr	r3, [pc, #232]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001456:	4a3a      	ldr	r2, [pc, #232]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001458:	6952      	ldr	r2, [r2, #20]
1000145a:	493a      	ldr	r1, [pc, #232]	; (10001544 <XMC_SCU_CLOCK_Init+0x150>)
1000145c:	400a      	ands	r2, r1
1000145e:	615a      	str	r2, [r3, #20]
10001460:	4b39      	ldr	r3, [pc, #228]	; (10001548 <XMC_SCU_CLOCK_Init+0x154>)
10001462:	617b      	str	r3, [r7, #20]
10001464:	e000      	b.n	10001468 <XMC_SCU_CLOCK_Init+0x74>
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
  {
    __NOP();
10001466:	46c0      	nop			; (mov r8, r8)

#if UC_SERIES == XMC14
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
10001468:	697b      	ldr	r3, [r7, #20]
1000146a:	3b01      	subs	r3, #1
1000146c:	617b      	str	r3, [r7, #20]
1000146e:	697b      	ldr	r3, [r7, #20]
10001470:	2b00      	cmp	r3, #0
10001472:	d1f8      	bne.n	10001466 <XMC_SCU_CLOCK_Init+0x72>
      /* Clock domains synchronization, at least 1 DCO2 cycle */
      /* delay value calculation assuming worst case DCO1=48Mhz and 3cycles per delay iteration */
      delay(538);

      /* Enable XOWD */
      SCU_CLK->OSCCSR |= SCU_CLK_OSCCSR_XOWDEN_Msk | SCU_CLK_OSCCSR_XOWDRES_Msk;
10001474:	4b32      	ldr	r3, [pc, #200]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001476:	4a32      	ldr	r2, [pc, #200]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001478:	6952      	ldr	r2, [r2, #20]
1000147a:	21c0      	movs	r1, #192	; 0xc0
1000147c:	0489      	lsls	r1, r1, #18
1000147e:	430a      	orrs	r2, r1
10001480:	615a      	str	r2, [r3, #20]

      /* OSCCSR.XOWDRES bit will be automatically reset to 0 after XOWD is reset */
      while (SCU_CLK->OSCCSR & SCU_CLK_OSCCSR_XOWDRES_Msk);
10001482:	46c0      	nop			; (mov r8, r8)
10001484:	4b2e      	ldr	r3, [pc, #184]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001486:	695a      	ldr	r2, [r3, #20]
10001488:	2380      	movs	r3, #128	; 0x80
1000148a:	045b      	lsls	r3, r3, #17
1000148c:	4013      	ands	r3, r2
1000148e:	d1f9      	bne.n	10001484 <XMC_SCU_CLOCK_Init+0x90>
10001490:	4b2e      	ldr	r3, [pc, #184]	; (1000154c <XMC_SCU_CLOCK_Init+0x158>)
10001492:	613b      	str	r3, [r7, #16]
10001494:	e000      	b.n	10001498 <XMC_SCU_CLOCK_Init+0xa4>
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
  {
    __NOP();
10001496:	46c0      	nop			; (mov r8, r8)

#if UC_SERIES == XMC14
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
10001498:	693b      	ldr	r3, [r7, #16]
1000149a:	3b01      	subs	r3, #1
1000149c:	613b      	str	r3, [r7, #16]
1000149e:	693b      	ldr	r3, [r7, #16]
100014a0:	2b00      	cmp	r3, #0
100014a2:	d1f8      	bne.n	10001496 <XMC_SCU_CLOCK_Init+0xa2>
      /* Wait a at least 5 DCO2 cycles for the update of the XTAL OWD result */
      /* delay value calculation assuming worst case DCO1=48Mhz and 3cycles per delay iteration */
      delay(2685);

    }
    while (SCU_INTERRUPT->SRRAW1 & SCU_INTERRUPT_SRRAW1_LOECI_Msk);
100014a4:	4b25      	ldr	r3, [pc, #148]	; (1000153c <XMC_SCU_CLOCK_Init+0x148>)
100014a6:	6a1b      	ldr	r3, [r3, #32]
100014a8:	2202      	movs	r2, #2
100014aa:	4013      	ands	r3, r2
100014ac:	d1cf      	bne.n	1000144e <XMC_SCU_CLOCK_Init+0x5a>
100014ae:	e009      	b.n	100014c4 <XMC_SCU_CLOCK_Init+0xd0>
  }
  else /* (config->oschp_mode == XMC_SCU_CLOCK_OSCHP_MODE_DISABLED) */
  {
    SCU_ANALOG->ANAOSCHPCTRL |= SCU_ANALOG_ANAOSCHPCTRL_MODE_Msk;
100014b0:	4a21      	ldr	r2, [pc, #132]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
100014b2:	4921      	ldr	r1, [pc, #132]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
100014b4:	2390      	movs	r3, #144	; 0x90
100014b6:	5acb      	ldrh	r3, [r1, r3]
100014b8:	b29b      	uxth	r3, r3
100014ba:	2130      	movs	r1, #48	; 0x30
100014bc:	430b      	orrs	r3, r1
100014be:	b299      	uxth	r1, r3
100014c0:	2390      	movs	r3, #144	; 0x90
100014c2:	52d1      	strh	r1, [r2, r3]
  }

  SCU_ANALOG->ANAOSCLPCTRL = (uint16_t)config->osclp_mode;
100014c4:	4a1c      	ldr	r2, [pc, #112]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
100014c6:	687b      	ldr	r3, [r7, #4]
100014c8:	79db      	ldrb	r3, [r3, #7]
100014ca:	b299      	uxth	r1, r3
100014cc:	238c      	movs	r3, #140	; 0x8c
100014ce:	52d1      	strh	r1, [r2, r3]
#ifndef DISABLE_WAIT_RTC_XTAL_OSC_STARTUP
  if (config->osclp_mode == XMC_SCU_CLOCK_OSCLP_MODE_OSC)
100014d0:	687b      	ldr	r3, [r7, #4]
100014d2:	79db      	ldrb	r3, [r3, #7]
100014d4:	2b00      	cmp	r3, #0
100014d6:	d109      	bne.n	100014ec <XMC_SCU_CLOCK_Init+0xf8>
100014d8:	4b1d      	ldr	r3, [pc, #116]	; (10001550 <XMC_SCU_CLOCK_Init+0x15c>)
100014da:	60fb      	str	r3, [r7, #12]
100014dc:	e000      	b.n	100014e0 <XMC_SCU_CLOCK_Init+0xec>
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
  {
    __NOP();
100014de:	46c0      	nop			; (mov r8, r8)

#if UC_SERIES == XMC14
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
100014e0:	68fb      	ldr	r3, [r7, #12]
100014e2:	3b01      	subs	r3, #1
100014e4:	60fb      	str	r3, [r7, #12]
100014e6:	68fb      	ldr	r3, [r7, #12]
100014e8:	2b00      	cmp	r3, #0
100014ea:	d1f8      	bne.n	100014de <XMC_SCU_CLOCK_Init+0xea>
    /* Wait oscillator startup time ~5s */
    delay(6500000);
  }
#endif

  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
100014ec:	4b14      	ldr	r3, [pc, #80]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
100014ee:	4a14      	ldr	r2, [pc, #80]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
100014f0:	69d2      	ldr	r2, [r2, #28]
100014f2:	4918      	ldr	r1, [pc, #96]	; (10001554 <XMC_SCU_CLOCK_Init+0x160>)
100014f4:	400a      	ands	r2, r1
                    config->dclk_src;
100014f6:	6879      	ldr	r1, [r7, #4]
100014f8:	8889      	ldrh	r1, [r1, #4]
    /* Wait oscillator startup time ~5s */
    delay(6500000);
  }
#endif

  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
100014fa:	430a      	orrs	r2, r1
100014fc:	61da      	str	r2, [r3, #28]
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
100014fe:	4a10      	ldr	r2, [pc, #64]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001500:	4b0f      	ldr	r3, [pc, #60]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001502:	681b      	ldr	r3, [r3, #0]
10001504:	4914      	ldr	r1, [pc, #80]	; (10001558 <XMC_SCU_CLOCK_Init+0x164>)
10001506:	4019      	ands	r1, r3
                   config->rtc_src |
10001508:	687b      	ldr	r3, [r7, #4]
1000150a:	68db      	ldr	r3, [r3, #12]
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
1000150c:	4319      	orrs	r1, r3
                   config->rtc_src |
                   config->pclk_src;
1000150e:	687b      	ldr	r3, [r7, #4]
10001510:	689b      	ldr	r3, [r3, #8]
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
                   config->rtc_src |
10001512:	430b      	orrs	r3, r1
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10001514:	6013      	str	r3, [r2, #0]
                   config->rtc_src |
                   config->pclk_src;

  /* Close the lock opened above. */
  XMC_SCU_LockProtectedBits();
10001516:	f7ff ff53 	bl	100013c0 <XMC_SCU_LockProtectedBits>

  /* Update the dividers now */
  XMC_SCU_CLOCK_ScaleMCLKFrequency(config->idiv, config->fdiv);
1000151a:	687b      	ldr	r3, [r7, #4]
1000151c:	789b      	ldrb	r3, [r3, #2]
1000151e:	1c1a      	adds	r2, r3, #0
10001520:	687b      	ldr	r3, [r7, #4]
10001522:	881b      	ldrh	r3, [r3, #0]
10001524:	1c10      	adds	r0, r2, #0
10001526:	1c19      	adds	r1, r3, #0
10001528:	f000 f832 	bl	10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency>

}
1000152c:	46bd      	mov	sp, r7
1000152e:	b006      	add	sp, #24
10001530:	bd80      	pop	{r7, pc}
10001532:	46c0      	nop			; (mov r8, r8)
10001534:	01312d00 	.word	0x01312d00
10001538:	40011000 	.word	0x40011000
1000153c:	40010038 	.word	0x40010038
10001540:	40010300 	.word	0x40010300
10001544:	fdffffff 	.word	0xfdffffff
10001548:	0000021a 	.word	0x0000021a
1000154c:	00000a7d 	.word	0x00000a7d
10001550:	00632ea0 	.word	0x00632ea0
10001554:	fffffdff 	.word	0xfffffdff
10001558:	fff0ffff 	.word	0xfff0ffff

1000155c <XMC_SCU_CLOCK_UngatePeripheralClock>:
  XMC_SCU_LockProtectedBits();
}

/* API which ungates a clock note at its source */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
1000155c:	b580      	push	{r7, lr}
1000155e:	b082      	sub	sp, #8
10001560:	af00      	add	r7, sp, #0
10001562:	6078      	str	r0, [r7, #4]
  XMC_SCU_UnlockProtectedBits();
10001564:	f7ff ff36 	bl	100013d4 <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CGATCLR0 |= (uint32_t)peripheral;
10001568:	4b08      	ldr	r3, [pc, #32]	; (1000158c <XMC_SCU_CLOCK_UngatePeripheralClock+0x30>)
1000156a:	4a08      	ldr	r2, [pc, #32]	; (1000158c <XMC_SCU_CLOCK_UngatePeripheralClock+0x30>)
1000156c:	6911      	ldr	r1, [r2, #16]
1000156e:	687a      	ldr	r2, [r7, #4]
10001570:	430a      	orrs	r2, r1
10001572:	611a      	str	r2, [r3, #16]
  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10001574:	46c0      	nop			; (mov r8, r8)
10001576:	4b05      	ldr	r3, [pc, #20]	; (1000158c <XMC_SCU_CLOCK_UngatePeripheralClock+0x30>)
10001578:	681a      	ldr	r2, [r3, #0]
1000157a:	2380      	movs	r3, #128	; 0x80
1000157c:	05db      	lsls	r3, r3, #23
1000157e:	4013      	ands	r3, r2
10001580:	d1f9      	bne.n	10001576 <XMC_SCU_CLOCK_UngatePeripheralClock+0x1a>
  {
    /* Wait voltage suply stabilization */
  }
  XMC_SCU_LockProtectedBits();
10001582:	f7ff ff1d 	bl	100013c0 <XMC_SCU_LockProtectedBits>
}
10001586:	46bd      	mov	sp, r7
10001588:	b002      	add	sp, #8
1000158a:	bd80      	pop	{r7, pc}
1000158c:	40010300 	.word	0x40010300

10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency>:
}


/* A utility routine which updates the fractional dividers in steps */
void XMC_SCU_CLOCK_ScaleMCLKFrequency(uint32_t idiv, uint32_t fdiv)
{
10001590:	b580      	push	{r7, lr}
10001592:	b084      	sub	sp, #16
10001594:	af00      	add	r7, sp, #0
10001596:	6078      	str	r0, [r7, #4]
10001598:	6039      	str	r1, [r7, #0]
  /* Find out current and target value of idiv */
  uint32_t curr_idiv;

  XMC_SCU_UnlockProtectedBits();
1000159a:	f7ff ff1b 	bl	100013d4 <XMC_SCU_UnlockProtectedBits>

  /* Take a snapshot of value already programmed into IDIV */
  curr_idiv = (SCU_CLK->CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
1000159e:	4b27      	ldr	r3, [pc, #156]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015a0:	681a      	ldr	r2, [r3, #0]
100015a2:	23ff      	movs	r3, #255	; 0xff
100015a4:	021b      	lsls	r3, r3, #8
100015a6:	4013      	ands	r3, r2
100015a8:	0a1b      	lsrs	r3, r3, #8
100015aa:	60fb      	str	r3, [r7, #12]

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
100015ac:	4b23      	ldr	r3, [pc, #140]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015ae:	4a23      	ldr	r2, [pc, #140]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015b0:	69d2      	ldr	r2, [r2, #28]
100015b2:	2103      	movs	r1, #3
100015b4:	438a      	bics	r2, r1
100015b6:	1c11      	adds	r1, r2, #0
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);
100015b8:	683a      	ldr	r2, [r7, #0]
100015ba:	0a12      	lsrs	r2, r2, #8

  /* Take a snapshot of value already programmed into IDIV */
  curr_idiv = (SCU_CLK->CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
100015bc:	430a      	orrs	r2, r1
100015be:	61da      	str	r2, [r3, #28]
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100015c0:	4b1e      	ldr	r3, [pc, #120]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015c2:	4a1e      	ldr	r2, [pc, #120]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015c4:	6812      	ldr	r2, [r2, #0]
100015c6:	491e      	ldr	r1, [pc, #120]	; (10001640 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb0>)
100015c8:	4011      	ands	r1, r2
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
100015ca:	683a      	ldr	r2, [r7, #0]
100015cc:	20ff      	movs	r0, #255	; 0xff
100015ce:	4002      	ands	r2, r0

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100015d0:	430a      	orrs	r2, r1
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
100015d2:	491c      	ldr	r1, [pc, #112]	; (10001644 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb4>)
100015d4:	430a      	orrs	r2, r1

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100015d6:	601a      	str	r2, [r3, #0]
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#endif

  while ((SCU_CLK->CLKCR)& SCU_CLK_CLKCR_VDDC2LOW_Msk)
100015d8:	46c0      	nop			; (mov r8, r8)
100015da:	4b18      	ldr	r3, [pc, #96]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015dc:	681a      	ldr	r2, [r3, #0]
100015de:	2380      	movs	r3, #128	; 0x80
100015e0:	05db      	lsls	r3, r3, #23
100015e2:	4013      	ands	r3, r2
100015e4:	d1f9      	bne.n	100015da <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x4a>
  {
    /* Spin until the core supply stabilizes */
  }

  if (curr_idiv <= idiv)
100015e6:	68fa      	ldr	r2, [r7, #12]
100015e8:	687b      	ldr	r3, [r7, #4]
100015ea:	429a      	cmp	r2, r3
100015ec:	d806      	bhi.n	100015fc <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x6c>
  {
    /* Requested IDIV is greater than currently programmed IDIV. So downscale the frequency */
    XMC_SCU_CLOCK_lFrequencyDownScaling(curr_idiv, idiv);
100015ee:	68fa      	ldr	r2, [r7, #12]
100015f0:	687b      	ldr	r3, [r7, #4]
100015f2:	1c10      	adds	r0, r2, #0
100015f4:	1c19      	adds	r1, r3, #0
100015f6:	f000 f853 	bl	100016a0 <XMC_SCU_CLOCK_lFrequencyDownScaling>
100015fa:	e005      	b.n	10001608 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x78>
  }
  else
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
100015fc:	68fa      	ldr	r2, [r7, #12]
100015fe:	687b      	ldr	r3, [r7, #4]
10001600:	1c10      	adds	r0, r2, #0
10001602:	1c19      	adds	r1, r3, #0
10001604:	f000 f822 	bl	1000164c <XMC_SCU_CLOCK_lFrequencyUpScaling>
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001608:	4b0c      	ldr	r3, [pc, #48]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
1000160a:	4a0c      	ldr	r2, [pc, #48]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
1000160c:	6812      	ldr	r2, [r2, #0]
1000160e:	490e      	ldr	r1, [pc, #56]	; (10001648 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb8>)
10001610:	4011      	ands	r1, r2
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10001612:	687a      	ldr	r2, [r7, #4]
10001614:	0212      	lsls	r2, r2, #8
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001616:	430a      	orrs	r2, r1
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10001618:	490a      	ldr	r1, [pc, #40]	; (10001644 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb4>)
1000161a:	430a      	orrs	r2, r1
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000161c:	601a      	str	r2, [r3, #0]
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
1000161e:	46c0      	nop			; (mov r8, r8)
10001620:	4b06      	ldr	r3, [pc, #24]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
10001622:	681a      	ldr	r2, [r3, #0]
10001624:	2380      	movs	r3, #128	; 0x80
10001626:	05db      	lsls	r3, r3, #23
10001628:	4013      	ands	r3, r2
1000162a:	d1f9      	bne.n	10001620 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x90>
  {
    /* Wait voltage suply stabilization */
  }

  XMC_SCU_LockProtectedBits();
1000162c:	f7ff fec8 	bl	100013c0 <XMC_SCU_LockProtectedBits>

  SystemCoreClockUpdate();
10001630:	f7ff fd3e 	bl	100010b0 <SystemCoreClockUpdate>

}
10001634:	46bd      	mov	sp, r7
10001636:	b004      	add	sp, #16
10001638:	bd80      	pop	{r7, pc}
1000163a:	46c0      	nop			; (mov r8, r8)
1000163c:	40010300 	.word	0x40010300
10001640:	c00fff00 	.word	0xc00fff00
10001644:	3ff00000 	.word	0x3ff00000
10001648:	c00f00ff 	.word	0xc00f00ff

1000164c <XMC_SCU_CLOCK_lFrequencyUpScaling>:

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
1000164c:	b580      	push	{r7, lr}
1000164e:	b082      	sub	sp, #8
10001650:	af00      	add	r7, sp, #0
10001652:	6078      	str	r0, [r7, #4]
10001654:	6039      	str	r1, [r7, #0]
  while (curr_idiv > (target_idiv * 4UL))
10001656:	e014      	b.n	10001682 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x36>
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */
10001658:	687b      	ldr	r3, [r7, #4]
1000165a:	089b      	lsrs	r3, r3, #2
1000165c:	607b      	str	r3, [r7, #4]

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000165e:	4b0d      	ldr	r3, [pc, #52]	; (10001694 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10001660:	4a0c      	ldr	r2, [pc, #48]	; (10001694 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10001662:	6812      	ldr	r2, [r2, #0]
10001664:	490c      	ldr	r1, [pc, #48]	; (10001698 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x4c>)
10001666:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10001668:	687a      	ldr	r2, [r7, #4]
1000166a:	0212      	lsls	r2, r2, #8
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000166c:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
1000166e:	490b      	ldr	r1, [pc, #44]	; (1000169c <XMC_SCU_CLOCK_lFrequencyUpScaling+0x50>)
10001670:	430a      	orrs	r2, r1
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001672:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10001674:	46c0      	nop			; (mov r8, r8)
10001676:	4b07      	ldr	r3, [pc, #28]	; (10001694 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10001678:	681a      	ldr	r2, [r3, #0]
1000167a:	2380      	movs	r3, #128	; 0x80
1000167c:	05db      	lsls	r3, r3, #23
1000167e:	4013      	ands	r3, r2
10001680:	d1f9      	bne.n	10001676 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x2a>
}

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
  while (curr_idiv > (target_idiv * 4UL))
10001682:	683b      	ldr	r3, [r7, #0]
10001684:	009a      	lsls	r2, r3, #2
10001686:	687b      	ldr	r3, [r7, #4]
10001688:	429a      	cmp	r2, r3
1000168a:	d3e5      	bcc.n	10001658 <XMC_SCU_CLOCK_lFrequencyUpScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
      /* Wait voltage suply stabilization */
    }
  }
}
1000168c:	46bd      	mov	sp, r7
1000168e:	b002      	add	sp, #8
10001690:	bd80      	pop	{r7, pc}
10001692:	46c0      	nop			; (mov r8, r8)
10001694:	40010300 	.word	0x40010300
10001698:	c00f00ff 	.word	0xc00f00ff
1000169c:	3ff00000 	.word	0x3ff00000

100016a0 <XMC_SCU_CLOCK_lFrequencyDownScaling>:

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
100016a0:	b580      	push	{r7, lr}
100016a2:	b082      	sub	sp, #8
100016a4:	af00      	add	r7, sp, #0
100016a6:	6078      	str	r0, [r7, #4]
100016a8:	6039      	str	r1, [r7, #0]

  while ((curr_idiv * 4UL) < target_idiv)
100016aa:	e019      	b.n	100016e0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x40>
  {
    if (0U == curr_idiv)
100016ac:	687b      	ldr	r3, [r7, #4]
100016ae:	2b00      	cmp	r3, #0
100016b0:	d101      	bne.n	100016b6 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x16>
    {
      curr_idiv = 1U;
100016b2:	2301      	movs	r3, #1
100016b4:	607b      	str	r3, [r7, #4]
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
100016b6:	687b      	ldr	r3, [r7, #4]
100016b8:	009b      	lsls	r3, r3, #2
100016ba:	607b      	str	r3, [r7, #4]
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100016bc:	4b0c      	ldr	r3, [pc, #48]	; (100016f0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
100016be:	4a0c      	ldr	r2, [pc, #48]	; (100016f0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
100016c0:	6812      	ldr	r2, [r2, #0]
100016c2:	490c      	ldr	r1, [pc, #48]	; (100016f4 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x54>)
100016c4:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
100016c6:	687a      	ldr	r2, [r7, #4]
100016c8:	0212      	lsls	r2, r2, #8
    if (0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100016ca:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
100016cc:	490a      	ldr	r1, [pc, #40]	; (100016f8 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x58>)
100016ce:	430a      	orrs	r2, r1
    if (0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100016d0:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
100016d2:	46c0      	nop			; (mov r8, r8)
100016d4:	4b06      	ldr	r3, [pc, #24]	; (100016f0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
100016d6:	681a      	ldr	r2, [r3, #0]
100016d8:	2380      	movs	r3, #128	; 0x80
100016da:	05db      	lsls	r3, r3, #23
100016dc:	4013      	ands	r3, r2
100016de:	d1f9      	bne.n	100016d4 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x34>

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{

  while ((curr_idiv * 4UL) < target_idiv)
100016e0:	687b      	ldr	r3, [r7, #4]
100016e2:	009a      	lsls	r2, r3, #2
100016e4:	683b      	ldr	r3, [r7, #0]
100016e6:	429a      	cmp	r2, r3
100016e8:	d3e0      	bcc.n	100016ac <XMC_SCU_CLOCK_lFrequencyDownScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
      /* Wait voltage suply stabilization */
    }
  }
}
100016ea:	46bd      	mov	sp, r7
100016ec:	b002      	add	sp, #8
100016ee:	bd80      	pop	{r7, pc}
100016f0:	40010300 	.word	0x40010300
100016f4:	c00f00ff 	.word	0xc00f00ff
100016f8:	3ff00000 	.word	0x3ff00000

100016fc <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
100016fc:	b580      	push	{r7, lr}
100016fe:	af00      	add	r7, sp, #0
  return (SystemCoreClock);
10001700:	4b02      	ldr	r3, [pc, #8]	; (1000170c <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
10001702:	681b      	ldr	r3, [r3, #0]
}
10001704:	1c18      	adds	r0, r3, #0
10001706:	46bd      	mov	sp, r7
10001708:	bd80      	pop	{r7, pc}
1000170a:	46c0      	nop			; (mov r8, r8)
1000170c:	20003ffc 	.word	0x20003ffc

10001710 <XMC_SCU_INTERRUPT_SetEventHandler>:

/*
 * API to assign the event handler function to be executed on occurrence of the selected event
 */
XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(XMC_SCU_INTERRUPT_EVENT_t event, XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
{
10001710:	b5f0      	push	{r4, r5, r6, r7, lr}
10001712:	b087      	sub	sp, #28
10001714:	af00      	add	r7, sp, #0
10001716:	60b8      	str	r0, [r7, #8]
10001718:	60f9      	str	r1, [r7, #12]
1000171a:	607a      	str	r2, [r7, #4]
  XMC_SCU_STATUS_t status;

  XMC_ASSERT("XMC_SCU_INTERRUPT_SetEventHandler: Invalid event", XMC_SCU_INTERRUPT_IsValidEvent(event));
  XMC_ASSERT("XMC_SCU_INTERRUPT_SetEventHandler: Invalid handler", handler != NULL);

  index = 0U;
1000171c:	2200      	movs	r2, #0
1000171e:	617a      	str	r2, [r7, #20]

  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
10001720:	e002      	b.n	10001728 <XMC_SCU_INTERRUPT_SetEventHandler+0x18>
  {
    index++;
10001722:	697a      	ldr	r2, [r7, #20]
10001724:	3201      	adds	r2, #1
10001726:	617a      	str	r2, [r7, #20]
  XMC_ASSERT("XMC_SCU_INTERRUPT_SetEventHandler: Invalid event", XMC_SCU_INTERRUPT_IsValidEvent(event));
  XMC_ASSERT("XMC_SCU_INTERRUPT_SetEventHandler: Invalid handler", handler != NULL);

  index = 0U;

  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
10001728:	697a      	ldr	r2, [r7, #20]
1000172a:	1c11      	adds	r1, r2, #0
1000172c:	3920      	subs	r1, #32
1000172e:	2900      	cmp	r1, #0
10001730:	db03      	blt.n	1000173a <XMC_SCU_INTERRUPT_SetEventHandler+0x2a>
10001732:	68f8      	ldr	r0, [r7, #12]
10001734:	40c8      	lsrs	r0, r1
10001736:	1c03      	adds	r3, r0, #0
10001738:	e008      	b.n	1000174c <XMC_SCU_INTERRUPT_SetEventHandler+0x3c>
1000173a:	2120      	movs	r1, #32
1000173c:	1a89      	subs	r1, r1, r2
1000173e:	68f8      	ldr	r0, [r7, #12]
10001740:	4088      	lsls	r0, r1
10001742:	1c01      	adds	r1, r0, #0
10001744:	68b8      	ldr	r0, [r7, #8]
10001746:	40d0      	lsrs	r0, r2
10001748:	1c03      	adds	r3, r0, #0
1000174a:	430b      	orrs	r3, r1
1000174c:	68f9      	ldr	r1, [r7, #12]
1000174e:	40d1      	lsrs	r1, r2
10001750:	1c0c      	adds	r4, r1, #0
10001752:	2201      	movs	r2, #1
10001754:	401a      	ands	r2, r3
10001756:	1c15      	adds	r5, r2, #0
10001758:	2200      	movs	r2, #0
1000175a:	4022      	ands	r2, r4
1000175c:	1c16      	adds	r6, r2, #0
1000175e:	1c2a      	adds	r2, r5, #0
10001760:	4332      	orrs	r2, r6
10001762:	d102      	bne.n	1000176a <XMC_SCU_INTERRUPT_SetEventHandler+0x5a>
10001764:	697a      	ldr	r2, [r7, #20]
10001766:	2a3f      	cmp	r2, #63	; 0x3f
10001768:	d9db      	bls.n	10001722 <XMC_SCU_INTERRUPT_SetEventHandler+0x12>
  {
    index++;
  }

  if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
1000176a:	697b      	ldr	r3, [r7, #20]
1000176c:	2b40      	cmp	r3, #64	; 0x40
1000176e:	d104      	bne.n	1000177a <XMC_SCU_INTERRUPT_SetEventHandler+0x6a>
  {
    status = XMC_SCU_STATUS_ERROR;
10001770:	2313      	movs	r3, #19
10001772:	18fb      	adds	r3, r7, r3
10001774:	2201      	movs	r2, #1
10001776:	701a      	strb	r2, [r3, #0]
10001778:	e008      	b.n	1000178c <XMC_SCU_INTERRUPT_SetEventHandler+0x7c>
  }
  else
  {
    event_handler_list[index] = handler;
1000177a:	4b08      	ldr	r3, [pc, #32]	; (1000179c <XMC_SCU_INTERRUPT_SetEventHandler+0x8c>)
1000177c:	697a      	ldr	r2, [r7, #20]
1000177e:	0092      	lsls	r2, r2, #2
10001780:	6879      	ldr	r1, [r7, #4]
10001782:	50d1      	str	r1, [r2, r3]
    status = XMC_SCU_STATUS_OK;
10001784:	2313      	movs	r3, #19
10001786:	18fb      	adds	r3, r7, r3
10001788:	2200      	movs	r2, #0
1000178a:	701a      	strb	r2, [r3, #0]
  }

  return (status);
1000178c:	2313      	movs	r3, #19
1000178e:	18fb      	adds	r3, r7, r3
10001790:	781b      	ldrb	r3, [r3, #0]
}
10001792:	1c18      	adds	r0, r3, #0
10001794:	46bd      	mov	sp, r7
10001796:	b007      	add	sp, #28
10001798:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000179a:	46c0      	nop			; (mov r8, r8)
1000179c:	200008d4 	.word	0x200008d4

100017a0 <XMC_SCU_IRQHandler>:

/*
 * A common function to execute callback functions for multiple events
 */
void XMC_SCU_IRQHandler(uint32_t sr_num)
{
100017a0:	b5f0      	push	{r4, r5, r6, r7, lr}
100017a2:	b08f      	sub	sp, #60	; 0x3c
100017a4:	af00      	add	r7, sp, #0
100017a6:	61f8      	str	r0, [r7, #28]

  uint32_t index;
  XMC_SCU_INTERRUPT_EVENT_t event;
  XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;

  index = 0U;
100017a8:	2300      	movs	r3, #0
100017aa:	637b      	str	r3, [r7, #52]	; 0x34
  event = XMC_SCU_INTERUPT_GetEventStatus() & event_masks[sr_num];
100017ac:	f7ff fdcc 	bl	10001348 <XMC_SCU_INTERUPT_GetEventStatus>
100017b0:	4a38      	ldr	r2, [pc, #224]	; (10001894 <XMC_SCU_IRQHandler+0xf4>)
100017b2:	69fb      	ldr	r3, [r7, #28]
100017b4:	00db      	lsls	r3, r3, #3
100017b6:	18d3      	adds	r3, r2, r3
100017b8:	681a      	ldr	r2, [r3, #0]
100017ba:	685b      	ldr	r3, [r3, #4]
100017bc:	1c16      	adds	r6, r2, #0
100017be:	4006      	ands	r6, r0
100017c0:	62be      	str	r6, [r7, #40]	; 0x28
100017c2:	400b      	ands	r3, r1
100017c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  XMC_SCU_INTERRUPT_ClearEventStatus(event);
100017c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
100017c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100017ca:	1c10      	adds	r0, r2, #0
100017cc:	1c19      	adds	r1, r3, #0
100017ce:	f7ff fddd 	bl	1000138c <XMC_SCU_INTERRUPT_ClearEventStatus>

  while ((event != 0) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
100017d2:	e055      	b.n	10001880 <XMC_SCU_IRQHandler+0xe0>
  {
    if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
100017d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
100017d6:	1c1a      	adds	r2, r3, #0
100017d8:	3a20      	subs	r2, #32
100017da:	2a00      	cmp	r2, #0
100017dc:	db03      	blt.n	100017e6 <XMC_SCU_IRQHandler+0x46>
100017de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
100017e0:	40d1      	lsrs	r1, r2
100017e2:	1c0c      	adds	r4, r1, #0
100017e4:	e008      	b.n	100017f8 <XMC_SCU_IRQHandler+0x58>
100017e6:	2220      	movs	r2, #32
100017e8:	1ad2      	subs	r2, r2, r3
100017ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
100017ec:	4091      	lsls	r1, r2
100017ee:	1c0a      	adds	r2, r1, #0
100017f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
100017f2:	40d9      	lsrs	r1, r3
100017f4:	1c0c      	adds	r4, r1, #0
100017f6:	4314      	orrs	r4, r2
100017f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
100017fa:	40da      	lsrs	r2, r3
100017fc:	1c15      	adds	r5, r2, #0
100017fe:	2301      	movs	r3, #1
10001800:	4023      	ands	r3, r4
10001802:	60bb      	str	r3, [r7, #8]
10001804:	2300      	movs	r3, #0
10001806:	402b      	ands	r3, r5
10001808:	60fb      	str	r3, [r7, #12]
1000180a:	68b9      	ldr	r1, [r7, #8]
1000180c:	68fa      	ldr	r2, [r7, #12]
1000180e:	1c0b      	adds	r3, r1, #0
10001810:	4313      	orrs	r3, r2
10001812:	d032      	beq.n	1000187a <XMC_SCU_IRQHandler+0xda>
    {
      event &= ~((XMC_SCU_INTERRUPT_EVENT_t)1 << index);
10001814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10001816:	1c1a      	adds	r2, r3, #0
10001818:	3a20      	subs	r2, #32
1000181a:	2a00      	cmp	r2, #0
1000181c:	db03      	blt.n	10001826 <XMC_SCU_IRQHandler+0x86>
1000181e:	2101      	movs	r1, #1
10001820:	4091      	lsls	r1, r2
10001822:	6179      	str	r1, [r7, #20]
10001824:	e00a      	b.n	1000183c <XMC_SCU_IRQHandler+0x9c>
10001826:	2220      	movs	r2, #32
10001828:	1ad2      	subs	r2, r2, r3
1000182a:	2101      	movs	r1, #1
1000182c:	40d1      	lsrs	r1, r2
1000182e:	1c0a      	adds	r2, r1, #0
10001830:	2100      	movs	r1, #0
10001832:	4099      	lsls	r1, r3
10001834:	6179      	str	r1, [r7, #20]
10001836:	6979      	ldr	r1, [r7, #20]
10001838:	4311      	orrs	r1, r2
1000183a:	6179      	str	r1, [r7, #20]
1000183c:	2201      	movs	r2, #1
1000183e:	409a      	lsls	r2, r3
10001840:	613a      	str	r2, [r7, #16]
10001842:	6939      	ldr	r1, [r7, #16]
10001844:	697a      	ldr	r2, [r7, #20]
10001846:	1c0b      	adds	r3, r1, #0
10001848:	43db      	mvns	r3, r3
1000184a:	603b      	str	r3, [r7, #0]
1000184c:	1c13      	adds	r3, r2, #0
1000184e:	43db      	mvns	r3, r3
10001850:	607b      	str	r3, [r7, #4]
10001852:	6abb      	ldr	r3, [r7, #40]	; 0x28
10001854:	6838      	ldr	r0, [r7, #0]
10001856:	6879      	ldr	r1, [r7, #4]
10001858:	1c02      	adds	r2, r0, #0
1000185a:	4013      	ands	r3, r2
1000185c:	62bb      	str	r3, [r7, #40]	; 0x28
1000185e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10001860:	1c0a      	adds	r2, r1, #0
10001862:	4013      	ands	r3, r2
10001864:	62fb      	str	r3, [r7, #44]	; 0x2c
      event_handler = event_handler_list[index];
10001866:	4b0c      	ldr	r3, [pc, #48]	; (10001898 <XMC_SCU_IRQHandler+0xf8>)
10001868:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000186a:	0092      	lsls	r2, r2, #2
1000186c:	58d3      	ldr	r3, [r2, r3]
1000186e:	627b      	str	r3, [r7, #36]	; 0x24
      if (event_handler != NULL)
10001870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10001872:	2b00      	cmp	r3, #0
10001874:	d001      	beq.n	1000187a <XMC_SCU_IRQHandler+0xda>
      {
        event_handler();
10001876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10001878:	4798      	blx	r3
      }

      /* break; XMC1: Only PULSE interrupts */
    }
    index++;
1000187a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000187c:	3301      	adds	r3, #1
1000187e:	637b      	str	r3, [r7, #52]	; 0x34

  index = 0U;
  event = XMC_SCU_INTERUPT_GetEventStatus() & event_masks[sr_num];
  XMC_SCU_INTERRUPT_ClearEventStatus(event);

  while ((event != 0) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
10001880:	6abb      	ldr	r3, [r7, #40]	; 0x28
10001882:	6afa      	ldr	r2, [r7, #44]	; 0x2c
10001884:	4313      	orrs	r3, r2
10001886:	d002      	beq.n	1000188e <XMC_SCU_IRQHandler+0xee>
10001888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000188a:	2b3f      	cmp	r3, #63	; 0x3f
1000188c:	d9a2      	bls.n	100017d4 <XMC_SCU_IRQHandler+0x34>

      /* break; XMC1: Only PULSE interrupts */
    }
    index++;
  }
}
1000188e:	46bd      	mov	sp, r7
10001890:	b00f      	add	sp, #60	; 0x3c
10001892:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001894:	20000550 	.word	0x20000550
10001898:	200008d4 	.word	0x200008d4

1000189c <XMC_SCU_SetInterruptControl>:
  return (bool)((SCU_ANALOG->ANASYNC2 & SCU_ANALOG_ANASYNC2_SYNC_READY_Msk) != 0U);
}

/* This function selects service request source for a NVIC interrupt node */
void XMC_SCU_SetInterruptControl(uint8_t irq_number, XMC_SCU_IRQCTRL_t source)
{
1000189c:	b580      	push	{r7, lr}
1000189e:	b082      	sub	sp, #8
100018a0:	af00      	add	r7, sp, #0
100018a2:	1c02      	adds	r2, r0, #0
100018a4:	1dfb      	adds	r3, r7, #7
100018a6:	701a      	strb	r2, [r3, #0]
100018a8:	1d3b      	adds	r3, r7, #4
100018aa:	1c0a      	adds	r2, r1, #0
100018ac:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_SCU_SetInterruptControl: Invalid irq_number", irq_number < 32);
  XMC_ASSERT("XMC_SCU_SetInterruptControl: Invalid source", (source >> 8) == irq_number);

  source &= 0x3U;
100018ae:	1d3b      	adds	r3, r7, #4
100018b0:	1d3a      	adds	r2, r7, #4
100018b2:	8812      	ldrh	r2, [r2, #0]
100018b4:	2103      	movs	r1, #3
100018b6:	400a      	ands	r2, r1
100018b8:	801a      	strh	r2, [r3, #0]
  if (irq_number < 16U)
100018ba:	1dfb      	adds	r3, r7, #7
100018bc:	781b      	ldrb	r3, [r3, #0]
100018be:	2b0f      	cmp	r3, #15
100018c0:	d813      	bhi.n	100018ea <XMC_SCU_SetInterruptControl+0x4e>
  {
    SCU_GENERAL->INTCR0 = (SCU_GENERAL->INTCR0 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size))) |
100018c2:	4b18      	ldr	r3, [pc, #96]	; (10001924 <XMC_SCU_SetInterruptControl+0x88>)
100018c4:	4a17      	ldr	r2, [pc, #92]	; (10001924 <XMC_SCU_SetInterruptControl+0x88>)
100018c6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
100018c8:	1df9      	adds	r1, r7, #7
100018ca:	7809      	ldrb	r1, [r1, #0]
100018cc:	0049      	lsls	r1, r1, #1
100018ce:	1c08      	adds	r0, r1, #0
100018d0:	2103      	movs	r1, #3
100018d2:	4081      	lsls	r1, r0
100018d4:	43c9      	mvns	r1, r1
100018d6:	400a      	ands	r2, r1
                          (source << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size));
100018d8:	1d39      	adds	r1, r7, #4
100018da:	8809      	ldrh	r1, [r1, #0]
100018dc:	1df8      	adds	r0, r7, #7
100018de:	7800      	ldrb	r0, [r0, #0]
100018e0:	0040      	lsls	r0, r0, #1
100018e2:	4081      	lsls	r1, r0
  XMC_ASSERT("XMC_SCU_SetInterruptControl: Invalid source", (source >> 8) == irq_number);

  source &= 0x3U;
  if (irq_number < 16U)
  {
    SCU_GENERAL->INTCR0 = (SCU_GENERAL->INTCR0 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size))) |
100018e4:	430a      	orrs	r2, r1
100018e6:	66da      	str	r2, [r3, #108]	; 0x6c
100018e8:	e018      	b.n	1000191c <XMC_SCU_SetInterruptControl+0x80>
                          (source << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size));
  }
  else
  {
    irq_number &= 0x0fU;
100018ea:	1dfb      	adds	r3, r7, #7
100018ec:	1dfa      	adds	r2, r7, #7
100018ee:	7812      	ldrb	r2, [r2, #0]
100018f0:	210f      	movs	r1, #15
100018f2:	400a      	ands	r2, r1
100018f4:	701a      	strb	r2, [r3, #0]
    SCU_GENERAL->INTCR1 = (SCU_GENERAL->INTCR1 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size))) |
100018f6:	4b0b      	ldr	r3, [pc, #44]	; (10001924 <XMC_SCU_SetInterruptControl+0x88>)
100018f8:	4a0a      	ldr	r2, [pc, #40]	; (10001924 <XMC_SCU_SetInterruptControl+0x88>)
100018fa:	6f12      	ldr	r2, [r2, #112]	; 0x70
100018fc:	1df9      	adds	r1, r7, #7
100018fe:	7809      	ldrb	r1, [r1, #0]
10001900:	0049      	lsls	r1, r1, #1
10001902:	1c08      	adds	r0, r1, #0
10001904:	2103      	movs	r1, #3
10001906:	4081      	lsls	r1, r0
10001908:	43c9      	mvns	r1, r1
1000190a:	400a      	ands	r2, r1
                          (source << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size));
1000190c:	1d39      	adds	r1, r7, #4
1000190e:	8809      	ldrh	r1, [r1, #0]
10001910:	1df8      	adds	r0, r7, #7
10001912:	7800      	ldrb	r0, [r0, #0]
10001914:	0040      	lsls	r0, r0, #1
10001916:	4081      	lsls	r1, r0
                          (source << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size));
  }
  else
  {
    irq_number &= 0x0fU;
    SCU_GENERAL->INTCR1 = (SCU_GENERAL->INTCR1 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size))) |
10001918:	430a      	orrs	r2, r1
1000191a:	671a      	str	r2, [r3, #112]	; 0x70
                          (source << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size));
  }
}
1000191c:	46bd      	mov	sp, r7
1000191e:	b002      	add	sp, #8
10001920:	bd80      	pop	{r7, pc}
10001922:	46c0      	nop			; (mov r8, r8)
10001924:	40010000 	.word	0x40010000

10001928 <XMC_CAN_IsPanelControlReady>:
 * \par<b>Related APIs:</b><BR>
 *  XMC_CAN_PanelControl()
 *
 */
__STATIC_INLINE bool XMC_CAN_IsPanelControlReady(XMC_CAN_t *const obj)
{
10001928:	b580      	push	{r7, lr}
1000192a:	b082      	sub	sp, #8
1000192c:	af00      	add	r7, sp, #0
1000192e:	6078      	str	r0, [r7, #4]
  return (bool)((obj->PANCTR & (CAN_PANCTR_BUSY_Msk | CAN_PANCTR_RBUSY_Msk)) == 0);
10001930:	687a      	ldr	r2, [r7, #4]
10001932:	23e2      	movs	r3, #226	; 0xe2
10001934:	005b      	lsls	r3, r3, #1
10001936:	58d2      	ldr	r2, [r2, r3]
10001938:	23c0      	movs	r3, #192	; 0xc0
1000193a:	009b      	lsls	r3, r3, #2
1000193c:	4013      	ands	r3, r2
1000193e:	425a      	negs	r2, r3
10001940:	4153      	adcs	r3, r2
10001942:	b2db      	uxtb	r3, r3
}
10001944:	1c18      	adds	r0, r3, #0
10001946:	46bd      	mov	sp, r7
10001948:	b002      	add	sp, #8
1000194a:	bd80      	pop	{r7, pc}

1000194c <XMC_CAN_PanelControl>:

__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
1000194c:	b590      	push	{r4, r7, lr}
1000194e:	b083      	sub	sp, #12
10001950:	af00      	add	r7, sp, #0
10001952:	6078      	str	r0, [r7, #4]
10001954:	1c0c      	adds	r4, r1, #0
10001956:	1c10      	adds	r0, r2, #0
10001958:	1c19      	adds	r1, r3, #0
1000195a:	1cfb      	adds	r3, r7, #3
1000195c:	1c22      	adds	r2, r4, #0
1000195e:	701a      	strb	r2, [r3, #0]
10001960:	1cbb      	adds	r3, r7, #2
10001962:	1c02      	adds	r2, r0, #0
10001964:	701a      	strb	r2, [r3, #0]
10001966:	1c7b      	adds	r3, r7, #1
10001968:	1c0a      	adds	r2, r1, #0
1000196a:	701a      	strb	r2, [r3, #0]
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
1000196c:	1cfb      	adds	r3, r7, #3
1000196e:	781a      	ldrb	r2, [r3, #0]
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
10001970:	1cbb      	adds	r3, r7, #2
10001972:	781b      	ldrb	r3, [r3, #0]
10001974:	0419      	lsls	r1, r3, #16
10001976:	23ff      	movs	r3, #255	; 0xff
10001978:	041b      	lsls	r3, r3, #16
1000197a:	400b      	ands	r3, r1
__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
1000197c:	431a      	orrs	r2, r3
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
                (((uint32_t)arg2 << CAN_PANCTR_PANAR2_Pos) & (uint32_t)CAN_PANCTR_PANAR2_Msk);
1000197e:	1c7b      	adds	r3, r7, #1
10001980:	781b      	ldrb	r3, [r3, #0]
10001982:	061b      	lsls	r3, r3, #24
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
10001984:	431a      	orrs	r2, r3
10001986:	1c11      	adds	r1, r2, #0
__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
10001988:	687a      	ldr	r2, [r7, #4]
1000198a:	23e2      	movs	r3, #226	; 0xe2
1000198c:	005b      	lsls	r3, r3, #1
1000198e:	50d1      	str	r1, [r2, r3]
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
                (((uint32_t)arg2 << CAN_PANCTR_PANAR2_Pos) & (uint32_t)CAN_PANCTR_PANAR2_Msk);
}
10001990:	46bd      	mov	sp, r7
10001992:	b003      	add	sp, #12
10001994:	bd90      	pop	{r4, r7, pc}
10001996:	46c0      	nop			; (mov r8, r8)

10001998 <XMC_CAN_NODE_EnableConfigurationChange>:
 * XMC_CAN_NODE_DisableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
10001998:	b580      	push	{r7, lr}
1000199a:	b082      	sub	sp, #8
1000199c:	af00      	add	r7, sp, #0
1000199e:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_CCE_Msk;
100019a0:	687b      	ldr	r3, [r7, #4]
100019a2:	681b      	ldr	r3, [r3, #0]
100019a4:	2240      	movs	r2, #64	; 0x40
100019a6:	431a      	orrs	r2, r3
100019a8:	687b      	ldr	r3, [r7, #4]
100019aa:	601a      	str	r2, [r3, #0]
}
100019ac:	46bd      	mov	sp, r7
100019ae:	b002      	add	sp, #8
100019b0:	bd80      	pop	{r7, pc}
100019b2:	46c0      	nop			; (mov r8, r8)

100019b4 <XMC_CAN_NODE_DisableConfigurationChange>:
 * XMC_CAN_NODE_EnableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_DisableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
100019b4:	b580      	push	{r7, lr}
100019b6:	b082      	sub	sp, #8
100019b8:	af00      	add	r7, sp, #0
100019ba:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CCE_Msk;
100019bc:	687b      	ldr	r3, [r7, #4]
100019be:	681b      	ldr	r3, [r3, #0]
100019c0:	2240      	movs	r2, #64	; 0x40
100019c2:	4393      	bics	r3, r2
100019c4:	1c1a      	adds	r2, r3, #0
100019c6:	687b      	ldr	r3, [r7, #4]
100019c8:	601a      	str	r2, [r3, #0]
}
100019ca:	46bd      	mov	sp, r7
100019cc:	b002      	add	sp, #8
100019ce:	bd80      	pop	{r7, pc}

100019d0 <max>:

#if defined(CAN)
#include "xmc_scu.h"

__STATIC_INLINE uint32_t max(uint32_t a, uint32_t b)
{
100019d0:	b580      	push	{r7, lr}
100019d2:	b082      	sub	sp, #8
100019d4:	af00      	add	r7, sp, #0
100019d6:	6078      	str	r0, [r7, #4]
100019d8:	6039      	str	r1, [r7, #0]
  return (a > b) ? a : b;
100019da:	687a      	ldr	r2, [r7, #4]
100019dc:	683b      	ldr	r3, [r7, #0]
100019de:	4293      	cmp	r3, r2
100019e0:	d200      	bcs.n	100019e4 <max+0x14>
100019e2:	1c13      	adds	r3, r2, #0
}
100019e4:	1c18      	adds	r0, r3, #0
100019e6:	46bd      	mov	sp, r7
100019e8:	b002      	add	sp, #8
100019ea:	bd80      	pop	{r7, pc}

100019ec <min>:

__STATIC_INLINE uint32_t min(uint32_t a, uint32_t b)
{
100019ec:	b580      	push	{r7, lr}
100019ee:	b082      	sub	sp, #8
100019f0:	af00      	add	r7, sp, #0
100019f2:	6078      	str	r0, [r7, #4]
100019f4:	6039      	str	r1, [r7, #0]
  return (a < b) ? a : b;
100019f6:	687a      	ldr	r2, [r7, #4]
100019f8:	683b      	ldr	r3, [r7, #0]
100019fa:	4293      	cmp	r3, r2
100019fc:	d900      	bls.n	10001a00 <min+0x14>
100019fe:	1c13      	adds	r3, r2, #0
}
10001a00:	1c18      	adds	r0, r3, #0
10001a02:	46bd      	mov	sp, r7
10001a04:	b002      	add	sp, #8
10001a06:	bd80      	pop	{r7, pc}

10001a08 <XMC_CAN_NODE_NominalBitTimeConfigureEx>:
#define XMC_CAN_NODE_MAX_TSEG2 7


int32_t XMC_CAN_NODE_NominalBitTimeConfigureEx(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t *const bit_time_config)
{
10001a08:	b580      	push	{r7, lr}
10001a0a:	b088      	sub	sp, #32
10001a0c:	af00      	add	r7, sp, #0
10001a0e:	6078      	str	r0, [r7, #4]
10001a10:	6039      	str	r1, [r7, #0]
  /* Check that the CAN frequency is a multiple of the required baudrate */
  if ((bit_time_config->can_frequency % bit_time_config->baudrate) == 0)
10001a12:	683b      	ldr	r3, [r7, #0]
10001a14:	681a      	ldr	r2, [r3, #0]
10001a16:	683b      	ldr	r3, [r7, #0]
10001a18:	685b      	ldr	r3, [r3, #4]
10001a1a:	1c10      	adds	r0, r2, #0
10001a1c:	1c19      	adds	r1, r3, #0
10001a1e:	f000 fe4b 	bl	100026b8 <__aeabi_uidivmod>
10001a22:	1e0b      	subs	r3, r1, #0
10001a24:	d000      	beq.n	10001a28 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x20>
10001a26:	e096      	b.n	10001b56 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x14e>
  {
    uint32_t prescaler = 0;
10001a28:	2300      	movs	r3, #0
10001a2a:	61fb      	str	r3, [r7, #28]
    uint32_t div8 = 0;
10001a2c:	2300      	movs	r3, #0
10001a2e:	61bb      	str	r3, [r7, #24]

    /* Calculate the factor between can frequency and required baudrate, this is equal to (prescaler x ntq) */
    uint32_t fcan_div = bit_time_config->can_frequency / bit_time_config->baudrate;
10001a30:	683b      	ldr	r3, [r7, #0]
10001a32:	681a      	ldr	r2, [r3, #0]
10001a34:	683b      	ldr	r3, [r7, #0]
10001a36:	685b      	ldr	r3, [r3, #4]
10001a38:	1c10      	adds	r0, r2, #0
10001a3a:	1c19      	adds	r1, r3, #0
10001a3c:	f000 fdec 	bl	10002618 <__aeabi_uidiv>
10001a40:	1c03      	adds	r3, r0, #0
10001a42:	60bb      	str	r3, [r7, #8]

    /* start with highest ntq, i.e as much as possible time quanta should be used to construct a bit time */
    uint32_t ntq = XMC_CAN_NODE_MAX_NTQ;
10001a44:	2319      	movs	r3, #25
10001a46:	617b      	str	r3, [r7, #20]
    uint32_t tseg1 = 0;
10001a48:	2300      	movs	r3, #0
10001a4a:	613b      	str	r3, [r7, #16]
    uint32_t tseg2 = 0;
10001a4c:	2300      	movs	r3, #0
10001a4e:	60fb      	str	r3, [r7, #12]
    while (ntq >= XMC_CAN_NODE_MIN_NTQ)
10001a50:	e049      	b.n	10001ae6 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xde>
    {
      /* consider this ntq, only if fcan_div is multiple of ntq */
      if ((fcan_div % ntq) == 0)
10001a52:	68bb      	ldr	r3, [r7, #8]
10001a54:	1c18      	adds	r0, r3, #0
10001a56:	6979      	ldr	r1, [r7, #20]
10001a58:	f000 fe2e 	bl	100026b8 <__aeabi_uidivmod>
10001a5c:	1e0b      	subs	r3, r1, #0
10001a5e:	d13f      	bne.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
      {
        div8 = 0;
10001a60:	2300      	movs	r3, #0
10001a62:	61bb      	str	r3, [r7, #24]
        prescaler = fcan_div / ntq;
10001a64:	68b8      	ldr	r0, [r7, #8]
10001a66:	6979      	ldr	r1, [r7, #20]
10001a68:	f000 fdd6 	bl	10002618 <__aeabi_uidiv>
10001a6c:	1c03      	adds	r3, r0, #0
10001a6e:	61fb      	str	r3, [r7, #28]
        if ((prescaler > 0) && (prescaler <= XMC_CAN_NODE_MAX_PRESCALER))
10001a70:	69fb      	ldr	r3, [r7, #28]
10001a72:	2b00      	cmp	r3, #0
10001a74:	d034      	beq.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
10001a76:	69fa      	ldr	r2, [r7, #28]
10001a78:	2380      	movs	r3, #128	; 0x80
10001a7a:	009b      	lsls	r3, r3, #2
10001a7c:	429a      	cmp	r2, r3
10001a7e:	d82f      	bhi.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
        {
          if (prescaler >= 64)
10001a80:	69fb      	ldr	r3, [r7, #28]
10001a82:	2b3f      	cmp	r3, #63	; 0x3f
10001a84:	d909      	bls.n	10001a9a <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x92>
          {
            /* consider prescaler >=64, if it is integer divisible by 8*/
            if ((prescaler & 0x7U) != 0)
10001a86:	69fb      	ldr	r3, [r7, #28]
10001a88:	2207      	movs	r2, #7
10001a8a:	4013      	ands	r3, r2
10001a8c:	d003      	beq.n	10001a96 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x8e>
            {
              --ntq;
10001a8e:	697b      	ldr	r3, [r7, #20]
10001a90:	3b01      	subs	r3, #1
10001a92:	617b      	str	r3, [r7, #20]
              continue;
10001a94:	e027      	b.n	10001ae6 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xde>
            }
            else
            {
              div8 = 1;
10001a96:	2301      	movs	r3, #1
10001a98:	61bb      	str	r3, [r7, #24]
            }
          }

          tseg1 = ((ntq - 1) * bit_time_config->sample_point) / 10000;
10001a9a:	697b      	ldr	r3, [r7, #20]
10001a9c:	3b01      	subs	r3, #1
10001a9e:	683a      	ldr	r2, [r7, #0]
10001aa0:	8912      	ldrh	r2, [r2, #8]
10001aa2:	4353      	muls	r3, r2
10001aa4:	1c18      	adds	r0, r3, #0
10001aa6:	492e      	ldr	r1, [pc, #184]	; (10001b60 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x158>)
10001aa8:	f000 fdb6 	bl	10002618 <__aeabi_uidiv>
10001aac:	1c03      	adds	r3, r0, #0
10001aae:	613b      	str	r3, [r7, #16]
          tseg2 = ntq - tseg1 - 1;
10001ab0:	697a      	ldr	r2, [r7, #20]
10001ab2:	693b      	ldr	r3, [r7, #16]
10001ab4:	1ad3      	subs	r3, r2, r3
10001ab6:	3b01      	subs	r3, #1
10001ab8:	60fb      	str	r3, [r7, #12]

          if ((XMC_CAN_NODE_MIN_TSEG1 <= tseg1) && (tseg1 <= XMC_CAN_NODE_MAX_TSEG1) &&
10001aba:	693b      	ldr	r3, [r7, #16]
10001abc:	2b02      	cmp	r3, #2
10001abe:	d90f      	bls.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
10001ac0:	693b      	ldr	r3, [r7, #16]
10001ac2:	2b0f      	cmp	r3, #15
10001ac4:	d80c      	bhi.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
10001ac6:	68fb      	ldr	r3, [r7, #12]
10001ac8:	2b01      	cmp	r3, #1
10001aca:	d909      	bls.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
              (XMC_CAN_NODE_MIN_TSEG2 <= tseg2) && (tseg2 < XMC_CAN_NODE_MAX_TSEG2) && (tseg2 >= bit_time_config->sjw))
10001acc:	68fb      	ldr	r3, [r7, #12]
10001ace:	2b06      	cmp	r3, #6
10001ad0:	d806      	bhi.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
10001ad2:	683b      	ldr	r3, [r7, #0]
10001ad4:	895b      	ldrh	r3, [r3, #10]
10001ad6:	1e1a      	subs	r2, r3, #0
10001ad8:	68fb      	ldr	r3, [r7, #12]
10001ada:	429a      	cmp	r2, r3
10001adc:	d800      	bhi.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
          {
            break;
10001ade:	e005      	b.n	10001aec <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xe4>
          }


        }
      }
      --ntq;
10001ae0:	697b      	ldr	r3, [r7, #20]
10001ae2:	3b01      	subs	r3, #1
10001ae4:	617b      	str	r3, [r7, #20]

    /* start with highest ntq, i.e as much as possible time quanta should be used to construct a bit time */
    uint32_t ntq = XMC_CAN_NODE_MAX_NTQ;
    uint32_t tseg1 = 0;
    uint32_t tseg2 = 0;
    while (ntq >= XMC_CAN_NODE_MIN_NTQ)
10001ae6:	697b      	ldr	r3, [r7, #20]
10001ae8:	2b07      	cmp	r3, #7
10001aea:	d8b2      	bhi.n	10001a52 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x4a>
        }
      }
      --ntq;
    }

    if (ntq >= XMC_CAN_NODE_MIN_NTQ)
10001aec:	697b      	ldr	r3, [r7, #20]
10001aee:	2b07      	cmp	r3, #7
10001af0:	d931      	bls.n	10001b56 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x14e>

      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: prescaler", (prescaler != 0));
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg1", (tseg1 != 0));
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);
10001af2:	687b      	ldr	r3, [r7, #4]
10001af4:	1c18      	adds	r0, r3, #0
10001af6:	f7ff ff4f 	bl	10001998 <XMC_CAN_NODE_EnableConfigurationChange>

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
10001afa:	68fb      	ldr	r3, [r7, #12]
10001afc:	3b01      	subs	r3, #1
10001afe:	031a      	lsls	r2, r3, #12
10001b00:	23e0      	movs	r3, #224	; 0xe0
10001b02:	01db      	lsls	r3, r3, #7
10001b04:	401a      	ands	r2, r3
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
10001b06:	683b      	ldr	r3, [r7, #0]
10001b08:	895b      	ldrh	r3, [r3, #10]
10001b0a:	3b01      	subs	r3, #1
10001b0c:	019b      	lsls	r3, r3, #6
10001b0e:	21ff      	movs	r1, #255	; 0xff
10001b10:	400b      	ands	r3, r1
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
10001b12:	431a      	orrs	r2, r3
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
10001b14:	693b      	ldr	r3, [r7, #16]
10001b16:	3b01      	subs	r3, #1
10001b18:	0219      	lsls	r1, r3, #8
10001b1a:	23f0      	movs	r3, #240	; 0xf0
10001b1c:	011b      	lsls	r3, r3, #4
10001b1e:	400b      	ands	r3, r1

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
10001b20:	431a      	orrs	r2, r3
10001b22:	1c11      	adds	r1, r2, #0
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
10001b24:	69ba      	ldr	r2, [r7, #24]
10001b26:	1c13      	adds	r3, r2, #0
10001b28:	005b      	lsls	r3, r3, #1
10001b2a:	189b      	adds	r3, r3, r2
10001b2c:	1c1a      	adds	r2, r3, #0
10001b2e:	69fb      	ldr	r3, [r7, #28]
10001b30:	40d3      	lsrs	r3, r2
10001b32:	3b01      	subs	r3, #1
10001b34:	223f      	movs	r2, #63	; 0x3f
10001b36:	4013      	ands	r3, r2
      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
10001b38:	1c0a      	adds	r2, r1, #0
10001b3a:	431a      	orrs	r2, r3
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
                       ((div8 << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);
10001b3c:	69bb      	ldr	r3, [r7, #24]
10001b3e:	03db      	lsls	r3, r3, #15
10001b40:	041b      	lsls	r3, r3, #16
10001b42:	0c1b      	lsrs	r3, r3, #16

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
10001b44:	431a      	orrs	r2, r3
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
10001b46:	687b      	ldr	r3, [r7, #4]
10001b48:	611a      	str	r2, [r3, #16]
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
                       ((div8 << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);

      XMC_CAN_NODE_DisableConfigurationChange(can_node);
10001b4a:	687b      	ldr	r3, [r7, #4]
10001b4c:	1c18      	adds	r0, r3, #0
10001b4e:	f7ff ff31 	bl	100019b4 <XMC_CAN_NODE_DisableConfigurationChange>

      return XMC_CAN_STATUS_SUCCESS;
10001b52:	2300      	movs	r3, #0
10001b54:	e000      	b.n	10001b58 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x150>
    }
  }

  return XMC_CAN_STATUS_ERROR;
10001b56:	2301      	movs	r3, #1
}
10001b58:	1c18      	adds	r0, r3, #0
10001b5a:	46bd      	mov	sp, r7
10001b5c:	b008      	add	sp, #32
10001b5e:	bd80      	pop	{r7, pc}
10001b60:	00002710 	.word	0x00002710

10001b64 <XMC_CAN_AllocateMOtoNodeList>:
                   (((uint32_t)0U << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);
  XMC_CAN_NODE_DisableConfigurationChange(can_node);
}
/* Function to allocate message object from free list to node list */
void XMC_CAN_AllocateMOtoNodeList(XMC_CAN_t *const obj, const uint8_t node_num, const uint8_t mo_num)
{
10001b64:	b590      	push	{r4, r7, lr}
10001b66:	b083      	sub	sp, #12
10001b68:	af00      	add	r7, sp, #0
10001b6a:	6078      	str	r0, [r7, #4]
10001b6c:	1c08      	adds	r0, r1, #0
10001b6e:	1c11      	adds	r1, r2, #0
10001b70:	1cfb      	adds	r3, r7, #3
10001b72:	1c02      	adds	r2, r0, #0
10001b74:	701a      	strb	r2, [r3, #0]
10001b76:	1cbb      	adds	r3, r7, #2
10001b78:	1c0a      	adds	r2, r1, #0
10001b7a:	701a      	strb	r2, [r3, #0]
  /* wait while panel operation is in progress. */
  while (XMC_CAN_IsPanelControlReady(obj) == false)
10001b7c:	46c0      	nop			; (mov r8, r8)
10001b7e:	687b      	ldr	r3, [r7, #4]
10001b80:	1c18      	adds	r0, r3, #0
10001b82:	f7ff fed1 	bl	10001928 <XMC_CAN_IsPanelControlReady>
10001b86:	1c03      	adds	r3, r0, #0
10001b88:	1c1a      	adds	r2, r3, #0
10001b8a:	2301      	movs	r3, #1
10001b8c:	4053      	eors	r3, r2
10001b8e:	b2db      	uxtb	r3, r3
10001b90:	2b00      	cmp	r3, #0
10001b92:	d1f4      	bne.n	10001b7e <XMC_CAN_AllocateMOtoNodeList+0x1a>
  {
    /*Do nothing*/
  };

  /* Panel Command for  allocation of MO to node list */
  XMC_CAN_PanelControl(obj, XMC_CAN_PANCMD_STATIC_ALLOCATE, mo_num, (node_num + 1U));
10001b94:	1cfb      	adds	r3, r7, #3
10001b96:	781b      	ldrb	r3, [r3, #0]
10001b98:	3301      	adds	r3, #1
10001b9a:	b2dc      	uxtb	r4, r3
10001b9c:	687a      	ldr	r2, [r7, #4]
10001b9e:	1cbb      	adds	r3, r7, #2
10001ba0:	781b      	ldrb	r3, [r3, #0]
10001ba2:	1c10      	adds	r0, r2, #0
10001ba4:	2102      	movs	r1, #2
10001ba6:	1c1a      	adds	r2, r3, #0
10001ba8:	1c23      	adds	r3, r4, #0
10001baa:	f7ff fecf 	bl	1000194c <XMC_CAN_PanelControl>
}
10001bae:	46bd      	mov	sp, r7
10001bb0:	b003      	add	sp, #12
10001bb2:	bd90      	pop	{r4, r7, pc}

10001bb4 <XMC_CAN_Enable>:
#endif
}

/* Enable XMC_CAN Peripheral */
void XMC_CAN_Enable(XMC_CAN_t *const obj)
{
10001bb4:	b580      	push	{r7, lr}
10001bb6:	b082      	sub	sp, #8
10001bb8:	af00      	add	r7, sp, #0
10001bba:	6078      	str	r0, [r7, #4]
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_MCAN);
10001bbc:	2380      	movs	r3, #128	; 0x80
10001bbe:	039b      	lsls	r3, r3, #14
10001bc0:	1c18      	adds	r0, r3, #0
10001bc2:	f7ff fccb 	bl	1000155c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_MCAN);
#endif
  /* Enable CAN Module */
  obj->CLC &= ~(uint32_t)CAN_CLC_DISR_Msk;
10001bc6:	687b      	ldr	r3, [r7, #4]
10001bc8:	681b      	ldr	r3, [r3, #0]
10001bca:	2201      	movs	r2, #1
10001bcc:	4393      	bics	r3, r2
10001bce:	1c1a      	adds	r2, r3, #0
10001bd0:	687b      	ldr	r3, [r7, #4]
10001bd2:	601a      	str	r2, [r3, #0]
  while (obj->CLC & CAN_CLC_DISS_Msk)
10001bd4:	46c0      	nop			; (mov r8, r8)
10001bd6:	687b      	ldr	r3, [r7, #4]
10001bd8:	681b      	ldr	r3, [r3, #0]
10001bda:	2202      	movs	r2, #2
10001bdc:	4013      	ands	r3, r2
10001bde:	d1fa      	bne.n	10001bd6 <XMC_CAN_Enable+0x22>
  {
    /*Do nothing*/
  };
}
10001be0:	46bd      	mov	sp, r7
10001be2:	b002      	add	sp, #8
10001be4:	bd80      	pop	{r7, pc}
10001be6:	46c0      	nop			; (mov r8, r8)

10001be8 <XMC_CAN_SetBaudrateClockSource>:
  obj->FDR |= ((uint32_t)can_divider_mode << CAN_FDR_DM_Pos) | ((uint32_t)step << CAN_FDR_STEP_Pos);
}
#endif

void XMC_CAN_SetBaudrateClockSource(XMC_CAN_t *const obj, const XMC_CAN_CANCLKSRC_t source)
{
10001be8:	b580      	push	{r7, lr}
10001bea:	b082      	sub	sp, #8
10001bec:	af00      	add	r7, sp, #0
10001bee:	6078      	str	r0, [r7, #4]
10001bf0:	1c0a      	adds	r2, r1, #0
10001bf2:	1cfb      	adds	r3, r7, #3
10001bf4:	701a      	strb	r2, [r3, #0]
#if defined(MULTICAN_PLUS)
  obj->MCR = (obj->MCR & ~CAN_MCR_CLKSEL_Msk) | source ;
10001bf6:	687a      	ldr	r2, [r7, #4]
10001bf8:	23e4      	movs	r3, #228	; 0xe4
10001bfa:	005b      	lsls	r3, r3, #1
10001bfc:	58d3      	ldr	r3, [r2, r3]
10001bfe:	220f      	movs	r2, #15
10001c00:	4393      	bics	r3, r2
10001c02:	1c1a      	adds	r2, r3, #0
10001c04:	1cfb      	adds	r3, r7, #3
10001c06:	781b      	ldrb	r3, [r3, #0]
10001c08:	431a      	orrs	r2, r3
10001c0a:	1c11      	adds	r1, r2, #0
10001c0c:	687a      	ldr	r2, [r7, #4]
10001c0e:	23e4      	movs	r3, #228	; 0xe4
10001c10:	005b      	lsls	r3, r3, #1
10001c12:	50d1      	str	r1, [r2, r3]
#else
  XMC_UNUSED_ARG(obj);
  XMC_UNUSED_ARG(source);
#endif
}
10001c14:	46bd      	mov	sp, r7
10001c16:	b002      	add	sp, #8
10001c18:	bd80      	pop	{r7, pc}
10001c1a:	46c0      	nop			; (mov r8, r8)

10001c1c <XMC_CAN_GetBaudrateClockSource>:

XMC_CAN_CANCLKSRC_t XMC_CAN_GetBaudrateClockSource(XMC_CAN_t *const obj)
{
10001c1c:	b580      	push	{r7, lr}
10001c1e:	b082      	sub	sp, #8
10001c20:	af00      	add	r7, sp, #0
10001c22:	6078      	str	r0, [r7, #4]
#if defined(MULTICAN_PLUS)
  return ((XMC_CAN_CANCLKSRC_t)((obj->MCR & CAN_MCR_CLKSEL_Msk) >> CAN_MCR_CLKSEL_Pos));
10001c24:	687a      	ldr	r2, [r7, #4]
10001c26:	23e4      	movs	r3, #228	; 0xe4
10001c28:	005b      	lsls	r3, r3, #1
10001c2a:	58d3      	ldr	r3, [r2, r3]
10001c2c:	b2db      	uxtb	r3, r3
10001c2e:	220f      	movs	r2, #15
10001c30:	4013      	ands	r3, r2
10001c32:	b2db      	uxtb	r3, r3
#elif (UC_FAMILY == XMC4)
  XMC_UNUSED_ARG(obj);
  return XMC_CAN_CANCLKSRC_FPERI;
#endif
}
10001c34:	1c18      	adds	r0, r3, #0
10001c36:	46bd      	mov	sp, r7
10001c38:	b002      	add	sp, #8
10001c3a:	bd80      	pop	{r7, pc}

10001c3c <XMC_CAN_GetBaudrateClockFrequency>:

uint32_t XMC_CAN_GetBaudrateClockFrequency(XMC_CAN_t *const obj)
{
10001c3c:	b580      	push	{r7, lr}
10001c3e:	b084      	sub	sp, #16
10001c40:	af00      	add	r7, sp, #0
10001c42:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0;
10001c44:	2300      	movs	r3, #0
10001c46:	60fb      	str	r3, [r7, #12]

#if defined(MULTICAN_PLUS)
  switch (XMC_CAN_GetBaudrateClockSource(obj))
10001c48:	687b      	ldr	r3, [r7, #4]
10001c4a:	1c18      	adds	r0, r3, #0
10001c4c:	f7ff ffe6 	bl	10001c1c <XMC_CAN_GetBaudrateClockSource>
10001c50:	1e03      	subs	r3, r0, #0
10001c52:	2b01      	cmp	r3, #1
10001c54:	d002      	beq.n	10001c5c <XMC_CAN_GetBaudrateClockFrequency+0x20>
10001c56:	2b02      	cmp	r3, #2
10001c58:	d005      	beq.n	10001c66 <XMC_CAN_GetBaudrateClockFrequency+0x2a>
10001c5a:	e009      	b.n	10001c70 <XMC_CAN_GetBaudrateClockFrequency+0x34>
    case XMC_CAN_CANCLKSRC_FPERI:
      frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
      break;
#else
    case XMC_CAN_CANCLKSRC_MCLK:
      frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
10001c5c:	f7ff fd4e 	bl	100016fc <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
10001c60:	1c03      	adds	r3, r0, #0
10001c62:	60fb      	str	r3, [r7, #12]
      break;
10001c64:	e004      	b.n	10001c70 <XMC_CAN_GetBaudrateClockFrequency+0x34>
#endif
    case XMC_CAN_CANCLKSRC_FOHP:
      frequency = OSCHP_GetFrequency();
10001c66:	f7ff fa87 	bl	10001178 <OSCHP_GetFrequency>
10001c6a:	1c03      	adds	r3, r0, #0
10001c6c:	60fb      	str	r3, [r7, #12]
      break;
10001c6e:	46c0      	nop			; (mov r8, r8)
#else
  XMC_UNUSED_ARG(obj);
  frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
#endif

  return frequency;
10001c70:	68fb      	ldr	r3, [r7, #12]
}
10001c72:	1c18      	adds	r0, r3, #0
10001c74:	46bd      	mov	sp, r7
10001c76:	b004      	add	sp, #16
10001c78:	bd80      	pop	{r7, pc}
10001c7a:	46c0      	nop			; (mov r8, r8)

10001c7c <XMC_CAN_InitEx>:

uint32_t XMC_CAN_InitEx(XMC_CAN_t *const obj, XMC_CAN_CANCLKSRC_t clksrc, uint32_t can_frequency)
{
10001c7c:	b580      	push	{r7, lr}
10001c7e:	b088      	sub	sp, #32
10001c80:	af00      	add	r7, sp, #0
10001c82:	60f8      	str	r0, [r7, #12]
10001c84:	607a      	str	r2, [r7, #4]
10001c86:	230b      	movs	r3, #11
10001c88:	18fb      	adds	r3, r7, r3
10001c8a:	1c0a      	adds	r2, r1, #0
10001c8c:	701a      	strb	r2, [r3, #0]
  uint32_t step_n;
  uint32_t freq_n;
  uint32_t peripheral_frequency;

  /*Enabling the module*/
  XMC_CAN_Enable(obj);
10001c8e:	68fb      	ldr	r3, [r7, #12]
10001c90:	1c18      	adds	r0, r3, #0
10001c92:	f7ff ff8f 	bl	10001bb4 <XMC_CAN_Enable>

  XMC_CAN_SetBaudrateClockSource(obj, clksrc);
10001c96:	68fa      	ldr	r2, [r7, #12]
10001c98:	230b      	movs	r3, #11
10001c9a:	18fb      	adds	r3, r7, r3
10001c9c:	781b      	ldrb	r3, [r3, #0]
10001c9e:	1c10      	adds	r0, r2, #0
10001ca0:	1c19      	adds	r1, r3, #0
10001ca2:	f7ff ffa1 	bl	10001be8 <XMC_CAN_SetBaudrateClockSource>
  peripheral_frequency = XMC_CAN_GetBaudrateClockFrequency(obj);
10001ca6:	68fb      	ldr	r3, [r7, #12]
10001ca8:	1c18      	adds	r0, r3, #0
10001caa:	f7ff ffc7 	bl	10001c3c <XMC_CAN_GetBaudrateClockFrequency>
10001cae:	1c03      	adds	r3, r0, #0
10001cb0:	61fb      	str	r3, [r7, #28]
  XMC_ASSERT("XMC_CAN_Init: frequency not supported", can_frequency <= peripheral_frequency);

  /* Normal divider mode */
  step_n = (uint32_t)min(max(0U, (1024U - (peripheral_frequency / can_frequency))), 1023U);
10001cb2:	69f8      	ldr	r0, [r7, #28]
10001cb4:	6879      	ldr	r1, [r7, #4]
10001cb6:	f000 fcaf 	bl	10002618 <__aeabi_uidiv>
10001cba:	1c03      	adds	r3, r0, #0
10001cbc:	1c1a      	adds	r2, r3, #0
10001cbe:	2380      	movs	r3, #128	; 0x80
10001cc0:	00db      	lsls	r3, r3, #3
10001cc2:	1a9b      	subs	r3, r3, r2
10001cc4:	2000      	movs	r0, #0
10001cc6:	1c19      	adds	r1, r3, #0
10001cc8:	f7ff fe82 	bl	100019d0 <max>
10001ccc:	1c02      	adds	r2, r0, #0
10001cce:	4b12      	ldr	r3, [pc, #72]	; (10001d18 <XMC_CAN_InitEx+0x9c>)
10001cd0:	1c10      	adds	r0, r2, #0
10001cd2:	1c19      	adds	r1, r3, #0
10001cd4:	f7ff fe8a 	bl	100019ec <min>
10001cd8:	1c03      	adds	r3, r0, #0
10001cda:	61bb      	str	r3, [r7, #24]
  freq_n = (uint32_t)(peripheral_frequency / (1024U - step_n));
10001cdc:	69bb      	ldr	r3, [r7, #24]
10001cde:	2280      	movs	r2, #128	; 0x80
10001ce0:	00d2      	lsls	r2, r2, #3
10001ce2:	1ad3      	subs	r3, r2, r3
10001ce4:	69f8      	ldr	r0, [r7, #28]
10001ce6:	1c19      	adds	r1, r3, #0
10001ce8:	f000 fc96 	bl	10002618 <__aeabi_uidiv>
10001cec:	1c03      	adds	r3, r0, #0
10001cee:	617b      	str	r3, [r7, #20]

  obj->FDR &= (uint32_t) ~(CAN_FDR_DM_Msk | CAN_FDR_STEP_Msk);
10001cf0:	68fb      	ldr	r3, [r7, #12]
10001cf2:	68db      	ldr	r3, [r3, #12]
10001cf4:	4a09      	ldr	r2, [pc, #36]	; (10001d1c <XMC_CAN_InitEx+0xa0>)
10001cf6:	401a      	ands	r2, r3
10001cf8:	68fb      	ldr	r3, [r7, #12]
10001cfa:	60da      	str	r2, [r3, #12]
  obj->FDR |= ((uint32_t)XMC_CAN_DM_NORMAL << CAN_FDR_DM_Pos) | ((uint32_t)step_n << CAN_FDR_STEP_Pos);
10001cfc:	68fb      	ldr	r3, [r7, #12]
10001cfe:	68da      	ldr	r2, [r3, #12]
10001d00:	69bb      	ldr	r3, [r7, #24]
10001d02:	4313      	orrs	r3, r2
10001d04:	2280      	movs	r2, #128	; 0x80
10001d06:	01d2      	lsls	r2, r2, #7
10001d08:	431a      	orrs	r2, r3
10001d0a:	68fb      	ldr	r3, [r7, #12]
10001d0c:	60da      	str	r2, [r3, #12]

  return freq_n;
10001d0e:	697b      	ldr	r3, [r7, #20]
}
10001d10:	1c18      	adds	r0, r3, #0
10001d12:	46bd      	mov	sp, r7
10001d14:	b008      	add	sp, #32
10001d16:	bd80      	pop	{r7, pc}
10001d18:	000003ff 	.word	0x000003ff
10001d1c:	ffff3c00 	.word	0xffff3c00

10001d20 <XMC_CAN_MO_Config>:
  can_mo->can_id_mask = can_id_mask;
}

/* Initialization of XMC_CAN MO Object */
void XMC_CAN_MO_Config(const XMC_CAN_MO_t *const can_mo)
{
10001d20:	b580      	push	{r7, lr}
10001d22:	b086      	sub	sp, #24
10001d24:	af00      	add	r7, sp, #0
10001d26:	6078      	str	r0, [r7, #4]
  uint32_t reg;

  /* Configure MPN */
  uint32_t num = ((uint32_t)(can_mo->can_mo_ptr) - CAN_BASE - 0x1000U) / 0x0020U;
10001d28:	687b      	ldr	r3, [r7, #4]
10001d2a:	681b      	ldr	r3, [r3, #0]
10001d2c:	4a48      	ldr	r2, [pc, #288]	; (10001e50 <XMC_CAN_MO_Config+0x130>)
10001d2e:	4694      	mov	ip, r2
10001d30:	4463      	add	r3, ip
10001d32:	095b      	lsrs	r3, r3, #5
10001d34:	617b      	str	r3, [r7, #20]
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
10001d36:	697b      	ldr	r3, [r7, #20]
10001d38:	095b      	lsrs	r3, r3, #5
10001d3a:	035a      	lsls	r2, r3, #13
10001d3c:	697b      	ldr	r3, [r7, #20]
10001d3e:	211f      	movs	r1, #31
10001d40:	400b      	ands	r3, r1
10001d42:	021b      	lsls	r3, r3, #8
10001d44:	4313      	orrs	r3, r2
10001d46:	613b      	str	r3, [r7, #16]
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
10001d48:	687b      	ldr	r3, [r7, #4]
10001d4a:	681b      	ldr	r3, [r3, #0]
10001d4c:	687a      	ldr	r2, [r7, #4]
10001d4e:	6812      	ldr	r2, [r2, #0]
10001d50:	6892      	ldr	r2, [r2, #8]
10001d52:	4940      	ldr	r1, [pc, #256]	; (10001e54 <XMC_CAN_MO_Config+0x134>)
10001d54:	400a      	ands	r2, r1
10001d56:	609a      	str	r2, [r3, #8]
  can_mo->can_mo_ptr->MOIPR |= set;
10001d58:	687b      	ldr	r3, [r7, #4]
10001d5a:	681b      	ldr	r3, [r3, #0]
10001d5c:	687a      	ldr	r2, [r7, #4]
10001d5e:	6812      	ldr	r2, [r2, #0]
10001d60:	6891      	ldr	r1, [r2, #8]
10001d62:	693a      	ldr	r2, [r7, #16]
10001d64:	430a      	orrs	r2, r1
10001d66:	609a      	str	r2, [r3, #8]

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
10001d68:	687b      	ldr	r3, [r7, #4]
10001d6a:	79db      	ldrb	r3, [r3, #7]
10001d6c:	2220      	movs	r2, #32
10001d6e:	4013      	ands	r3, r2
10001d70:	b2db      	uxtb	r3, r3
10001d72:	2b00      	cmp	r3, #0
10001d74:	d007      	beq.n	10001d86 <XMC_CAN_MO_Config+0x66>
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
10001d76:	687b      	ldr	r3, [r7, #4]
10001d78:	79db      	ldrb	r3, [r3, #7]
10001d7a:	2220      	movs	r2, #32
10001d7c:	4013      	ands	r3, r2
10001d7e:	b2db      	uxtb	r3, r3
  uint32_t num = ((uint32_t)(can_mo->can_mo_ptr) - CAN_BASE - 0x1000U) / 0x0020U;
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
10001d80:	2b00      	cmp	r3, #0
10001d82:	d100      	bne.n	10001d86 <XMC_CAN_MO_Config+0x66>
10001d84:	e061      	b.n	10001e4a <XMC_CAN_MO_Config+0x12a>
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
10001d86:	687b      	ldr	r3, [r7, #4]
10001d88:	7e1b      	ldrb	r3, [r3, #24]
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
10001d8a:	2b00      	cmp	r3, #0
10001d8c:	d004      	beq.n	10001d98 <XMC_CAN_MO_Config+0x78>
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
       (can_mo->can_mo_type != XMC_CAN_MO_TYPE_TRANSMSGOBJ)))
10001d8e:	687b      	ldr	r3, [r7, #4]
10001d90:	7e1b      	ldrb	r3, [r3, #24]
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
10001d92:	2b01      	cmp	r3, #1
10001d94:	d000      	beq.n	10001d98 <XMC_CAN_MO_Config+0x78>
10001d96:	e058      	b.n	10001e4a <XMC_CAN_MO_Config+0x12a>
  }
  else
  {

    /* Disable Message object */
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
10001d98:	687b      	ldr	r3, [r7, #4]
10001d9a:	681b      	ldr	r3, [r3, #0]
10001d9c:	2220      	movs	r2, #32
10001d9e:	61da      	str	r2, [r3, #28]
    if (can_mo->can_id_mode == (uint32_t)XMC_CAN_FRAME_TYPE_STANDARD_11BITS)
10001da0:	687b      	ldr	r3, [r7, #4]
10001da2:	79db      	ldrb	r3, [r3, #7]
10001da4:	2220      	movs	r2, #32
10001da6:	4013      	ands	r3, r2
10001da8:	b2db      	uxtb	r3, r3
10001daa:	2b00      	cmp	r3, #0
10001dac:	d128      	bne.n	10001e00 <XMC_CAN_MO_Config+0xe0>
    {
      reg = can_mo->mo_ar;
10001dae:	687b      	ldr	r3, [r7, #4]
10001db0:	685b      	ldr	r3, [r3, #4]
10001db2:	60fb      	str	r3, [r7, #12]
      reg &= (uint32_t) ~(CAN_MO_MOAR_ID_Msk);
10001db4:	68fb      	ldr	r3, [r7, #12]
10001db6:	0f5b      	lsrs	r3, r3, #29
10001db8:	075b      	lsls	r3, r3, #29
10001dba:	60fb      	str	r3, [r7, #12]
      reg |= (can_mo->can_identifier << XMC_CAN_MO_MOAR_STDID_Pos);
10001dbc:	687b      	ldr	r3, [r7, #4]
10001dbe:	685b      	ldr	r3, [r3, #4]
10001dc0:	00db      	lsls	r3, r3, #3
10001dc2:	08db      	lsrs	r3, r3, #3
10001dc4:	049b      	lsls	r3, r3, #18
10001dc6:	1c1a      	adds	r2, r3, #0
10001dc8:	68fb      	ldr	r3, [r7, #12]
10001dca:	4313      	orrs	r3, r2
10001dcc:	60fb      	str	r3, [r7, #12]
      can_mo->can_mo_ptr->MOAR = reg;
10001dce:	687b      	ldr	r3, [r7, #4]
10001dd0:	681b      	ldr	r3, [r3, #0]
10001dd2:	68fa      	ldr	r2, [r7, #12]
10001dd4:	619a      	str	r2, [r3, #24]

      reg = can_mo->mo_amr;
10001dd6:	687b      	ldr	r3, [r7, #4]
10001dd8:	689b      	ldr	r3, [r3, #8]
10001dda:	60fb      	str	r3, [r7, #12]
      reg &= (uint32_t) ~(CAN_MO_MOAMR_AM_Msk);
10001ddc:	68fb      	ldr	r3, [r7, #12]
10001dde:	0f5b      	lsrs	r3, r3, #29
10001de0:	075b      	lsls	r3, r3, #29
10001de2:	60fb      	str	r3, [r7, #12]
      reg |= (can_mo->can_id_mask << XMC_CAN_MO_MOAR_STDID_Pos);
10001de4:	687b      	ldr	r3, [r7, #4]
10001de6:	689b      	ldr	r3, [r3, #8]
10001de8:	00db      	lsls	r3, r3, #3
10001dea:	08db      	lsrs	r3, r3, #3
10001dec:	049b      	lsls	r3, r3, #18
10001dee:	1c1a      	adds	r2, r3, #0
10001df0:	68fb      	ldr	r3, [r7, #12]
10001df2:	4313      	orrs	r3, r2
10001df4:	60fb      	str	r3, [r7, #12]
      can_mo->can_mo_ptr->MOAMR = reg;
10001df6:	687b      	ldr	r3, [r7, #4]
10001df8:	681b      	ldr	r3, [r3, #0]
10001dfa:	68fa      	ldr	r2, [r7, #12]
10001dfc:	60da      	str	r2, [r3, #12]
10001dfe:	e009      	b.n	10001e14 <XMC_CAN_MO_Config+0xf4>
    }
    else
    {
      can_mo->can_mo_ptr->MOAR = can_mo->mo_ar;
10001e00:	687b      	ldr	r3, [r7, #4]
10001e02:	681b      	ldr	r3, [r3, #0]
10001e04:	687a      	ldr	r2, [r7, #4]
10001e06:	6852      	ldr	r2, [r2, #4]
10001e08:	619a      	str	r2, [r3, #24]
      can_mo->can_mo_ptr->MOAMR = can_mo->mo_amr;
10001e0a:	687b      	ldr	r3, [r7, #4]
10001e0c:	681b      	ldr	r3, [r3, #0]
10001e0e:	687a      	ldr	r2, [r7, #4]
10001e10:	6892      	ldr	r2, [r2, #8]
10001e12:	60da      	str	r2, [r3, #12]
    }
    /* Check whether message object is transmit message object */
    if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
10001e14:	687b      	ldr	r3, [r7, #4]
10001e16:	7e1b      	ldrb	r3, [r3, #24]
10001e18:	2b01      	cmp	r3, #1
10001e1a:	d10d      	bne.n	10001e38 <XMC_CAN_MO_Config+0x118>
    {
      /* Set MO as Transmit message object  */
      XMC_CAN_MO_UpdateData(can_mo);
10001e1c:	687b      	ldr	r3, [r7, #4]
10001e1e:	1c18      	adds	r0, r3, #0
10001e20:	f000 f81e 	bl	10001e60 <XMC_CAN_MO_UpdateData>
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_SETDIR_Msk;
10001e24:	687b      	ldr	r3, [r7, #4]
10001e26:	681b      	ldr	r3, [r3, #0]
10001e28:	2280      	movs	r2, #128	; 0x80
10001e2a:	0512      	lsls	r2, r2, #20
10001e2c:	61da      	str	r2, [r3, #28]

      /* Reset RTSEL and Set MSGVAL, TXEN0 and TXEN1 bits */
      can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | CAN_MO_MOCTR_SETTXEN1_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk |
10001e2e:	687b      	ldr	r3, [r7, #4]
10001e30:	681b      	ldr	r3, [r3, #0]
10001e32:	4a09      	ldr	r2, [pc, #36]	; (10001e58 <XMC_CAN_MO_Config+0x138>)
10001e34:	61da      	str	r2, [r3, #28]
10001e36:	e008      	b.n	10001e4a <XMC_CAN_MO_Config+0x12a>
                                   CAN_MO_MOCTR_RESRXEN_Msk  | CAN_MO_MOCTR_RESRTSEL_Msk);
    }
    else
    {
      /* Set MO as Receive message object and set RXEN bit */
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESDIR_Msk;
10001e38:	687b      	ldr	r3, [r7, #4]
10001e3a:	681b      	ldr	r3, [r3, #0]
10001e3c:	2280      	movs	r2, #128	; 0x80
10001e3e:	0112      	lsls	r2, r2, #4
10001e40:	61da      	str	r2, [r3, #28]

      /* Reset RTSEL, TXEN1 and TXEN2 and Set MSGVAL and RXEN bits */
      can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_RESTXEN0_Msk | CAN_MO_MOCTR_RESTXEN1_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk |
10001e42:	687b      	ldr	r3, [r7, #4]
10001e44:	681b      	ldr	r3, [r3, #0]
10001e46:	4a05      	ldr	r2, [pc, #20]	; (10001e5c <XMC_CAN_MO_Config+0x13c>)
10001e48:	61da      	str	r2, [r3, #28]
                                   CAN_MO_MOCTR_SETRXEN_Msk | CAN_MO_MOCTR_RESRTSEL_Msk);
    }

  }
}
10001e4a:	46bd      	mov	sp, r7
10001e4c:	b006      	add	sp, #24
10001e4e:	bd80      	pop	{r7, pc}
10001e50:	affbf000 	.word	0xaffbf000
10001e54:	ffff00ff 	.word	0xffff00ff
10001e58:	062000c0 	.word	0x062000c0
10001e5c:	00a00640 	.word	0x00a00640

10001e60 <XMC_CAN_MO_UpdateData>:

/* Update of XMC_CAN Object */
XMC_CAN_STATUS_t XMC_CAN_MO_UpdateData(const XMC_CAN_MO_t *const can_mo)
{
10001e60:	b580      	push	{r7, lr}
10001e62:	b084      	sub	sp, #16
10001e64:	af00      	add	r7, sp, #0
10001e66:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
10001e68:	230f      	movs	r3, #15
10001e6a:	18fb      	adds	r3, r7, r3
10001e6c:	2203      	movs	r2, #3
10001e6e:	701a      	strb	r2, [r3, #0]
  /* Check whether message object is transmit message object */
  if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
10001e70:	687b      	ldr	r3, [r7, #4]
10001e72:	7e1b      	ldrb	r3, [r3, #24]
10001e74:	2b01      	cmp	r3, #1
10001e76:	d125      	bne.n	10001ec4 <XMC_CAN_MO_UpdateData+0x64>
  {
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
10001e78:	687b      	ldr	r3, [r7, #4]
10001e7a:	681b      	ldr	r3, [r3, #0]
10001e7c:	2220      	movs	r2, #32
10001e7e:	61da      	str	r2, [r3, #28]
    /* Configure data length */
    can_mo->can_mo_ptr->MOFCR = ((can_mo->can_mo_ptr->MOFCR) & ~(uint32_t)(CAN_MO_MOFCR_DLC_Msk)) |
10001e80:	687b      	ldr	r3, [r7, #4]
10001e82:	681b      	ldr	r3, [r3, #0]
10001e84:	687a      	ldr	r2, [r7, #4]
10001e86:	6812      	ldr	r2, [r2, #0]
10001e88:	6812      	ldr	r2, [r2, #0]
10001e8a:	4914      	ldr	r1, [pc, #80]	; (10001edc <XMC_CAN_MO_UpdateData+0x7c>)
10001e8c:	4011      	ands	r1, r2
                                (((uint32_t) can_mo->can_data_length << CAN_MO_MOFCR_DLC_Pos) & (uint32_t)CAN_MO_MOFCR_DLC_Msk);
10001e8e:	687a      	ldr	r2, [r7, #4]
10001e90:	7b12      	ldrb	r2, [r2, #12]
10001e92:	0610      	lsls	r0, r2, #24
10001e94:	22f0      	movs	r2, #240	; 0xf0
10001e96:	0512      	lsls	r2, r2, #20
10001e98:	4002      	ands	r2, r0
  /* Check whether message object is transmit message object */
  if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
  {
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
    /* Configure data length */
    can_mo->can_mo_ptr->MOFCR = ((can_mo->can_mo_ptr->MOFCR) & ~(uint32_t)(CAN_MO_MOFCR_DLC_Msk)) |
10001e9a:	430a      	orrs	r2, r1
10001e9c:	601a      	str	r2, [r3, #0]
                                (((uint32_t) can_mo->can_data_length << CAN_MO_MOFCR_DLC_Pos) & (uint32_t)CAN_MO_MOFCR_DLC_Msk);
    /* Configure Data registers*/
    can_mo->can_mo_ptr->MODATAL = can_mo->can_data[0];
10001e9e:	687b      	ldr	r3, [r7, #4]
10001ea0:	681b      	ldr	r3, [r3, #0]
10001ea2:	687a      	ldr	r2, [r7, #4]
10001ea4:	6912      	ldr	r2, [r2, #16]
10001ea6:	611a      	str	r2, [r3, #16]
    can_mo->can_mo_ptr->MODATAH = can_mo->can_data[1];
10001ea8:	687b      	ldr	r3, [r7, #4]
10001eaa:	681b      	ldr	r3, [r3, #0]
10001eac:	687a      	ldr	r2, [r7, #4]
10001eae:	6952      	ldr	r2, [r2, #20]
10001eb0:	615a      	str	r2, [r3, #20]
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1 bits */
    can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_SETNEWDAT_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk | CAN_MO_MOCTR_RESRTSEL_Msk);
10001eb2:	687b      	ldr	r3, [r7, #4]
10001eb4:	681b      	ldr	r3, [r3, #0]
10001eb6:	4a0a      	ldr	r2, [pc, #40]	; (10001ee0 <XMC_CAN_MO_UpdateData+0x80>)
10001eb8:	61da      	str	r2, [r3, #28]
    error = XMC_CAN_STATUS_SUCCESS;
10001eba:	230f      	movs	r3, #15
10001ebc:	18fb      	adds	r3, r7, r3
10001ebe:	2200      	movs	r2, #0
10001ec0:	701a      	strb	r2, [r3, #0]
10001ec2:	e003      	b.n	10001ecc <XMC_CAN_MO_UpdateData+0x6c>
  }
  else
  {
    error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
10001ec4:	230f      	movs	r3, #15
10001ec6:	18fb      	adds	r3, r7, r3
10001ec8:	2203      	movs	r2, #3
10001eca:	701a      	strb	r2, [r3, #0]
  }
  return error;
10001ecc:	230f      	movs	r3, #15
10001ece:	18fb      	adds	r3, r7, r3
10001ed0:	781b      	ldrb	r3, [r3, #0]
}
10001ed2:	1c18      	adds	r0, r3, #0
10001ed4:	46bd      	mov	sp, r7
10001ed6:	b004      	add	sp, #16
10001ed8:	bd80      	pop	{r7, pc}
10001eda:	46c0      	nop			; (mov r8, r8)
10001edc:	f0ffffff 	.word	0xf0ffffff
10001ee0:	00280040 	.word	0x00280040

10001ee4 <XMC_CAN_MO_Transmit>:

/* This function is will put a transmit request to transmit message object */
XMC_CAN_STATUS_t XMC_CAN_MO_Transmit(const XMC_CAN_MO_t *const can_mo)
{
10001ee4:	b580      	push	{r7, lr}
10001ee6:	b086      	sub	sp, #24
10001ee8:	af00      	add	r7, sp, #0
10001eea:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_ERROR;
10001eec:	2317      	movs	r3, #23
10001eee:	18fb      	adds	r3, r7, r3
10001ef0:	2201      	movs	r2, #1
10001ef2:	701a      	strb	r2, [r3, #0]
  uint32_t mo_type = (uint32_t)(((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_MSGVAL_Msk) >> CAN_MO_MOSTAT_MSGVAL_Pos);
10001ef4:	687b      	ldr	r3, [r7, #4]
10001ef6:	681b      	ldr	r3, [r3, #0]
10001ef8:	69db      	ldr	r3, [r3, #28]
10001efa:	2220      	movs	r2, #32
10001efc:	4013      	ands	r3, r2
10001efe:	095b      	lsrs	r3, r3, #5
10001f00:	613b      	str	r3, [r7, #16]
  uint32_t mo_transmission_ongoing = (uint32_t) ((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_TXRQ_Msk) >> CAN_MO_MOSTAT_TXRQ_Pos;
10001f02:	687b      	ldr	r3, [r7, #4]
10001f04:	681b      	ldr	r3, [r3, #0]
10001f06:	69da      	ldr	r2, [r3, #28]
10001f08:	2380      	movs	r3, #128	; 0x80
10001f0a:	005b      	lsls	r3, r3, #1
10001f0c:	4013      	ands	r3, r2
10001f0e:	0a1b      	lsrs	r3, r3, #8
10001f10:	60fb      	str	r3, [r7, #12]
  /* check if message is disabled */
  if (mo_type == 0U)
10001f12:	693b      	ldr	r3, [r7, #16]
10001f14:	2b00      	cmp	r3, #0
10001f16:	d104      	bne.n	10001f22 <XMC_CAN_MO_Transmit+0x3e>
  {
    error = XMC_CAN_STATUS_MO_DISABLED;
10001f18:	2317      	movs	r3, #23
10001f1a:	18fb      	adds	r3, r7, r3
10001f1c:	2204      	movs	r2, #4
10001f1e:	701a      	strb	r2, [r3, #0]
10001f20:	e010      	b.n	10001f44 <XMC_CAN_MO_Transmit+0x60>
  }
  /* check if transmission is ongoing on message object */
  else if (mo_transmission_ongoing == 1U)
10001f22:	68fb      	ldr	r3, [r7, #12]
10001f24:	2b01      	cmp	r3, #1
10001f26:	d104      	bne.n	10001f32 <XMC_CAN_MO_Transmit+0x4e>
  {
    error = XMC_CAN_STATUS_BUSY;
10001f28:	2317      	movs	r3, #23
10001f2a:	18fb      	adds	r3, r7, r3
10001f2c:	2202      	movs	r2, #2
10001f2e:	701a      	strb	r2, [r3, #0]
10001f30:	e008      	b.n	10001f44 <XMC_CAN_MO_Transmit+0x60>
  }
  else
  {
    /* set TXRQ bit */
    can_mo->can_mo_ptr-> MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk | CAN_MO_MOCTR_SETTXEN0_Msk | CAN_MO_MOCTR_SETTXEN1_Msk;
10001f32:	687b      	ldr	r3, [r7, #4]
10001f34:	681b      	ldr	r3, [r3, #0]
10001f36:	22e0      	movs	r2, #224	; 0xe0
10001f38:	04d2      	lsls	r2, r2, #19
10001f3a:	61da      	str	r2, [r3, #28]
    error = XMC_CAN_STATUS_SUCCESS;
10001f3c:	2317      	movs	r3, #23
10001f3e:	18fb      	adds	r3, r7, r3
10001f40:	2200      	movs	r2, #0
10001f42:	701a      	strb	r2, [r3, #0]
  }
  return error;
10001f44:	2317      	movs	r3, #23
10001f46:	18fb      	adds	r3, r7, r3
10001f48:	781b      	ldrb	r3, [r3, #0]
}
10001f4a:	1c18      	adds	r0, r3, #0
10001f4c:	46bd      	mov	sp, r7
10001f4e:	b006      	add	sp, #24
10001f50:	bd80      	pop	{r7, pc}
10001f52:	46c0      	nop			; (mov r8, r8)

10001f54 <XMC_CAN_MO_Receive>:
}


/* This function is will read the message object data bytes */
XMC_CAN_STATUS_t XMC_CAN_MO_Receive (XMC_CAN_MO_t *can_mo)
{
10001f54:	b580      	push	{r7, lr}
10001f56:	b086      	sub	sp, #24
10001f58:	af00      	add	r7, sp, #0
10001f5a:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_ERROR;
10001f5c:	2317      	movs	r3, #23
10001f5e:	18fb      	adds	r3, r7, r3
10001f60:	2201      	movs	r2, #1
10001f62:	701a      	strb	r2, [r3, #0]
  uint8_t rx_pnd = 0U;
10001f64:	2316      	movs	r3, #22
10001f66:	18fb      	adds	r3, r7, r3
10001f68:	2200      	movs	r2, #0
10001f6a:	701a      	strb	r2, [r3, #0]
  uint8_t new_data = 0U;
10001f6c:	2315      	movs	r3, #21
10001f6e:	18fb      	adds	r3, r7, r3
10001f70:	2200      	movs	r2, #0
10001f72:	701a      	strb	r2, [r3, #0]
  uint32_t mo_type = (uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_DIR_Msk) >> CAN_MO_MOSTAT_DIR_Pos;
10001f74:	687b      	ldr	r3, [r7, #4]
10001f76:	681b      	ldr	r3, [r3, #0]
10001f78:	69da      	ldr	r2, [r3, #28]
10001f7a:	2380      	movs	r3, #128	; 0x80
10001f7c:	011b      	lsls	r3, r3, #4
10001f7e:	4013      	ands	r3, r2
10001f80:	0adb      	lsrs	r3, r3, #11
10001f82:	613b      	str	r3, [r7, #16]
  uint32_t mo_recepcion_ongoing = (uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_RXUPD_Msk) >> CAN_MO_MOSTAT_RXUPD_Pos;
10001f84:	687b      	ldr	r3, [r7, #4]
10001f86:	681b      	ldr	r3, [r3, #0]
10001f88:	69db      	ldr	r3, [r3, #28]
10001f8a:	2204      	movs	r2, #4
10001f8c:	4013      	ands	r3, r2
10001f8e:	089b      	lsrs	r3, r3, #2
10001f90:	60fb      	str	r3, [r7, #12]
  /* check if message object is a receive message object */
  if (mo_type != (uint32_t)XMC_CAN_MO_TYPE_RECMSGOBJ)
10001f92:	693b      	ldr	r3, [r7, #16]
10001f94:	2b00      	cmp	r3, #0
10001f96:	d004      	beq.n	10001fa2 <XMC_CAN_MO_Receive+0x4e>
  {
    error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
10001f98:	2317      	movs	r3, #23
10001f9a:	18fb      	adds	r3, r7, r3
10001f9c:	2203      	movs	r2, #3
10001f9e:	701a      	strb	r2, [r3, #0]
10001fa0:	e0d3      	b.n	1000214a <XMC_CAN_MO_Receive+0x1f6>
  }
  /* check if reception is ongoing on message object */
  else if (mo_recepcion_ongoing == 1U)
10001fa2:	68fb      	ldr	r3, [r7, #12]
10001fa4:	2b01      	cmp	r3, #1
10001fa6:	d104      	bne.n	10001fb2 <XMC_CAN_MO_Receive+0x5e>
  {
    error = XMC_CAN_STATUS_BUSY;
10001fa8:	2317      	movs	r3, #23
10001faa:	18fb      	adds	r3, r7, r3
10001fac:	2202      	movs	r2, #2
10001fae:	701a      	strb	r2, [r3, #0]
10001fb0:	e0cb      	b.n	1000214a <XMC_CAN_MO_Receive+0x1f6>
  else
  {
    /* read message parameters */
    do
    {
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESNEWDAT_Msk;
10001fb2:	687b      	ldr	r3, [r7, #4]
10001fb4:	681b      	ldr	r3, [r3, #0]
10001fb6:	2208      	movs	r2, #8
10001fb8:	61da      	str	r2, [r3, #28]
      if ((((can_mo->can_mo_ptr->MOAR) & CAN_MO_MOAR_IDE_Msk) >> CAN_MO_MOAR_IDE_Pos) == 0U)
10001fba:	687b      	ldr	r3, [r7, #4]
10001fbc:	681b      	ldr	r3, [r3, #0]
10001fbe:	699a      	ldr	r2, [r3, #24]
10001fc0:	2380      	movs	r3, #128	; 0x80
10001fc2:	059b      	lsls	r3, r3, #22
10001fc4:	4013      	ands	r3, r2
10001fc6:	0f5b      	lsrs	r3, r3, #29
10001fc8:	d151      	bne.n	1000206e <XMC_CAN_MO_Receive+0x11a>
      {
        can_mo->can_id_mode = (uint32_t)XMC_CAN_FRAME_TYPE_STANDARD_11BITS;
10001fca:	687b      	ldr	r3, [r7, #4]
10001fcc:	79da      	ldrb	r2, [r3, #7]
10001fce:	2120      	movs	r1, #32
10001fd0:	438a      	bics	r2, r1
10001fd2:	71da      	strb	r2, [r3, #7]
        can_mo->can_identifier = (can_mo->can_mo_ptr->MOAR & XMC_CAN_MO_MOAR_STDID_Msk) >> XMC_CAN_MO_MOAR_STDID_Pos;
10001fd4:	687b      	ldr	r3, [r7, #4]
10001fd6:	681b      	ldr	r3, [r3, #0]
10001fd8:	699b      	ldr	r3, [r3, #24]
10001fda:	4a5f      	ldr	r2, [pc, #380]	; (10002158 <XMC_CAN_MO_Receive+0x204>)
10001fdc:	4013      	ands	r3, r2
10001fde:	0c9b      	lsrs	r3, r3, #18
10001fe0:	00db      	lsls	r3, r3, #3
10001fe2:	08da      	lsrs	r2, r3, #3
10001fe4:	687b      	ldr	r3, [r7, #4]
10001fe6:	00d2      	lsls	r2, r2, #3
10001fe8:	08d2      	lsrs	r2, r2, #3
10001fea:	6859      	ldr	r1, [r3, #4]
10001fec:	0f49      	lsrs	r1, r1, #29
10001fee:	0749      	lsls	r1, r1, #29
10001ff0:	430a      	orrs	r2, r1
10001ff2:	605a      	str	r2, [r3, #4]
        can_mo->can_ide_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_MIDE_Msk) >> CAN_MO_MOAMR_MIDE_Pos;
10001ff4:	687b      	ldr	r3, [r7, #4]
10001ff6:	681b      	ldr	r3, [r3, #0]
10001ff8:	68da      	ldr	r2, [r3, #12]
10001ffa:	2380      	movs	r3, #128	; 0x80
10001ffc:	059b      	lsls	r3, r3, #22
10001ffe:	4013      	ands	r3, r2
10002000:	0f5b      	lsrs	r3, r3, #29
10002002:	b2db      	uxtb	r3, r3
10002004:	1c1a      	adds	r2, r3, #0
10002006:	2301      	movs	r3, #1
10002008:	4013      	ands	r3, r2
1000200a:	b2da      	uxtb	r2, r3
1000200c:	687b      	ldr	r3, [r7, #4]
1000200e:	2101      	movs	r1, #1
10002010:	400a      	ands	r2, r1
10002012:	0150      	lsls	r0, r2, #5
10002014:	7ada      	ldrb	r2, [r3, #11]
10002016:	2120      	movs	r1, #32
10002018:	438a      	bics	r2, r1
1000201a:	1c11      	adds	r1, r2, #0
1000201c:	1c02      	adds	r2, r0, #0
1000201e:	430a      	orrs	r2, r1
10002020:	72da      	strb	r2, [r3, #11]
        if (can_mo->can_ide_mask == 1U)
10002022:	687b      	ldr	r3, [r7, #4]
10002024:	7adb      	ldrb	r3, [r3, #11]
10002026:	2220      	movs	r2, #32
10002028:	4013      	ands	r3, r2
1000202a:	b2db      	uxtb	r3, r3
1000202c:	2b00      	cmp	r3, #0
1000202e:	d010      	beq.n	10002052 <XMC_CAN_MO_Receive+0xfe>
        {
          can_mo->can_id_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & XMC_CAN_MO_MOAR_STDID_Msk) >> XMC_CAN_MO_MOAR_STDID_Pos;
10002030:	687b      	ldr	r3, [r7, #4]
10002032:	681b      	ldr	r3, [r3, #0]
10002034:	68db      	ldr	r3, [r3, #12]
10002036:	4a48      	ldr	r2, [pc, #288]	; (10002158 <XMC_CAN_MO_Receive+0x204>)
10002038:	4013      	ands	r3, r2
1000203a:	0c9b      	lsrs	r3, r3, #18
1000203c:	00db      	lsls	r3, r3, #3
1000203e:	08da      	lsrs	r2, r3, #3
10002040:	687b      	ldr	r3, [r7, #4]
10002042:	00d2      	lsls	r2, r2, #3
10002044:	08d2      	lsrs	r2, r2, #3
10002046:	6899      	ldr	r1, [r3, #8]
10002048:	0f49      	lsrs	r1, r1, #29
1000204a:	0749      	lsls	r1, r1, #29
1000204c:	430a      	orrs	r2, r1
1000204e:	609a      	str	r2, [r3, #8]
10002050:	e043      	b.n	100020da <XMC_CAN_MO_Receive+0x186>
        }
        else
        {
          can_mo->can_id_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_AM_Msk);
10002052:	687b      	ldr	r3, [r7, #4]
10002054:	681b      	ldr	r3, [r3, #0]
10002056:	68db      	ldr	r3, [r3, #12]
10002058:	00db      	lsls	r3, r3, #3
1000205a:	08da      	lsrs	r2, r3, #3
1000205c:	687b      	ldr	r3, [r7, #4]
1000205e:	00d2      	lsls	r2, r2, #3
10002060:	08d2      	lsrs	r2, r2, #3
10002062:	6899      	ldr	r1, [r3, #8]
10002064:	0f49      	lsrs	r1, r1, #29
10002066:	0749      	lsls	r1, r1, #29
10002068:	430a      	orrs	r2, r1
1000206a:	609a      	str	r2, [r3, #8]
1000206c:	e035      	b.n	100020da <XMC_CAN_MO_Receive+0x186>
        }
      }
      else
      {
        can_mo->can_id_mode = (uint32_t)XMC_CAN_FRAME_TYPE_EXTENDED_29BITS;
1000206e:	687b      	ldr	r3, [r7, #4]
10002070:	79da      	ldrb	r2, [r3, #7]
10002072:	2120      	movs	r1, #32
10002074:	430a      	orrs	r2, r1
10002076:	71da      	strb	r2, [r3, #7]
        can_mo->can_identifier = (can_mo->can_mo_ptr->MOAR & CAN_MO_MOAR_ID_Msk);
10002078:	687b      	ldr	r3, [r7, #4]
1000207a:	681b      	ldr	r3, [r3, #0]
1000207c:	699b      	ldr	r3, [r3, #24]
1000207e:	00db      	lsls	r3, r3, #3
10002080:	08da      	lsrs	r2, r3, #3
10002082:	687b      	ldr	r3, [r7, #4]
10002084:	00d2      	lsls	r2, r2, #3
10002086:	08d2      	lsrs	r2, r2, #3
10002088:	6859      	ldr	r1, [r3, #4]
1000208a:	0f49      	lsrs	r1, r1, #29
1000208c:	0749      	lsls	r1, r1, #29
1000208e:	430a      	orrs	r2, r1
10002090:	605a      	str	r2, [r3, #4]
        can_mo->can_id_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_AM_Msk);
10002092:	687b      	ldr	r3, [r7, #4]
10002094:	681b      	ldr	r3, [r3, #0]
10002096:	68db      	ldr	r3, [r3, #12]
10002098:	00db      	lsls	r3, r3, #3
1000209a:	08da      	lsrs	r2, r3, #3
1000209c:	687b      	ldr	r3, [r7, #4]
1000209e:	00d2      	lsls	r2, r2, #3
100020a0:	08d2      	lsrs	r2, r2, #3
100020a2:	6899      	ldr	r1, [r3, #8]
100020a4:	0f49      	lsrs	r1, r1, #29
100020a6:	0749      	lsls	r1, r1, #29
100020a8:	430a      	orrs	r2, r1
100020aa:	609a      	str	r2, [r3, #8]
        can_mo->can_ide_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_MIDE_Msk) >> CAN_MO_MOAMR_MIDE_Pos;
100020ac:	687b      	ldr	r3, [r7, #4]
100020ae:	681b      	ldr	r3, [r3, #0]
100020b0:	68da      	ldr	r2, [r3, #12]
100020b2:	2380      	movs	r3, #128	; 0x80
100020b4:	059b      	lsls	r3, r3, #22
100020b6:	4013      	ands	r3, r2
100020b8:	0f5b      	lsrs	r3, r3, #29
100020ba:	b2db      	uxtb	r3, r3
100020bc:	1c1a      	adds	r2, r3, #0
100020be:	2301      	movs	r3, #1
100020c0:	4013      	ands	r3, r2
100020c2:	b2da      	uxtb	r2, r3
100020c4:	687b      	ldr	r3, [r7, #4]
100020c6:	2101      	movs	r1, #1
100020c8:	400a      	ands	r2, r1
100020ca:	0150      	lsls	r0, r2, #5
100020cc:	7ada      	ldrb	r2, [r3, #11]
100020ce:	2120      	movs	r1, #32
100020d0:	438a      	bics	r2, r1
100020d2:	1c11      	adds	r1, r2, #0
100020d4:	1c02      	adds	r2, r0, #0
100020d6:	430a      	orrs	r2, r1
100020d8:	72da      	strb	r2, [r3, #11]
      }
      can_mo->can_data_length = (uint8_t)((uint32_t)((can_mo->can_mo_ptr->MOFCR) & CAN_MO_MOFCR_DLC_Msk) >> CAN_MO_MOFCR_DLC_Pos);
100020da:	687b      	ldr	r3, [r7, #4]
100020dc:	681b      	ldr	r3, [r3, #0]
100020de:	681a      	ldr	r2, [r3, #0]
100020e0:	23f0      	movs	r3, #240	; 0xf0
100020e2:	051b      	lsls	r3, r3, #20
100020e4:	4013      	ands	r3, r2
100020e6:	0e1b      	lsrs	r3, r3, #24
100020e8:	b2da      	uxtb	r2, r3
100020ea:	687b      	ldr	r3, [r7, #4]
100020ec:	731a      	strb	r2, [r3, #12]

      can_mo->can_data[0] = can_mo->can_mo_ptr->MODATAL;
100020ee:	687b      	ldr	r3, [r7, #4]
100020f0:	681b      	ldr	r3, [r3, #0]
100020f2:	691a      	ldr	r2, [r3, #16]
100020f4:	687b      	ldr	r3, [r7, #4]
100020f6:	611a      	str	r2, [r3, #16]
      can_mo->can_data[1] = can_mo->can_mo_ptr->MODATAH;
100020f8:	687b      	ldr	r3, [r7, #4]
100020fa:	681b      	ldr	r3, [r3, #0]
100020fc:	695a      	ldr	r2, [r3, #20]
100020fe:	687b      	ldr	r3, [r7, #4]
10002100:	615a      	str	r2, [r3, #20]

      rx_pnd = (uint8_t)((uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_RXUPD_Msk) >> CAN_MO_MOSTAT_RXUPD_Pos);
10002102:	687b      	ldr	r3, [r7, #4]
10002104:	681b      	ldr	r3, [r3, #0]
10002106:	69db      	ldr	r3, [r3, #28]
10002108:	2204      	movs	r2, #4
1000210a:	4013      	ands	r3, r2
1000210c:	089a      	lsrs	r2, r3, #2
1000210e:	2316      	movs	r3, #22
10002110:	18fb      	adds	r3, r7, r3
10002112:	701a      	strb	r2, [r3, #0]
      new_data = (uint8_t)((uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_NEWDAT_Msk) >> CAN_MO_MOSTAT_NEWDAT_Pos);
10002114:	687b      	ldr	r3, [r7, #4]
10002116:	681b      	ldr	r3, [r3, #0]
10002118:	69db      	ldr	r3, [r3, #28]
1000211a:	2208      	movs	r2, #8
1000211c:	4013      	ands	r3, r2
1000211e:	08da      	lsrs	r2, r3, #3
10002120:	2315      	movs	r3, #21
10002122:	18fb      	adds	r3, r7, r3
10002124:	701a      	strb	r2, [r3, #0]
    }
    while ((rx_pnd != 0U) && (new_data != 0U));
10002126:	2316      	movs	r3, #22
10002128:	18fb      	adds	r3, r7, r3
1000212a:	781b      	ldrb	r3, [r3, #0]
1000212c:	2b00      	cmp	r3, #0
1000212e:	d005      	beq.n	1000213c <XMC_CAN_MO_Receive+0x1e8>
10002130:	2315      	movs	r3, #21
10002132:	18fb      	adds	r3, r7, r3
10002134:	781b      	ldrb	r3, [r3, #0]
10002136:	2b00      	cmp	r3, #0
10002138:	d000      	beq.n	1000213c <XMC_CAN_MO_Receive+0x1e8>
1000213a:	e73a      	b.n	10001fb2 <XMC_CAN_MO_Receive+0x5e>

    can_mo->can_mo_type = XMC_CAN_MO_TYPE_RECMSGOBJ;
1000213c:	687b      	ldr	r3, [r7, #4]
1000213e:	2200      	movs	r2, #0
10002140:	761a      	strb	r2, [r3, #24]
    error = XMC_CAN_STATUS_SUCCESS;
10002142:	2317      	movs	r3, #23
10002144:	18fb      	adds	r3, r7, r3
10002146:	2200      	movs	r2, #0
10002148:	701a      	strb	r2, [r3, #0]
  }
  return error;
1000214a:	2317      	movs	r3, #23
1000214c:	18fb      	adds	r3, r7, r3
1000214e:	781b      	ldrb	r3, [r3, #0]
}
10002150:	1c18      	adds	r0, r3, #0
10002152:	46bd      	mov	sp, r7
10002154:	b006      	add	sp, #24
10002156:	bd80      	pop	{r7, pc}
10002158:	1ffc0000 	.word	0x1ffc0000

1000215c <XMC_CAN_NODE_EnableEvent>:

/* Function to enable node event */
void XMC_CAN_NODE_EnableEvent(XMC_CAN_NODE_t *const can_node, const XMC_CAN_NODE_EVENT_t event)
{
1000215c:	b580      	push	{r7, lr}
1000215e:	b082      	sub	sp, #8
10002160:	af00      	add	r7, sp, #0
10002162:	6078      	str	r0, [r7, #4]
10002164:	6039      	str	r1, [r7, #0]
  if (event != XMC_CAN_NODE_EVENT_CFCIE)
10002166:	683a      	ldr	r2, [r7, #0]
10002168:	2380      	movs	r3, #128	; 0x80
1000216a:	03db      	lsls	r3, r3, #15
1000216c:	429a      	cmp	r2, r3
1000216e:	d006      	beq.n	1000217e <XMC_CAN_NODE_EnableEvent+0x22>
  {
    can_node->NCR |= (uint32_t)event;
10002170:	687b      	ldr	r3, [r7, #4]
10002172:	681a      	ldr	r2, [r3, #0]
10002174:	683b      	ldr	r3, [r7, #0]
10002176:	431a      	orrs	r2, r3
10002178:	687b      	ldr	r3, [r7, #4]
1000217a:	601a      	str	r2, [r3, #0]
1000217c:	e005      	b.n	1000218a <XMC_CAN_NODE_EnableEvent+0x2e>
  }
  else
  {
    can_node->NFCR |= (uint32_t)event;
1000217e:	687b      	ldr	r3, [r7, #4]
10002180:	699a      	ldr	r2, [r3, #24]
10002182:	683b      	ldr	r3, [r7, #0]
10002184:	431a      	orrs	r2, r3
10002186:	687b      	ldr	r3, [r7, #4]
10002188:	619a      	str	r2, [r3, #24]
  }
}
1000218a:	46bd      	mov	sp, r7
1000218c:	b002      	add	sp, #8
1000218e:	bd80      	pop	{r7, pc}

10002190 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
10002190:	b580      	push	{r7, lr}
10002192:	b082      	sub	sp, #8
10002194:	af00      	add	r7, sp, #0
10002196:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
10002198:	687b      	ldr	r3, [r7, #4]
1000219a:	2280      	movs	r2, #128	; 0x80
1000219c:	0052      	lsls	r2, r2, #1
1000219e:	60da      	str	r2, [r3, #12]
}
100021a0:	46bd      	mov	sp, r7
100021a2:	b002      	add	sp, #8
100021a4:	bd80      	pop	{r7, pc}
100021a6:	46c0      	nop			; (mov r8, r8)

100021a8 <XMC_CCU4_lUngateClock>:
    XMC_ASSERT("XMC_CCU4_lGateClock:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
100021a8:	b580      	push	{r7, lr}
100021aa:	b082      	sub	sp, #8
100021ac:	af00      	add	r7, sp, #0
100021ae:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
100021b0:	687b      	ldr	r3, [r7, #4]
100021b2:	4a09      	ldr	r2, [pc, #36]	; (100021d8 <XMC_CCU4_lUngateClock+0x30>)
100021b4:	4293      	cmp	r3, r2
100021b6:	d103      	bne.n	100021c0 <XMC_CCU4_lUngateClock+0x18>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
100021b8:	2004      	movs	r0, #4
100021ba:	f7ff f9cf 	bl	1000155c <XMC_SCU_CLOCK_UngatePeripheralClock>
100021be:	e008      	b.n	100021d2 <XMC_CCU4_lUngateClock+0x2a>
  }
#if defined(CCU41)
  else if (module == CCU41)
100021c0:	687b      	ldr	r3, [r7, #4]
100021c2:	4a06      	ldr	r2, [pc, #24]	; (100021dc <XMC_CCU4_lUngateClock+0x34>)
100021c4:	4293      	cmp	r3, r2
100021c6:	d104      	bne.n	100021d2 <XMC_CCU4_lUngateClock+0x2a>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
100021c8:	2380      	movs	r3, #128	; 0x80
100021ca:	029b      	lsls	r3, r3, #10
100021cc:	1c18      	adds	r0, r3, #0
100021ce:	f7ff f9c5 	bl	1000155c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
  }
}
100021d2:	46bd      	mov	sp, r7
100021d4:	b002      	add	sp, #8
100021d6:	bd80      	pop	{r7, pc}
100021d8:	48040000 	.word	0x48040000
100021dc:	48044000 	.word	0x48044000

100021e0 <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
100021e0:	b580      	push	{r7, lr}
100021e2:	b082      	sub	sp, #8
100021e4:	af00      	add	r7, sp, #0
100021e6:	6078      	str	r0, [r7, #4]
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
100021e8:	687b      	ldr	r3, [r7, #4]
100021ea:	1c18      	adds	r0, r3, #0
100021ec:	f7ff ffdc 	bl	100021a8 <XMC_CCU4_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
#endif
}
100021f0:	46bd      	mov	sp, r7
100021f2:	b002      	add	sp, #8
100021f4:	bd80      	pop	{r7, pc}
100021f6:	46c0      	nop			; (mov r8, r8)

100021f8 <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
100021f8:	b580      	push	{r7, lr}
100021fa:	b084      	sub	sp, #16
100021fc:	af00      	add	r7, sp, #0
100021fe:	6078      	str	r0, [r7, #4]
10002200:	1c0a      	adds	r2, r1, #0
10002202:	1cfb      	adds	r3, r7, #3
10002204:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
10002206:	687b      	ldr	r3, [r7, #4]
10002208:	1c18      	adds	r0, r3, #0
1000220a:	f7ff ffe9 	bl	100021e0 <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
1000220e:	687b      	ldr	r3, [r7, #4]
10002210:	1c18      	adds	r0, r3, #0
10002212:	f7ff ffbd 	bl	10002190 <XMC_CCU4_StartPrescaler>

  gctrl = module->GCTRL;
10002216:	687b      	ldr	r3, [r7, #4]
10002218:	681b      	ldr	r3, [r3, #0]
1000221a:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
1000221c:	68fb      	ldr	r3, [r7, #12]
1000221e:	4a07      	ldr	r2, [pc, #28]	; (1000223c <XMC_CCU4_Init+0x44>)
10002220:	4013      	ands	r3, r2
10002222:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
10002224:	1cfb      	adds	r3, r7, #3
10002226:	781b      	ldrb	r3, [r3, #0]
10002228:	039b      	lsls	r3, r3, #14
1000222a:	68fa      	ldr	r2, [r7, #12]
1000222c:	4313      	orrs	r3, r2
1000222e:	60fb      	str	r3, [r7, #12]

  module->GCTRL = gctrl;
10002230:	687b      	ldr	r3, [r7, #4]
10002232:	68fa      	ldr	r2, [r7, #12]
10002234:	601a      	str	r2, [r3, #0]
}
10002236:	46bd      	mov	sp, r7
10002238:	b004      	add	sp, #16
1000223a:	bd80      	pop	{r7, pc}
1000223c:	ffff3fff 	.word	0xffff3fff

10002240 <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
10002240:	b580      	push	{r7, lr}
10002242:	b082      	sub	sp, #8
10002244:	af00      	add	r7, sp, #0
10002246:	6078      	str	r0, [r7, #4]
10002248:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
1000224a:	683b      	ldr	r3, [r7, #0]
1000224c:	681a      	ldr	r2, [r3, #0]
1000224e:	687b      	ldr	r3, [r7, #4]
10002250:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
10002252:	683b      	ldr	r3, [r7, #0]
10002254:	795b      	ldrb	r3, [r3, #5]
10002256:	069b      	lsls	r3, r3, #26
10002258:	0fdb      	lsrs	r3, r3, #31
1000225a:	b2db      	uxtb	r3, r3
1000225c:	051a      	lsls	r2, r3, #20
1000225e:	687b      	ldr	r3, [r7, #4]
10002260:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
10002262:	683b      	ldr	r3, [r7, #0]
10002264:	791b      	ldrb	r3, [r3, #4]
10002266:	071b      	lsls	r3, r3, #28
10002268:	0f1b      	lsrs	r3, r3, #28
1000226a:	b2db      	uxtb	r3, r3
1000226c:	1c1a      	adds	r2, r3, #0
1000226e:	687b      	ldr	r3, [r7, #4]
10002270:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
10002272:	683b      	ldr	r3, [r7, #0]
10002274:	795b      	ldrb	r3, [r3, #5]
10002276:	071b      	lsls	r3, r3, #28
10002278:	0f1b      	lsrs	r3, r3, #28
1000227a:	b2db      	uxtb	r3, r3
1000227c:	1c1a      	adds	r2, r3, #0
1000227e:	687b      	ldr	r3, [r7, #4]
10002280:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
10002282:	683b      	ldr	r3, [r7, #0]
10002284:	795b      	ldrb	r3, [r3, #5]
10002286:	06db      	lsls	r3, r3, #27
10002288:	0fdb      	lsrs	r3, r3, #31
1000228a:	b2db      	uxtb	r3, r3
1000228c:	1c1a      	adds	r2, r3, #0
1000228e:	687b      	ldr	r3, [r7, #4]
10002290:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
10002292:	683b      	ldr	r3, [r7, #0]
10002294:	791b      	ldrb	r3, [r3, #4]
10002296:	061b      	lsls	r3, r3, #24
10002298:	0f1b      	lsrs	r3, r3, #28
1000229a:	b2db      	uxtb	r3, r3
1000229c:	1c1a      	adds	r2, r3, #0
1000229e:	687b      	ldr	r3, [r7, #4]
100022a0:	62da      	str	r2, [r3, #44]	; 0x2c
}
100022a2:	46bd      	mov	sp, r7
100022a4:	b002      	add	sp, #8
100022a6:	bd80      	pop	{r7, pc}

100022a8 <XMC_CCU4_SLICE_CaptureInit>:

/* API to configure CC4 Slice for Capture */
void XMC_CCU4_SLICE_CaptureInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_CAPTURE_CONFIG_t *const capture_init)
{
100022a8:	b580      	push	{r7, lr}
100022aa:	b082      	sub	sp, #8
100022ac:	af00      	add	r7, sp, #0
100022ae:	6078      	str	r0, [r7, #4]
100022b0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CaptureInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CaptureInit:Capture Init Pointer is NULL",
             (XMC_CCU4_SLICE_CAPTURE_CONFIG_t *) NULL != capture_init);

  /* Program the capture mode */
  slice->TC = capture_init->tc;
100022b2:	683b      	ldr	r3, [r7, #0]
100022b4:	681a      	ldr	r2, [r3, #0]
100022b6:	687b      	ldr	r3, [r7, #4]
100022b8:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t)capture_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
100022ba:	683b      	ldr	r3, [r7, #0]
100022bc:	795b      	ldrb	r3, [r3, #5]
100022be:	07db      	lsls	r3, r3, #31
100022c0:	0fdb      	lsrs	r3, r3, #31
100022c2:	b2db      	uxtb	r3, r3
100022c4:	051a      	lsls	r2, r3, #20
100022c6:	687b      	ldr	r3, [r7, #4]
100022c8:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) capture_init->prescaler_initval;
100022ca:	683b      	ldr	r3, [r7, #0]
100022cc:	791b      	ldrb	r3, [r3, #4]
100022ce:	071b      	lsls	r3, r3, #28
100022d0:	0f1b      	lsrs	r3, r3, #28
100022d2:	b2db      	uxtb	r3, r3
100022d4:	1c1a      	adds	r2, r3, #0
100022d6:	687b      	ldr	r3, [r7, #4]
100022d8:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program initial floating prescaler compare value */
  slice->FPCS = (uint32_t) capture_init->float_limit;
100022da:	683b      	ldr	r3, [r7, #0]
100022dc:	791b      	ldrb	r3, [r3, #4]
100022de:	061b      	lsls	r3, r3, #24
100022e0:	0f1b      	lsrs	r3, r3, #28
100022e2:	b2db      	uxtb	r3, r3
100022e4:	1c1a      	adds	r2, r3, #0
100022e6:	687b      	ldr	r3, [r7, #4]
100022e8:	62da      	str	r2, [r3, #44]	; 0x2c
}
100022ea:	46bd      	mov	sp, r7
100022ec:	b002      	add	sp, #8
100022ee:	bd80      	pop	{r7, pc}

100022f0 <XMC_CCU4_SLICE_Capture0Config>:
  slice->CMC = cmc;
}

/* API to configure Capture-0 function */
void XMC_CCU4_SLICE_Capture0Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
100022f0:	b580      	push	{r7, lr}
100022f2:	b084      	sub	sp, #16
100022f4:	af00      	add	r7, sp, #0
100022f6:	6078      	str	r0, [r7, #4]
100022f8:	1c0a      	adds	r2, r1, #0
100022fa:	1cfb      	adds	r3, r7, #3
100022fc:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_Capture0Config:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_Capture0Config:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the gate function */
  cmc = slice->CMC;
100022fe:	687b      	ldr	r3, [r7, #4]
10002300:	685b      	ldr	r3, [r3, #4]
10002302:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CAP0S_Msk);
10002304:	68fb      	ldr	r3, [r7, #12]
10002306:	2230      	movs	r2, #48	; 0x30
10002308:	4393      	bics	r3, r2
1000230a:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CAP0S_Pos;
1000230c:	1cfb      	adds	r3, r7, #3
1000230e:	781b      	ldrb	r3, [r3, #0]
10002310:	011b      	lsls	r3, r3, #4
10002312:	68fa      	ldr	r2, [r7, #12]
10002314:	4313      	orrs	r3, r2
10002316:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
10002318:	687b      	ldr	r3, [r7, #4]
1000231a:	68fa      	ldr	r2, [r7, #12]
1000231c:	605a      	str	r2, [r3, #4]
}
1000231e:	46bd      	mov	sp, r7
10002320:	b004      	add	sp, #16
10002322:	bd80      	pop	{r7, pc}

10002324 <XMC_CCU4_SLICE_Capture1Config>:

/* API to configure Capture-1 function */
void XMC_CCU4_SLICE_Capture1Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
10002324:	b580      	push	{r7, lr}
10002326:	b084      	sub	sp, #16
10002328:	af00      	add	r7, sp, #0
1000232a:	6078      	str	r0, [r7, #4]
1000232c:	1c0a      	adds	r2, r1, #0
1000232e:	1cfb      	adds	r3, r7, #3
10002330:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_Capture1Config:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_Capture1Config:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the gate function */
  cmc = slice->CMC;
10002332:	687b      	ldr	r3, [r7, #4]
10002334:	685b      	ldr	r3, [r3, #4]
10002336:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CAP1S_Msk);
10002338:	68fb      	ldr	r3, [r7, #12]
1000233a:	22c0      	movs	r2, #192	; 0xc0
1000233c:	4393      	bics	r3, r2
1000233e:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CAP1S_Pos;
10002340:	1cfb      	adds	r3, r7, #3
10002342:	781b      	ldrb	r3, [r3, #0]
10002344:	019b      	lsls	r3, r3, #6
10002346:	68fa      	ldr	r2, [r7, #12]
10002348:	4313      	orrs	r3, r2
1000234a:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
1000234c:	687b      	ldr	r3, [r7, #4]
1000234e:	68fa      	ldr	r2, [r7, #12]
10002350:	605a      	str	r2, [r3, #4]
}
10002352:	46bd      	mov	sp, r7
10002354:	b004      	add	sp, #16
10002356:	bd80      	pop	{r7, pc}

10002358 <XMC_CCU4_SLICE_ConfigureEvent>:

/* API to configure a slice trigger event */
void XMC_CCU4_SLICE_ConfigureEvent(XMC_CCU4_SLICE_t *const slice,
                                   const XMC_CCU4_SLICE_EVENT_t event,
                                   const XMC_CCU4_SLICE_EVENT_CONFIG_t *const config)
{
10002358:	b580      	push	{r7, lr}
1000235a:	b088      	sub	sp, #32
1000235c:	af00      	add	r7, sp, #0
1000235e:	60f8      	str	r0, [r7, #12]
10002360:	607a      	str	r2, [r7, #4]
10002362:	230b      	movs	r3, #11
10002364:	18fb      	adds	r3, r7, r3
10002366:	1c0a      	adds	r2, r1, #0
10002368:	701a      	strb	r2, [r3, #0]
             ((config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH) || \
              (config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW)));
  XMC_ASSERT("XMC_CCU4_SLICE_ConfigureEvent:Invalid Debounce Period",
             XMC_CCU4_SLICE_CHECK_EVENT_FILTER(config->duration));
  /* Calculate offset with reference to event */
  offset = ((uint8_t) event) - 1U;
1000236a:	231f      	movs	r3, #31
1000236c:	18fb      	adds	r3, r7, r3
1000236e:	220b      	movs	r2, #11
10002370:	18ba      	adds	r2, r7, r2
10002372:	7812      	ldrb	r2, [r2, #0]
10002374:	3a01      	subs	r2, #1
10002376:	701a      	strb	r2, [r3, #0]

#if defined(CCU4V3) /* Defined for XMC1400 devices only */
  ins = slice->INS2;
10002378:	68fb      	ldr	r3, [r7, #12]
1000237a:	681b      	ldr	r3, [r3, #0]
1000237c:	61bb      	str	r3, [r7, #24]

  /* First, configure the edge sensitivity */
  pos = ((uint8_t) CCU4_CC4_INS2_EV0EM_Pos) + (uint8_t)(offset << 2U);
1000237e:	2317      	movs	r3, #23
10002380:	18fb      	adds	r3, r7, r3
10002382:	221f      	movs	r2, #31
10002384:	18ba      	adds	r2, r7, r2
10002386:	7812      	ldrb	r2, [r2, #0]
10002388:	0092      	lsls	r2, r2, #2
1000238a:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << pos);
1000238c:	2317      	movs	r3, #23
1000238e:	18fb      	adds	r3, r7, r3
10002390:	781b      	ldrb	r3, [r3, #0]
10002392:	2203      	movs	r2, #3
10002394:	409a      	lsls	r2, r3
10002396:	1c13      	adds	r3, r2, #0
10002398:	43da      	mvns	r2, r3
1000239a:	69bb      	ldr	r3, [r7, #24]
1000239c:	4013      	ands	r3, r2
1000239e:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->edge) << pos;
100023a0:	687b      	ldr	r3, [r7, #4]
100023a2:	785b      	ldrb	r3, [r3, #1]
100023a4:	1c1a      	adds	r2, r3, #0
100023a6:	2317      	movs	r3, #23
100023a8:	18fb      	adds	r3, r7, r3
100023aa:	781b      	ldrb	r3, [r3, #0]
100023ac:	409a      	lsls	r2, r3
100023ae:	1c13      	adds	r3, r2, #0
100023b0:	69ba      	ldr	r2, [r7, #24]
100023b2:	4313      	orrs	r3, r2
100023b4:	61bb      	str	r3, [r7, #24]

  /* Next, the level */
  pos = ((uint8_t) CCU4_CC4_INS2_EV0LM_Pos) + (uint8_t)(offset << 2U);
100023b6:	231f      	movs	r3, #31
100023b8:	18fb      	adds	r3, r7, r3
100023ba:	781b      	ldrb	r3, [r3, #0]
100023bc:	009b      	lsls	r3, r3, #2
100023be:	b2da      	uxtb	r2, r3
100023c0:	2317      	movs	r3, #23
100023c2:	18fb      	adds	r3, r7, r3
100023c4:	3202      	adds	r2, #2
100023c6:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << pos);
100023c8:	2317      	movs	r3, #23
100023ca:	18fb      	adds	r3, r7, r3
100023cc:	781b      	ldrb	r3, [r3, #0]
100023ce:	2201      	movs	r2, #1
100023d0:	409a      	lsls	r2, r3
100023d2:	1c13      	adds	r3, r2, #0
100023d4:	43da      	mvns	r2, r3
100023d6:	69bb      	ldr	r3, [r7, #24]
100023d8:	4013      	ands	r3, r2
100023da:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->level) << pos;
100023dc:	687b      	ldr	r3, [r7, #4]
100023de:	789b      	ldrb	r3, [r3, #2]
100023e0:	1c1a      	adds	r2, r3, #0
100023e2:	2317      	movs	r3, #23
100023e4:	18fb      	adds	r3, r7, r3
100023e6:	781b      	ldrb	r3, [r3, #0]
100023e8:	409a      	lsls	r2, r3
100023ea:	1c13      	adds	r3, r2, #0
100023ec:	69ba      	ldr	r2, [r7, #24]
100023ee:	4313      	orrs	r3, r2
100023f0:	61bb      	str	r3, [r7, #24]

  /* Next, the debounce filter */
  pos = ((uint8_t) CCU4_CC4_INS2_LPF0M_Pos) + (uint8_t)(offset << 2U);
100023f2:	231f      	movs	r3, #31
100023f4:	18fb      	adds	r3, r7, r3
100023f6:	781b      	ldrb	r3, [r3, #0]
100023f8:	009b      	lsls	r3, r3, #2
100023fa:	b2da      	uxtb	r2, r3
100023fc:	2317      	movs	r3, #23
100023fe:	18fb      	adds	r3, r7, r3
10002400:	3210      	adds	r2, #16
10002402:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << pos);
10002404:	2317      	movs	r3, #23
10002406:	18fb      	adds	r3, r7, r3
10002408:	781b      	ldrb	r3, [r3, #0]
1000240a:	2203      	movs	r2, #3
1000240c:	409a      	lsls	r2, r3
1000240e:	1c13      	adds	r3, r2, #0
10002410:	43da      	mvns	r2, r3
10002412:	69bb      	ldr	r3, [r7, #24]
10002414:	4013      	ands	r3, r2
10002416:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->duration) << pos;
10002418:	687b      	ldr	r3, [r7, #4]
1000241a:	78db      	ldrb	r3, [r3, #3]
1000241c:	1c1a      	adds	r2, r3, #0
1000241e:	2317      	movs	r3, #23
10002420:	18fb      	adds	r3, r7, r3
10002422:	781b      	ldrb	r3, [r3, #0]
10002424:	409a      	lsls	r2, r3
10002426:	1c13      	adds	r3, r2, #0
10002428:	69ba      	ldr	r2, [r7, #24]
1000242a:	4313      	orrs	r3, r2
1000242c:	61bb      	str	r3, [r7, #24]

  slice->INS2 = ins;
1000242e:	68fb      	ldr	r3, [r7, #12]
10002430:	69ba      	ldr	r2, [r7, #24]
10002432:	601a      	str	r2, [r3, #0]

  ins = slice->INS1;
10002434:	68fb      	ldr	r3, [r7, #12]
10002436:	22d8      	movs	r2, #216	; 0xd8
10002438:	589b      	ldr	r3, [r3, r2]
1000243a:	61bb      	str	r3, [r7, #24]

  /* Finally the input */
  pos = ((uint8_t) CCU4_CC4_INS1_EV0IS_Pos) + (uint8_t)(offset << 3U);
1000243c:	2317      	movs	r3, #23
1000243e:	18fb      	adds	r3, r7, r3
10002440:	221f      	movs	r2, #31
10002442:	18ba      	adds	r2, r7, r2
10002444:	7812      	ldrb	r2, [r2, #0]
10002446:	00d2      	lsls	r2, r2, #3
10002448:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
1000244a:	2317      	movs	r3, #23
1000244c:	18fb      	adds	r3, r7, r3
1000244e:	781b      	ldrb	r3, [r3, #0]
10002450:	223f      	movs	r2, #63	; 0x3f
10002452:	409a      	lsls	r2, r3
10002454:	1c13      	adds	r3, r2, #0
10002456:	43da      	mvns	r2, r3
10002458:	69bb      	ldr	r3, [r7, #24]
1000245a:	4013      	ands	r3, r2
1000245c:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->mapped_input) << pos;
1000245e:	687b      	ldr	r3, [r7, #4]
10002460:	781b      	ldrb	r3, [r3, #0]
10002462:	1c1a      	adds	r2, r3, #0
10002464:	2317      	movs	r3, #23
10002466:	18fb      	adds	r3, r7, r3
10002468:	781b      	ldrb	r3, [r3, #0]
1000246a:	409a      	lsls	r2, r3
1000246c:	1c13      	adds	r3, r2, #0
1000246e:	69ba      	ldr	r2, [r7, #24]
10002470:	4313      	orrs	r3, r2
10002472:	61bb      	str	r3, [r7, #24]

  slice->INS1 = ins;
10002474:	68fb      	ldr	r3, [r7, #12]
10002476:	21d8      	movs	r1, #216	; 0xd8
10002478:	69ba      	ldr	r2, [r7, #24]
1000247a:	505a      	str	r2, [r3, r1]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
  ins |= ((uint32_t) config->mapped_input) << pos;

  slice->INS = ins;
#endif
}
1000247c:	46bd      	mov	sp, r7
1000247e:	b008      	add	sp, #32
10002480:	bd80      	pop	{r7, pc}
10002482:	46c0      	nop			; (mov r8, r8)

10002484 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
10002484:	b580      	push	{r7, lr}
10002486:	b086      	sub	sp, #24
10002488:	af00      	add	r7, sp, #0
1000248a:	6078      	str	r0, [r7, #4]
1000248c:	1c08      	adds	r0, r1, #0
1000248e:	1c11      	adds	r1, r2, #0
10002490:	1cfb      	adds	r3, r7, #3
10002492:	1c02      	adds	r2, r0, #0
10002494:	701a      	strb	r2, [r3, #0]
10002496:	1cbb      	adds	r3, r7, #2
10002498:	1c0a      	adds	r2, r1, #0
1000249a:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));

  switch (event)
1000249c:	1cfb      	adds	r3, r7, #3
1000249e:	781b      	ldrb	r3, [r3, #0]
100024a0:	2b0b      	cmp	r3, #11
100024a2:	d820      	bhi.n	100024e6 <XMC_CCU4_SLICE_SetInterruptNode+0x62>
100024a4:	009a      	lsls	r2, r3, #2
100024a6:	4b20      	ldr	r3, [pc, #128]	; (10002528 <XMC_CCU4_SLICE_SetInterruptNode+0xa4>)
100024a8:	18d3      	adds	r3, r2, r3
100024aa:	681b      	ldr	r3, [r3, #0]
100024ac:	469f      	mov	pc, r3
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
100024ae:	2303      	movs	r3, #3
100024b0:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
100024b2:	2300      	movs	r3, #0
100024b4:	617b      	str	r3, [r7, #20]
      break;
100024b6:	e01b      	b.n	100024f0 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
100024b8:	230c      	movs	r3, #12
100024ba:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
100024bc:	2302      	movs	r3, #2
100024be:	617b      	str	r3, [r7, #20]
      break;
100024c0:	e016      	b.n	100024f0 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
100024c2:	23c0      	movs	r3, #192	; 0xc0
100024c4:	009b      	lsls	r3, r3, #2
100024c6:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
100024c8:	2308      	movs	r3, #8
100024ca:	617b      	str	r3, [r7, #20]
      break;
100024cc:	e010      	b.n	100024f0 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
100024ce:	23c0      	movs	r3, #192	; 0xc0
100024d0:	011b      	lsls	r3, r3, #4
100024d2:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
100024d4:	230a      	movs	r3, #10
100024d6:	617b      	str	r3, [r7, #20]
      break;
100024d8:	e00a      	b.n	100024f0 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT2:
    case XMC_CCU4_SLICE_IRQ_ID_TRAP:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
100024da:	23c0      	movs	r3, #192	; 0xc0
100024dc:	019b      	lsls	r3, r3, #6
100024de:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
100024e0:	230c      	movs	r3, #12
100024e2:	617b      	str	r3, [r7, #20]
      break;
100024e4:	e004      	b.n	100024f0 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>
	  
	default:
	  mask = 0;
100024e6:	2300      	movs	r3, #0
100024e8:	613b      	str	r3, [r7, #16]
	  pos = 0;
100024ea:	2300      	movs	r3, #0
100024ec:	617b      	str	r3, [r7, #20]
	  break;
100024ee:	46c0      	nop			; (mov r8, r8)
  }

  if (mask != 0)
100024f0:	693b      	ldr	r3, [r7, #16]
100024f2:	2b00      	cmp	r3, #0
100024f4:	d014      	beq.n	10002520 <XMC_CCU4_SLICE_SetInterruptNode+0x9c>
  {
    srs = slice->SRS;
100024f6:	687b      	ldr	r3, [r7, #4]
100024f8:	22a8      	movs	r2, #168	; 0xa8
100024fa:	589b      	ldr	r3, [r3, r2]
100024fc:	60fb      	str	r3, [r7, #12]
    srs &= ~mask;
100024fe:	693b      	ldr	r3, [r7, #16]
10002500:	43da      	mvns	r2, r3
10002502:	68fb      	ldr	r3, [r7, #12]
10002504:	4013      	ands	r3, r2
10002506:	60fb      	str	r3, [r7, #12]
    srs |= (uint32_t)sr << pos;
10002508:	1cbb      	adds	r3, r7, #2
1000250a:	781a      	ldrb	r2, [r3, #0]
1000250c:	697b      	ldr	r3, [r7, #20]
1000250e:	409a      	lsls	r2, r3
10002510:	1c13      	adds	r3, r2, #0
10002512:	68fa      	ldr	r2, [r7, #12]
10002514:	4313      	orrs	r3, r2
10002516:	60fb      	str	r3, [r7, #12]
    slice->SRS = srs;
10002518:	687b      	ldr	r3, [r7, #4]
1000251a:	21a8      	movs	r1, #168	; 0xa8
1000251c:	68fa      	ldr	r2, [r7, #12]
1000251e:	505a      	str	r2, [r3, r1]
  }
}
10002520:	46bd      	mov	sp, r7
10002522:	b006      	add	sp, #24
10002524:	bd80      	pop	{r7, pc}
10002526:	46c0      	nop			; (mov r8, r8)
10002528:	1000ca2c 	.word	0x1000ca2c

1000252c <XMC_ERU_ETL_Init>:
 ********************************************************************************************************************/
/* Initializes the selected ERU_ETLx channel with the config structure.  */
void XMC_ERU_ETL_Init(XMC_ERU_t *const eru,
                      const uint8_t channel,
                      const XMC_ERU_ETL_CONFIG_t *const config)
{
1000252c:	b580      	push	{r7, lr}
1000252e:	b084      	sub	sp, #16
10002530:	af00      	add	r7, sp, #0
10002532:	60f8      	str	r0, [r7, #12]
10002534:	607a      	str	r2, [r7, #4]
10002536:	230b      	movs	r3, #11
10002538:	18fb      	adds	r3, r7, r3
1000253a:	1c0a      	adds	r2, r1, #0
1000253c:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);
1000253e:	68fb      	ldr	r3, [r7, #12]
10002540:	1c18      	adds	r0, r3, #0
10002542:	f7fe fe21 	bl	10001188 <XMC_ERU_Enable>

  eru->EXISEL = (eru->EXISEL &
10002546:	68fb      	ldr	r3, [r7, #12]
10002548:	681b      	ldr	r3, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
1000254a:	220b      	movs	r2, #11
1000254c:	18ba      	adds	r2, r7, r2
1000254e:	7812      	ldrb	r2, [r2, #0]
10002550:	0092      	lsls	r2, r2, #2
10002552:	1c11      	adds	r1, r2, #0
10002554:	220f      	movs	r2, #15
10002556:	408a      	lsls	r2, r1
10002558:	43d2      	mvns	r2, r2
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
1000255a:	401a      	ands	r2, r3
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));
1000255c:	687b      	ldr	r3, [r7, #4]
1000255e:	681b      	ldr	r3, [r3, #0]
10002560:	210b      	movs	r1, #11
10002562:	1879      	adds	r1, r7, r1
10002564:	7809      	ldrb	r1, [r1, #0]
10002566:	0089      	lsls	r1, r1, #2
10002568:	408b      	lsls	r3, r1
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
1000256a:	431a      	orrs	r2, r3
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
1000256c:	68fb      	ldr	r3, [r7, #12]
1000256e:	601a      	str	r2, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));

  eru->EXICON[channel] = config->raw;
10002570:	230b      	movs	r3, #11
10002572:	18fb      	adds	r3, r7, r3
10002574:	781a      	ldrb	r2, [r3, #0]
10002576:	687b      	ldr	r3, [r7, #4]
10002578:	6859      	ldr	r1, [r3, #4]
1000257a:	68fb      	ldr	r3, [r7, #12]
1000257c:	3204      	adds	r2, #4
1000257e:	0092      	lsls	r2, r2, #2
10002580:	50d1      	str	r1, [r2, r3]
}
10002582:	46bd      	mov	sp, r7
10002584:	b004      	add	sp, #16
10002586:	bd80      	pop	{r7, pc}

10002588 <XMC_ERU_OGU_SetServiceRequestMode>:

/* Configures the gating scheme for service request generation by setting (GP) bit. */
void XMC_ERU_OGU_SetServiceRequestMode(XMC_ERU_t *const eru,
                                       const uint8_t channel,
                                       const XMC_ERU_OGU_SERVICE_REQUEST_t mode)
{
10002588:	b590      	push	{r4, r7, lr}
1000258a:	b083      	sub	sp, #12
1000258c:	af00      	add	r7, sp, #0
1000258e:	6078      	str	r0, [r7, #4]
10002590:	1c08      	adds	r0, r1, #0
10002592:	1c11      	adds	r1, r2, #0
10002594:	1cfb      	adds	r3, r7, #3
10002596:	1c02      	adds	r2, r0, #0
10002598:	701a      	strb	r2, [r3, #0]
1000259a:	1cbb      	adds	r3, r7, #2
1000259c:	1c0a      	adds	r2, r1, #0
1000259e:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Channel Number", (channel < 4U));
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Service Request Mode", XMC_ERU_OGU_CHECK_SERIVCE_REQUEST(mode));

  eru->EXOCON_b[channel].GP = (uint8_t)mode;
100025a0:	1cfb      	adds	r3, r7, #3
100025a2:	781a      	ldrb	r2, [r3, #0]
100025a4:	1cbb      	adds	r3, r7, #2
100025a6:	781b      	ldrb	r3, [r3, #0]
100025a8:	2103      	movs	r1, #3
100025aa:	400b      	ands	r3, r1
100025ac:	b2d9      	uxtb	r1, r3
100025ae:	687b      	ldr	r3, [r7, #4]
100025b0:	3208      	adds	r2, #8
100025b2:	0092      	lsls	r2, r2, #2
100025b4:	2003      	movs	r0, #3
100025b6:	4001      	ands	r1, r0
100025b8:	0109      	lsls	r1, r1, #4
100025ba:	58d0      	ldr	r0, [r2, r3]
100025bc:	2430      	movs	r4, #48	; 0x30
100025be:	43a0      	bics	r0, r4
100025c0:	4301      	orrs	r1, r0
100025c2:	50d1      	str	r1, [r2, r3]

}
100025c4:	46bd      	mov	sp, r7
100025c6:	b003      	add	sp, #12
100025c8:	bd90      	pop	{r4, r7, pc}
100025ca:	46c0      	nop			; (mov r8, r8)

100025cc <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
100025cc:	b580      	push	{r7, lr}
100025ce:	b082      	sub	sp, #8
100025d0:	af00      	add	r7, sp, #0
100025d2:	6078      	str	r0, [r7, #4]
100025d4:	1c08      	adds	r0, r1, #0
100025d6:	1c11      	adds	r1, r2, #0
100025d8:	1cfb      	adds	r3, r7, #3
100025da:	1c02      	adds	r2, r0, #0
100025dc:	701a      	strb	r2, [r3, #0]
100025de:	1cbb      	adds	r3, r7, #2
100025e0:	1c0a      	adds	r2, r1, #0
100025e2:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
100025e4:	687b      	ldr	r3, [r7, #4]
100025e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
100025e8:	1cfa      	adds	r2, r7, #3
100025ea:	7812      	ldrb	r2, [r2, #0]
100025ec:	0052      	lsls	r2, r2, #1
100025ee:	1c11      	adds	r1, r2, #0
100025f0:	2203      	movs	r2, #3
100025f2:	408a      	lsls	r2, r1
100025f4:	43d2      	mvns	r2, r2
100025f6:	401a      	ands	r2, r3
100025f8:	687b      	ldr	r3, [r7, #4]
100025fa:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
100025fc:	687b      	ldr	r3, [r7, #4]
100025fe:	6f5a      	ldr	r2, [r3, #116]	; 0x74
10002600:	1cbb      	adds	r3, r7, #2
10002602:	781b      	ldrb	r3, [r3, #0]
10002604:	1cf9      	adds	r1, r7, #3
10002606:	7809      	ldrb	r1, [r1, #0]
10002608:	0049      	lsls	r1, r1, #1
1000260a:	408b      	lsls	r3, r1
1000260c:	431a      	orrs	r2, r3
1000260e:	687b      	ldr	r3, [r7, #4]
10002610:	675a      	str	r2, [r3, #116]	; 0x74
}
10002612:	46bd      	mov	sp, r7
10002614:	b002      	add	sp, #8
10002616:	bd80      	pop	{r7, pc}

10002618 <__aeabi_uidiv>:
/***********************************************************************************************************************
 * API IMPLEMENTATION - aeabi routines
 **********************************************************************************************************************/
/* This function performs unsigned integer division */
uint32_t __aeabi_uidiv(uint32_t dividend, uint32_t divisor)
{
10002618:	b580      	push	{r7, lr}
1000261a:	b088      	sub	sp, #32
1000261c:	af00      	add	r7, sp, #0
1000261e:	6078      	str	r0, [r7, #4]
10002620:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10002622:	f3ef 8310 	mrs	r3, PRIMASK
10002626:	617b      	str	r3, [r7, #20]
  return(result);
10002628:	697b      	ldr	r3, [r7, #20]
 * API IMPLEMENTATION - Utility functions
 ********************************************************************************************************************/
__attribute__((always_inline)) __STATIC_INLINE uint32_t critical_section_enter(void)
{
  uint32_t status;
  status = __get_PRIMASK();
1000262a:	613b      	str	r3, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
1000262c:	b672      	cpsid	i
  __disable_irq ();
  return status;
1000262e:	693b      	ldr	r3, [r7, #16]
/* This function performs unsigned integer division */
uint32_t __aeabi_uidiv(uint32_t dividend, uint32_t divisor)
{
  uint32_t result;
  uint32_t ics;
  ics = critical_section_enter();
10002630:	61fb      	str	r3, [r7, #28]

  MATH->DIVCON  = XMC_MATH_UNSIGNED_DIVISION;
10002632:	4b0c      	ldr	r3, [pc, #48]	; (10002664 <__aeabi_uidiv+0x4c>)
10002634:	2204      	movs	r2, #4
10002636:	635a      	str	r2, [r3, #52]	; 0x34
  MATH->DVD     = dividend;
10002638:	4b0a      	ldr	r3, [pc, #40]	; (10002664 <__aeabi_uidiv+0x4c>)
1000263a:	687a      	ldr	r2, [r7, #4]
1000263c:	621a      	str	r2, [r3, #32]
  MATH->DVS     = divisor;
1000263e:	4b09      	ldr	r3, [pc, #36]	; (10002664 <__aeabi_uidiv+0x4c>)
10002640:	683a      	ldr	r2, [r7, #0]
10002642:	625a      	str	r2, [r3, #36]	; 0x24

  result = MATH->QUOT;
10002644:	4b07      	ldr	r3, [pc, #28]	; (10002664 <__aeabi_uidiv+0x4c>)
10002646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10002648:	61bb      	str	r3, [r7, #24]
1000264a:	69fb      	ldr	r3, [r7, #28]
1000264c:	60fb      	str	r3, [r7, #12]
1000264e:	68fb      	ldr	r3, [r7, #12]
10002650:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10002652:	68bb      	ldr	r3, [r7, #8]
10002654:	f383 8810 	msr	PRIMASK, r3

  critical_section_exit(ics);

  return result;
10002658:	69bb      	ldr	r3, [r7, #24]
}
1000265a:	1c18      	adds	r0, r3, #0
1000265c:	46bd      	mov	sp, r7
1000265e:	b008      	add	sp, #32
10002660:	bd80      	pop	{r7, pc}
10002662:	46c0      	nop			; (mov r8, r8)
10002664:	40030000 	.word	0x40030000

10002668 <__aeabi_idiv>:

/* This function performs signed integer division */
int32_t __aeabi_idiv(int32_t dividend, int32_t divisor)
{
10002668:	b580      	push	{r7, lr}
1000266a:	b088      	sub	sp, #32
1000266c:	af00      	add	r7, sp, #0
1000266e:	6078      	str	r0, [r7, #4]
10002670:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10002672:	f3ef 8310 	mrs	r3, PRIMASK
10002676:	617b      	str	r3, [r7, #20]
  return(result);
10002678:	697b      	ldr	r3, [r7, #20]
 * API IMPLEMENTATION - Utility functions
 ********************************************************************************************************************/
__attribute__((always_inline)) __STATIC_INLINE uint32_t critical_section_enter(void)
{
  uint32_t status;
  status = __get_PRIMASK();
1000267a:	613b      	str	r3, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
1000267c:	b672      	cpsid	i
  __disable_irq ();
  return status;
1000267e:	693b      	ldr	r3, [r7, #16]
/* This function performs signed integer division */
int32_t __aeabi_idiv(int32_t dividend, int32_t divisor)
{
  uint32_t result;
  uint32_t ics;
  ics = critical_section_enter();
10002680:	61fb      	str	r3, [r7, #28]

  MATH->DIVCON  = XMC_MATH_SIGNED_DIVISION;
10002682:	4b0c      	ldr	r3, [pc, #48]	; (100026b4 <__aeabi_idiv+0x4c>)
10002684:	2200      	movs	r2, #0
10002686:	635a      	str	r2, [r3, #52]	; 0x34
  MATH->DVD     = dividend;
10002688:	4b0a      	ldr	r3, [pc, #40]	; (100026b4 <__aeabi_idiv+0x4c>)
1000268a:	687a      	ldr	r2, [r7, #4]
1000268c:	621a      	str	r2, [r3, #32]
  MATH->DVS     = divisor;
1000268e:	4b09      	ldr	r3, [pc, #36]	; (100026b4 <__aeabi_idiv+0x4c>)
10002690:	683a      	ldr	r2, [r7, #0]
10002692:	625a      	str	r2, [r3, #36]	; 0x24

  result = MATH->QUOT;
10002694:	4b07      	ldr	r3, [pc, #28]	; (100026b4 <__aeabi_idiv+0x4c>)
10002696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10002698:	61bb      	str	r3, [r7, #24]
1000269a:	69fb      	ldr	r3, [r7, #28]
1000269c:	60fb      	str	r3, [r7, #12]
1000269e:	68fb      	ldr	r3, [r7, #12]
100026a0:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100026a2:	68bb      	ldr	r3, [r7, #8]
100026a4:	f383 8810 	msr	PRIMASK, r3

  critical_section_exit(ics);

  return result;
100026a8:	69bb      	ldr	r3, [r7, #24]
}
100026aa:	1c18      	adds	r0, r3, #0
100026ac:	46bd      	mov	sp, r7
100026ae:	b008      	add	sp, #32
100026b0:	bd80      	pop	{r7, pc}
100026b2:	46c0      	nop			; (mov r8, r8)
100026b4:	40030000 	.word	0x40030000

100026b8 <__aeabi_uidivmod>:

/* This function performs unsigned integer division modulo */
uint64_t __aeabi_uidivmod(uint32_t dividend, uint32_t divisor)
{
100026b8:	b5f0      	push	{r4, r5, r6, r7, lr}
100026ba:	b08d      	sub	sp, #52	; 0x34
100026bc:	af00      	add	r7, sp, #0
100026be:	6078      	str	r0, [r7, #4]
100026c0:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100026c2:	f3ef 8210 	mrs	r2, PRIMASK
100026c6:	617a      	str	r2, [r7, #20]
  return(result);
100026c8:	697a      	ldr	r2, [r7, #20]
 * API IMPLEMENTATION - Utility functions
 ********************************************************************************************************************/
__attribute__((always_inline)) __STATIC_INLINE uint32_t critical_section_enter(void)
{
  uint32_t status;
  status = __get_PRIMASK();
100026ca:	613a      	str	r2, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
100026cc:	b672      	cpsid	i
  __disable_irq ();
  return status;
100026ce:	693a      	ldr	r2, [r7, #16]
uint64_t __aeabi_uidivmod(uint32_t dividend, uint32_t divisor)
{
  uint64_t remainder;
  uint64_t quot;
  uint32_t ics;
  ics = critical_section_enter();
100026d0:	62fa      	str	r2, [r7, #44]	; 0x2c

  MATH->DIVCON  = XMC_MATH_UNSIGNED_DIVISION;
100026d2:	4a15      	ldr	r2, [pc, #84]	; (10002728 <__aeabi_uidivmod+0x70>)
100026d4:	2104      	movs	r1, #4
100026d6:	6351      	str	r1, [r2, #52]	; 0x34
  MATH->DVD     = dividend;
100026d8:	4a13      	ldr	r2, [pc, #76]	; (10002728 <__aeabi_uidivmod+0x70>)
100026da:	6879      	ldr	r1, [r7, #4]
100026dc:	6211      	str	r1, [r2, #32]
  MATH->DVS     = divisor;
100026de:	4a12      	ldr	r2, [pc, #72]	; (10002728 <__aeabi_uidivmod+0x70>)
100026e0:	6839      	ldr	r1, [r7, #0]
100026e2:	6251      	str	r1, [r2, #36]	; 0x24

  remainder = (uint64_t)MATH->RMD;
100026e4:	4a10      	ldr	r2, [pc, #64]	; (10002728 <__aeabi_uidivmod+0x70>)
100026e6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
100026e8:	623a      	str	r2, [r7, #32]
100026ea:	2200      	movs	r2, #0
100026ec:	627a      	str	r2, [r7, #36]	; 0x24
  quot = (uint64_t)MATH->QUOT;
100026ee:	4a0e      	ldr	r2, [pc, #56]	; (10002728 <__aeabi_uidivmod+0x70>)
100026f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
100026f2:	61ba      	str	r2, [r7, #24]
100026f4:	2200      	movs	r2, #0
100026f6:	61fa      	str	r2, [r7, #28]
100026f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
100026fa:	60fa      	str	r2, [r7, #12]
100026fc:	68fa      	ldr	r2, [r7, #12]
100026fe:	60ba      	str	r2, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10002700:	68ba      	ldr	r2, [r7, #8]
10002702:	f382 8810 	msr	PRIMASK, r2

  critical_section_exit(ics);

  return ((remainder << 32) | quot);
10002706:	6a3a      	ldr	r2, [r7, #32]
10002708:	0014      	movs	r4, r2
1000270a:	2200      	movs	r2, #0
1000270c:	1c13      	adds	r3, r2, #0
1000270e:	69ba      	ldr	r2, [r7, #24]
10002710:	431a      	orrs	r2, r3
10002712:	1c15      	adds	r5, r2, #0
10002714:	69fa      	ldr	r2, [r7, #28]
10002716:	4322      	orrs	r2, r4
10002718:	1c16      	adds	r6, r2, #0
1000271a:	1c2b      	adds	r3, r5, #0
1000271c:	1c34      	adds	r4, r6, #0
}
1000271e:	1c18      	adds	r0, r3, #0
10002720:	1c21      	adds	r1, r4, #0
10002722:	46bd      	mov	sp, r7
10002724:	b00d      	add	sp, #52	; 0x34
10002726:	bdf0      	pop	{r4, r5, r6, r7, pc}
10002728:	40030000 	.word	0x40030000

1000272c <XMC_WDT_Enable>:
 * API IMPLEMENTATION
  ********************************************************************************************************************/

/* Enables watchdog clock and releases watchdog reset. */
void XMC_WDT_Enable(void)
{
1000272c:	b580      	push	{r7, lr}
1000272e:	af00      	add	r7, sp, #0
#if UC_FAMILY == XMC4
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_WDT);
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_WDT);
10002730:	2380      	movs	r3, #128	; 0x80
10002732:	009b      	lsls	r3, r3, #2
10002734:	1c18      	adds	r0, r3, #0
10002736:	f7fe ff11 	bl	1000155c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_WDT);
#endif
}
1000273a:	46bd      	mov	sp, r7
1000273c:	bd80      	pop	{r7, pc}
1000273e:	46c0      	nop			; (mov r8, r8)

10002740 <XMC_WDT_Init>:
  XMC_SCU_CLOCK_DisableClock(XMC_SCU_CLOCK_WDT);
#endif
}
/* Initializes and configures watchdog with configuration data pointed by \a config. */
void XMC_WDT_Init(const XMC_WDT_CONFIG_t *const config)
{
10002740:	b580      	push	{r7, lr}
10002742:	b082      	sub	sp, #8
10002744:	af00      	add	r7, sp, #0
10002746:	6078      	str	r0, [r7, #4]
  XMC_WDT_Enable();
10002748:	f7ff fff0 	bl	1000272c <XMC_WDT_Enable>
  WDT->CTR = config->wdt_ctr;
1000274c:	4a07      	ldr	r2, [pc, #28]	; (1000276c <XMC_WDT_Init+0x2c>)
1000274e:	687b      	ldr	r3, [r7, #4]
10002750:	689b      	ldr	r3, [r3, #8]
10002752:	6053      	str	r3, [r2, #4]
  WDT->WLB = config->window_lower_bound;
10002754:	4a05      	ldr	r2, [pc, #20]	; (1000276c <XMC_WDT_Init+0x2c>)
10002756:	687b      	ldr	r3, [r7, #4]
10002758:	685b      	ldr	r3, [r3, #4]
1000275a:	6113      	str	r3, [r2, #16]
  WDT->WUB = config->window_upper_bound;
1000275c:	4a03      	ldr	r2, [pc, #12]	; (1000276c <XMC_WDT_Init+0x2c>)
1000275e:	687b      	ldr	r3, [r7, #4]
10002760:	681b      	ldr	r3, [r3, #0]
10002762:	6153      	str	r3, [r2, #20]
}
10002764:	46bd      	mov	sp, r7
10002766:	b002      	add	sp, #8
10002768:	bd80      	pop	{r7, pc}
1000276a:	46c0      	nop			; (mov r8, r8)
1000276c:	40020000 	.word	0x40020000

10002770 <_init>:
  }
}

/* Init */
void _init(void)
{}
10002770:	b580      	push	{r7, lr}
10002772:	af00      	add	r7, sp, #0
10002774:	46bd      	mov	sp, r7
10002776:	bd80      	pop	{r7, pc}

10002778 <WATCHDOG_Init>:
  return (version);
}

/* Initializes the watchdog timer with the generated configuration */
WATCHDOG_STATUS_t WATCHDOG_Init(WATCHDOG_t *handle)
{
10002778:	b590      	push	{r4, r7, lr}
1000277a:	b085      	sub	sp, #20
1000277c:	af00      	add	r7, sp, #0
1000277e:	6078      	str	r0, [r7, #4]
  WATCHDOG_STATUS_t status;

  XMC_ASSERT("WATCHDOG_Init:handle NULL" , (handle != NULL));

  status = WATCHDOG_STATUS_SUCCESS;
10002780:	230f      	movs	r3, #15
10002782:	18fb      	adds	r3, r7, r3
10002784:	2200      	movs	r2, #0
10002786:	701a      	strb	r2, [r3, #0]

  /* Check for app instance is initialized or not */
  if (false == handle->initialized)
10002788:	687b      	ldr	r3, [r7, #4]
1000278a:	7b1b      	ldrb	r3, [r3, #12]
1000278c:	2201      	movs	r2, #1
1000278e:	4053      	eors	r3, r2
10002790:	b2db      	uxtb	r3, r3
10002792:	2b00      	cmp	r3, #0
10002794:	d014      	beq.n	100027c0 <WATCHDOG_Init+0x48>
  {
#if (WATCHDOG_PREWARNING_CHECK == 1U)
      /* Service Event Handling */
      status = WATCHDOG_lPrewarning_Configure(handle);
10002796:	230f      	movs	r3, #15
10002798:	18fc      	adds	r4, r7, r3
1000279a:	687b      	ldr	r3, [r7, #4]
1000279c:	1c18      	adds	r0, r3, #0
1000279e:	f000 f817 	bl	100027d0 <WATCHDOG_lPrewarning_Configure>
100027a2:	1c03      	adds	r3, r0, #0
100027a4:	7023      	strb	r3, [r4, #0]
      if(WATCHDOG_STATUS_FAILURE != status)
100027a6:	230f      	movs	r3, #15
100027a8:	18fb      	adds	r3, r7, r3
100027aa:	781b      	ldrb	r3, [r3, #0]
100027ac:	2b01      	cmp	r3, #1
100027ae:	d007      	beq.n	100027c0 <WATCHDOG_Init+0x48>
      {
#endif
        /* Initialize the WDT peripheral */
        XMC_WDT_Init(handle->config);
100027b0:	687b      	ldr	r3, [r7, #4]
100027b2:	681b      	ldr	r3, [r3, #0]
100027b4:	1c18      	adds	r0, r3, #0
100027b6:	f7ff ffc3 	bl	10002740 <XMC_WDT_Init>
        /* Update the initialization flag */
        handle->initialized = true;
100027ba:	687b      	ldr	r3, [r7, #4]
100027bc:	2201      	movs	r2, #1
100027be:	731a      	strb	r2, [r3, #12]
#if (WATCHDOG_PREWARNING_CHECK == 1U)
      }
#endif
  }

  return (status);
100027c0:	230f      	movs	r3, #15
100027c2:	18fb      	adds	r3, r7, r3
100027c4:	781b      	ldrb	r3, [r3, #0]
}
100027c6:	1c18      	adds	r0, r3, #0
100027c8:	46bd      	mov	sp, r7
100027ca:	b005      	add	sp, #20
100027cc:	bd90      	pop	{r4, r7, pc}
100027ce:	46c0      	nop			; (mov r8, r8)

100027d0 <WATCHDOG_lPrewarning_Configure>:
#if (WATCHDOG_PREWARNING_CHECK == 1U)
/*
 * Register the Pre-warning event with GLOBAL_SCU APP
 */
WATCHDOG_STATUS_t WATCHDOG_lPrewarning_Configure(WATCHDOG_t *handle)
{
100027d0:	b590      	push	{r4, r7, lr}
100027d2:	b085      	sub	sp, #20
100027d4:	af00      	add	r7, sp, #0
100027d6:	6078      	str	r0, [r7, #4]
  WATCHDOG_STATUS_t status;
  status = WATCHDOG_STATUS_SUCCESS;
100027d8:	230f      	movs	r3, #15
100027da:	18fb      	adds	r3, r7, r3
100027dc:	2200      	movs	r2, #0
100027de:	701a      	strb	r2, [r3, #0]
  /* Normal interrupt generation */
#if (WATCHDOG_EVENT_VIA_SCU == 1U)
  #if(UC_FAMILY == XMC4)
    status = (WATCHDOG_STATUS_t)GLOBAL_SCU_XMC4_Init(handle->scu_global_handler);
  #else
    status = (WATCHDOG_STATUS_t)GLOBAL_SCU_XMC1_Init(handle->scu_global_handler);
100027e0:	687b      	ldr	r3, [r7, #4]
100027e2:	685b      	ldr	r3, [r3, #4]
100027e4:	220f      	movs	r2, #15
100027e6:	18bc      	adds	r4, r7, r2
100027e8:	1c18      	adds	r0, r3, #0
100027ea:	f000 fcef 	bl	100031cc <GLOBAL_SCU_XMC1_Init>
100027ee:	1c03      	adds	r3, r0, #0
100027f0:	7023      	strb	r3, [r4, #0]
  #endif
    if ((handle->callback_func_ptr != NULL) &&  (status != WATCHDOG_STATUS_FAILURE))
100027f2:	687b      	ldr	r3, [r7, #4]
100027f4:	689b      	ldr	r3, [r3, #8]
100027f6:	2b00      	cmp	r3, #0
100027f8:	d014      	beq.n	10002824 <WATCHDOG_lPrewarning_Configure+0x54>
100027fa:	230f      	movs	r3, #15
100027fc:	18fb      	adds	r3, r7, r3
100027fe:	781b      	ldrb	r3, [r3, #0]
10002800:	2b01      	cmp	r3, #1
10002802:	d00f      	beq.n	10002824 <WATCHDOG_lPrewarning_Configure+0x54>
    {
      /* Enable the pre-warn event */
      XMC_SCU_INTERRUPT_EnableEvent((uint32_t)XMC_SCU_INTERRUPT_EVENT_WDT_WARN);
10002804:	2001      	movs	r0, #1
10002806:	2100      	movs	r1, #0
10002808:	f7fe fd84 	bl	10001314 <XMC_SCU_INTERRUPT_EnableEvent>
      /* Register User defined Event Handler function */
	  #if(UC_FAMILY == XMC4)
      status = (WATCHDOG_STATUS_t)GLOBAL_SCU_XMC4_RegisterCallback(GLOBAL_SCU_XMC4_EVENT_WDT_WARNING,
    		                                                       handle->callback_func_ptr);
	  #else
      status = (WATCHDOG_STATUS_t)GLOBAL_SCU_XMC1_RegisterCallback(GLOBAL_SCU_XMC1_EVENT_WDT_WARNING,
1000280c:	687b      	ldr	r3, [r7, #4]
1000280e:	689b      	ldr	r3, [r3, #8]
10002810:	220f      	movs	r2, #15
10002812:	18bc      	adds	r4, r7, r2
10002814:	2001      	movs	r0, #1
10002816:	2100      	movs	r1, #0
10002818:	1c1a      	adds	r2, r3, #0
1000281a:	f000 fd4b 	bl	100032b4 <GLOBAL_SCU_XMC1_RegisterCallback>
1000281e:	1c03      	adds	r3, r0, #0
10002820:	7023      	strb	r3, [r4, #0]
10002822:	e003      	b.n	1000282c <WATCHDOG_lPrewarning_Configure+0x5c>
    		                                                       handle->callback_func_ptr);
	  #endif
    }
    else
    {
      status = WATCHDOG_STATUS_FAILURE;
10002824:	230f      	movs	r3, #15
10002826:	18fb      	adds	r3, r7, r3
10002828:	2201      	movs	r2, #1
1000282a:	701a      	strb	r2, [r3, #0]
#if (WATCHDOG_EVENT_VIA_NMI == 1U)
    XMC_SCU_INTERRUPT_EnableEvent((uint32_t)XMC_SCU_INTERRUPT_EVENT_WDT_WARN);
    XMC_SCU_INTERRUPT_EnableNmiRequest((uint32_t)XMC_SCU_INTERRUPT_EVENT_WDT_WARN);
#endif

  return (status);
1000282c:	230f      	movs	r3, #15
1000282e:	18fb      	adds	r3, r7, r3
10002830:	781b      	ldrb	r3, [r3, #0]
}
10002832:	1c18      	adds	r0, r3, #0
10002834:	46bd      	mov	sp, r7
10002836:	b005      	add	sp, #20
10002838:	bd90      	pop	{r4, r7, pc}
1000283a:	46c0      	nop			; (mov r8, r8)

1000283c <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
1000283c:	b580      	push	{r7, lr}
1000283e:	b082      	sub	sp, #8
10002840:	af00      	add	r7, sp, #0
10002842:	6078      	str	r0, [r7, #4]
10002844:	1c0a      	adds	r2, r1, #0
10002846:	1cfb      	adds	r3, r7, #3
10002848:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
1000284a:	1cfb      	adds	r3, r7, #3
1000284c:	781b      	ldrb	r3, [r3, #0]
1000284e:	2201      	movs	r2, #1
10002850:	409a      	lsls	r2, r3
10002852:	687b      	ldr	r3, [r7, #4]
10002854:	60da      	str	r2, [r3, #12]
}
10002856:	46bd      	mov	sp, r7
10002858:	b002      	add	sp, #8
1000285a:	bd80      	pop	{r7, pc}

1000285c <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
1000285c:	b580      	push	{r7, lr}
1000285e:	b082      	sub	sp, #8
10002860:	af00      	add	r7, sp, #0
10002862:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
10002864:	687b      	ldr	r3, [r7, #4]
10002866:	2201      	movs	r2, #1
10002868:	60da      	str	r2, [r3, #12]
}
1000286a:	46bd      	mov	sp, r7
1000286c:	b002      	add	sp, #8
1000286e:	bd80      	pop	{r7, pc}

10002870 <XMC_CCU4_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
10002870:	b580      	push	{r7, lr}
10002872:	b082      	sub	sp, #8
10002874:	af00      	add	r7, sp, #0
10002876:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
10002878:	687b      	ldr	r3, [r7, #4]
1000287a:	2202      	movs	r2, #2
1000287c:	611a      	str	r2, [r3, #16]
}
1000287e:	46bd      	mov	sp, r7
10002880:	b002      	add	sp, #8
10002882:	bd80      	pop	{r7, pc}

10002884 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
10002884:	b580      	push	{r7, lr}
10002886:	b082      	sub	sp, #8
10002888:	af00      	add	r7, sp, #0
1000288a:	6078      	str	r0, [r7, #4]
1000288c:	1c0a      	adds	r2, r1, #0
1000288e:	1cbb      	adds	r3, r7, #2
10002890:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
10002892:	1cbb      	adds	r3, r7, #2
10002894:	881a      	ldrh	r2, [r3, #0]
10002896:	687b      	ldr	r3, [r7, #4]
10002898:	635a      	str	r2, [r3, #52]	; 0x34
}
1000289a:	46bd      	mov	sp, r7
1000289c:	b002      	add	sp, #8
1000289e:	bd80      	pop	{r7, pc}

100028a0 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
100028a0:	b580      	push	{r7, lr}
100028a2:	b082      	sub	sp, #8
100028a4:	af00      	add	r7, sp, #0
100028a6:	6078      	str	r0, [r7, #4]
100028a8:	1c0a      	adds	r2, r1, #0
100028aa:	1cbb      	adds	r3, r7, #2
100028ac:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
100028ae:	1cbb      	adds	r3, r7, #2
100028b0:	881a      	ldrh	r2, [r3, #0]
100028b2:	687b      	ldr	r3, [r7, #4]
100028b4:	63da      	str	r2, [r3, #60]	; 0x3c
}
100028b6:	46bd      	mov	sp, r7
100028b8:	b002      	add	sp, #8
100028ba:	bd80      	pop	{r7, pc}

100028bc <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
100028bc:	b580      	push	{r7, lr}
100028be:	b082      	sub	sp, #8
100028c0:	af00      	add	r7, sp, #0
100028c2:	6078      	str	r0, [r7, #4]
100028c4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
100028c6:	687b      	ldr	r3, [r7, #4]
100028c8:	683a      	ldr	r2, [r7, #0]
100028ca:	611a      	str	r2, [r3, #16]
}
100028cc:	46bd      	mov	sp, r7
100028ce:	b002      	add	sp, #8
100028d0:	bd80      	pop	{r7, pc}
100028d2:	46c0      	nop			; (mov r8, r8)

100028d4 <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_IRQ_ID_t event)
{
100028d4:	b580      	push	{r7, lr}
100028d6:	b082      	sub	sp, #8
100028d8:	af00      	add	r7, sp, #0
100028da:	6078      	str	r0, [r7, #4]
100028dc:	1c0a      	adds	r2, r1, #0
100028de:	1cfb      	adds	r3, r7, #3
100028e0:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
100028e2:	687b      	ldr	r3, [r7, #4]
100028e4:	22a4      	movs	r2, #164	; 0xa4
100028e6:	589a      	ldr	r2, [r3, r2]
100028e8:	1cfb      	adds	r3, r7, #3
100028ea:	781b      	ldrb	r3, [r3, #0]
100028ec:	2101      	movs	r1, #1
100028ee:	4099      	lsls	r1, r3
100028f0:	1c0b      	adds	r3, r1, #0
100028f2:	431a      	orrs	r2, r3
100028f4:	687b      	ldr	r3, [r7, #4]
100028f6:	21a4      	movs	r1, #164	; 0xa4
100028f8:	505a      	str	r2, [r3, r1]
}
100028fa:	46bd      	mov	sp, r7
100028fc:	b002      	add	sp, #8
100028fe:	bd80      	pop	{r7, pc}

10002900 <TIMER_Init>:
/*
 * This function initializes a TIMER APP based on user configuration.
 *
 */
TIMER_STATUS_t TIMER_Init(TIMER_t* const handle_ptr)
{
10002900:	b590      	push	{r4, r7, lr}
10002902:	b085      	sub	sp, #20
10002904:	af00      	add	r7, sp, #0
10002906:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Init:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_SUCCESS;
10002908:	230f      	movs	r3, #15
1000290a:	18fb      	adds	r3, r7, r3
1000290c:	2200      	movs	r2, #0
1000290e:	701a      	strb	r2, [r3, #0]
  /* Check for APP instance is initialized or not */
  if (false == handle_ptr->initialized)
10002910:	687b      	ldr	r3, [r7, #4]
10002912:	2226      	movs	r2, #38	; 0x26
10002914:	5c9b      	ldrb	r3, [r3, r2]
10002916:	2201      	movs	r2, #1
10002918:	4053      	eors	r3, r2
1000291a:	b2db      	uxtb	r3, r3
1000291c:	2b00      	cmp	r3, #0
1000291e:	d00c      	beq.n	1000293a <TIMER_Init+0x3a>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
10002920:	687b      	ldr	r3, [r7, #4]
10002922:	2221      	movs	r2, #33	; 0x21
10002924:	5c9b      	ldrb	r3, [r3, r2]
10002926:	2b00      	cmp	r3, #0
10002928:	d107      	bne.n	1000293a <TIMER_Init+0x3a>
    {
      /* Configure CCU4 timer for the required time tick settings */
      status = TIMER_CCU4_lInit(handle_ptr);
1000292a:	230f      	movs	r3, #15
1000292c:	18fc      	adds	r4, r7, r3
1000292e:	687b      	ldr	r3, [r7, #4]
10002930:	1c18      	adds	r0, r3, #0
10002932:	f000 f809 	bl	10002948 <TIMER_CCU4_lInit>
10002936:	1c03      	adds	r3, r0, #0
10002938:	7023      	strb	r3, [r4, #0]
      status = TIMER_CCU8_lInit(handle_ptr);
    }
#endif
  }

  return (status);
1000293a:	230f      	movs	r3, #15
1000293c:	18fb      	adds	r3, r7, r3
1000293e:	781b      	ldrb	r3, [r3, #0]
}
10002940:	1c18      	adds	r0, r3, #0
10002942:	46bd      	mov	sp, r7
10002944:	b005      	add	sp, #20
10002946:	bd90      	pop	{r4, r7, pc}

10002948 <TIMER_CCU4_lInit>:
#ifdef TIMER_CCU4_USED
/*
 * This function configures timer ccu4 timer with required time tick value
 */
TIMER_STATUS_t TIMER_CCU4_lInit(TIMER_t* const handle_ptr)
{
10002948:	b590      	push	{r4, r7, lr}
1000294a:	b085      	sub	sp, #20
1000294c:	af00      	add	r7, sp, #0
1000294e:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handler);
10002950:	687b      	ldr	r3, [r7, #4]
10002952:	691b      	ldr	r3, [r3, #16]
10002954:	220f      	movs	r2, #15
10002956:	18bc      	adds	r4, r7, r2
10002958:	1c18      	adds	r0, r3, #0
1000295a:	f000 fccf 	bl	100032fc <GLOBAL_CCU4_Init>
1000295e:	1c03      	adds	r3, r0, #0
10002960:	7023      	strb	r3, [r4, #0]

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->ccu4_slice_number);
10002962:	687b      	ldr	r3, [r7, #4]
10002964:	691b      	ldr	r3, [r3, #16]
10002966:	689a      	ldr	r2, [r3, #8]
10002968:	687b      	ldr	r3, [r7, #4]
1000296a:	7e1b      	ldrb	r3, [r3, #24]
1000296c:	1c10      	adds	r0, r2, #0
1000296e:	1c19      	adds	r1, r3, #0
10002970:	f7ff ff64 	bl	1000283c <XMC_CCU4_EnableClock>
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
10002974:	687b      	ldr	r3, [r7, #4]
10002976:	695a      	ldr	r2, [r3, #20]
10002978:	687b      	ldr	r3, [r7, #4]
1000297a:	69db      	ldr	r3, [r3, #28]
1000297c:	1c10      	adds	r0, r2, #0
1000297e:	1c19      	adds	r1, r3, #0
10002980:	f7ff fc5e 	bl	10002240 <XMC_CCU4_SLICE_CompareInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU4_lShadowTransfer(handle_ptr);
10002984:	687b      	ldr	r3, [r7, #4]
10002986:	1c18      	adds	r0, r3, #0
10002988:	f000 f830 	bl	100029ec <TIMER_CCU4_lShadowTransfer>

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
1000298c:	687b      	ldr	r3, [r7, #4]
1000298e:	2225      	movs	r2, #37	; 0x25
10002990:	5c9b      	ldrb	r3, [r3, r2]
10002992:	2b00      	cmp	r3, #0
10002994:	d00f      	beq.n	100029b6 <TIMER_CCU4_lInit+0x6e>
  {
    /* Binds a period match event to an NVIC node  */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
10002996:	687b      	ldr	r3, [r7, #4]
10002998:	6959      	ldr	r1, [r3, #20]
1000299a:	687b      	ldr	r3, [r7, #4]
1000299c:	2220      	movs	r2, #32
1000299e:	5c9b      	ldrb	r3, [r3, r2]
100029a0:	1c08      	adds	r0, r1, #0
100029a2:	2100      	movs	r1, #0
100029a4:	1c1a      	adds	r2, r3, #0
100029a6:	f7ff fd6d 	bl	10002484 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_period_match_node);
    /* Enables a timer(period match) event  */
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
100029aa:	687b      	ldr	r3, [r7, #4]
100029ac:	695b      	ldr	r3, [r3, #20]
100029ae:	1c18      	adds	r0, r3, #0
100029b0:	2100      	movs	r1, #0
100029b2:	f7ff ff8f 	bl	100028d4 <XMC_CCU4_SLICE_EnableEvent>
  }
#endif
  /* Clears the timer register */
  XMC_CCU4_SLICE_ClearTimer(handle_ptr->ccu4_slice_ptr);
100029b6:	687b      	ldr	r3, [r7, #4]
100029b8:	695b      	ldr	r3, [r3, #20]
100029ba:	1c18      	adds	r0, r3, #0
100029bc:	f7ff ff58 	bl	10002870 <XMC_CCU4_SLICE_ClearTimer>

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;
100029c0:	687b      	ldr	r3, [r7, #4]
100029c2:	2226      	movs	r2, #38	; 0x26
100029c4:	2101      	movs	r1, #1
100029c6:	5499      	strb	r1, [r3, r2]

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
100029c8:	687b      	ldr	r3, [r7, #4]
100029ca:	2224      	movs	r2, #36	; 0x24
100029cc:	5c9b      	ldrb	r3, [r3, r2]
100029ce:	2b00      	cmp	r3, #0
100029d0:	d004      	beq.n	100029dc <TIMER_CCU4_lInit+0x94>
  {
    /* Start the timer */
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
100029d2:	687b      	ldr	r3, [r7, #4]
100029d4:	695b      	ldr	r3, [r3, #20]
100029d6:	1c18      	adds	r0, r3, #0
100029d8:	f7ff ff40 	bl	1000285c <XMC_CCU4_SLICE_StartTimer>
  }

  return (status);
100029dc:	230f      	movs	r3, #15
100029de:	18fb      	adds	r3, r7, r3
100029e0:	781b      	ldrb	r3, [r3, #0]
}
100029e2:	1c18      	adds	r0, r3, #0
100029e4:	46bd      	mov	sp, r7
100029e6:	b005      	add	sp, #20
100029e8:	bd90      	pop	{r4, r7, pc}
100029ea:	46c0      	nop			; (mov r8, r8)

100029ec <TIMER_CCU4_lShadowTransfer>:

/*
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU4_lShadowTransfer(TIMER_t* const handle_ptr)
{
100029ec:	b580      	push	{r7, lr}
100029ee:	b082      	sub	sp, #8
100029f0:	af00      	add	r7, sp, #0
100029f2:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
100029f4:	687b      	ldr	r3, [r7, #4]
100029f6:	695a      	ldr	r2, [r3, #20]
100029f8:	687b      	ldr	r3, [r7, #4]
100029fa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
100029fc:	1c10      	adds	r0, r2, #0
100029fe:	1c19      	adds	r1, r3, #0
10002a00:	f7ff ff40 	bl	10002884 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
10002a04:	687b      	ldr	r3, [r7, #4]
10002a06:	695b      	ldr	r3, [r3, #20]
10002a08:	1c18      	adds	r0, r3, #0
10002a0a:	2100      	movs	r1, #0
10002a0c:	f7ff ff48 	bl	100028a0 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
10002a10:	687b      	ldr	r3, [r7, #4]
10002a12:	691b      	ldr	r3, [r3, #16]
10002a14:	689a      	ldr	r2, [r3, #8]
10002a16:	687b      	ldr	r3, [r7, #4]
10002a18:	68db      	ldr	r3, [r3, #12]
10002a1a:	1c10      	adds	r0, r2, #0
10002a1c:	1c19      	adds	r1, r3, #0
10002a1e:	f7ff ff4d 	bl	100028bc <XMC_CCU4_EnableShadowTransfer>
}
10002a22:	46bd      	mov	sp, r7
10002a24:	b002      	add	sp, #8
10002a26:	bd80      	pop	{r7, pc}

10002a28 <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
10002a28:	b580      	push	{r7, lr}
10002a2a:	b082      	sub	sp, #8
10002a2c:	af00      	add	r7, sp, #0
10002a2e:	6078      	str	r0, [r7, #4]
10002a30:	1c0a      	adds	r2, r1, #0
10002a32:	1cfb      	adds	r3, r7, #3
10002a34:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
10002a36:	1cfb      	adds	r3, r7, #3
10002a38:	781b      	ldrb	r3, [r3, #0]
10002a3a:	2201      	movs	r2, #1
10002a3c:	409a      	lsls	r2, r3
10002a3e:	687b      	ldr	r3, [r7, #4]
10002a40:	60da      	str	r2, [r3, #12]
}
10002a42:	46bd      	mov	sp, r7
10002a44:	b002      	add	sp, #8
10002a46:	bd80      	pop	{r7, pc}

10002a48 <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
10002a48:	b580      	push	{r7, lr}
10002a4a:	b082      	sub	sp, #8
10002a4c:	af00      	add	r7, sp, #0
10002a4e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
10002a50:	687b      	ldr	r3, [r7, #4]
10002a52:	2201      	movs	r2, #1
10002a54:	60da      	str	r2, [r3, #12]
}
10002a56:	46bd      	mov	sp, r7
10002a58:	b002      	add	sp, #8
10002a5a:	bd80      	pop	{r7, pc}

10002a5c <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
10002a5c:	b580      	push	{r7, lr}
10002a5e:	b082      	sub	sp, #8
10002a60:	af00      	add	r7, sp, #0
10002a62:	6078      	str	r0, [r7, #4]
10002a64:	1c0a      	adds	r2, r1, #0
10002a66:	1cbb      	adds	r3, r7, #2
10002a68:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
10002a6a:	1cbb      	adds	r3, r7, #2
10002a6c:	881a      	ldrh	r2, [r3, #0]
10002a6e:	687b      	ldr	r3, [r7, #4]
10002a70:	635a      	str	r2, [r3, #52]	; 0x34
}
10002a72:	46bd      	mov	sp, r7
10002a74:	b002      	add	sp, #8
10002a76:	bd80      	pop	{r7, pc}

10002a78 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
10002a78:	b580      	push	{r7, lr}
10002a7a:	b082      	sub	sp, #8
10002a7c:	af00      	add	r7, sp, #0
10002a7e:	6078      	str	r0, [r7, #4]
10002a80:	1c0a      	adds	r2, r1, #0
10002a82:	1cbb      	adds	r3, r7, #2
10002a84:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
10002a86:	1cbb      	adds	r3, r7, #2
10002a88:	881a      	ldrh	r2, [r3, #0]
10002a8a:	687b      	ldr	r3, [r7, #4]
10002a8c:	63da      	str	r2, [r3, #60]	; 0x3c
}
10002a8e:	46bd      	mov	sp, r7
10002a90:	b002      	add	sp, #8
10002a92:	bd80      	pop	{r7, pc}

10002a94 <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
10002a94:	b580      	push	{r7, lr}
10002a96:	b082      	sub	sp, #8
10002a98:	af00      	add	r7, sp, #0
10002a9a:	6078      	str	r0, [r7, #4]
10002a9c:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
10002a9e:	687b      	ldr	r3, [r7, #4]
10002aa0:	683a      	ldr	r2, [r7, #0]
10002aa2:	611a      	str	r2, [r3, #16]
}
10002aa4:	46bd      	mov	sp, r7
10002aa6:	b002      	add	sp, #8
10002aa8:	bd80      	pop	{r7, pc}
10002aaa:	46c0      	nop			; (mov r8, r8)

10002aac <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_IRQ_ID_t event)
{
10002aac:	b580      	push	{r7, lr}
10002aae:	b082      	sub	sp, #8
10002ab0:	af00      	add	r7, sp, #0
10002ab2:	6078      	str	r0, [r7, #4]
10002ab4:	1c0a      	adds	r2, r1, #0
10002ab6:	1cfb      	adds	r3, r7, #3
10002ab8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
10002aba:	687b      	ldr	r3, [r7, #4]
10002abc:	22a4      	movs	r2, #164	; 0xa4
10002abe:	589a      	ldr	r2, [r3, r2]
10002ac0:	1cfb      	adds	r3, r7, #3
10002ac2:	781b      	ldrb	r3, [r3, #0]
10002ac4:	2101      	movs	r1, #1
10002ac6:	4099      	lsls	r1, r3
10002ac8:	1c0b      	adds	r3, r1, #0
10002aca:	431a      	orrs	r2, r3
10002acc:	687b      	ldr	r3, [r7, #4]
10002ace:	21a4      	movs	r1, #164	; 0xa4
10002ad0:	505a      	str	r2, [r3, r1]
}
10002ad2:	46bd      	mov	sp, r7
10002ad4:	b002      	add	sp, #8
10002ad6:	bd80      	pop	{r7, pc}

10002ad8 <PWM_lCCU4_Init>:

#ifdef PWM_SLICE_USED_CCU4

/*Initialize the APP and CCU4 slice. */
PWM_STATUS_t PWM_lCCU4_Init(PWM_t *const handle_ptr)
{
10002ad8:	b590      	push	{r4, r7, lr}
10002ada:	b085      	sub	sp, #20
10002adc:	af00      	add	r7, sp, #0
10002ade:	6078      	str	r0, [r7, #4]
  PWM_STATUS_t status = PWM_STATUS_FAILURE;
10002ae0:	230f      	movs	r3, #15
10002ae2:	18fb      	adds	r3, r7, r3
10002ae4:	2201      	movs	r2, #1
10002ae6:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("PWM_lCCU4_Init:Invalid handle_ptr" , (handle_ptr != NULL));

  if (PWM_STATUS_UNINITIALIZED == handle_ptr->state)
10002ae8:	687b      	ldr	r3, [r7, #4]
10002aea:	2229      	movs	r2, #41	; 0x29
10002aec:	5c9b      	ldrb	r3, [r3, r2]
10002aee:	2b02      	cmp	r3, #2
10002af0:	d155      	bne.n	10002b9e <PWM_lCCU4_Init+0xc6>
  {
    /* Initialize consumed Apps */
    status = (PWM_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handle);
10002af2:	687b      	ldr	r3, [r7, #4]
10002af4:	681b      	ldr	r3, [r3, #0]
10002af6:	220f      	movs	r2, #15
10002af8:	18bc      	adds	r4, r7, r2
10002afa:	1c18      	adds	r0, r3, #0
10002afc:	f000 fbfe 	bl	100032fc <GLOBAL_CCU4_Init>
10002b00:	1c03      	adds	r3, r0, #0
10002b02:	7023      	strb	r3, [r4, #0]

    /*Initialize CCU4 slice */
    if (PWM_STATUS_SUCCESS == status)/*check GLOBAL_CCU4_Init status*/
10002b04:	230f      	movs	r3, #15
10002b06:	18fb      	adds	r3, r7, r3
10002b08:	781b      	ldrb	r3, [r3, #0]
10002b0a:	2b00      	cmp	r3, #0
10002b0c:	d143      	bne.n	10002b96 <PWM_lCCU4_Init+0xbe>
    {
      XMC_DEBUG("PWM_lCCU4_Init:Initilizing Slice")
      XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
10002b0e:	687b      	ldr	r3, [r7, #4]
10002b10:	689a      	ldr	r2, [r3, #8]
10002b12:	687b      	ldr	r3, [r7, #4]
10002b14:	68db      	ldr	r3, [r3, #12]
10002b16:	1c10      	adds	r0, r2, #0
10002b18:	1c19      	adds	r1, r3, #0
10002b1a:	f7ff fb91 	bl	10002240 <XMC_CCU4_SLICE_CompareInit>

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
10002b1e:	687b      	ldr	r3, [r7, #4]
10002b20:	689a      	ldr	r2, [r3, #8]
    		                             (uint16_t)handle_ptr->period_value);
10002b22:	687b      	ldr	r3, [r7, #4]
10002b24:	69db      	ldr	r3, [r3, #28]
    {
      XMC_DEBUG("PWM_lCCU4_Init:Initilizing Slice")
      XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
10002b26:	b29b      	uxth	r3, r3
10002b28:	1c10      	adds	r0, r2, #0
10002b2a:	1c19      	adds	r1, r3, #0
10002b2c:	f7ff ff96 	bl	10002a5c <XMC_CCU4_SLICE_SetTimerPeriodMatch>
    		                             (uint16_t)handle_ptr->period_value);

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr,
10002b30:	687b      	ldr	r3, [r7, #4]
10002b32:	689a      	ldr	r2, [r3, #8]
    		                              (uint16_t)handle_ptr->compare_value);
10002b34:	687b      	ldr	r3, [r7, #4]
10002b36:	699b      	ldr	r3, [r3, #24]

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
    		                             (uint16_t)handle_ptr->period_value);

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr,
10002b38:	b29b      	uxth	r3, r3
10002b3a:	1c10      	adds	r0, r2, #0
10002b3c:	1c19      	adds	r1, r3, #0
10002b3e:	f7ff ff9b 	bl	10002a78 <XMC_CCU4_SLICE_SetTimerCompareMatch>
    		                              (uint16_t)handle_ptr->compare_value);

      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_kernel_ptr, handle_ptr->shadow_mask);
10002b42:	687b      	ldr	r3, [r7, #4]
10002b44:	685a      	ldr	r2, [r3, #4]
10002b46:	687b      	ldr	r3, [r7, #4]
10002b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002b4a:	1c10      	adds	r0, r2, #0
10002b4c:	1c19      	adds	r1, r3, #0
10002b4e:	f7ff ffa1 	bl	10002a94 <XMC_CCU4_EnableShadowTransfer>

      /* Initialize interrupts */
      PWM_lCCU4_ConfigInterrupts(handle_ptr);
10002b52:	687b      	ldr	r3, [r7, #4]
10002b54:	1c18      	adds	r0, r3, #0
10002b56:	f000 f829 	bl	10002bac <PWM_lCCU4_ConfigInterrupts>

      XMC_GPIO_Init(handle_ptr->gpio_out_port,handle_ptr->gpio_out_pin,
10002b5a:	687b      	ldr	r3, [r7, #4]
10002b5c:	6919      	ldr	r1, [r3, #16]
10002b5e:	687b      	ldr	r3, [r7, #4]
10002b60:	222c      	movs	r2, #44	; 0x2c
10002b62:	5c9a      	ldrb	r2, [r3, r2]
10002b64:	687b      	ldr	r3, [r7, #4]
10002b66:	695b      	ldr	r3, [r3, #20]
10002b68:	1c08      	adds	r0, r1, #0
10002b6a:	1c11      	adds	r1, r2, #0
10002b6c:	1c1a      	adds	r2, r3, #0
10002b6e:	f7fe fb13 	bl	10001198 <XMC_GPIO_Init>
    		        handle_ptr->gpio_out_config);

      handle_ptr->state = PWM_STATUS_SUCCESS;
10002b72:	687b      	ldr	r3, [r7, #4]
10002b74:	2229      	movs	r2, #41	; 0x29
10002b76:	2100      	movs	r1, #0
10002b78:	5499      	strb	r1, [r3, r2]

      /* Start the PWM generation if start at initialization is enabled */
      if ((bool) true == handle_ptr->start_control)
10002b7a:	687b      	ldr	r3, [r7, #4]
10002b7c:	222f      	movs	r2, #47	; 0x2f
10002b7e:	5c9b      	ldrb	r3, [r3, r2]
10002b80:	2b00      	cmp	r3, #0
10002b82:	d003      	beq.n	10002b8c <PWM_lCCU4_Init+0xb4>
      {
        PWM_Start(handle_ptr);
10002b84:	687b      	ldr	r3, [r7, #4]
10002b86:	1c18      	adds	r0, r3, #0
10002b88:	f000 f8c6 	bl	10002d18 <PWM_Start>
      }
      status = PWM_STATUS_SUCCESS;
10002b8c:	230f      	movs	r3, #15
10002b8e:	18fb      	adds	r3, r7, r3
10002b90:	2200      	movs	r2, #0
10002b92:	701a      	strb	r2, [r3, #0]
10002b94:	e003      	b.n	10002b9e <PWM_lCCU4_Init+0xc6>
    }
    else
    {
      handle_ptr->state = PWM_STATUS_UNINITIALIZED;
10002b96:	687b      	ldr	r3, [r7, #4]
10002b98:	2229      	movs	r2, #41	; 0x29
10002b9a:	2102      	movs	r1, #2
10002b9c:	5499      	strb	r1, [r3, r2]
    }

  }
  return (status);
10002b9e:	230f      	movs	r3, #15
10002ba0:	18fb      	adds	r3, r7, r3
10002ba2:	781b      	ldrb	r3, [r3, #0]
} /* end of PWM_lCCU4_Init() api */
10002ba4:	1c18      	adds	r0, r3, #0
10002ba6:	46bd      	mov	sp, r7
10002ba8:	b005      	add	sp, #20
10002baa:	bd90      	pop	{r4, r7, pc}

10002bac <PWM_lCCU4_ConfigInterrupts>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialize interrupts */
void PWM_lCCU4_ConfigInterrupts(PWM_t *const handle_ptr)
{
10002bac:	b580      	push	{r7, lr}
10002bae:	b082      	sub	sp, #8
10002bb0:	af00      	add	r7, sp, #0
10002bb2:	6078      	str	r0, [r7, #4]
  if ((bool) true == handle_ptr->period_match_enable)
10002bb4:	687b      	ldr	r3, [r7, #4]
10002bb6:	2230      	movs	r2, #48	; 0x30
10002bb8:	5c9b      	ldrb	r3, [r3, r2]
10002bba:	2b00      	cmp	r3, #0
10002bbc:	d00f      	beq.n	10002bde <PWM_lCCU4_ConfigInterrupts+0x32>
  {
    XMC_DEBUG("PWM_lCCU4_ConfigInterrupts:period match enable")
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
10002bbe:	687b      	ldr	r3, [r7, #4]
10002bc0:	689b      	ldr	r3, [r3, #8]
10002bc2:	1c18      	adds	r0, r3, #0
10002bc4:	2100      	movs	r1, #0
10002bc6:	f7ff ff71 	bl	10002aac <XMC_CCU4_SLICE_EnableEvent>

    /* Bind event to Service Request Node to period match event*/
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
10002bca:	687b      	ldr	r3, [r7, #4]
10002bcc:	6899      	ldr	r1, [r3, #8]
10002bce:	687b      	ldr	r3, [r7, #4]
10002bd0:	222a      	movs	r2, #42	; 0x2a
10002bd2:	5c9b      	ldrb	r3, [r3, r2]
10002bd4:	1c08      	adds	r0, r1, #0
10002bd6:	2100      	movs	r1, #0
10002bd8:	1c1a      	adds	r2, r3, #0
10002bda:	f7ff fc53 	bl	10002484 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_slice_period_match_node);
  }

  if ((bool) true == handle_ptr->compare_match_enable)
10002bde:	687b      	ldr	r3, [r7, #4]
10002be0:	2231      	movs	r2, #49	; 0x31
10002be2:	5c9b      	ldrb	r3, [r3, r2]
10002be4:	2b00      	cmp	r3, #0
10002be6:	d00f      	beq.n	10002c08 <PWM_lCCU4_ConfigInterrupts+0x5c>
  {
    XMC_DEBUG("PWM_lCCU4_ConfigInterrupts:compare match enable")
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP);
10002be8:	687b      	ldr	r3, [r7, #4]
10002bea:	689b      	ldr	r3, [r3, #8]
10002bec:	1c18      	adds	r0, r3, #0
10002bee:	2102      	movs	r1, #2
10002bf0:	f7ff ff5c 	bl	10002aac <XMC_CCU4_SLICE_EnableEvent>

    /* Bind event to Service Request Node to compare match event */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP,
10002bf4:	687b      	ldr	r3, [r7, #4]
10002bf6:	6899      	ldr	r1, [r3, #8]
10002bf8:	687b      	ldr	r3, [r7, #4]
10002bfa:	222b      	movs	r2, #43	; 0x2b
10002bfc:	5c9b      	ldrb	r3, [r3, r2]
10002bfe:	1c08      	adds	r0, r1, #0
10002c00:	2102      	movs	r1, #2
10002c02:	1c1a      	adds	r2, r3, #0
10002c04:	f7ff fc3e 	bl	10002484 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_slice_compare_match_node);
  }
}
10002c08:	46bd      	mov	sp, r7
10002c0a:	b002      	add	sp, #8
10002c0c:	bd80      	pop	{r7, pc}
10002c0e:	46c0      	nop			; (mov r8, r8)

10002c10 <PWM_lCCU4_Start>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*Starts the CCU4 slice. */
void PWM_lCCU4_Start(PWM_t *const handle_ptr)
{
10002c10:	b580      	push	{r7, lr}
10002c12:	b082      	sub	sp, #8
10002c14:	af00      	add	r7, sp, #0
10002c16:	6078      	str	r0, [r7, #4]
  if ((PWM_STATUS_SUCCESS == handle_ptr->state) || (PWM_STATUS_STOPPED == handle_ptr->state))
10002c18:	687b      	ldr	r3, [r7, #4]
10002c1a:	2229      	movs	r2, #41	; 0x29
10002c1c:	5c9b      	ldrb	r3, [r3, r2]
10002c1e:	2b00      	cmp	r3, #0
10002c20:	d004      	beq.n	10002c2c <PWM_lCCU4_Start+0x1c>
10002c22:	687b      	ldr	r3, [r7, #4]
10002c24:	2229      	movs	r2, #41	; 0x29
10002c26:	5c9b      	ldrb	r3, [r3, r2]
10002c28:	2b04      	cmp	r3, #4
10002c2a:	d111      	bne.n	10002c50 <PWM_lCCU4_Start+0x40>
  {
    /* Clears the IDLE mode for the slice */
    XMC_CCU4_EnableClock(handle_ptr->ccu4_kernel_ptr,handle_ptr->slice_number);
10002c2c:	687b      	ldr	r3, [r7, #4]
10002c2e:	6859      	ldr	r1, [r3, #4]
10002c30:	687b      	ldr	r3, [r7, #4]
10002c32:	222e      	movs	r2, #46	; 0x2e
10002c34:	5c9b      	ldrb	r3, [r3, r2]
10002c36:	1c08      	adds	r0, r1, #0
10002c38:	1c19      	adds	r1, r3, #0
10002c3a:	f7ff fef5 	bl	10002a28 <XMC_CCU4_EnableClock>
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
10002c3e:	687b      	ldr	r3, [r7, #4]
10002c40:	689b      	ldr	r3, [r3, #8]
10002c42:	1c18      	adds	r0, r3, #0
10002c44:	f7ff ff00 	bl	10002a48 <XMC_CCU4_SLICE_StartTimer>

    handle_ptr->state = PWM_STATUS_RUNNING;
10002c48:	687b      	ldr	r3, [r7, #4]
10002c4a:	2229      	movs	r2, #41	; 0x29
10002c4c:	2103      	movs	r1, #3
10002c4e:	5499      	strb	r1, [r3, r2]
    XMC_DEBUG("PWM_lCCU4_Start:start PWM")
  }
} /* end of PWM_lCCU4_Start() api */
10002c50:	46bd      	mov	sp, r7
10002c52:	b002      	add	sp, #8
10002c54:	bd80      	pop	{r7, pc}
10002c56:	46c0      	nop			; (mov r8, r8)

10002c58 <PWM_lCCU4_SetDutyCycle>:
} /* end of PWM_lCCU4_Stop() api */

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*Sets the duty cycle for CCU4 slice. */
PWM_STATUS_t PWM_lCCU4_SetDutyCycle(PWM_t *const handle_ptr, uint32_t duty_cycle)
{
10002c58:	b580      	push	{r7, lr}
10002c5a:	b086      	sub	sp, #24
10002c5c:	af00      	add	r7, sp, #0
10002c5e:	6078      	str	r0, [r7, #4]
10002c60:	6039      	str	r1, [r7, #0]
  uint32_t compare;
  PWM_STATUS_t status;

  XMC_ASSERT("PWM_lCCU4_SetDutyCycle:Invalid duty_cycle " , ((duty_cycle >= 0) && (duty_cycle <= PWM_MAX_DUTY_CYCLE)));

  status = PWM_STATUS_FAILURE;
10002c62:	2317      	movs	r3, #23
10002c64:	18fb      	adds	r3, r7, r3
10002c66:	2201      	movs	r2, #1
10002c68:	701a      	strb	r2, [r3, #0]
  if (PWM_STATUS_UNINITIALIZED != handle_ptr->state)
10002c6a:	687b      	ldr	r3, [r7, #4]
10002c6c:	2229      	movs	r2, #41	; 0x29
10002c6e:	5c9b      	ldrb	r3, [r3, r2]
10002c70:	2b02      	cmp	r3, #2
10002c72:	d02c      	beq.n	10002cce <PWM_lCCU4_SetDutyCycle+0x76>
  {
    /* Duty cycle needs between 0 and 10000 */
    if (duty_cycle <= PWM_MAX_DUTY_CYCLE)
10002c74:	683b      	ldr	r3, [r7, #0]
10002c76:	4a19      	ldr	r2, [pc, #100]	; (10002cdc <PWM_lCCU4_SetDutyCycle+0x84>)
10002c78:	4293      	cmp	r3, r2
10002c7a:	d828      	bhi.n	10002cce <PWM_lCCU4_SetDutyCycle+0x76>
    {
      /* period = (PR + 1) */
      period = (uint32_t)handle_ptr->period_value + 1U;
10002c7c:	687b      	ldr	r3, [r7, #4]
10002c7e:	69db      	ldr	r3, [r3, #28]
10002c80:	3301      	adds	r3, #1
10002c82:	613b      	str	r3, [r7, #16]

      /* Duty Cycle(symmetric) = (PR-CR1)+1 / period */
      compare = ((period * (PWM_MAX_DUTY_CYCLE - duty_cycle)) / ((uint32_t) 100 * PWM_DUTY_CYCLE_SCALE));
10002c84:	683b      	ldr	r3, [r7, #0]
10002c86:	4a15      	ldr	r2, [pc, #84]	; (10002cdc <PWM_lCCU4_SetDutyCycle+0x84>)
10002c88:	1ad3      	subs	r3, r2, r3
10002c8a:	693a      	ldr	r2, [r7, #16]
10002c8c:	4353      	muls	r3, r2
10002c8e:	1c18      	adds	r0, r3, #0
10002c90:	4912      	ldr	r1, [pc, #72]	; (10002cdc <PWM_lCCU4_SetDutyCycle+0x84>)
10002c92:	f7ff fcc1 	bl	10002618 <__aeabi_uidiv>
10002c96:	1c03      	adds	r3, r0, #0
10002c98:	60fb      	str	r3, [r7, #12]

      handle_ptr->compare_value = compare;
10002c9a:	687b      	ldr	r3, [r7, #4]
10002c9c:	68fa      	ldr	r2, [r7, #12]
10002c9e:	619a      	str	r2, [r3, #24]
      handle_ptr->duty_cycle = duty_cycle;
10002ca0:	687b      	ldr	r3, [r7, #4]
10002ca2:	683a      	ldr	r2, [r7, #0]
10002ca4:	621a      	str	r2, [r3, #32]

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, (uint16_t)compare);
10002ca6:	687b      	ldr	r3, [r7, #4]
10002ca8:	689a      	ldr	r2, [r3, #8]
10002caa:	68fb      	ldr	r3, [r7, #12]
10002cac:	b29b      	uxth	r3, r3
10002cae:	1c10      	adds	r0, r2, #0
10002cb0:	1c19      	adds	r1, r3, #0
10002cb2:	f7ff fee1 	bl	10002a78 <XMC_CCU4_SLICE_SetTimerCompareMatch>
      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_kernel_ptr, handle_ptr->shadow_mask);
10002cb6:	687b      	ldr	r3, [r7, #4]
10002cb8:	685a      	ldr	r2, [r3, #4]
10002cba:	687b      	ldr	r3, [r7, #4]
10002cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002cbe:	1c10      	adds	r0, r2, #0
10002cc0:	1c19      	adds	r1, r3, #0
10002cc2:	f7ff fee7 	bl	10002a94 <XMC_CCU4_EnableShadowTransfer>
      status = PWM_STATUS_SUCCESS;
10002cc6:	2317      	movs	r3, #23
10002cc8:	18fb      	adds	r3, r7, r3
10002cca:	2200      	movs	r2, #0
10002ccc:	701a      	strb	r2, [r3, #0]
    }
  }

  XMC_DEBUG("PWM_lCCU4_SetDutyCycle:dutycycle set")
  return (status);
10002cce:	2317      	movs	r3, #23
10002cd0:	18fb      	adds	r3, r7, r3
10002cd2:	781b      	ldrb	r3, [r3, #0]
} /* end of PWM_lCCU4_SetDutyCycle() api */
10002cd4:	1c18      	adds	r0, r3, #0
10002cd6:	46bd      	mov	sp, r7
10002cd8:	b006      	add	sp, #24
10002cda:	bd80      	pop	{r7, pc}
10002cdc:	00002710 	.word	0x00002710

10002ce0 <PWM_Init>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* This function initializes the app */
PWM_STATUS_t PWM_Init(PWM_t *const handle_ptr)
{
10002ce0:	b590      	push	{r4, r7, lr}
10002ce2:	b085      	sub	sp, #20
10002ce4:	af00      	add	r7, sp, #0
10002ce6:	6078      	str	r0, [r7, #4]
  PWM_STATUS_t status;
  status = PWM_STATUS_FAILURE;
10002ce8:	230f      	movs	r3, #15
10002cea:	18fb      	adds	r3, r7, r3
10002cec:	2201      	movs	r2, #1
10002cee:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("PWM_Init:Invalid handle_ptr" , (handle_ptr != NULL));

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
10002cf0:	687b      	ldr	r3, [r7, #4]
10002cf2:	2228      	movs	r2, #40	; 0x28
10002cf4:	5c9b      	ldrb	r3, [r3, r2]
10002cf6:	2b00      	cmp	r3, #0
10002cf8:	d107      	bne.n	10002d0a <PWM_Init+0x2a>
  {
    status = PWM_lCCU4_Init(handle_ptr);
10002cfa:	230f      	movs	r3, #15
10002cfc:	18fc      	adds	r4, r7, r3
10002cfe:	687b      	ldr	r3, [r7, #4]
10002d00:	1c18      	adds	r0, r3, #0
10002d02:	f7ff fee9 	bl	10002ad8 <PWM_lCCU4_Init>
10002d06:	1c03      	adds	r3, r0, #0
10002d08:	7023      	strb	r3, [r4, #0]
  {
    status = PWM_lCCU8_Init(handle_ptr);
  }
#endif

  return (status);
10002d0a:	230f      	movs	r3, #15
10002d0c:	18fb      	adds	r3, r7, r3
10002d0e:	781b      	ldrb	r3, [r3, #0]
}
10002d10:	1c18      	adds	r0, r3, #0
10002d12:	46bd      	mov	sp, r7
10002d14:	b005      	add	sp, #20
10002d16:	bd90      	pop	{r4, r7, pc}

10002d18 <PWM_Start>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* This function starts the PWM generation. This needs to be called even if external start is configured.*/
void PWM_Start(PWM_t *const handle_ptr)
{
10002d18:	b580      	push	{r7, lr}
10002d1a:	b082      	sub	sp, #8
10002d1c:	af00      	add	r7, sp, #0
10002d1e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PWM_Start:Invalid handle_ptr" , (handle_ptr != NULL));

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
10002d20:	687b      	ldr	r3, [r7, #4]
10002d22:	2228      	movs	r2, #40	; 0x28
10002d24:	5c9b      	ldrb	r3, [r3, r2]
10002d26:	2b00      	cmp	r3, #0
10002d28:	d103      	bne.n	10002d32 <PWM_Start+0x1a>
  {
    PWM_lCCU4_Start(handle_ptr);
10002d2a:	687b      	ldr	r3, [r7, #4]
10002d2c:	1c18      	adds	r0, r3, #0
10002d2e:	f7ff ff6f 	bl	10002c10 <PWM_lCCU4_Start>
  if (PWM_TIMER_SLICE_CCU8 == handle_ptr->timer_type)
  {
    PWM_lCCU8_Start(handle_ptr);
  }
#endif
}
10002d32:	46bd      	mov	sp, r7
10002d34:	b002      	add	sp, #8
10002d36:	bd80      	pop	{r7, pc}

10002d38 <PWM_SetDutyCycle>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*This function is used to set the duty cycle (uint32_t) of the PWM waveform  */
PWM_STATUS_t PWM_SetDutyCycle(PWM_t *const handle_ptr, uint32_t duty_cycle)
{
10002d38:	b590      	push	{r4, r7, lr}
10002d3a:	b085      	sub	sp, #20
10002d3c:	af00      	add	r7, sp, #0
10002d3e:	6078      	str	r0, [r7, #4]
10002d40:	6039      	str	r1, [r7, #0]
  PWM_STATUS_t status;
  status = PWM_STATUS_FAILURE;
10002d42:	230f      	movs	r3, #15
10002d44:	18fb      	adds	r3, r7, r3
10002d46:	2201      	movs	r2, #1
10002d48:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("PWM_SetDutyCycle:Invalid handle_ptr" , (handle_ptr != NULL));

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
10002d4a:	687b      	ldr	r3, [r7, #4]
10002d4c:	2228      	movs	r2, #40	; 0x28
10002d4e:	5c9b      	ldrb	r3, [r3, r2]
10002d50:	2b00      	cmp	r3, #0
10002d52:	d109      	bne.n	10002d68 <PWM_SetDutyCycle+0x30>
  {
    status = PWM_lCCU4_SetDutyCycle(handle_ptr, duty_cycle);
10002d54:	230f      	movs	r3, #15
10002d56:	18fc      	adds	r4, r7, r3
10002d58:	687a      	ldr	r2, [r7, #4]
10002d5a:	683b      	ldr	r3, [r7, #0]
10002d5c:	1c10      	adds	r0, r2, #0
10002d5e:	1c19      	adds	r1, r3, #0
10002d60:	f7ff ff7a 	bl	10002c58 <PWM_lCCU4_SetDutyCycle>
10002d64:	1c03      	adds	r3, r0, #0
10002d66:	7023      	strb	r3, [r4, #0]
  if (PWM_TIMER_SLICE_CCU8 == handle_ptr->timer_type)
  {
    status = PWM_lCCU8_SetDutyCycle(handle_ptr, duty_cycle);
  }
#endif
  return (status);
10002d68:	230f      	movs	r3, #15
10002d6a:	18fb      	adds	r3, r7, r3
10002d6c:	781b      	ldrb	r3, [r3, #0]
}
10002d6e:	1c18      	adds	r0, r3, #0
10002d70:	46bd      	mov	sp, r7
10002d72:	b005      	add	sp, #20
10002d74:	bd90      	pop	{r4, r7, pc}
10002d76:	46c0      	nop			; (mov r8, r8)

10002d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002d78:	b580      	push	{r7, lr}
10002d7a:	b082      	sub	sp, #8
10002d7c:	af00      	add	r7, sp, #0
10002d7e:	1c02      	adds	r2, r0, #0
10002d80:	1dfb      	adds	r3, r7, #7
10002d82:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002d84:	1dfb      	adds	r3, r7, #7
10002d86:	781b      	ldrb	r3, [r3, #0]
10002d88:	2b7f      	cmp	r3, #127	; 0x7f
10002d8a:	d809      	bhi.n	10002da0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10002d8c:	4b06      	ldr	r3, [pc, #24]	; (10002da8 <__NVIC_EnableIRQ+0x30>)
10002d8e:	1dfa      	adds	r2, r7, #7
10002d90:	7812      	ldrb	r2, [r2, #0]
10002d92:	1c11      	adds	r1, r2, #0
10002d94:	221f      	movs	r2, #31
10002d96:	400a      	ands	r2, r1
10002d98:	2101      	movs	r1, #1
10002d9a:	4091      	lsls	r1, r2
10002d9c:	1c0a      	adds	r2, r1, #0
10002d9e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
10002da0:	46bd      	mov	sp, r7
10002da2:	b002      	add	sp, #8
10002da4:	bd80      	pop	{r7, pc}
10002da6:	46c0      	nop			; (mov r8, r8)
10002da8:	e000e100 	.word	0xe000e100

10002dac <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
10002dac:	b580      	push	{r7, lr}
10002dae:	b082      	sub	sp, #8
10002db0:	af00      	add	r7, sp, #0
10002db2:	1c02      	adds	r2, r0, #0
10002db4:	1dfb      	adds	r3, r7, #7
10002db6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002db8:	1dfb      	adds	r3, r7, #7
10002dba:	781b      	ldrb	r3, [r3, #0]
10002dbc:	2b7f      	cmp	r3, #127	; 0x7f
10002dbe:	d80a      	bhi.n	10002dd6 <__NVIC_ClearPendingIRQ+0x2a>
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10002dc0:	4906      	ldr	r1, [pc, #24]	; (10002ddc <__NVIC_ClearPendingIRQ+0x30>)
10002dc2:	1dfb      	adds	r3, r7, #7
10002dc4:	781b      	ldrb	r3, [r3, #0]
10002dc6:	1c1a      	adds	r2, r3, #0
10002dc8:	231f      	movs	r3, #31
10002dca:	4013      	ands	r3, r2
10002dcc:	2201      	movs	r2, #1
10002dce:	409a      	lsls	r2, r3
10002dd0:	23c0      	movs	r3, #192	; 0xc0
10002dd2:	005b      	lsls	r3, r3, #1
10002dd4:	50ca      	str	r2, [r1, r3]
  }
}
10002dd6:	46bd      	mov	sp, r7
10002dd8:	b002      	add	sp, #8
10002dda:	bd80      	pop	{r7, pc}
10002ddc:	e000e100 	.word	0xe000e100

10002de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10002de0:	b5b0      	push	{r4, r5, r7, lr}
10002de2:	b082      	sub	sp, #8
10002de4:	af00      	add	r7, sp, #0
10002de6:	1c02      	adds	r2, r0, #0
10002de8:	6039      	str	r1, [r7, #0]
10002dea:	1dfb      	adds	r3, r7, #7
10002dec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002dee:	1dfb      	adds	r3, r7, #7
10002df0:	781b      	ldrb	r3, [r3, #0]
10002df2:	2b7f      	cmp	r3, #127	; 0x7f
10002df4:	d827      	bhi.n	10002e46 <__NVIC_SetPriority+0x66>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002df6:	4c2d      	ldr	r4, [pc, #180]	; (10002eac <__NVIC_SetPriority+0xcc>)
10002df8:	1dfb      	adds	r3, r7, #7
10002dfa:	781b      	ldrb	r3, [r3, #0]
10002dfc:	b25b      	sxtb	r3, r3
10002dfe:	089b      	lsrs	r3, r3, #2
10002e00:	492a      	ldr	r1, [pc, #168]	; (10002eac <__NVIC_SetPriority+0xcc>)
10002e02:	1dfa      	adds	r2, r7, #7
10002e04:	7812      	ldrb	r2, [r2, #0]
10002e06:	b252      	sxtb	r2, r2
10002e08:	0892      	lsrs	r2, r2, #2
10002e0a:	32c0      	adds	r2, #192	; 0xc0
10002e0c:	0092      	lsls	r2, r2, #2
10002e0e:	5852      	ldr	r2, [r2, r1]
10002e10:	1df9      	adds	r1, r7, #7
10002e12:	7809      	ldrb	r1, [r1, #0]
10002e14:	1c08      	adds	r0, r1, #0
10002e16:	2103      	movs	r1, #3
10002e18:	4001      	ands	r1, r0
10002e1a:	00c9      	lsls	r1, r1, #3
10002e1c:	1c08      	adds	r0, r1, #0
10002e1e:	21ff      	movs	r1, #255	; 0xff
10002e20:	4081      	lsls	r1, r0
10002e22:	43c9      	mvns	r1, r1
10002e24:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002e26:	683a      	ldr	r2, [r7, #0]
10002e28:	0192      	lsls	r2, r2, #6
10002e2a:	20ff      	movs	r0, #255	; 0xff
10002e2c:	4002      	ands	r2, r0
10002e2e:	1df8      	adds	r0, r7, #7
10002e30:	7800      	ldrb	r0, [r0, #0]
10002e32:	1c05      	adds	r5, r0, #0
10002e34:	2003      	movs	r0, #3
10002e36:	4028      	ands	r0, r5
10002e38:	00c0      	lsls	r0, r0, #3
10002e3a:	4082      	lsls	r2, r0
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002e3c:	430a      	orrs	r2, r1
10002e3e:	33c0      	adds	r3, #192	; 0xc0
10002e40:	009b      	lsls	r3, r3, #2
10002e42:	511a      	str	r2, [r3, r4]
10002e44:	e02e      	b.n	10002ea4 <__NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002e46:	4c1a      	ldr	r4, [pc, #104]	; (10002eb0 <__NVIC_SetPriority+0xd0>)
10002e48:	1dfb      	adds	r3, r7, #7
10002e4a:	781b      	ldrb	r3, [r3, #0]
10002e4c:	1c1a      	adds	r2, r3, #0
10002e4e:	230f      	movs	r3, #15
10002e50:	4013      	ands	r3, r2
10002e52:	3b08      	subs	r3, #8
10002e54:	0899      	lsrs	r1, r3, #2
10002e56:	4a16      	ldr	r2, [pc, #88]	; (10002eb0 <__NVIC_SetPriority+0xd0>)
10002e58:	1dfb      	adds	r3, r7, #7
10002e5a:	781b      	ldrb	r3, [r3, #0]
10002e5c:	1c18      	adds	r0, r3, #0
10002e5e:	230f      	movs	r3, #15
10002e60:	4003      	ands	r3, r0
10002e62:	3b08      	subs	r3, #8
10002e64:	089b      	lsrs	r3, r3, #2
10002e66:	3306      	adds	r3, #6
10002e68:	009b      	lsls	r3, r3, #2
10002e6a:	18d3      	adds	r3, r2, r3
10002e6c:	685b      	ldr	r3, [r3, #4]
10002e6e:	1dfa      	adds	r2, r7, #7
10002e70:	7812      	ldrb	r2, [r2, #0]
10002e72:	1c10      	adds	r0, r2, #0
10002e74:	2203      	movs	r2, #3
10002e76:	4002      	ands	r2, r0
10002e78:	00d2      	lsls	r2, r2, #3
10002e7a:	1c10      	adds	r0, r2, #0
10002e7c:	22ff      	movs	r2, #255	; 0xff
10002e7e:	4082      	lsls	r2, r0
10002e80:	43d2      	mvns	r2, r2
10002e82:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002e84:	683b      	ldr	r3, [r7, #0]
10002e86:	019b      	lsls	r3, r3, #6
10002e88:	20ff      	movs	r0, #255	; 0xff
10002e8a:	4003      	ands	r3, r0
10002e8c:	1df8      	adds	r0, r7, #7
10002e8e:	7800      	ldrb	r0, [r0, #0]
10002e90:	1c05      	adds	r5, r0, #0
10002e92:	2003      	movs	r0, #3
10002e94:	4028      	ands	r0, r5
10002e96:	00c0      	lsls	r0, r0, #3
10002e98:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002e9a:	431a      	orrs	r2, r3
10002e9c:	1d8b      	adds	r3, r1, #6
10002e9e:	009b      	lsls	r3, r3, #2
10002ea0:	18e3      	adds	r3, r4, r3
10002ea2:	605a      	str	r2, [r3, #4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10002ea4:	46bd      	mov	sp, r7
10002ea6:	b002      	add	sp, #8
10002ea8:	bdb0      	pop	{r4, r5, r7, pc}
10002eaa:	46c0      	nop			; (mov r8, r8)
10002eac:	e000e100 	.word	0xe000e100
10002eb0:	e000ed00 	.word	0xe000ed00

10002eb4 <PIN_INTERRUPT_Init>:
/*
 * API to initialize the PIN_INTERRUPT APP ERU Event Trigger Logic, Output Gating Unit Hardware initialization
 * and NVIC node configuration.
 */
PIN_INTERRUPT_STATUS_t PIN_INTERRUPT_Init(const PIN_INTERRUPT_t *const handle)
{
10002eb4:	b580      	push	{r7, lr}
10002eb6:	b082      	sub	sp, #8
10002eb8:	af00      	add	r7, sp, #0
10002eba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PIN_INTERRUPT_Init: PIN_INTERRUPT APP handle function pointer uninitialized", (handle != NULL));

  /* Initializes input pin characteristics */
  XMC_GPIO_Init(handle->port, handle->pin, &handle->gpio_config);
10002ebc:	687b      	ldr	r3, [r7, #4]
10002ebe:	6859      	ldr	r1, [r3, #4]
10002ec0:	687b      	ldr	r3, [r7, #4]
10002ec2:	7f9a      	ldrb	r2, [r3, #30]
10002ec4:	687b      	ldr	r3, [r7, #4]
10002ec6:	3308      	adds	r3, #8
10002ec8:	1c08      	adds	r0, r1, #0
10002eca:	1c11      	adds	r1, r2, #0
10002ecc:	1c1a      	adds	r2, r3, #0
10002ece:	f7fe f963 	bl	10001198 <XMC_GPIO_Init>
  /* ERU Event Trigger Logic Hardware initialization based on UI */
  XMC_ERU_ETL_Init(handle->eru, handle->etl, &handle->etl_config);
10002ed2:	687b      	ldr	r3, [r7, #4]
10002ed4:	6819      	ldr	r1, [r3, #0]
10002ed6:	687b      	ldr	r3, [r7, #4]
10002ed8:	7f1a      	ldrb	r2, [r3, #28]
10002eda:	687b      	ldr	r3, [r7, #4]
10002edc:	3310      	adds	r3, #16
10002ede:	1c08      	adds	r0, r1, #0
10002ee0:	1c11      	adds	r1, r2, #0
10002ee2:	1c1a      	adds	r2, r3, #0
10002ee4:	f7ff fb22 	bl	1000252c <XMC_ERU_ETL_Init>
  /* OGU is configured to generate event on configured trigger edge */
  XMC_ERU_OGU_SetServiceRequestMode(handle->eru, handle->ogu, XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGER);
10002ee8:	687b      	ldr	r3, [r7, #4]
10002eea:	681a      	ldr	r2, [r3, #0]
10002eec:	687b      	ldr	r3, [r7, #4]
10002eee:	7f5b      	ldrb	r3, [r3, #29]
10002ef0:	1c10      	adds	r0, r2, #0
10002ef2:	1c19      	adds	r1, r3, #0
10002ef4:	2201      	movs	r2, #1
10002ef6:	f7ff fb47 	bl	10002588 <XMC_ERU_OGU_SetServiceRequestMode>
#if (UC_FAMILY == XMC1)
  /* Configure NVIC node and priority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, handle->irq_priority);
10002efa:	687b      	ldr	r3, [r7, #4]
10002efc:	7e9a      	ldrb	r2, [r3, #26]
10002efe:	687b      	ldr	r3, [r7, #4]
10002f00:	7edb      	ldrb	r3, [r3, #27]
10002f02:	1c19      	adds	r1, r3, #0
10002f04:	b253      	sxtb	r3, r2
10002f06:	1c18      	adds	r0, r3, #0
10002f08:	f7ff ff6a 	bl	10002de0 <__NVIC_SetPriority>
  /* Configure NVIC node, priority and subpriority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                    handle->irq_priority, handle->irq_subpriority));
#endif
#if (UC_SERIES == XMC14)
  XMC_SCU_SetInterruptControl((IRQn_Type)handle->IRQn, (XMC_SCU_IRQCTRL_t)handle->irqctrl);
10002f0c:	687b      	ldr	r3, [r7, #4]
10002f0e:	7e9b      	ldrb	r3, [r3, #26]
10002f10:	b2da      	uxtb	r2, r3
10002f12:	687b      	ldr	r3, [r7, #4]
10002f14:	8b1b      	ldrh	r3, [r3, #24]
10002f16:	1c10      	adds	r0, r2, #0
10002f18:	1c19      	adds	r1, r3, #0
10002f1a:	f7fe fcbf 	bl	1000189c <XMC_SCU_SetInterruptControl>
#endif
  if (true == handle->enable_at_init)
10002f1e:	687b      	ldr	r3, [r7, #4]
10002f20:	7fdb      	ldrb	r3, [r3, #31]
10002f22:	2b00      	cmp	r3, #0
10002f24:	d00b      	beq.n	10002f3e <PIN_INTERRUPT_Init+0x8a>
  {
    /* Clear pending interrupt before enabling it */
    NVIC_ClearPendingIRQ((IRQn_Type)handle->IRQn);
10002f26:	687b      	ldr	r3, [r7, #4]
10002f28:	7e9b      	ldrb	r3, [r3, #26]
10002f2a:	b25b      	sxtb	r3, r3
10002f2c:	1c18      	adds	r0, r3, #0
10002f2e:	f7ff ff3d 	bl	10002dac <__NVIC_ClearPendingIRQ>
    /* Enable NVIC node */
    NVIC_EnableIRQ((IRQn_Type)handle->IRQn);
10002f32:	687b      	ldr	r3, [r7, #4]
10002f34:	7e9b      	ldrb	r3, [r3, #26]
10002f36:	b25b      	sxtb	r3, r3
10002f38:	1c18      	adds	r0, r3, #0
10002f3a:	f7ff ff1d 	bl	10002d78 <__NVIC_EnableIRQ>
  }
  return (PIN_INTERRUPT_STATUS_SUCCESS);
10002f3e:	2300      	movs	r3, #0
}
10002f40:	1c18      	adds	r0, r3, #0
10002f42:	46bd      	mov	sp, r7
10002f44:	b002      	add	sp, #8
10002f46:	bd80      	pop	{r7, pc}

10002f48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002f48:	b580      	push	{r7, lr}
10002f4a:	b082      	sub	sp, #8
10002f4c:	af00      	add	r7, sp, #0
10002f4e:	1c02      	adds	r2, r0, #0
10002f50:	1dfb      	adds	r3, r7, #7
10002f52:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002f54:	1dfb      	adds	r3, r7, #7
10002f56:	781b      	ldrb	r3, [r3, #0]
10002f58:	2b7f      	cmp	r3, #127	; 0x7f
10002f5a:	d809      	bhi.n	10002f70 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10002f5c:	4b06      	ldr	r3, [pc, #24]	; (10002f78 <__NVIC_EnableIRQ+0x30>)
10002f5e:	1dfa      	adds	r2, r7, #7
10002f60:	7812      	ldrb	r2, [r2, #0]
10002f62:	1c11      	adds	r1, r2, #0
10002f64:	221f      	movs	r2, #31
10002f66:	400a      	ands	r2, r1
10002f68:	2101      	movs	r1, #1
10002f6a:	4091      	lsls	r1, r2
10002f6c:	1c0a      	adds	r2, r1, #0
10002f6e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
10002f70:	46bd      	mov	sp, r7
10002f72:	b002      	add	sp, #8
10002f74:	bd80      	pop	{r7, pc}
10002f76:	46c0      	nop			; (mov r8, r8)
10002f78:	e000e100 	.word	0xe000e100

10002f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10002f7c:	b5b0      	push	{r4, r5, r7, lr}
10002f7e:	b082      	sub	sp, #8
10002f80:	af00      	add	r7, sp, #0
10002f82:	1c02      	adds	r2, r0, #0
10002f84:	6039      	str	r1, [r7, #0]
10002f86:	1dfb      	adds	r3, r7, #7
10002f88:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002f8a:	1dfb      	adds	r3, r7, #7
10002f8c:	781b      	ldrb	r3, [r3, #0]
10002f8e:	2b7f      	cmp	r3, #127	; 0x7f
10002f90:	d827      	bhi.n	10002fe2 <__NVIC_SetPriority+0x66>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002f92:	4c2d      	ldr	r4, [pc, #180]	; (10003048 <__NVIC_SetPriority+0xcc>)
10002f94:	1dfb      	adds	r3, r7, #7
10002f96:	781b      	ldrb	r3, [r3, #0]
10002f98:	b25b      	sxtb	r3, r3
10002f9a:	089b      	lsrs	r3, r3, #2
10002f9c:	492a      	ldr	r1, [pc, #168]	; (10003048 <__NVIC_SetPriority+0xcc>)
10002f9e:	1dfa      	adds	r2, r7, #7
10002fa0:	7812      	ldrb	r2, [r2, #0]
10002fa2:	b252      	sxtb	r2, r2
10002fa4:	0892      	lsrs	r2, r2, #2
10002fa6:	32c0      	adds	r2, #192	; 0xc0
10002fa8:	0092      	lsls	r2, r2, #2
10002faa:	5852      	ldr	r2, [r2, r1]
10002fac:	1df9      	adds	r1, r7, #7
10002fae:	7809      	ldrb	r1, [r1, #0]
10002fb0:	1c08      	adds	r0, r1, #0
10002fb2:	2103      	movs	r1, #3
10002fb4:	4001      	ands	r1, r0
10002fb6:	00c9      	lsls	r1, r1, #3
10002fb8:	1c08      	adds	r0, r1, #0
10002fba:	21ff      	movs	r1, #255	; 0xff
10002fbc:	4081      	lsls	r1, r0
10002fbe:	43c9      	mvns	r1, r1
10002fc0:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002fc2:	683a      	ldr	r2, [r7, #0]
10002fc4:	0192      	lsls	r2, r2, #6
10002fc6:	20ff      	movs	r0, #255	; 0xff
10002fc8:	4002      	ands	r2, r0
10002fca:	1df8      	adds	r0, r7, #7
10002fcc:	7800      	ldrb	r0, [r0, #0]
10002fce:	1c05      	adds	r5, r0, #0
10002fd0:	2003      	movs	r0, #3
10002fd2:	4028      	ands	r0, r5
10002fd4:	00c0      	lsls	r0, r0, #3
10002fd6:	4082      	lsls	r2, r0
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002fd8:	430a      	orrs	r2, r1
10002fda:	33c0      	adds	r3, #192	; 0xc0
10002fdc:	009b      	lsls	r3, r3, #2
10002fde:	511a      	str	r2, [r3, r4]
10002fe0:	e02e      	b.n	10003040 <__NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002fe2:	4c1a      	ldr	r4, [pc, #104]	; (1000304c <__NVIC_SetPriority+0xd0>)
10002fe4:	1dfb      	adds	r3, r7, #7
10002fe6:	781b      	ldrb	r3, [r3, #0]
10002fe8:	1c1a      	adds	r2, r3, #0
10002fea:	230f      	movs	r3, #15
10002fec:	4013      	ands	r3, r2
10002fee:	3b08      	subs	r3, #8
10002ff0:	0899      	lsrs	r1, r3, #2
10002ff2:	4a16      	ldr	r2, [pc, #88]	; (1000304c <__NVIC_SetPriority+0xd0>)
10002ff4:	1dfb      	adds	r3, r7, #7
10002ff6:	781b      	ldrb	r3, [r3, #0]
10002ff8:	1c18      	adds	r0, r3, #0
10002ffa:	230f      	movs	r3, #15
10002ffc:	4003      	ands	r3, r0
10002ffe:	3b08      	subs	r3, #8
10003000:	089b      	lsrs	r3, r3, #2
10003002:	3306      	adds	r3, #6
10003004:	009b      	lsls	r3, r3, #2
10003006:	18d3      	adds	r3, r2, r3
10003008:	685b      	ldr	r3, [r3, #4]
1000300a:	1dfa      	adds	r2, r7, #7
1000300c:	7812      	ldrb	r2, [r2, #0]
1000300e:	1c10      	adds	r0, r2, #0
10003010:	2203      	movs	r2, #3
10003012:	4002      	ands	r2, r0
10003014:	00d2      	lsls	r2, r2, #3
10003016:	1c10      	adds	r0, r2, #0
10003018:	22ff      	movs	r2, #255	; 0xff
1000301a:	4082      	lsls	r2, r0
1000301c:	43d2      	mvns	r2, r2
1000301e:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10003020:	683b      	ldr	r3, [r7, #0]
10003022:	019b      	lsls	r3, r3, #6
10003024:	20ff      	movs	r0, #255	; 0xff
10003026:	4003      	ands	r3, r0
10003028:	1df8      	adds	r0, r7, #7
1000302a:	7800      	ldrb	r0, [r0, #0]
1000302c:	1c05      	adds	r5, r0, #0
1000302e:	2003      	movs	r0, #3
10003030:	4028      	ands	r0, r5
10003032:	00c0      	lsls	r0, r0, #3
10003034:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10003036:	431a      	orrs	r2, r3
10003038:	1d8b      	adds	r3, r1, #6
1000303a:	009b      	lsls	r3, r3, #2
1000303c:	18e3      	adds	r3, r4, r3
1000303e:	605a      	str	r2, [r3, #4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10003040:	46bd      	mov	sp, r7
10003042:	b002      	add	sp, #8
10003044:	bdb0      	pop	{r4, r5, r7, pc}
10003046:	46c0      	nop			; (mov r8, r8)
10003048:	e000e100 	.word	0xe000e100
1000304c:	e000ed00 	.word	0xe000ed00

10003050 <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
10003050:	b580      	push	{r7, lr}
10003052:	b082      	sub	sp, #8
10003054:	af00      	add	r7, sp, #0
10003056:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
10003058:	687b      	ldr	r3, [r7, #4]
1000305a:	789b      	ldrb	r3, [r3, #2]
1000305c:	b25b      	sxtb	r3, r3
1000305e:	1c18      	adds	r0, r3, #0
10003060:	f7ff ff72 	bl	10002f48 <__NVIC_EnableIRQ>
}
10003064:	46bd      	mov	sp, r7
10003066:	b002      	add	sp, #8
10003068:	bd80      	pop	{r7, pc}
1000306a:	46c0      	nop			; (mov r8, r8)

1000306c <INTERRUPT_Init>:

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
1000306c:	b580      	push	{r7, lr}
1000306e:	b082      	sub	sp, #8
10003070:	af00      	add	r7, sp, #0
10003072:	6078      	str	r0, [r7, #4]
    INTERRUPT_Enable(handler);
  }
#endif

#if(UC_FAMILY == XMC1)
  NVIC_SetPriority(handler->node, handler->priority);
10003074:	687b      	ldr	r3, [r7, #4]
10003076:	789a      	ldrb	r2, [r3, #2]
10003078:	687b      	ldr	r3, [r7, #4]
1000307a:	78db      	ldrb	r3, [r3, #3]
1000307c:	1c19      	adds	r1, r3, #0
1000307e:	b253      	sxtb	r3, r2
10003080:	1c18      	adds	r0, r3, #0
10003082:	f7ff ff7b 	bl	10002f7c <__NVIC_SetPriority>
  
#if (UC_SERIES == XMC14)
  XMC_SCU_SetInterruptControl((uint8_t)handler->node, (XMC_SCU_IRQCTRL_t)((handler->node << 8) | handler->irqctrl));
10003086:	687b      	ldr	r3, [r7, #4]
10003088:	789b      	ldrb	r3, [r3, #2]
1000308a:	b2da      	uxtb	r2, r3
1000308c:	687b      	ldr	r3, [r7, #4]
1000308e:	789b      	ldrb	r3, [r3, #2]
10003090:	b25b      	sxtb	r3, r3
10003092:	021b      	lsls	r3, r3, #8
10003094:	b299      	uxth	r1, r3
10003096:	687b      	ldr	r3, [r7, #4]
10003098:	881b      	ldrh	r3, [r3, #0]
1000309a:	b29b      	uxth	r3, r3
1000309c:	430b      	orrs	r3, r1
1000309e:	b29b      	uxth	r3, r3
100030a0:	b29b      	uxth	r3, r3
100030a2:	1c10      	adds	r0, r2, #0
100030a4:	1c19      	adds	r1, r3, #0
100030a6:	f7fe fbf9 	bl	1000189c <XMC_SCU_SetInterruptControl>
#endif

  /* Enable the interrupt if enable_at_init is enabled */
  if (handler->enable_at_init == true)
100030aa:	687b      	ldr	r3, [r7, #4]
100030ac:	791b      	ldrb	r3, [r3, #4]
100030ae:	2b00      	cmp	r3, #0
100030b0:	d003      	beq.n	100030ba <INTERRUPT_Init+0x4e>
  {
    INTERRUPT_Enable(handler);
100030b2:	687b      	ldr	r3, [r7, #4]
100030b4:	1c18      	adds	r0, r3, #0
100030b6:	f7ff ffcb 	bl	10003050 <INTERRUPT_Enable>
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
100030ba:	2300      	movs	r3, #0
}
100030bc:	1c18      	adds	r0, r3, #0
100030be:	46bd      	mov	sp, r7
100030c0:	b002      	add	sp, #8
100030c2:	bd80      	pop	{r7, pc}

100030c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
100030c4:	b580      	push	{r7, lr}
100030c6:	b082      	sub	sp, #8
100030c8:	af00      	add	r7, sp, #0
100030ca:	1c02      	adds	r2, r0, #0
100030cc:	1dfb      	adds	r3, r7, #7
100030ce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
100030d0:	1dfb      	adds	r3, r7, #7
100030d2:	781b      	ldrb	r3, [r3, #0]
100030d4:	2b7f      	cmp	r3, #127	; 0x7f
100030d6:	d809      	bhi.n	100030ec <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
100030d8:	4b06      	ldr	r3, [pc, #24]	; (100030f4 <__NVIC_EnableIRQ+0x30>)
100030da:	1dfa      	adds	r2, r7, #7
100030dc:	7812      	ldrb	r2, [r2, #0]
100030de:	1c11      	adds	r1, r2, #0
100030e0:	221f      	movs	r2, #31
100030e2:	400a      	ands	r2, r1
100030e4:	2101      	movs	r1, #1
100030e6:	4091      	lsls	r1, r2
100030e8:	1c0a      	adds	r2, r1, #0
100030ea:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
100030ec:	46bd      	mov	sp, r7
100030ee:	b002      	add	sp, #8
100030f0:	bd80      	pop	{r7, pc}
100030f2:	46c0      	nop			; (mov r8, r8)
100030f4:	e000e100 	.word	0xe000e100

100030f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100030f8:	b5b0      	push	{r4, r5, r7, lr}
100030fa:	b082      	sub	sp, #8
100030fc:	af00      	add	r7, sp, #0
100030fe:	1c02      	adds	r2, r0, #0
10003100:	6039      	str	r1, [r7, #0]
10003102:	1dfb      	adds	r3, r7, #7
10003104:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10003106:	1dfb      	adds	r3, r7, #7
10003108:	781b      	ldrb	r3, [r3, #0]
1000310a:	2b7f      	cmp	r3, #127	; 0x7f
1000310c:	d827      	bhi.n	1000315e <__NVIC_SetPriority+0x66>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000310e:	4c2d      	ldr	r4, [pc, #180]	; (100031c4 <__NVIC_SetPriority+0xcc>)
10003110:	1dfb      	adds	r3, r7, #7
10003112:	781b      	ldrb	r3, [r3, #0]
10003114:	b25b      	sxtb	r3, r3
10003116:	089b      	lsrs	r3, r3, #2
10003118:	492a      	ldr	r1, [pc, #168]	; (100031c4 <__NVIC_SetPriority+0xcc>)
1000311a:	1dfa      	adds	r2, r7, #7
1000311c:	7812      	ldrb	r2, [r2, #0]
1000311e:	b252      	sxtb	r2, r2
10003120:	0892      	lsrs	r2, r2, #2
10003122:	32c0      	adds	r2, #192	; 0xc0
10003124:	0092      	lsls	r2, r2, #2
10003126:	5852      	ldr	r2, [r2, r1]
10003128:	1df9      	adds	r1, r7, #7
1000312a:	7809      	ldrb	r1, [r1, #0]
1000312c:	1c08      	adds	r0, r1, #0
1000312e:	2103      	movs	r1, #3
10003130:	4001      	ands	r1, r0
10003132:	00c9      	lsls	r1, r1, #3
10003134:	1c08      	adds	r0, r1, #0
10003136:	21ff      	movs	r1, #255	; 0xff
10003138:	4081      	lsls	r1, r0
1000313a:	43c9      	mvns	r1, r1
1000313c:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1000313e:	683a      	ldr	r2, [r7, #0]
10003140:	0192      	lsls	r2, r2, #6
10003142:	20ff      	movs	r0, #255	; 0xff
10003144:	4002      	ands	r2, r0
10003146:	1df8      	adds	r0, r7, #7
10003148:	7800      	ldrb	r0, [r0, #0]
1000314a:	1c05      	adds	r5, r0, #0
1000314c:	2003      	movs	r0, #3
1000314e:	4028      	ands	r0, r5
10003150:	00c0      	lsls	r0, r0, #3
10003152:	4082      	lsls	r2, r0
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10003154:	430a      	orrs	r2, r1
10003156:	33c0      	adds	r3, #192	; 0xc0
10003158:	009b      	lsls	r3, r3, #2
1000315a:	511a      	str	r2, [r3, r4]
1000315c:	e02e      	b.n	100031bc <__NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000315e:	4c1a      	ldr	r4, [pc, #104]	; (100031c8 <__NVIC_SetPriority+0xd0>)
10003160:	1dfb      	adds	r3, r7, #7
10003162:	781b      	ldrb	r3, [r3, #0]
10003164:	1c1a      	adds	r2, r3, #0
10003166:	230f      	movs	r3, #15
10003168:	4013      	ands	r3, r2
1000316a:	3b08      	subs	r3, #8
1000316c:	0899      	lsrs	r1, r3, #2
1000316e:	4a16      	ldr	r2, [pc, #88]	; (100031c8 <__NVIC_SetPriority+0xd0>)
10003170:	1dfb      	adds	r3, r7, #7
10003172:	781b      	ldrb	r3, [r3, #0]
10003174:	1c18      	adds	r0, r3, #0
10003176:	230f      	movs	r3, #15
10003178:	4003      	ands	r3, r0
1000317a:	3b08      	subs	r3, #8
1000317c:	089b      	lsrs	r3, r3, #2
1000317e:	3306      	adds	r3, #6
10003180:	009b      	lsls	r3, r3, #2
10003182:	18d3      	adds	r3, r2, r3
10003184:	685b      	ldr	r3, [r3, #4]
10003186:	1dfa      	adds	r2, r7, #7
10003188:	7812      	ldrb	r2, [r2, #0]
1000318a:	1c10      	adds	r0, r2, #0
1000318c:	2203      	movs	r2, #3
1000318e:	4002      	ands	r2, r0
10003190:	00d2      	lsls	r2, r2, #3
10003192:	1c10      	adds	r0, r2, #0
10003194:	22ff      	movs	r2, #255	; 0xff
10003196:	4082      	lsls	r2, r0
10003198:	43d2      	mvns	r2, r2
1000319a:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1000319c:	683b      	ldr	r3, [r7, #0]
1000319e:	019b      	lsls	r3, r3, #6
100031a0:	20ff      	movs	r0, #255	; 0xff
100031a2:	4003      	ands	r3, r0
100031a4:	1df8      	adds	r0, r7, #7
100031a6:	7800      	ldrb	r0, [r0, #0]
100031a8:	1c05      	adds	r5, r0, #0
100031aa:	2003      	movs	r0, #3
100031ac:	4028      	ands	r0, r5
100031ae:	00c0      	lsls	r0, r0, #3
100031b0:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100031b2:	431a      	orrs	r2, r3
100031b4:	1d8b      	adds	r3, r1, #6
100031b6:	009b      	lsls	r3, r3, #2
100031b8:	18e3      	adds	r3, r4, r3
100031ba:	605a      	str	r2, [r3, #4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
100031bc:	46bd      	mov	sp, r7
100031be:	b002      	add	sp, #8
100031c0:	bdb0      	pop	{r4, r5, r7, pc}
100031c2:	46c0      	nop			; (mov r8, r8)
100031c4:	e000e100 	.word	0xe000e100
100031c8:	e000ed00 	.word	0xe000ed00

100031cc <GLOBAL_SCU_XMC1_Init>:

/*  Function to configure SCU Interrupts based on  user configuration.
 * 
 */
GLOBAL_SCU_XMC1_STATUS_t GLOBAL_SCU_XMC1_Init(GLOBAL_SCU_XMC1_t*const handle)
{
100031cc:	b580      	push	{r7, lr}
100031ce:	b084      	sub	sp, #16
100031d0:	af00      	add	r7, sp, #0
100031d2:	6078      	str	r0, [r7, #4]
  GLOBAL_SCU_XMC1_STATUS_t initstatus;

  XMC_ASSERT("GLOBAL_SCU_XMC1_Init: NULL handle", (handle != NULL));

  if (handle->initialized == false)
100031d4:	687b      	ldr	r3, [r7, #4]
100031d6:	791b      	ldrb	r3, [r3, #4]
100031d8:	2201      	movs	r2, #1
100031da:	4053      	eors	r3, r2
100031dc:	b2db      	uxtb	r3, r3
100031de:	2b00      	cmp	r3, #0
100031e0:	d044      	beq.n	1000326c <GLOBAL_SCU_XMC1_Init+0xa0>
  {
    NVIC_SetPriority((IRQn_Type)0U,(uint32_t)handle->config->priority[0]);
100031e2:	687b      	ldr	r3, [r7, #4]
100031e4:	681b      	ldr	r3, [r3, #0]
100031e6:	781b      	ldrb	r3, [r3, #0]
100031e8:	2000      	movs	r0, #0
100031ea:	1c19      	adds	r1, r3, #0
100031ec:	f7ff ff84 	bl	100030f8 <__NVIC_SetPriority>
  	NVIC_SetPriority((IRQn_Type)1U,(uint32_t)handle->config->priority[1]);
100031f0:	687b      	ldr	r3, [r7, #4]
100031f2:	681b      	ldr	r3, [r3, #0]
100031f4:	785b      	ldrb	r3, [r3, #1]
100031f6:	2001      	movs	r0, #1
100031f8:	1c19      	adds	r1, r3, #0
100031fa:	f7ff ff7d 	bl	100030f8 <__NVIC_SetPriority>
  	NVIC_SetPriority((IRQn_Type)2U,(uint32_t)handle->config->priority[2]);
100031fe:	687b      	ldr	r3, [r7, #4]
10003200:	681b      	ldr	r3, [r3, #0]
10003202:	789b      	ldrb	r3, [r3, #2]
10003204:	2002      	movs	r0, #2
10003206:	1c19      	adds	r1, r3, #0
10003208:	f7ff ff76 	bl	100030f8 <__NVIC_SetPriority>

  	/* enable the IRQ0 */
  	if (handle->config->enable_at_init[0] == true)
1000320c:	687b      	ldr	r3, [r7, #4]
1000320e:	681b      	ldr	r3, [r3, #0]
10003210:	78db      	ldrb	r3, [r3, #3]
10003212:	2b00      	cmp	r3, #0
10003214:	d006      	beq.n	10003224 <GLOBAL_SCU_XMC1_Init+0x58>
  	{
#if (UC_SERIES == XMC14)
  	  XMC_SCU_SetInterruptControl(0, XMC_SCU_IRQCTRL_SCU_SR0_IRQ0);
10003216:	2000      	movs	r0, #0
10003218:	2100      	movs	r1, #0
1000321a:	f7fe fb3f 	bl	1000189c <XMC_SCU_SetInterruptControl>
#endif
  	  NVIC_EnableIRQ((IRQn_Type)0U);
1000321e:	2000      	movs	r0, #0
10003220:	f7ff ff50 	bl	100030c4 <__NVIC_EnableIRQ>
  	}
  	/* enable the IRQ1 */
  	if (handle->config->enable_at_init[1] == true)
10003224:	687b      	ldr	r3, [r7, #4]
10003226:	681b      	ldr	r3, [r3, #0]
10003228:	791b      	ldrb	r3, [r3, #4]
1000322a:	2b00      	cmp	r3, #0
1000322c:	d008      	beq.n	10003240 <GLOBAL_SCU_XMC1_Init+0x74>
  	{
#if (UC_SERIES == XMC14)
  	  XMC_SCU_SetInterruptControl(1, XMC_SCU_IRQCTRL_SCU_SR1_IRQ1);
1000322e:	2380      	movs	r3, #128	; 0x80
10003230:	005b      	lsls	r3, r3, #1
10003232:	2001      	movs	r0, #1
10003234:	1c19      	adds	r1, r3, #0
10003236:	f7fe fb31 	bl	1000189c <XMC_SCU_SetInterruptControl>
#endif
  	  NVIC_EnableIRQ((IRQn_Type)1U);
1000323a:	2001      	movs	r0, #1
1000323c:	f7ff ff42 	bl	100030c4 <__NVIC_EnableIRQ>
  	}
  	/* enable the IRQ2 */
  	if (handle->config->enable_at_init[2] == true)
10003240:	687b      	ldr	r3, [r7, #4]
10003242:	681b      	ldr	r3, [r3, #0]
10003244:	795b      	ldrb	r3, [r3, #5]
10003246:	2b00      	cmp	r3, #0
10003248:	d008      	beq.n	1000325c <GLOBAL_SCU_XMC1_Init+0x90>
  	{
#if (UC_SERIES == XMC14)
  	  XMC_SCU_SetInterruptControl(2, XMC_SCU_IRQCTRL_SCU_SR2_IRQ2);
1000324a:	2380      	movs	r3, #128	; 0x80
1000324c:	009b      	lsls	r3, r3, #2
1000324e:	2002      	movs	r0, #2
10003250:	1c19      	adds	r1, r3, #0
10003252:	f7fe fb23 	bl	1000189c <XMC_SCU_SetInterruptControl>
#endif
      NVIC_EnableIRQ((IRQn_Type)2U);
10003256:	2002      	movs	r0, #2
10003258:	f7ff ff34 	bl	100030c4 <__NVIC_EnableIRQ>
  	}
	handle->initialized = true;
1000325c:	687b      	ldr	r3, [r7, #4]
1000325e:	2201      	movs	r2, #1
10003260:	711a      	strb	r2, [r3, #4]
    initstatus = GLOBAL_SCU_XMC1_STATUS_SUCCESS;
10003262:	230f      	movs	r3, #15
10003264:	18fb      	adds	r3, r7, r3
10003266:	2200      	movs	r2, #0
10003268:	701a      	strb	r2, [r3, #0]
1000326a:	e003      	b.n	10003274 <GLOBAL_SCU_XMC1_Init+0xa8>
  }
  else
  {
    initstatus = GLOBAL_SCU_XMC1_STATUS_FAILURE;
1000326c:	230f      	movs	r3, #15
1000326e:	18fb      	adds	r3, r7, r3
10003270:	2201      	movs	r2, #1
10003272:	701a      	strb	r2, [r3, #0]
  }
  	
  return (initstatus);
10003274:	230f      	movs	r3, #15
10003276:	18fb      	adds	r3, r7, r3
10003278:	781b      	ldrb	r3, [r3, #0]
}
1000327a:	1c18      	adds	r0, r3, #0
1000327c:	46bd      	mov	sp, r7
1000327e:	b004      	add	sp, #16
10003280:	bd80      	pop	{r7, pc}
10003282:	46c0      	nop			; (mov r8, r8)

10003284 <IRQ0_Handler>:
#else
/*
 * @brief  IRQ0 Interrupt Handler
 */
void IRQ0_Handler(void)
{
10003284:	b580      	push	{r7, lr}
10003286:	af00      	add	r7, sp, #0
  XMC_SCU_IRQHandler(0);
10003288:	2000      	movs	r0, #0
1000328a:	f7fe fa89 	bl	100017a0 <XMC_SCU_IRQHandler>
}
1000328e:	46bd      	mov	sp, r7
10003290:	bd80      	pop	{r7, pc}
10003292:	46c0      	nop			; (mov r8, r8)

10003294 <IRQ1_Handler>:

/*  IRQ1 Interrupt Handler.
 *
 */
void IRQ1_Handler(void)
{
10003294:	b580      	push	{r7, lr}
10003296:	af00      	add	r7, sp, #0
  XMC_SCU_IRQHandler(1);
10003298:	2001      	movs	r0, #1
1000329a:	f7fe fa81 	bl	100017a0 <XMC_SCU_IRQHandler>
}
1000329e:	46bd      	mov	sp, r7
100032a0:	bd80      	pop	{r7, pc}
100032a2:	46c0      	nop			; (mov r8, r8)

100032a4 <IRQ2_Handler>:

/*  IRQ2 Interrupt Handler.
 *
 */
void IRQ2_Handler(void)
{
100032a4:	b580      	push	{r7, lr}
100032a6:	af00      	add	r7, sp, #0
  XMC_SCU_IRQHandler(2);
100032a8:	2002      	movs	r0, #2
100032aa:	f7fe fa79 	bl	100017a0 <XMC_SCU_IRQHandler>
}
100032ae:	46bd      	mov	sp, r7
100032b0:	bd80      	pop	{r7, pc}
100032b2:	46c0      	nop			; (mov r8, r8)

100032b4 <GLOBAL_SCU_XMC1_RegisterCallback>:
/*
 * @brief  Function to register callback event
 */
GLOBAL_SCU_XMC1_STATUS_t GLOBAL_SCU_XMC1_RegisterCallback(const GLOBAL_SCU_XMC1_EVENT_t event,
                                                          const GLOBAL_SCU_XMC1_EVENT_HANDLER_t handler)
{
100032b4:	b5b0      	push	{r4, r5, r7, lr}
100032b6:	b086      	sub	sp, #24
100032b8:	af00      	add	r7, sp, #0
100032ba:	60b8      	str	r0, [r7, #8]
100032bc:	60f9      	str	r1, [r7, #12]
100032be:	607a      	str	r2, [r7, #4]
  GLOBAL_SCU_XMC1_STATUS_t status;

  XMC_ASSERT("GLOBAL_SCU_XMC1_RegisterCallback: Invalid event", (GLOBAL_SCU_XMC1_CHECK_EVENT(event)));
  XMC_ASSERT("GLOBAL_SCU_XMC1_RegisterCallback: NULL Handle", (handler != NULL));
  
  status = (GLOBAL_SCU_XMC1_STATUS_t)XMC_SCU_INTERRUPT_SetEventHandler(event, handler);
100032c0:	2317      	movs	r3, #23
100032c2:	18fd      	adds	r5, r7, r3
100032c4:	68bb      	ldr	r3, [r7, #8]
100032c6:	68fc      	ldr	r4, [r7, #12]
100032c8:	687a      	ldr	r2, [r7, #4]
100032ca:	1c18      	adds	r0, r3, #0
100032cc:	1c21      	adds	r1, r4, #0
100032ce:	f7fe fa1f 	bl	10001710 <XMC_SCU_INTERRUPT_SetEventHandler>
100032d2:	1c03      	adds	r3, r0, #0
100032d4:	702b      	strb	r3, [r5, #0]

  return (status);
100032d6:	2317      	movs	r3, #23
100032d8:	18fb      	adds	r3, r7, r3
100032da:	781b      	ldrb	r3, [r3, #0]
}
100032dc:	1c18      	adds	r0, r3, #0
100032de:	46bd      	mov	sp, r7
100032e0:	b006      	add	sp, #24
100032e2:	bdb0      	pop	{r4, r5, r7, pc}

100032e4 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
100032e4:	b580      	push	{r7, lr}
100032e6:	b082      	sub	sp, #8
100032e8:	af00      	add	r7, sp, #0
100032ea:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
100032ec:	687b      	ldr	r3, [r7, #4]
100032ee:	2280      	movs	r2, #128	; 0x80
100032f0:	0052      	lsls	r2, r2, #1
100032f2:	60da      	str	r2, [r3, #12]
}
100032f4:	46bd      	mov	sp, r7
100032f6:	b002      	add	sp, #8
100032f8:	bd80      	pop	{r7, pc}
100032fa:	46c0      	nop			; (mov r8, r8)

100032fc <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
100032fc:	b580      	push	{r7, lr}
100032fe:	b082      	sub	sp, #8
10003300:	af00      	add	r7, sp, #0
10003302:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
10003304:	687b      	ldr	r3, [r7, #4]
10003306:	7b5b      	ldrb	r3, [r3, #13]
10003308:	2201      	movs	r2, #1
1000330a:	4053      	eors	r3, r2
1000330c:	b2db      	uxtb	r3, r3
1000330e:	2b00      	cmp	r3, #0
10003310:	d00f      	beq.n	10003332 <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
10003312:	687b      	ldr	r3, [r7, #4]
10003314:	689a      	ldr	r2, [r3, #8]
10003316:	687b      	ldr	r3, [r7, #4]
10003318:	7b1b      	ldrb	r3, [r3, #12]
1000331a:	1c10      	adds	r0, r2, #0
1000331c:	1c19      	adds	r1, r3, #0
1000331e:	f7fe ff6b 	bl	100021f8 <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
10003322:	687b      	ldr	r3, [r7, #4]
10003324:	689b      	ldr	r3, [r3, #8]
10003326:	1c18      	adds	r0, r3, #0
10003328:	f7ff ffdc 	bl	100032e4 <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
1000332c:	687b      	ldr	r3, [r7, #4]
1000332e:	2201      	movs	r2, #1
10003330:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
10003332:	2300      	movs	r3, #0
}
10003334:	1c18      	adds	r0, r3, #0
10003336:	46bd      	mov	sp, r7
10003338:	b002      	add	sp, #8
1000333a:	bd80      	pop	{r7, pc}

1000333c <GLOBAL_CAN_Init>:
  return (version);
}

/*  Function to initialize the CAN Peripheral module clock.  */
GLOBAL_CAN_STATUS_t GLOBAL_CAN_Init(GLOBAL_CAN_t *handle)
{
1000333c:	b580      	push	{r7, lr}
1000333e:	b084      	sub	sp, #16
10003340:	af00      	add	r7, sp, #0
10003342:	6078      	str	r0, [r7, #4]
  GLOBAL_CAN_STATUS_t status = GLOBAL_CAN_STATUS_SUCCESS;
10003344:	230f      	movs	r3, #15
10003346:	18fb      	adds	r3, r7, r3
10003348:	2200      	movs	r2, #0
1000334a:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("GLOBAL_CAN_Init: handle null", handle != NULL);

  if (handle->init_status != true)
1000334c:	687b      	ldr	r3, [r7, #4]
1000334e:	7a5b      	ldrb	r3, [r3, #9]
10003350:	2201      	movs	r2, #1
10003352:	4053      	eors	r3, r2
10003354:	b2db      	uxtb	r3, r3
10003356:	2b00      	cmp	r3, #0
10003358:	d011      	beq.n	1000337e <GLOBAL_CAN_Init+0x42>
  {
#if defined(MULTICAN_PLUS)
    XMC_CAN_InitEx(handle->canglobal_ptr, (XMC_CAN_CANCLKSRC_t)handle->can_clock_src, handle->can_frequency);
1000335a:	687b      	ldr	r3, [r7, #4]
1000335c:	6859      	ldr	r1, [r3, #4]
1000335e:	687b      	ldr	r3, [r7, #4]
10003360:	7a1a      	ldrb	r2, [r3, #8]
10003362:	687b      	ldr	r3, [r7, #4]
10003364:	681b      	ldr	r3, [r3, #0]
10003366:	1c08      	adds	r0, r1, #0
10003368:	1c11      	adds	r1, r2, #0
1000336a:	1c1a      	adds	r2, r3, #0
1000336c:	f7fe fc86 	bl	10001c7c <XMC_CAN_InitEx>
#else
    XMC_CAN_InitEx(handle->canglobal_ptr, XMC_CAN_CANCLKSRC_FPERI, handle->can_frequency);
#endif
    handle->init_status = true;
10003370:	687b      	ldr	r3, [r7, #4]
10003372:	2201      	movs	r2, #1
10003374:	725a      	strb	r2, [r3, #9]
    status = GLOBAL_CAN_STATUS_SUCCESS;
10003376:	230f      	movs	r3, #15
10003378:	18fb      	adds	r3, r7, r3
1000337a:	2200      	movs	r2, #0
1000337c:	701a      	strb	r2, [r3, #0]
  }
  return (status);
1000337e:	230f      	movs	r3, #15
10003380:	18fb      	adds	r3, r7, r3
10003382:	781b      	ldrb	r3, [r3, #0]

}
10003384:	1c18      	adds	r0, r3, #0
10003386:	46bd      	mov	sp, r7
10003388:	b004      	add	sp, #16
1000338a:	bd80      	pop	{r7, pc}

1000338c <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
1000338c:	b580      	push	{r7, lr}
1000338e:	b082      	sub	sp, #8
10003390:	af00      	add	r7, sp, #0
10003392:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
10003394:	687b      	ldr	r3, [r7, #4]
10003396:	6819      	ldr	r1, [r3, #0]
10003398:	687b      	ldr	r3, [r7, #4]
1000339a:	7b1a      	ldrb	r2, [r3, #12]
1000339c:	687b      	ldr	r3, [r7, #4]
1000339e:	3304      	adds	r3, #4
100033a0:	1c08      	adds	r0, r1, #0
100033a2:	1c11      	adds	r1, r2, #0
100033a4:	1c1a      	adds	r2, r3, #0
100033a6:	f7fd fef7 	bl	10001198 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
100033aa:	687b      	ldr	r3, [r7, #4]
100033ac:	6819      	ldr	r1, [r3, #0]
100033ae:	687b      	ldr	r3, [r7, #4]
100033b0:	7b1a      	ldrb	r2, [r3, #12]
100033b2:	687b      	ldr	r3, [r7, #4]
100033b4:	7b5b      	ldrb	r3, [r3, #13]
100033b6:	1c08      	adds	r0, r1, #0
100033b8:	1c11      	adds	r1, r2, #0
100033ba:	1c1a      	adds	r2, r3, #0
100033bc:	f7ff f906 	bl	100025cc <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
100033c0:	2300      	movs	r3, #0
}
100033c2:	1c18      	adds	r0, r3, #0
100033c4:	46bd      	mov	sp, r7
100033c6:	b002      	add	sp, #8
100033c8:	bd80      	pop	{r7, pc}
100033ca:	46c0      	nop			; (mov r8, r8)

100033cc <SystemCoreSetup>:
{
  .initialized = false
};
 
void SystemCoreSetup(void)
{
100033cc:	b580      	push	{r7, lr}
100033ce:	af00      	add	r7, sp, #0
#if UC_SERIES == XMC14
  /* Enable Prefetch unit */
  SCU_GENERAL->PFUCR &= ~SCU_GENERAL_PFUCR_PFUBYP_Msk;
100033d0:	4b03      	ldr	r3, [pc, #12]	; (100033e0 <SystemCoreSetup+0x14>)
100033d2:	4a03      	ldr	r2, [pc, #12]	; (100033e0 <SystemCoreSetup+0x14>)
100033d4:	6e92      	ldr	r2, [r2, #104]	; 0x68
100033d6:	2101      	movs	r1, #1
100033d8:	438a      	bics	r2, r1
100033da:	669a      	str	r2, [r3, #104]	; 0x68
#endif
}
100033dc:	46bd      	mov	sp, r7
100033de:	bd80      	pop	{r7, pc}
100033e0:	40010000 	.word	0x40010000

100033e4 <CLOCK_XMC1_Init>:

/*
 * API to initialize the CLOCK_XMC1 APP Interrupts
 */
CLOCK_XMC1_STATUS_t CLOCK_XMC1_Init(CLOCK_XMC1_t *handle)
{
100033e4:	b580      	push	{r7, lr}
100033e6:	b084      	sub	sp, #16
100033e8:	af00      	add	r7, sp, #0
100033ea:	6078      	str	r0, [r7, #4]
  CLOCK_XMC1_STATUS_t status = CLOCK_XMC1_STATUS_SUCCESS;
100033ec:	230f      	movs	r3, #15
100033ee:	18fb      	adds	r3, r7, r3
100033f0:	2200      	movs	r2, #0
100033f2:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loci_event_status = CLOCK_XMC1_STATUS_SUCCESS;
100033f4:	230e      	movs	r3, #14
100033f6:	18fb      	adds	r3, r7, r3
100033f8:	2200      	movs	r2, #0
100033fa:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t stdbyclkfail_status = CLOCK_XMC1_STATUS_SUCCESS;
100033fc:	230d      	movs	r3, #13
100033fe:	18fb      	adds	r3, r7, r3
10003400:	2200      	movs	r2, #0
10003402:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loss_ext_clock_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10003404:	230c      	movs	r3, #12
10003406:	18fb      	adds	r3, r7, r3
10003408:	2200      	movs	r2, #0
1000340a:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t dco1_out_sync_status = CLOCK_XMC1_STATUS_SUCCESS;
1000340c:	230b      	movs	r3, #11
1000340e:	18fb      	adds	r3, r7, r3
10003410:	2200      	movs	r2, #0
10003412:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("CLOCK_XMC1_Init: CLOCK_XMC1 APP handle pointer uninitialized", (handle != NULL));

  if (handle->init_status == false)
10003414:	687b      	ldr	r3, [r7, #4]
10003416:	781b      	ldrb	r3, [r3, #0]
10003418:	2201      	movs	r2, #1
1000341a:	4053      	eors	r3, r2
1000341c:	b2db      	uxtb	r3, r3
1000341e:	2b00      	cmp	r3, #0
10003420:	d01b      	beq.n	1000345a <CLOCK_XMC1_Init+0x76>

#endif
    }

#endif
    status = (CLOCK_XMC1_STATUS_t)(((uint32_t)loci_event_status) | ((uint32_t)stdbyclkfail_status) |
10003422:	230e      	movs	r3, #14
10003424:	18fa      	adds	r2, r7, r3
10003426:	230d      	movs	r3, #13
10003428:	18fb      	adds	r3, r7, r3
1000342a:	7812      	ldrb	r2, [r2, #0]
1000342c:	781b      	ldrb	r3, [r3, #0]
1000342e:	4313      	orrs	r3, r2
10003430:	b2da      	uxtb	r2, r3
10003432:	230c      	movs	r3, #12
10003434:	18fb      	adds	r3, r7, r3
10003436:	781b      	ldrb	r3, [r3, #0]
10003438:	4313      	orrs	r3, r2
1000343a:	b2d9      	uxtb	r1, r3
1000343c:	230f      	movs	r3, #15
1000343e:	18fb      	adds	r3, r7, r3
10003440:	220b      	movs	r2, #11
10003442:	18ba      	adds	r2, r7, r2
10003444:	7812      	ldrb	r2, [r2, #0]
10003446:	430a      	orrs	r2, r1
10003448:	701a      	strb	r2, [r3, #0]
    		                       ((uint32_t)loss_ext_clock_event_status) | ((uint32_t)dco1_out_sync_status));
    if (CLOCK_XMC1_STATUS_SUCCESS == status)
1000344a:	230f      	movs	r3, #15
1000344c:	18fb      	adds	r3, r7, r3
1000344e:	781b      	ldrb	r3, [r3, #0]
10003450:	2b00      	cmp	r3, #0
10003452:	d102      	bne.n	1000345a <CLOCK_XMC1_Init+0x76>
    {
      handle->init_status = true;
10003454:	687b      	ldr	r3, [r7, #4]
10003456:	2201      	movs	r2, #1
10003458:	701a      	strb	r2, [r3, #0]
    }
  }
  return (status);
1000345a:	230f      	movs	r3, #15
1000345c:	18fb      	adds	r3, r7, r3
1000345e:	781b      	ldrb	r3, [r3, #0]
}
10003460:	1c18      	adds	r0, r3, #0
10003462:	46bd      	mov	sp, r7
10003464:	b004      	add	sp, #16
10003466:	bd80      	pop	{r7, pc}

10003468 <SystemCoreClockSetup>:

/**********************************************************************************************************************
* API IMPLEMENTATION
**********************************************************************************************************************/
void SystemCoreClockSetup(void)
{
10003468:	b590      	push	{r4, r7, lr}
1000346a:	b085      	sub	sp, #20
1000346c:	af00      	add	r7, sp, #0
/* LOCAL DATA STRUCTURES */
const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC1_0_CONFIG =
1000346e:	1c3b      	adds	r3, r7, #0
10003470:	4a05      	ldr	r2, [pc, #20]	; (10003488 <SystemCoreClockSetup+0x20>)
10003472:	ca13      	ldmia	r2!, {r0, r1, r4}
10003474:	c313      	stmia	r3!, {r0, r1, r4}
10003476:	6812      	ldr	r2, [r2, #0]
10003478:	601a      	str	r2, [r3, #0]
  .osclp_mode = XMC_SCU_CLOCK_OSCLP_MODE_DISABLED

};

  /* Configure FDIV, IDIV, PCLKSEL dividers*/
  XMC_SCU_CLOCK_Init(&CLOCK_XMC1_0_CONFIG);
1000347a:	1c3b      	adds	r3, r7, #0
1000347c:	1c18      	adds	r0, r3, #0
1000347e:	f7fd ffb9 	bl	100013f4 <XMC_SCU_CLOCK_Init>
}
10003482:	46bd      	mov	sp, r7
10003484:	b005      	add	sp, #20
10003486:	bd90      	pop	{r4, r7, pc}
10003488:	1000cba4 	.word	0x1000cba4

1000348c <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
1000348c:	b580      	push	{r7, lr}
1000348e:	b082      	sub	sp, #8
10003490:	af00      	add	r7, sp, #0
10003492:	6078      	str	r0, [r7, #4]
10003494:	1c0a      	adds	r2, r1, #0
10003496:	1cfb      	adds	r3, r7, #3
10003498:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
1000349a:	1cfb      	adds	r3, r7, #3
1000349c:	781b      	ldrb	r3, [r3, #0]
1000349e:	2201      	movs	r2, #1
100034a0:	409a      	lsls	r2, r3
100034a2:	687b      	ldr	r3, [r7, #4]
100034a4:	60da      	str	r2, [r3, #12]
}
100034a6:	46bd      	mov	sp, r7
100034a8:	b002      	add	sp, #8
100034aa:	bd80      	pop	{r7, pc}

100034ac <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
100034ac:	b580      	push	{r7, lr}
100034ae:	b082      	sub	sp, #8
100034b0:	af00      	add	r7, sp, #0
100034b2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
100034b4:	687b      	ldr	r3, [r7, #4]
100034b6:	2201      	movs	r2, #1
100034b8:	60da      	str	r2, [r3, #12]
}
100034ba:	46bd      	mov	sp, r7
100034bc:	b002      	add	sp, #8
100034be:	bd80      	pop	{r7, pc}

100034c0 <XMC_CCU4_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
100034c0:	b580      	push	{r7, lr}
100034c2:	b082      	sub	sp, #8
100034c4:	af00      	add	r7, sp, #0
100034c6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
100034c8:	687b      	ldr	r3, [r7, #4]
100034ca:	2202      	movs	r2, #2
100034cc:	611a      	str	r2, [r3, #16]
}
100034ce:	46bd      	mov	sp, r7
100034d0:	b002      	add	sp, #8
100034d2:	bd80      	pop	{r7, pc}

100034d4 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
100034d4:	b580      	push	{r7, lr}
100034d6:	b082      	sub	sp, #8
100034d8:	af00      	add	r7, sp, #0
100034da:	6078      	str	r0, [r7, #4]
100034dc:	1c0a      	adds	r2, r1, #0
100034de:	1cbb      	adds	r3, r7, #2
100034e0:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
100034e2:	1cbb      	adds	r3, r7, #2
100034e4:	881a      	ldrh	r2, [r3, #0]
100034e6:	687b      	ldr	r3, [r7, #4]
100034e8:	635a      	str	r2, [r3, #52]	; 0x34
}
100034ea:	46bd      	mov	sp, r7
100034ec:	b002      	add	sp, #8
100034ee:	bd80      	pop	{r7, pc}

100034f0 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
100034f0:	b580      	push	{r7, lr}
100034f2:	b082      	sub	sp, #8
100034f4:	af00      	add	r7, sp, #0
100034f6:	6078      	str	r0, [r7, #4]
100034f8:	1c0a      	adds	r2, r1, #0
100034fa:	1cbb      	adds	r3, r7, #2
100034fc:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
100034fe:	1cbb      	adds	r3, r7, #2
10003500:	881a      	ldrh	r2, [r3, #0]
10003502:	687b      	ldr	r3, [r7, #4]
10003504:	63da      	str	r2, [r3, #60]	; 0x3c
}
10003506:	46bd      	mov	sp, r7
10003508:	b002      	add	sp, #8
1000350a:	bd80      	pop	{r7, pc}

1000350c <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
1000350c:	b580      	push	{r7, lr}
1000350e:	b082      	sub	sp, #8
10003510:	af00      	add	r7, sp, #0
10003512:	6078      	str	r0, [r7, #4]
10003514:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
10003516:	687b      	ldr	r3, [r7, #4]
10003518:	683a      	ldr	r2, [r7, #0]
1000351a:	611a      	str	r2, [r3, #16]
}
1000351c:	46bd      	mov	sp, r7
1000351e:	b002      	add	sp, #8
10003520:	bd80      	pop	{r7, pc}
10003522:	46c0      	nop			; (mov r8, r8)

10003524 <CAPTURE_Init>:
  return version;
}

/* This function initializes a capture APP based on user configuration. */
CAPTURE_STATUS_t CAPTURE_Init(CAPTURE_t *const handler)
{
10003524:	b590      	push	{r4, r7, lr}
10003526:	b085      	sub	sp, #20
10003528:	af00      	add	r7, sp, #0
1000352a:	6078      	str	r0, [r7, #4]
  CAPTURE_STATUS_t status;

  XMC_ASSERT ("CAPTURE_Init:handler NULL", (handler != NULL));

  status = CAPTURE_STATUS_SUCCESS;
1000352c:	230f      	movs	r3, #15
1000352e:	18fb      	adds	r3, r7, r3
10003530:	2200      	movs	r2, #0
10003532:	701a      	strb	r2, [r3, #0]
  /* Check for APP instance is initialized or not */
  if (false == handler->initialized)
10003534:	687b      	ldr	r3, [r7, #4]
10003536:	2231      	movs	r2, #49	; 0x31
10003538:	5c9b      	ldrb	r3, [r3, r2]
1000353a:	2201      	movs	r2, #1
1000353c:	4053      	eors	r3, r2
1000353e:	b2db      	uxtb	r3, r3
10003540:	2b00      	cmp	r3, #0
10003542:	d038      	beq.n	100035b6 <CAPTURE_Init+0x92>
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
10003544:	687b      	ldr	r3, [r7, #4]
10003546:	222d      	movs	r2, #45	; 0x2d
10003548:	5c9b      	ldrb	r3, [r3, r2]
1000354a:	2b00      	cmp	r3, #0
1000354c:	d111      	bne.n	10003572 <CAPTURE_Init+0x4e>
    {
      status = (CAPTURE_STATUS_t) GLOBAL_CCU4_Init (handler->global_ccu4_handler);
1000354e:	687b      	ldr	r3, [r7, #4]
10003550:	695b      	ldr	r3, [r3, #20]
10003552:	220f      	movs	r2, #15
10003554:	18bc      	adds	r4, r7, r2
10003556:	1c18      	adds	r0, r3, #0
10003558:	f7ff fed0 	bl	100032fc <GLOBAL_CCU4_Init>
1000355c:	1c03      	adds	r3, r0, #0
1000355e:	7023      	strb	r3, [r4, #0]
      if (status == CAPTURE_STATUS_SUCCESS)
10003560:	230f      	movs	r3, #15
10003562:	18fb      	adds	r3, r7, r3
10003564:	781b      	ldrb	r3, [r3, #0]
10003566:	2b00      	cmp	r3, #0
10003568:	d103      	bne.n	10003572 <CAPTURE_Init+0x4e>
      {
        /* Configure CCU4 capture for the required time tick settings */
        CAPTURE_CCU4_lInit (handler);
1000356a:	687b      	ldr	r3, [r7, #4]
1000356c:	1c18      	adds	r0, r3, #0
1000356e:	f000 f8fb 	bl	10003768 <CAPTURE_CCU4_lInit>
      }
    }
#endif

#ifdef CAPTURE_GPIO_USED
    if (handler->input != NULL)
10003572:	687b      	ldr	r3, [r7, #4]
10003574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003576:	2b00      	cmp	r3, #0
10003578:	d00c      	beq.n	10003594 <CAPTURE_Init+0x70>
    {
      XMC_GPIO_Init (handler->input->port, handler->input->pin, handler->input_pin_config);
1000357a:	687b      	ldr	r3, [r7, #4]
1000357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000357e:	6819      	ldr	r1, [r3, #0]
10003580:	687b      	ldr	r3, [r7, #4]
10003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003584:	791a      	ldrb	r2, [r3, #4]
10003586:	687b      	ldr	r3, [r7, #4]
10003588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000358a:	1c08      	adds	r0, r1, #0
1000358c:	1c11      	adds	r1, r2, #0
1000358e:	1c1a      	adds	r2, r3, #0
10003590:	f7fd fe02 	bl	10001198 <XMC_GPIO_Init>

    }
#endif

    /* update the initialization flag as true for particular instance. */
    handler->initialized = true;
10003594:	687b      	ldr	r3, [r7, #4]
10003596:	2231      	movs	r2, #49	; 0x31
10003598:	2101      	movs	r1, #1
1000359a:	5499      	strb	r1, [r3, r2]

    /* Check whether the start of the timer is enabled during initialization or not */
    if (handler->start_control == true)
1000359c:	687b      	ldr	r3, [r7, #4]
1000359e:	222f      	movs	r2, #47	; 0x2f
100035a0:	5c9b      	ldrb	r3, [r3, r2]
100035a2:	2b00      	cmp	r3, #0
100035a4:	d007      	beq.n	100035b6 <CAPTURE_Init+0x92>
    {
      status = CAPTURE_Start(handler);
100035a6:	230f      	movs	r3, #15
100035a8:	18fc      	adds	r4, r7, r3
100035aa:	687b      	ldr	r3, [r7, #4]
100035ac:	1c18      	adds	r0, r3, #0
100035ae:	f000 f809 	bl	100035c4 <CAPTURE_Start>
100035b2:	1c03      	adds	r3, r0, #0
100035b4:	7023      	strb	r3, [r4, #0]
    }
  }

  return (status);
100035b6:	230f      	movs	r3, #15
100035b8:	18fb      	adds	r3, r7, r3
100035ba:	781b      	ldrb	r3, [r3, #0]
}
100035bc:	1c18      	adds	r0, r3, #0
100035be:	46bd      	mov	sp, r7
100035c0:	b005      	add	sp, #20
100035c2:	bd90      	pop	{r4, r7, pc}

100035c4 <CAPTURE_Start>:

/* This function starts the capture timer. */
CAPTURE_STATUS_t CAPTURE_Start(const CAPTURE_t *const handler)
{
100035c4:	b580      	push	{r7, lr}
100035c6:	b084      	sub	sp, #16
100035c8:	af00      	add	r7, sp, #0
100035ca:	6078      	str	r0, [r7, #4]
  CAPTURE_STATUS_t status;

  XMC_ASSERT ("CAPTURE_Start:handler NULL", (handler != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handler->initialized)
100035cc:	687b      	ldr	r3, [r7, #4]
100035ce:	2231      	movs	r2, #49	; 0x31
100035d0:	5c9b      	ldrb	r3, [r3, r2]
100035d2:	2b00      	cmp	r3, #0
100035d4:	d020      	beq.n	10003618 <CAPTURE_Start+0x54>
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
100035d6:	687b      	ldr	r3, [r7, #4]
100035d8:	222d      	movs	r2, #45	; 0x2d
100035da:	5c9b      	ldrb	r3, [r3, r2]
100035dc:	2b00      	cmp	r3, #0
100035de:	d116      	bne.n	1000360e <CAPTURE_Start+0x4a>
    {
      (void)handler->ccu4_slice_ptr->CV[0];
100035e0:	687b      	ldr	r3, [r7, #4]
100035e2:	699b      	ldr	r3, [r3, #24]
100035e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      (void)handler->ccu4_slice_ptr->CV[1];
100035e6:	687b      	ldr	r3, [r7, #4]
100035e8:	699b      	ldr	r3, [r3, #24]
100035ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      (void)handler->ccu4_slice_ptr->CV[2];
100035ec:	687b      	ldr	r3, [r7, #4]
100035ee:	699b      	ldr	r3, [r3, #24]
100035f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
      (void)handler->ccu4_slice_ptr->CV[3];
100035f2:	687b      	ldr	r3, [r7, #4]
100035f4:	699b      	ldr	r3, [r3, #24]
100035f6:	2280      	movs	r2, #128	; 0x80
100035f8:	589b      	ldr	r3, [r3, r2]

      /* Start the capture manually */
      XMC_CCU4_SLICE_ClearTimer (handler->ccu4_slice_ptr);
100035fa:	687b      	ldr	r3, [r7, #4]
100035fc:	699b      	ldr	r3, [r3, #24]
100035fe:	1c18      	adds	r0, r3, #0
10003600:	f7ff ff5e 	bl	100034c0 <XMC_CCU4_SLICE_ClearTimer>
      /* Start the capture manually */
      XMC_CCU4_SLICE_StartTimer (handler->ccu4_slice_ptr);
10003604:	687b      	ldr	r3, [r7, #4]
10003606:	699b      	ldr	r3, [r3, #24]
10003608:	1c18      	adds	r0, r3, #0
1000360a:	f7ff ff4f 	bl	100034ac <XMC_CCU4_SLICE_StartTimer>
      XMC_CCU8_SLICE_ClearTimer (handler->ccu8_slice_ptr);
      /* Start the capture manually */
      XMC_CCU8_SLICE_StartTimer (handler->ccu8_slice_ptr);
    }
#endif
    status = CAPTURE_STATUS_SUCCESS;
1000360e:	230f      	movs	r3, #15
10003610:	18fb      	adds	r3, r7, r3
10003612:	2200      	movs	r2, #0
10003614:	701a      	strb	r2, [r3, #0]
10003616:	e003      	b.n	10003620 <CAPTURE_Start+0x5c>
    }
#endif
  }
  else
  {
    status = CAPTURE_STATUS_FAILURE;
10003618:	230f      	movs	r3, #15
1000361a:	18fb      	adds	r3, r7, r3
1000361c:	2201      	movs	r2, #1
1000361e:	701a      	strb	r2, [r3, #0]
  }

  return (status);
10003620:	230f      	movs	r3, #15
10003622:	18fb      	adds	r3, r7, r3
10003624:	781b      	ldrb	r3, [r3, #0]
}
10003626:	1c18      	adds	r0, r3, #0
10003628:	46bd      	mov	sp, r7
1000362a:	b004      	add	sp, #16
1000362c:	bd80      	pop	{r7, pc}
1000362e:	46c0      	nop			; (mov r8, r8)

10003630 <CAPTURE_GetCapturedTimeInNanoSec>:
  return (status);
}


CAPTURE_STATUS_t CAPTURE_GetCapturedTimeInNanoSec(const CAPTURE_t *const handler, uint32_t *const captured_time)
{
10003630:	b590      	push	{r4, r7, lr}
10003632:	b087      	sub	sp, #28
10003634:	af00      	add	r7, sp, #0
10003636:	6078      	str	r0, [r7, #4]
10003638:	6039      	str	r1, [r7, #0]
  CAPTURE_STATUS_t status = CAPTURE_STATUS_SUCCESS;
1000363a:	2317      	movs	r3, #23
1000363c:	18fb      	adds	r3, r7, r3
1000363e:	2200      	movs	r2, #0
10003640:	701a      	strb	r2, [r3, #0]
  CAPTURE_STATUS_t status1 = CAPTURE_STATUS_SUCCESS;
10003642:	2316      	movs	r3, #22
10003644:	18fb      	adds	r3, r7, r3
10003646:	2200      	movs	r2, #0
10003648:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT ("CAPTURE_GetCapturedTimeInNanoSec:handler NULL", (handler != NULL));
  XMC_ASSERT ("CAPTURE_GetCapturedTimeInNanoSec:NULL data pointer", (captured_time != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handler->initialized)
1000364a:	687b      	ldr	r3, [r7, #4]
1000364c:	2231      	movs	r2, #49	; 0x31
1000364e:	5c9b      	ldrb	r3, [r3, r2]
10003650:	2b00      	cmp	r3, #0
10003652:	d100      	bne.n	10003656 <CAPTURE_GetCapturedTimeInNanoSec+0x26>
10003654:	e07c      	b.n	10003750 <CAPTURE_GetCapturedTimeInNanoSec+0x120>
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
10003656:	687b      	ldr	r3, [r7, #4]
10003658:	222d      	movs	r2, #45	; 0x2d
1000365a:	5c9b      	ldrb	r3, [r3, r2]
1000365c:	2b00      	cmp	r3, #0
1000365e:	d000      	beq.n	10003662 <CAPTURE_GetCapturedTimeInNanoSec+0x32>
10003660:	e07a      	b.n	10003758 <CAPTURE_GetCapturedTimeInNanoSec+0x128>
    {
      if ((handler->capture_edge_config == CAPTURE_EDGE_RISE_TO_RISE) ||
10003662:	687b      	ldr	r3, [r7, #4]
10003664:	222e      	movs	r2, #46	; 0x2e
10003666:	5c9b      	ldrb	r3, [r3, r2]
10003668:	2b00      	cmp	r3, #0
1000366a:	d004      	beq.n	10003676 <CAPTURE_GetCapturedTimeInNanoSec+0x46>
          (handler->capture_edge_config == CAPTURE_EDGE_FALL_TO_FALL))
1000366c:	687b      	ldr	r3, [r7, #4]
1000366e:	222e      	movs	r2, #46	; 0x2e
10003670:	5c9b      	ldrb	r3, [r3, r2]
  if (true == handler->initialized)
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
    {
      if ((handler->capture_edge_config == CAPTURE_EDGE_RISE_TO_RISE) ||
10003672:	2b03      	cmp	r3, #3
10003674:	d14d      	bne.n	10003712 <CAPTURE_GetCapturedTimeInNanoSec+0xe2>
          (handler->capture_edge_config == CAPTURE_EDGE_FALL_TO_FALL))
      {
        uint32_t captured_time_low_reg = 0U;
10003676:	2300      	movs	r3, #0
10003678:	613b      	str	r3, [r7, #16]
        uint32_t captured_time_high_reg = 0U;
1000367a:	2300      	movs	r3, #0
1000367c:	60fb      	str	r3, [r7, #12]

        status = CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(handler->ccu4_slice_ptr,
1000367e:	687b      	ldr	r3, [r7, #4]
10003680:	699a      	ldr	r2, [r3, #24]
10003682:	2317      	movs	r3, #23
10003684:	18fc      	adds	r4, r7, r3
10003686:	2310      	movs	r3, #16
10003688:	18fb      	adds	r3, r7, r3
1000368a:	1c10      	adds	r0, r2, #0
1000368c:	2100      	movs	r1, #0
1000368e:	1c1a      	adds	r2, r3, #0
10003690:	f000 f99a 	bl	100039c8 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>
10003694:	1c03      	adds	r3, r0, #0
10003696:	7023      	strb	r3, [r4, #0]
                                                                  XMC_CCU4_SLICE_CAP_REG_SET_LOW,
                                                                  &captured_time_low_reg);

        status1 = CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(handler->ccu4_slice_ptr,
10003698:	687b      	ldr	r3, [r7, #4]
1000369a:	699a      	ldr	r2, [r3, #24]
1000369c:	2316      	movs	r3, #22
1000369e:	18fc      	adds	r4, r7, r3
100036a0:	230c      	movs	r3, #12
100036a2:	18fb      	adds	r3, r7, r3
100036a4:	1c10      	adds	r0, r2, #0
100036a6:	2101      	movs	r1, #1
100036a8:	1c1a      	adds	r2, r3, #0
100036aa:	f000 f98d 	bl	100039c8 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>
100036ae:	1c03      	adds	r3, r0, #0
100036b0:	7023      	strb	r3, [r4, #0]
                                                                   XMC_CCU4_SLICE_CAP_REG_SET_HIGH,
                                                                   &captured_time_high_reg);

        /*calculate time tick from capture value and pre-scale value of captured register**/
        CAPTURE_lCalculateTimeTickFromTimerValue (handler, &captured_time_low_reg, true);
100036b2:	687a      	ldr	r2, [r7, #4]
100036b4:	2310      	movs	r3, #16
100036b6:	18fb      	adds	r3, r7, r3
100036b8:	1c10      	adds	r0, r2, #0
100036ba:	1c19      	adds	r1, r3, #0
100036bc:	2201      	movs	r2, #1
100036be:	f000 f8af 	bl	10003820 <CAPTURE_lCalculateTimeTickFromTimerValue>
        /* calculate time in Nanosecond from timer tick and pre-scale value of captured register**/
        captured_time_low_reg = CAPTURE_lCalculateTimeInNanoSecFromTimerTick(handler, captured_time_low_reg);
100036c2:	693b      	ldr	r3, [r7, #16]
100036c4:	687a      	ldr	r2, [r7, #4]
100036c6:	1c10      	adds	r0, r2, #0
100036c8:	1c19      	adds	r1, r3, #0
100036ca:	f000 f911 	bl	100038f0 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick>
100036ce:	1c03      	adds	r3, r0, #0
100036d0:	613b      	str	r3, [r7, #16]

        /* calculate time tick from capture value and pre-scale value of captured register**/
        CAPTURE_lCalculateTimeTickFromTimerValue (handler, &captured_time_high_reg, false);
100036d2:	687a      	ldr	r2, [r7, #4]
100036d4:	230c      	movs	r3, #12
100036d6:	18fb      	adds	r3, r7, r3
100036d8:	1c10      	adds	r0, r2, #0
100036da:	1c19      	adds	r1, r3, #0
100036dc:	2200      	movs	r2, #0
100036de:	f000 f89f 	bl	10003820 <CAPTURE_lCalculateTimeTickFromTimerValue>
        /* calculate time in Nanosecond from timer tick and pre-scale value of captured_time_high_reg**/
        captured_time_high_reg = CAPTURE_lCalculateTimeInNanoSecFromTimerTick(handler, captured_time_high_reg);
100036e2:	68fb      	ldr	r3, [r7, #12]
100036e4:	687a      	ldr	r2, [r7, #4]
100036e6:	1c10      	adds	r0, r2, #0
100036e8:	1c19      	adds	r1, r3, #0
100036ea:	f000 f901 	bl	100038f0 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick>
100036ee:	1c03      	adds	r3, r0, #0
100036f0:	60fb      	str	r3, [r7, #12]

        /* add both high and lower register value*/
        *captured_time = captured_time_low_reg + captured_time_high_reg;
100036f2:	693a      	ldr	r2, [r7, #16]
100036f4:	68fb      	ldr	r3, [r7, #12]
100036f6:	18d2      	adds	r2, r2, r3
100036f8:	683b      	ldr	r3, [r7, #0]
100036fa:	601a      	str	r2, [r3, #0]

        if (status1 == CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED)
100036fc:	2316      	movs	r3, #22
100036fe:	18fb      	adds	r3, r7, r3
10003700:	781b      	ldrb	r3, [r3, #0]
10003702:	2b02      	cmp	r3, #2
10003704:	d104      	bne.n	10003710 <CAPTURE_GetCapturedTimeInNanoSec+0xe0>
        {
          status = CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED;
10003706:	2317      	movs	r3, #23
10003708:	18fb      	adds	r3, r7, r3
1000370a:	2202      	movs	r2, #2
1000370c:	701a      	strb	r2, [r3, #0]
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
    {
      if ((handler->capture_edge_config == CAPTURE_EDGE_RISE_TO_RISE) ||
          (handler->capture_edge_config == CAPTURE_EDGE_FALL_TO_FALL))
      {
1000370e:	e01e      	b.n	1000374e <CAPTURE_GetCapturedTimeInNanoSec+0x11e>
10003710:	e01d      	b.n	1000374e <CAPTURE_GetCapturedTimeInNanoSec+0x11e>
          status = CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED;
        }
      }
      else
      {
        status = CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(handler->ccu4_slice_ptr,
10003712:	687b      	ldr	r3, [r7, #4]
10003714:	699a      	ldr	r2, [r3, #24]
10003716:	2317      	movs	r3, #23
10003718:	18fc      	adds	r4, r7, r3
1000371a:	683b      	ldr	r3, [r7, #0]
1000371c:	1c10      	adds	r0, r2, #0
1000371e:	2101      	movs	r1, #1
10003720:	1c1a      	adds	r2, r3, #0
10003722:	f000 f951 	bl	100039c8 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>
10003726:	1c03      	adds	r3, r0, #0
10003728:	7023      	strb	r3, [r4, #0]
                                                                  XMC_CCU4_SLICE_CAP_REG_SET_HIGH,
                                                                  captured_time);

        /* calculate time tick from capture value and pre-scale value of captured register**/
        CAPTURE_lCalculateTimeTickFromTimerValue (handler, captured_time, true);
1000372a:	687a      	ldr	r2, [r7, #4]
1000372c:	683b      	ldr	r3, [r7, #0]
1000372e:	1c10      	adds	r0, r2, #0
10003730:	1c19      	adds	r1, r3, #0
10003732:	2201      	movs	r2, #1
10003734:	f000 f874 	bl	10003820 <CAPTURE_lCalculateTimeTickFromTimerValue>
        /* calculate time in Nanosecond from timer tick and pre-scale value of captured register**/
        *captured_time = CAPTURE_lCalculateTimeInNanoSecFromTimerTick(handler, *captured_time);
10003738:	683b      	ldr	r3, [r7, #0]
1000373a:	681b      	ldr	r3, [r3, #0]
1000373c:	687a      	ldr	r2, [r7, #4]
1000373e:	1c10      	adds	r0, r2, #0
10003740:	1c19      	adds	r1, r3, #0
10003742:	f000 f8d5 	bl	100038f0 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick>
10003746:	1c02      	adds	r2, r0, #0
10003748:	683b      	ldr	r3, [r7, #0]
1000374a:	601a      	str	r2, [r3, #0]
1000374c:	e004      	b.n	10003758 <CAPTURE_GetCapturedTimeInNanoSec+0x128>
1000374e:	e003      	b.n	10003758 <CAPTURE_GetCapturedTimeInNanoSec+0x128>
    }
#endif
  }
  else
  {
    status = CAPTURE_STATUS_FAILURE;
10003750:	2317      	movs	r3, #23
10003752:	18fb      	adds	r3, r7, r3
10003754:	2201      	movs	r2, #1
10003756:	701a      	strb	r2, [r3, #0]
  }

  return (status);
10003758:	2317      	movs	r3, #23
1000375a:	18fb      	adds	r3, r7, r3
1000375c:	781b      	ldrb	r3, [r3, #0]
}
1000375e:	1c18      	adds	r0, r3, #0
10003760:	46bd      	mov	sp, r7
10003762:	b007      	add	sp, #28
10003764:	bd90      	pop	{r4, r7, pc}
10003766:	46c0      	nop			; (mov r8, r8)

10003768 <CAPTURE_CCU4_lInit>:
/*********************************************************************************************************************
* PRIVATE API IMPLEMENTATION
**********************************************************************************************************************/
#ifdef CAPTURE_CCU4_USED
static void CAPTURE_CCU4_lInit(const CAPTURE_t *const handler)
{
10003768:	b580      	push	{r7, lr}
1000376a:	b082      	sub	sp, #8
1000376c:	af00      	add	r7, sp, #0
1000376e:	6078      	str	r0, [r7, #4]
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CaptureInit(handler->ccu4_slice_ptr, handler->ccu4_slice_config_ptr);
10003770:	687b      	ldr	r3, [r7, #4]
10003772:	699a      	ldr	r2, [r3, #24]
10003774:	687b      	ldr	r3, [r7, #4]
10003776:	69db      	ldr	r3, [r3, #28]
10003778:	1c10      	adds	r0, r2, #0
1000377a:	1c19      	adds	r1, r3, #0
1000377c:	f7fe fd94 	bl	100022a8 <XMC_CCU4_SLICE_CaptureInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  CAPTURE_CCU4_lShadowTransfer(handler);
10003780:	687b      	ldr	r3, [r7, #4]
10003782:	1c18      	adds	r0, r3, #0
10003784:	f000 f82c 	bl	100037e0 <CAPTURE_CCU4_lShadowTransfer>

  /************Configure External Events***************/
  /* Configure slice to a external event 0 */
  XMC_CCU4_SLICE_ConfigureEvent(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_0, handler->ccu4_event0_ptr);
10003788:	687b      	ldr	r3, [r7, #4]
1000378a:	699a      	ldr	r2, [r3, #24]
1000378c:	687b      	ldr	r3, [r7, #4]
1000378e:	68db      	ldr	r3, [r3, #12]
10003790:	1c10      	adds	r0, r2, #0
10003792:	2101      	movs	r1, #1
10003794:	1c1a      	adds	r2, r3, #0
10003796:	f7fe fddf 	bl	10002358 <XMC_CCU4_SLICE_ConfigureEvent>
  /* Configure slice to a external event 1 */
  XMC_CCU4_SLICE_ConfigureEvent(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_1, handler->ccu4_event1_ptr);
1000379a:	687b      	ldr	r3, [r7, #4]
1000379c:	699a      	ldr	r2, [r3, #24]
1000379e:	687b      	ldr	r3, [r7, #4]
100037a0:	691b      	ldr	r3, [r3, #16]
100037a2:	1c10      	adds	r0, r2, #0
100037a4:	2102      	movs	r1, #2
100037a6:	1c1a      	adds	r2, r3, #0
100037a8:	f7fe fdd6 	bl	10002358 <XMC_CCU4_SLICE_ConfigureEvent>
  XMC_CCU4_SLICE_Capture0Config(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_0);
100037ac:	687b      	ldr	r3, [r7, #4]
100037ae:	699b      	ldr	r3, [r3, #24]
100037b0:	1c18      	adds	r0, r3, #0
100037b2:	2101      	movs	r1, #1
100037b4:	f7fe fd9c 	bl	100022f0 <XMC_CCU4_SLICE_Capture0Config>
  XMC_CCU4_SLICE_Capture1Config(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_1);
100037b8:	687b      	ldr	r3, [r7, #4]
100037ba:	699b      	ldr	r3, [r3, #24]
100037bc:	1c18      	adds	r0, r3, #0
100037be:	2102      	movs	r1, #2
100037c0:	f7fe fdb0 	bl	10002324 <XMC_CCU4_SLICE_Capture1Config>
    XMC_CCU4_SLICE_EnableEvent(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT0);
  }
  #endif

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handler->global_ccu4_handler->module_ptr, handler->ccu_slice_number);
100037c4:	687b      	ldr	r3, [r7, #4]
100037c6:	695b      	ldr	r3, [r3, #20]
100037c8:	6899      	ldr	r1, [r3, #8]
100037ca:	687b      	ldr	r3, [r7, #4]
100037cc:	222c      	movs	r2, #44	; 0x2c
100037ce:	5c9b      	ldrb	r3, [r3, r2]
100037d0:	1c08      	adds	r0, r1, #0
100037d2:	1c19      	adds	r1, r3, #0
100037d4:	f7ff fe5a 	bl	1000348c <XMC_CCU4_EnableClock>
}
100037d8:	46bd      	mov	sp, r7
100037da:	b002      	add	sp, #8
100037dc:	bd80      	pop	{r7, pc}
100037de:	46c0      	nop			; (mov r8, r8)

100037e0 <CAPTURE_CCU4_lShadowTransfer>:

static void CAPTURE_CCU4_lShadowTransfer(const CAPTURE_t *const handler)
{
100037e0:	b580      	push	{r7, lr}
100037e2:	b082      	sub	sp, #8
100037e4:	af00      	add	r7, sp, #0
100037e6:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handler->ccu4_slice_ptr, CAPTURE_PERIOD_16BIT_MAX);
100037e8:	687b      	ldr	r3, [r7, #4]
100037ea:	699b      	ldr	r3, [r3, #24]
100037ec:	4a0b      	ldr	r2, [pc, #44]	; (1000381c <CAPTURE_CCU4_lShadowTransfer+0x3c>)
100037ee:	1c18      	adds	r0, r3, #0
100037f0:	1c11      	adds	r1, r2, #0
100037f2:	f7ff fe6f 	bl	100034d4 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handler->ccu4_slice_ptr, 0x0U);
100037f6:	687b      	ldr	r3, [r7, #4]
100037f8:	699b      	ldr	r3, [r3, #24]
100037fa:	1c18      	adds	r0, r3, #0
100037fc:	2100      	movs	r1, #0
100037fe:	f7ff fe77 	bl	100034f0 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handler->global_ccu4_handler->module_ptr, handler->shadow_mask);
10003802:	687b      	ldr	r3, [r7, #4]
10003804:	695b      	ldr	r3, [r3, #20]
10003806:	689a      	ldr	r2, [r3, #8]
10003808:	687b      	ldr	r3, [r7, #4]
1000380a:	689b      	ldr	r3, [r3, #8]
1000380c:	1c10      	adds	r0, r2, #0
1000380e:	1c19      	adds	r1, r3, #0
10003810:	f7ff fe7c 	bl	1000350c <XMC_CCU4_EnableShadowTransfer>
}
10003814:	46bd      	mov	sp, r7
10003816:	b002      	add	sp, #8
10003818:	bd80      	pop	{r7, pc}
1000381a:	46c0      	nop			; (mov r8, r8)
1000381c:	0000ffff 	.word	0x0000ffff

10003820 <CAPTURE_lCalculateTimeTickFromTimerValue>:
#endif

static void CAPTURE_lCalculateTimeTickFromTimerValue(const CAPTURE_t *const handler,
                                                     uint32_t *const timer_val_ptr,
                                                     bool is_increment)
{
10003820:	b580      	push	{r7, lr}
10003822:	b08c      	sub	sp, #48	; 0x30
10003824:	af00      	add	r7, sp, #0
10003826:	60f8      	str	r0, [r7, #12]
10003828:	60b9      	str	r1, [r7, #8]
1000382a:	1dfb      	adds	r3, r7, #7
1000382c:	701a      	strb	r2, [r3, #0]
  /* Check for APP instance is initialized or not */
  uint32_t psc_psiv_val = 0U;
1000382e:	2300      	movs	r3, #0
10003830:	62fb      	str	r3, [r7, #44]	; 0x2c
  bool is_float_prescaler = false;
10003832:	232b      	movs	r3, #43	; 0x2b
10003834:	18fb      	adds	r3, r7, r3
10003836:	2200      	movs	r2, #0
10003838:	701a      	strb	r2, [r3, #0]
  uint32_t cxv_captv_val = (uint32_t)((uint32_t)*timer_val_ptr & 0xFFFFU);
1000383a:	68bb      	ldr	r3, [r7, #8]
1000383c:	681b      	ldr	r3, [r3, #0]
1000383e:	041b      	lsls	r3, r3, #16
10003840:	0c1b      	lsrs	r3, r3, #16
10003842:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cxv_fpcv_val = (uint32_t)((uint32_t)*timer_val_ptr >> 16U) & 0xFU;
10003844:	68bb      	ldr	r3, [r7, #8]
10003846:	681b      	ldr	r3, [r3, #0]
10003848:	0c1b      	lsrs	r3, r3, #16
1000384a:	220f      	movs	r2, #15
1000384c:	4013      	ands	r3, r2
1000384e:	61bb      	str	r3, [r7, #24]

  /* Period measured should be added 1 to get actual value*/
  if (is_increment == true)
10003850:	1dfb      	adds	r3, r7, #7
10003852:	781b      	ldrb	r3, [r3, #0]
10003854:	2b00      	cmp	r3, #0
10003856:	d002      	beq.n	1000385e <CAPTURE_lCalculateTimeTickFromTimerValue+0x3e>
  {
    cxv_captv_val = cxv_captv_val + 1U;
10003858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000385a:	3301      	adds	r3, #1
1000385c:	627b      	str	r3, [r7, #36]	; 0x24
  }
#ifdef CAPTURE_CCU4_USED
  if (CAPTURE_MODULE_CCU4 == handler->capture_module)
1000385e:	68fb      	ldr	r3, [r7, #12]
10003860:	222d      	movs	r2, #45	; 0x2d
10003862:	5c9b      	ldrb	r3, [r3, r2]
10003864:	2b00      	cmp	r3, #0
10003866:	d112      	bne.n	1000388e <CAPTURE_lCalculateTimeTickFromTimerValue+0x6e>
  {
    psc_psiv_val = handler->ccu4_slice_config_ptr->prescaler_initval;
10003868:	68fb      	ldr	r3, [r7, #12]
1000386a:	69db      	ldr	r3, [r3, #28]
1000386c:	791b      	ldrb	r3, [r3, #4]
1000386e:	071b      	lsls	r3, r3, #28
10003870:	0f1b      	lsrs	r3, r3, #28
10003872:	b2db      	uxtb	r3, r3
10003874:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (handler->ccu4_slice_config_ptr->prescaler_mode == (uint32_t)XMC_CCU4_SLICE_PRESCALER_MODE_FLOAT)
10003876:	68fb      	ldr	r3, [r7, #12]
10003878:	69db      	ldr	r3, [r3, #28]
1000387a:	789b      	ldrb	r3, [r3, #2]
1000387c:	2201      	movs	r2, #1
1000387e:	4013      	ands	r3, r2
10003880:	b2db      	uxtb	r3, r3
10003882:	2b00      	cmp	r3, #0
10003884:	d003      	beq.n	1000388e <CAPTURE_lCalculateTimeTickFromTimerValue+0x6e>
    {
      is_float_prescaler =  true;
10003886:	232b      	movs	r3, #43	; 0x2b
10003888:	18fb      	adds	r3, r7, r3
1000388a:	2201      	movs	r2, #1
1000388c:	701a      	strb	r2, [r3, #0]
      is_float_prescaler =  true;
    }
  }
#endif

  if (is_float_prescaler == true)
1000388e:	232b      	movs	r3, #43	; 0x2b
10003890:	18fb      	adds	r3, r7, r3
10003892:	781b      	ldrb	r3, [r3, #0]
10003894:	2b00      	cmp	r3, #0
10003896:	d023      	beq.n	100038e0 <CAPTURE_lCalculateTimeTickFromTimerValue+0xc0>
  {
    int32_t loop = 0;
10003898:	2300      	movs	r3, #0
1000389a:	623b      	str	r3, [r7, #32]
    uint32_t prescaler_value;
    uint32_t timer_val = 0U;
1000389c:	2300      	movs	r3, #0
1000389e:	61fb      	str	r3, [r7, #28]

    prescaler_value = cxv_fpcv_val - psc_psiv_val;
100038a0:	69ba      	ldr	r2, [r7, #24]
100038a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100038a4:	1ad3      	subs	r3, r2, r3
100038a6:	617b      	str	r3, [r7, #20]

    for (loop = (int32_t)prescaler_value; loop > 0; loop--)
100038a8:	697b      	ldr	r3, [r7, #20]
100038aa:	623b      	str	r3, [r7, #32]
100038ac:	e00a      	b.n	100038c4 <CAPTURE_lCalculateTimeTickFromTimerValue+0xa4>
    {
      timer_val = (uint32_t)timer_val << 1U;
100038ae:	69fb      	ldr	r3, [r7, #28]
100038b0:	005b      	lsls	r3, r3, #1
100038b2:	61fb      	str	r3, [r7, #28]
      timer_val += 65535U;
100038b4:	69fb      	ldr	r3, [r7, #28]
100038b6:	4a0d      	ldr	r2, [pc, #52]	; (100038ec <CAPTURE_lCalculateTimeTickFromTimerValue+0xcc>)
100038b8:	4694      	mov	ip, r2
100038ba:	4463      	add	r3, ip
100038bc:	61fb      	str	r3, [r7, #28]
    uint32_t prescaler_value;
    uint32_t timer_val = 0U;

    prescaler_value = cxv_fpcv_val - psc_psiv_val;

    for (loop = (int32_t)prescaler_value; loop > 0; loop--)
100038be:	6a3b      	ldr	r3, [r7, #32]
100038c0:	3b01      	subs	r3, #1
100038c2:	623b      	str	r3, [r7, #32]
100038c4:	6a3b      	ldr	r3, [r7, #32]
100038c6:	2b00      	cmp	r3, #0
100038c8:	dcf1      	bgt.n	100038ae <CAPTURE_lCalculateTimeTickFromTimerValue+0x8e>
    {
      timer_val = (uint32_t)timer_val << 1U;
      timer_val += 65535U;
    }

    timer_val += (uint32_t)(cxv_captv_val * (1UL << prescaler_value));
100038ca:	697b      	ldr	r3, [r7, #20]
100038cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
100038ce:	409a      	lsls	r2, r3
100038d0:	1c13      	adds	r3, r2, #0
100038d2:	69fa      	ldr	r2, [r7, #28]
100038d4:	18d3      	adds	r3, r2, r3
100038d6:	61fb      	str	r3, [r7, #28]
    *timer_val_ptr = timer_val;
100038d8:	68bb      	ldr	r3, [r7, #8]
100038da:	69fa      	ldr	r2, [r7, #28]
100038dc:	601a      	str	r2, [r3, #0]
100038de:	e002      	b.n	100038e6 <CAPTURE_lCalculateTimeTickFromTimerValue+0xc6>
  }
  else
  {
    *timer_val_ptr = cxv_captv_val;
100038e0:	68bb      	ldr	r3, [r7, #8]
100038e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
100038e4:	601a      	str	r2, [r3, #0]
  }
}
100038e6:	46bd      	mov	sp, r7
100038e8:	b00c      	add	sp, #48	; 0x30
100038ea:	bd80      	pop	{r7, pc}
100038ec:	0000ffff 	.word	0x0000ffff

100038f0 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick>:

static uint32_t CAPTURE_lCalculateTimeInNanoSecFromTimerTick(const CAPTURE_t *const handler, uint32_t timer_val)
{
100038f0:	b5b0      	push	{r4, r5, r7, lr}
100038f2:	b08e      	sub	sp, #56	; 0x38
100038f4:	af00      	add	r7, sp, #0
100038f6:	60f8      	str	r0, [r7, #12]
100038f8:	60b9      	str	r1, [r7, #8]
  uint64_t singal_period_long_long;
  uint32_t inv_sig_resolution_in_sec = 1U;
100038fa:	2301      	movs	r3, #1
100038fc:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t norm_timer_val;
  uint32_t norm_inv_sig_resolution_in_sec;
  uint32_t min_norm;
  uint32_t psc_psiv_val = 0U;
100038fe:	2300      	movs	r3, #0
10003900:	62fb      	str	r3, [r7, #44]	; 0x2c

#ifdef CAPTURE_CCU4_USED
  if (CAPTURE_MODULE_CCU4 == handler->capture_module)
10003902:	68fb      	ldr	r3, [r7, #12]
10003904:	222d      	movs	r2, #45	; 0x2d
10003906:	5c9b      	ldrb	r3, [r3, r2]
10003908:	2b00      	cmp	r3, #0
1000390a:	d10d      	bne.n	10003928 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x38>
  {
    psc_psiv_val = handler->ccu4_slice_config_ptr->prescaler_initval;
1000390c:	68fb      	ldr	r3, [r7, #12]
1000390e:	69db      	ldr	r3, [r3, #28]
10003910:	791b      	ldrb	r3, [r3, #4]
10003912:	071b      	lsls	r3, r3, #28
10003914:	0f1b      	lsrs	r3, r3, #28
10003916:	b2db      	uxtb	r3, r3
10003918:	62fb      	str	r3, [r7, #44]	; 0x2c
    inv_sig_resolution_in_sec = handler->global_ccu4_handler->module_frequency >> psc_psiv_val;
1000391a:	68fb      	ldr	r3, [r7, #12]
1000391c:	695b      	ldr	r3, [r3, #20]
1000391e:	681a      	ldr	r2, [r3, #0]
10003920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10003922:	40da      	lsrs	r2, r3
10003924:	1c13      	adds	r3, r2, #0
10003926:	637b      	str	r3, [r7, #52]	; 0x34
10003928:	68bb      	ldr	r3, [r7, #8]
1000392a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
1000392c:	697b      	ldr	r3, [r7, #20]
1000392e:	2b00      	cmp	r3, #0
10003930:	d101      	bne.n	10003936 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x46>
  {
    return 32U;
10003932:	2320      	movs	r3, #32
10003934:	e004      	b.n	10003940 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x50>
  }
  return __builtin_clz(value);
10003936:	6978      	ldr	r0, [r7, #20]
10003938:	f006 f852 	bl	100099e0 <__clzsi2>
1000393c:	1c03      	adds	r3, r0, #0
1000393e:	b2db      	uxtb	r3, r3
    psc_psiv_val = handler->ccu8_slice_config_ptr->prescaler_initval;
    inv_sig_resolution_in_sec = handler->global_ccu8_handler->module_frequency >> psc_psiv_val;
  }
#endif

  norm_timer_val = (uint32_t)__CLZ(timer_val);
10003940:	62bb      	str	r3, [r7, #40]	; 0x28
10003942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10003944:	613b      	str	r3, [r7, #16]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
10003946:	693b      	ldr	r3, [r7, #16]
10003948:	2b00      	cmp	r3, #0
1000394a:	d101      	bne.n	10003950 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x60>
  {
    return 32U;
1000394c:	2320      	movs	r3, #32
1000394e:	e004      	b.n	1000395a <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x6a>
  }
  return __builtin_clz(value);
10003950:	6938      	ldr	r0, [r7, #16]
10003952:	f006 f845 	bl	100099e0 <__clzsi2>
10003956:	1c03      	adds	r3, r0, #0
10003958:	b2db      	uxtb	r3, r3
  norm_inv_sig_resolution_in_sec = (uint32_t)__CLZ(inv_sig_resolution_in_sec);
1000395a:	627b      	str	r3, [r7, #36]	; 0x24

  if (norm_timer_val > norm_inv_sig_resolution_in_sec)
1000395c:	6aba      	ldr	r2, [r7, #40]	; 0x28
1000395e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10003960:	429a      	cmp	r2, r3
10003962:	d902      	bls.n	1000396a <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x7a>
  {
    min_norm = norm_inv_sig_resolution_in_sec;
10003964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10003966:	633b      	str	r3, [r7, #48]	; 0x30
10003968:	e001      	b.n	1000396e <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x7e>
  }
  else
  {
    min_norm = norm_timer_val;
1000396a:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000396c:	633b      	str	r3, [r7, #48]	; 0x30
  }

  /* Normalized the value to get better precision*/
  timer_val = timer_val << min_norm;
1000396e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10003970:	68ba      	ldr	r2, [r7, #8]
10003972:	409a      	lsls	r2, r3
10003974:	1c13      	adds	r3, r2, #0
10003976:	60bb      	str	r3, [r7, #8]
  inv_sig_resolution_in_sec = inv_sig_resolution_in_sec << min_norm;
10003978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000397a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000397c:	409a      	lsls	r2, r3
1000397e:	1c13      	adds	r3, r2, #0
10003980:	637b      	str	r3, [r7, #52]	; 0x34

  singal_period_long_long = (((uint64_t) timer_val) * 1000000000U) / inv_sig_resolution_in_sec;
10003982:	68bb      	ldr	r3, [r7, #8]
10003984:	603b      	str	r3, [r7, #0]
10003986:	2300      	movs	r3, #0
10003988:	607b      	str	r3, [r7, #4]
1000398a:	6838      	ldr	r0, [r7, #0]
1000398c:	6879      	ldr	r1, [r7, #4]
1000398e:	4a0d      	ldr	r2, [pc, #52]	; (100039c4 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0xd4>)
10003990:	2300      	movs	r3, #0
10003992:	f006 f863 	bl	10009a5c <__aeabi_lmul>
10003996:	1c02      	adds	r2, r0, #0
10003998:	1c0b      	adds	r3, r1, #0
1000399a:	1c11      	adds	r1, r2, #0
1000399c:	1c1a      	adds	r2, r3, #0
1000399e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
100039a0:	1c1c      	adds	r4, r3, #0
100039a2:	2300      	movs	r3, #0
100039a4:	1c1d      	adds	r5, r3, #0
100039a6:	1c08      	adds	r0, r1, #0
100039a8:	1c11      	adds	r1, r2, #0
100039aa:	1c22      	adds	r2, r4, #0
100039ac:	1c2b      	adds	r3, r5, #0
100039ae:	f006 f835 	bl	10009a1c <__aeabi_uldivmod>
100039b2:	1c03      	adds	r3, r0, #0
100039b4:	1c0c      	adds	r4, r1, #0
100039b6:	61bb      	str	r3, [r7, #24]
100039b8:	61fc      	str	r4, [r7, #28]

  return ((uint32_t)singal_period_long_long);
100039ba:	69bb      	ldr	r3, [r7, #24]
}
100039bc:	1c18      	adds	r0, r3, #0
100039be:	46bd      	mov	sp, r7
100039c0:	b00e      	add	sp, #56	; 0x38
100039c2:	bdb0      	pop	{r4, r5, r7, pc}
100039c4:	3b9aca00 	.word	0x3b9aca00

100039c8 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>:
#ifdef  CAPTURE_CCU4_USED
/* @brief Retrieves the latest captured timer value from CCU4*/
static CAPTURE_STATUS_t CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(const XMC_CCU4_SLICE_t * const slice,
                                                                         const XMC_CCU4_SLICE_CAP_REG_SET_t set,
                                                                         uint32_t * const val_ptr)
{
100039c8:	b580      	push	{r7, lr}
100039ca:	b088      	sub	sp, #32
100039cc:	af00      	add	r7, sp, #0
100039ce:	60f8      	str	r0, [r7, #12]
100039d0:	607a      	str	r2, [r7, #4]
100039d2:	230b      	movs	r3, #11
100039d4:	18fb      	adds	r3, r7, r3
100039d6:	1c0a      	adds	r2, r1, #0
100039d8:	701a      	strb	r2, [r3, #0]
              ((set == XMC_CCU4_SLICE_CAP_REG_SET_LOW) || (set == XMC_CCU4_SLICE_CAP_REG_SET_HIGH)));

  XMC_ASSERT ("CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue:Invalid Extended Capture Mode ",
              ((slice->TC) & CCU4_CC4_TC_ECM_Msk) == 0);

  retval = CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED;
100039da:	231f      	movs	r3, #31
100039dc:	18fb      	adds	r3, r7, r3
100039de:	2202      	movs	r2, #2
100039e0:	701a      	strb	r2, [r3, #0]

  if (set == XMC_CCU4_SLICE_CAP_REG_SET_HIGH)
100039e2:	230b      	movs	r3, #11
100039e4:	18fb      	adds	r3, r7, r3
100039e6:	781b      	ldrb	r3, [r3, #0]
100039e8:	2b01      	cmp	r3, #1
100039ea:	d120      	bne.n	10003a2e <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x66>
  {
    /* read capture values*/
    *val_ptr = slice->CV[CAPTURE_SLICE_CAP_REGISTER_3];
100039ec:	68fb      	ldr	r3, [r7, #12]
100039ee:	2280      	movs	r2, #128	; 0x80
100039f0:	589a      	ldr	r2, [r3, r2]
100039f2:	687b      	ldr	r3, [r7, #4]
100039f4:	601a      	str	r2, [r3, #0]
    /* check for new data or full Flag*/
    if ((*val_ptr) & CCU4_CC4_CV_FFL_Msk)
100039f6:	687b      	ldr	r3, [r7, #4]
100039f8:	681a      	ldr	r2, [r3, #0]
100039fa:	2380      	movs	r3, #128	; 0x80
100039fc:	035b      	lsls	r3, r3, #13
100039fe:	4013      	ands	r3, r2
10003a00:	d004      	beq.n	10003a0c <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x44>
    {
      retval = CAPTURE_STATUS_SUCCESS;
10003a02:	231f      	movs	r3, #31
10003a04:	18fb      	adds	r3, r7, r3
10003a06:	2200      	movs	r2, #0
10003a08:	701a      	strb	r2, [r3, #0]
10003a0a:	e02e      	b.n	10003a6a <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0xa2>
    }
    else
    {
      volatile uint32_t capture_reg_value_low;
      capture_reg_value_low = slice->CV[CAPTURE_SLICE_CAP_REGISTER_2];
10003a0c:	68fb      	ldr	r3, [r7, #12]
10003a0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
10003a10:	61bb      	str	r3, [r7, #24]
      /* check for new data or full Flag*/
      if (capture_reg_value_low & CCU4_CC4_CV_FFL_Msk)
10003a12:	69ba      	ldr	r2, [r7, #24]
10003a14:	2380      	movs	r3, #128	; 0x80
10003a16:	035b      	lsls	r3, r3, #13
10003a18:	4013      	ands	r3, r2
10003a1a:	d007      	beq.n	10003a2c <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x64>
      {
        retval = CAPTURE_STATUS_SUCCESS;
10003a1c:	231f      	movs	r3, #31
10003a1e:	18fb      	adds	r3, r7, r3
10003a20:	2200      	movs	r2, #0
10003a22:	701a      	strb	r2, [r3, #0]
        *val_ptr = capture_reg_value_low;
10003a24:	69ba      	ldr	r2, [r7, #24]
10003a26:	687b      	ldr	r3, [r7, #4]
10003a28:	601a      	str	r2, [r3, #0]
10003a2a:	e01e      	b.n	10003a6a <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0xa2>
10003a2c:	e01d      	b.n	10003a6a <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0xa2>
    }
  }
  else
  {
    /* read capture values*/
    *val_ptr = slice->CV[CAPTURE_SLICE_CAP_REGISTER_1];
10003a2e:	68fb      	ldr	r3, [r7, #12]
10003a30:	6f9a      	ldr	r2, [r3, #120]	; 0x78
10003a32:	687b      	ldr	r3, [r7, #4]
10003a34:	601a      	str	r2, [r3, #0]
    /* check for new data or full Flag*/
    if ((*val_ptr) & CCU4_CC4_CV_FFL_Msk)
10003a36:	687b      	ldr	r3, [r7, #4]
10003a38:	681a      	ldr	r2, [r3, #0]
10003a3a:	2380      	movs	r3, #128	; 0x80
10003a3c:	035b      	lsls	r3, r3, #13
10003a3e:	4013      	ands	r3, r2
10003a40:	d004      	beq.n	10003a4c <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x84>
    {
      retval = CAPTURE_STATUS_SUCCESS;
10003a42:	231f      	movs	r3, #31
10003a44:	18fb      	adds	r3, r7, r3
10003a46:	2200      	movs	r2, #0
10003a48:	701a      	strb	r2, [r3, #0]
10003a4a:	e00e      	b.n	10003a6a <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0xa2>
    }
    else
    {
      volatile uint32_t capture_reg_value_low;
      capture_reg_value_low = slice->CV[CAPTURE_SLICE_CAP_REGISTER_0];
10003a4c:	68fb      	ldr	r3, [r7, #12]
10003a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
10003a50:	617b      	str	r3, [r7, #20]
      /* check for new data or full Flag*/
      if (capture_reg_value_low & CCU4_CC4_CV_FFL_Msk)
10003a52:	697a      	ldr	r2, [r7, #20]
10003a54:	2380      	movs	r3, #128	; 0x80
10003a56:	035b      	lsls	r3, r3, #13
10003a58:	4013      	ands	r3, r2
10003a5a:	d006      	beq.n	10003a6a <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0xa2>
      {
        retval = CAPTURE_STATUS_SUCCESS;
10003a5c:	231f      	movs	r3, #31
10003a5e:	18fb      	adds	r3, r7, r3
10003a60:	2200      	movs	r2, #0
10003a62:	701a      	strb	r2, [r3, #0]
        *val_ptr = capture_reg_value_low;
10003a64:	697a      	ldr	r2, [r7, #20]
10003a66:	687b      	ldr	r3, [r7, #4]
10003a68:	601a      	str	r2, [r3, #0]
      }
    }
  }

  return retval;
10003a6a:	231f      	movs	r3, #31
10003a6c:	18fb      	adds	r3, r7, r3
10003a6e:	781b      	ldrb	r3, [r3, #0]
}
10003a70:	1c18      	adds	r0, r3, #0
10003a72:	46bd      	mov	sp, r7
10003a74:	b008      	add	sp, #32
10003a76:	bd80      	pop	{r7, pc}

10003a78 <XMC_CAN_NODE_SetEventNodePointer>:
 */

__STATIC_INLINE void XMC_CAN_NODE_SetEventNodePointer(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_POINTER_EVENT_t ptr_event,
    const uint32_t service_request)
{
10003a78:	b580      	push	{r7, lr}
10003a7a:	b084      	sub	sp, #16
10003a7c:	af00      	add	r7, sp, #0
10003a7e:	60f8      	str	r0, [r7, #12]
10003a80:	607a      	str	r2, [r7, #4]
10003a82:	230b      	movs	r3, #11
10003a84:	18fb      	adds	r3, r7, r3
10003a86:	1c0a      	adds	r2, r1, #0
10003a88:	701a      	strb	r2, [r3, #0]
  can_node->NIPR = (uint32_t)((can_node->NIPR) & ~(uint32_t)(CAN_NODE_NIPR_Msk << (uint32_t)ptr_event)) | (service_request << (uint32_t)ptr_event);
10003a8a:	68fb      	ldr	r3, [r7, #12]
10003a8c:	689b      	ldr	r3, [r3, #8]
10003a8e:	220b      	movs	r2, #11
10003a90:	18ba      	adds	r2, r7, r2
10003a92:	7812      	ldrb	r2, [r2, #0]
10003a94:	2107      	movs	r1, #7
10003a96:	4091      	lsls	r1, r2
10003a98:	1c0a      	adds	r2, r1, #0
10003a9a:	43d2      	mvns	r2, r2
10003a9c:	401a      	ands	r2, r3
10003a9e:	230b      	movs	r3, #11
10003aa0:	18fb      	adds	r3, r7, r3
10003aa2:	781b      	ldrb	r3, [r3, #0]
10003aa4:	6879      	ldr	r1, [r7, #4]
10003aa6:	4099      	lsls	r1, r3
10003aa8:	1c0b      	adds	r3, r1, #0
10003aaa:	431a      	orrs	r2, r3
10003aac:	68fb      	ldr	r3, [r7, #12]
10003aae:	609a      	str	r2, [r3, #8]
}
10003ab0:	46bd      	mov	sp, r7
10003ab2:	b004      	add	sp, #16
10003ab4:	bd80      	pop	{r7, pc}
10003ab6:	46c0      	nop			; (mov r8, r8)

10003ab8 <XMC_CAN_NODE_SetReceiveInput>:
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_SetReceiveInput(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_RECEIVE_INPUT_t input)
{
10003ab8:	b580      	push	{r7, lr}
10003aba:	b082      	sub	sp, #8
10003abc:	af00      	add	r7, sp, #0
10003abe:	6078      	str	r0, [r7, #4]
10003ac0:	1c0a      	adds	r2, r1, #0
10003ac2:	1cfb      	adds	r3, r7, #3
10003ac4:	701a      	strb	r2, [r3, #0]
  can_node->NPCR = ((can_node->NPCR) & ~(uint32_t)(CAN_NODE_NPCR_RXSEL_Msk)) |
10003ac6:	687b      	ldr	r3, [r7, #4]
10003ac8:	68db      	ldr	r3, [r3, #12]
10003aca:	2207      	movs	r2, #7
10003acc:	4393      	bics	r3, r2
10003ace:	1c1a      	adds	r2, r3, #0
                   (((uint32_t)input << CAN_NODE_NPCR_RXSEL_Pos) & (uint32_t)CAN_NODE_NPCR_RXSEL_Msk);
10003ad0:	1cfb      	adds	r3, r7, #3
10003ad2:	781b      	ldrb	r3, [r3, #0]
10003ad4:	2107      	movs	r1, #7
10003ad6:	400b      	ands	r3, r1
 */

__STATIC_INLINE void XMC_CAN_NODE_SetReceiveInput(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_RECEIVE_INPUT_t input)
{
  can_node->NPCR = ((can_node->NPCR) & ~(uint32_t)(CAN_NODE_NPCR_RXSEL_Msk)) |
10003ad8:	431a      	orrs	r2, r3
10003ada:	687b      	ldr	r3, [r7, #4]
10003adc:	60da      	str	r2, [r3, #12]
                   (((uint32_t)input << CAN_NODE_NPCR_RXSEL_Pos) & (uint32_t)CAN_NODE_NPCR_RXSEL_Msk);
}
10003ade:	46bd      	mov	sp, r7
10003ae0:	b002      	add	sp, #8
10003ae2:	bd80      	pop	{r7, pc}

10003ae4 <XMC_CAN_NODE_EnableLoopBack>:
 *  NPCRx can be written only if bit NCRx.CCE is set.
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableLoopBack(XMC_CAN_NODE_t *const can_node)
{
10003ae4:	b580      	push	{r7, lr}
10003ae6:	b082      	sub	sp, #8
10003ae8:	af00      	add	r7, sp, #0
10003aea:	6078      	str	r0, [r7, #4]
  can_node->NPCR |= (uint32_t)CAN_NODE_NPCR_LBM_Msk;
10003aec:	687b      	ldr	r3, [r7, #4]
10003aee:	68db      	ldr	r3, [r3, #12]
10003af0:	2280      	movs	r2, #128	; 0x80
10003af2:	0052      	lsls	r2, r2, #1
10003af4:	431a      	orrs	r2, r3
10003af6:	687b      	ldr	r3, [r7, #4]
10003af8:	60da      	str	r2, [r3, #12]
}
10003afa:	46bd      	mov	sp, r7
10003afc:	b002      	add	sp, #8
10003afe:	bd80      	pop	{r7, pc}

10003b00 <XMC_CAN_NODE_EnableConfigurationChange>:
 * XMC_CAN_NODE_DisableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
10003b00:	b580      	push	{r7, lr}
10003b02:	b082      	sub	sp, #8
10003b04:	af00      	add	r7, sp, #0
10003b06:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_CCE_Msk;
10003b08:	687b      	ldr	r3, [r7, #4]
10003b0a:	681b      	ldr	r3, [r3, #0]
10003b0c:	2240      	movs	r2, #64	; 0x40
10003b0e:	431a      	orrs	r2, r3
10003b10:	687b      	ldr	r3, [r7, #4]
10003b12:	601a      	str	r2, [r3, #0]
}
10003b14:	46bd      	mov	sp, r7
10003b16:	b002      	add	sp, #8
10003b18:	bd80      	pop	{r7, pc}
10003b1a:	46c0      	nop			; (mov r8, r8)

10003b1c <XMC_CAN_NODE_DisableConfigurationChange>:
 * XMC_CAN_NODE_EnableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_DisableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
10003b1c:	b580      	push	{r7, lr}
10003b1e:	b082      	sub	sp, #8
10003b20:	af00      	add	r7, sp, #0
10003b22:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CCE_Msk;
10003b24:	687b      	ldr	r3, [r7, #4]
10003b26:	681b      	ldr	r3, [r3, #0]
10003b28:	2240      	movs	r2, #64	; 0x40
10003b2a:	4393      	bics	r3, r2
10003b2c:	1c1a      	adds	r2, r3, #0
10003b2e:	687b      	ldr	r3, [r7, #4]
10003b30:	601a      	str	r2, [r3, #0]
}
10003b32:	46bd      	mov	sp, r7
10003b34:	b002      	add	sp, #8
10003b36:	bd80      	pop	{r7, pc}

10003b38 <XMC_CAN_NODE_SetInitBit>:
 * XMC_CAN_NODE_ResetInitBit()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_SetInitBit(XMC_CAN_NODE_t *const can_node)
{
10003b38:	b580      	push	{r7, lr}
10003b3a:	b082      	sub	sp, #8
10003b3c:	af00      	add	r7, sp, #0
10003b3e:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_INIT_Msk;
10003b40:	687b      	ldr	r3, [r7, #4]
10003b42:	681b      	ldr	r3, [r3, #0]
10003b44:	2201      	movs	r2, #1
10003b46:	431a      	orrs	r2, r3
10003b48:	687b      	ldr	r3, [r7, #4]
10003b4a:	601a      	str	r2, [r3, #0]
}
10003b4c:	46bd      	mov	sp, r7
10003b4e:	b002      	add	sp, #8
10003b50:	bd80      	pop	{r7, pc}
10003b52:	46c0      	nop			; (mov r8, r8)

10003b54 <XMC_CAN_NODE_ResetInitBit>:
 * \par<b>Related API's:</b><br>
 * XMC_CAN_NODE_SetInitBit()
 *
 */
__STATIC_INLINE void XMC_CAN_NODE_ResetInitBit(XMC_CAN_NODE_t *const can_node)
{
10003b54:	b580      	push	{r7, lr}
10003b56:	b082      	sub	sp, #8
10003b58:	af00      	add	r7, sp, #0
10003b5a:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_INIT_Msk;
10003b5c:	687b      	ldr	r3, [r7, #4]
10003b5e:	681b      	ldr	r3, [r3, #0]
10003b60:	2201      	movs	r2, #1
10003b62:	4393      	bics	r3, r2
10003b64:	1c1a      	adds	r2, r3, #0
10003b66:	687b      	ldr	r3, [r7, #4]
10003b68:	601a      	str	r2, [r3, #0]
}
10003b6a:	46bd      	mov	sp, r7
10003b6c:	b002      	add	sp, #8
10003b6e:	bd80      	pop	{r7, pc}

10003b70 <XMC_CAN_NODE_ReSetAnalyzerMode>:
 * XMC_CAN_NODE_SetAnalyzerMode()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_ReSetAnalyzerMode(XMC_CAN_NODE_t *const can_node)
{
10003b70:	b580      	push	{r7, lr}
10003b72:	b082      	sub	sp, #8
10003b74:	af00      	add	r7, sp, #0
10003b76:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CALM_Msk;
10003b78:	687b      	ldr	r3, [r7, #4]
10003b7a:	681b      	ldr	r3, [r3, #0]
10003b7c:	2280      	movs	r2, #128	; 0x80
10003b7e:	4393      	bics	r3, r2
10003b80:	1c1a      	adds	r2, r3, #0
10003b82:	687b      	ldr	r3, [r7, #4]
10003b84:	601a      	str	r2, [r3, #0]
}
10003b86:	46bd      	mov	sp, r7
10003b88:	b002      	add	sp, #8
10003b8a:	bd80      	pop	{r7, pc}

10003b8c <XMC_CAN_MO_SetEventNodePointer>:
 */

__STATIC_INLINE void XMC_CAN_MO_SetEventNodePointer(const XMC_CAN_MO_t *const can_mo,
    const XMC_CAN_MO_POINTER_EVENT_t can_mo_ptr_int,
    const uint32_t service_request)
{
10003b8c:	b580      	push	{r7, lr}
10003b8e:	b084      	sub	sp, #16
10003b90:	af00      	add	r7, sp, #0
10003b92:	60f8      	str	r0, [r7, #12]
10003b94:	607a      	str	r2, [r7, #4]
10003b96:	230b      	movs	r3, #11
10003b98:	18fb      	adds	r3, r7, r3
10003b9a:	1c0a      	adds	r2, r1, #0
10003b9c:	701a      	strb	r2, [r3, #0]
  can_mo->can_mo_ptr->MOIPR = ((can_mo->can_mo_ptr->MOIPR ) & ~(uint32_t)((uint32_t)CAN_MO_MOIPR_Msk << (uint32_t)can_mo_ptr_int)) |
10003b9e:	68fb      	ldr	r3, [r7, #12]
10003ba0:	681b      	ldr	r3, [r3, #0]
10003ba2:	68fa      	ldr	r2, [r7, #12]
10003ba4:	6812      	ldr	r2, [r2, #0]
10003ba6:	6892      	ldr	r2, [r2, #8]
10003ba8:	210b      	movs	r1, #11
10003baa:	1879      	adds	r1, r7, r1
10003bac:	7809      	ldrb	r1, [r1, #0]
10003bae:	2007      	movs	r0, #7
10003bb0:	4088      	lsls	r0, r1
10003bb2:	1c01      	adds	r1, r0, #0
10003bb4:	43c9      	mvns	r1, r1
10003bb6:	4011      	ands	r1, r2
                              (service_request << (uint32_t)can_mo_ptr_int);
10003bb8:	220b      	movs	r2, #11
10003bba:	18ba      	adds	r2, r7, r2
10003bbc:	7812      	ldrb	r2, [r2, #0]
10003bbe:	6878      	ldr	r0, [r7, #4]
10003bc0:	4090      	lsls	r0, r2
10003bc2:	1c02      	adds	r2, r0, #0

__STATIC_INLINE void XMC_CAN_MO_SetEventNodePointer(const XMC_CAN_MO_t *const can_mo,
    const XMC_CAN_MO_POINTER_EVENT_t can_mo_ptr_int,
    const uint32_t service_request)
{
  can_mo->can_mo_ptr->MOIPR = ((can_mo->can_mo_ptr->MOIPR ) & ~(uint32_t)((uint32_t)CAN_MO_MOIPR_Msk << (uint32_t)can_mo_ptr_int)) |
10003bc4:	430a      	orrs	r2, r1
10003bc6:	609a      	str	r2, [r3, #8]
                              (service_request << (uint32_t)can_mo_ptr_int);
}
10003bc8:	46bd      	mov	sp, r7
10003bca:	b004      	add	sp, #16
10003bcc:	bd80      	pop	{r7, pc}
10003bce:	46c0      	nop			; (mov r8, r8)

10003bd0 <XMC_CAN_MO_EnableEvent>:
 *
 */

__STATIC_INLINE void XMC_CAN_MO_EnableEvent(const XMC_CAN_MO_t *const can_mo,
    const uint32_t event)
{
10003bd0:	b580      	push	{r7, lr}
10003bd2:	b082      	sub	sp, #8
10003bd4:	af00      	add	r7, sp, #0
10003bd6:	6078      	str	r0, [r7, #4]
10003bd8:	6039      	str	r1, [r7, #0]
  can_mo->can_mo_ptr->MOFCR |= event;
10003bda:	687b      	ldr	r3, [r7, #4]
10003bdc:	681b      	ldr	r3, [r3, #0]
10003bde:	687a      	ldr	r2, [r7, #4]
10003be0:	6812      	ldr	r2, [r2, #0]
10003be2:	6811      	ldr	r1, [r2, #0]
10003be4:	683a      	ldr	r2, [r7, #0]
10003be6:	430a      	orrs	r2, r1
10003be8:	601a      	str	r2, [r3, #0]
}
10003bea:	46bd      	mov	sp, r7
10003bec:	b002      	add	sp, #8
10003bee:	bd80      	pop	{r7, pc}

10003bf0 <CAN_NODE_MO_EnableTxEvent>:
 *   return (1);
 * }
 * @endcode
 */
__STATIC_INLINE void CAN_NODE_MO_EnableTxEvent(const CAN_NODE_LMO_t *const can_lmo)
{
10003bf0:	b580      	push	{r7, lr}
10003bf2:	b082      	sub	sp, #8
10003bf4:	af00      	add	r7, sp, #0
10003bf6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_EnableTxEvent: null pointer", can_lmo != NULL);
  XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_TRANSMIT);
10003bf8:	687b      	ldr	r3, [r7, #4]
10003bfa:	681a      	ldr	r2, [r3, #0]
10003bfc:	2380      	movs	r3, #128	; 0x80
10003bfe:	029b      	lsls	r3, r3, #10
10003c00:	1c10      	adds	r0, r2, #0
10003c02:	1c19      	adds	r1, r3, #0
10003c04:	f7ff ffe4 	bl	10003bd0 <XMC_CAN_MO_EnableEvent>
}
10003c08:	46bd      	mov	sp, r7
10003c0a:	b002      	add	sp, #8
10003c0c:	bd80      	pop	{r7, pc}
10003c0e:	46c0      	nop			; (mov r8, r8)

10003c10 <CAN_NODE_MO_EnableRxEvent>:
 *   return (1);
 * }
 * @endcode
 */
__STATIC_INLINE void CAN_NODE_MO_EnableRxEvent(const CAN_NODE_LMO_t *const can_lmo)
{
10003c10:	b580      	push	{r7, lr}
10003c12:	b082      	sub	sp, #8
10003c14:	af00      	add	r7, sp, #0
10003c16:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_EnableRxEvent: null pointer", can_lmo != NULL);
  XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_RECEIVE);
10003c18:	687b      	ldr	r3, [r7, #4]
10003c1a:	681a      	ldr	r2, [r3, #0]
10003c1c:	2380      	movs	r3, #128	; 0x80
10003c1e:	025b      	lsls	r3, r3, #9
10003c20:	1c10      	adds	r0, r2, #0
10003c22:	1c19      	adds	r1, r3, #0
10003c24:	f7ff ffd4 	bl	10003bd0 <XMC_CAN_MO_EnableEvent>
}
10003c28:	46bd      	mov	sp, r7
10003c2a:	b002      	add	sp, #8
10003c2c:	bd80      	pop	{r7, pc}
10003c2e:	46c0      	nop			; (mov r8, r8)

10003c30 <CAN_NODE_SetNodeEvents>:
  * @param  handle is a pointer pointing to APP data structure.
  * @return None
  */

static void CAN_NODE_SetNodeEvents(const CAN_NODE_t *handle)
{
10003c30:	b580      	push	{r7, lr}
10003c32:	b084      	sub	sp, #16
10003c34:	af00      	add	r7, sp, #0
10003c36:	6078      	str	r0, [r7, #4]
  uint32_t lnode_event = 0U;
10003c38:	2300      	movs	r3, #0
10003c3a:	60fb      	str	r3, [r7, #12]

  XMC_ASSERT("CAN_NODE_lInit: handle null", handle != NULL);

  CAN_NODE_SetNodePointer(handle); /* set node service pointer */
10003c3c:	687b      	ldr	r3, [r7, #4]
10003c3e:	1c18      	adds	r0, r3, #0
10003c40:	f000 f832 	bl	10003ca8 <CAN_NODE_SetNodePointer>

  if (handle->txok_event_enable == true)
10003c44:	687b      	ldr	r3, [r7, #4]
10003c46:	22a4      	movs	r2, #164	; 0xa4
10003c48:	5c9b      	ldrb	r3, [r3, r2]
10003c4a:	2b00      	cmp	r3, #0
10003c4c:	d003      	beq.n	10003c56 <CAN_NODE_SetNodeEvents+0x26>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_TX_INT;
10003c4e:	68fb      	ldr	r3, [r7, #12]
10003c50:	2202      	movs	r2, #2
10003c52:	4313      	orrs	r3, r2
10003c54:	60fb      	str	r3, [r7, #12]
  }
  if (handle->lec_event_enable == true)
10003c56:	687b      	ldr	r3, [r7, #4]
10003c58:	22a3      	movs	r2, #163	; 0xa3
10003c5a:	5c9b      	ldrb	r3, [r3, r2]
10003c5c:	2b00      	cmp	r3, #0
10003c5e:	d003      	beq.n	10003c68 <CAN_NODE_SetNodeEvents+0x38>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_LEC;
10003c60:	68fb      	ldr	r3, [r7, #12]
10003c62:	2204      	movs	r2, #4
10003c64:	4313      	orrs	r3, r2
10003c66:	60fb      	str	r3, [r7, #12]
  }
  if (handle->alert_event_enable == true)
10003c68:	687b      	ldr	r3, [r7, #4]
10003c6a:	22a5      	movs	r2, #165	; 0xa5
10003c6c:	5c9b      	ldrb	r3, [r3, r2]
10003c6e:	2b00      	cmp	r3, #0
10003c70:	d003      	beq.n	10003c7a <CAN_NODE_SetNodeEvents+0x4a>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_ALERT;
10003c72:	68fb      	ldr	r3, [r7, #12]
10003c74:	2208      	movs	r2, #8
10003c76:	4313      	orrs	r3, r2
10003c78:	60fb      	str	r3, [r7, #12]
  }
  XMC_CAN_NODE_EnableEvent(handle->node_ptr, (XMC_CAN_NODE_EVENT_t)lnode_event);
10003c7a:	687b      	ldr	r3, [r7, #4]
10003c7c:	685a      	ldr	r2, [r3, #4]
10003c7e:	68fb      	ldr	r3, [r7, #12]
10003c80:	1c10      	adds	r0, r2, #0
10003c82:	1c19      	adds	r1, r3, #0
10003c84:	f7fe fa6a 	bl	1000215c <XMC_CAN_NODE_EnableEvent>

  if (handle->framecount_event_enable == true)
10003c88:	687b      	ldr	r3, [r7, #4]
10003c8a:	22a6      	movs	r2, #166	; 0xa6
10003c8c:	5c9b      	ldrb	r3, [r3, r2]
10003c8e:	2b00      	cmp	r3, #0
10003c90:	d007      	beq.n	10003ca2 <CAN_NODE_SetNodeEvents+0x72>
  {
    XMC_CAN_NODE_EnableEvent(handle->node_ptr, XMC_CAN_NODE_EVENT_CFCIE);
10003c92:	687b      	ldr	r3, [r7, #4]
10003c94:	685a      	ldr	r2, [r3, #4]
10003c96:	2380      	movs	r3, #128	; 0x80
10003c98:	03db      	lsls	r3, r3, #15
10003c9a:	1c10      	adds	r0, r2, #0
10003c9c:	1c19      	adds	r1, r3, #0
10003c9e:	f7fe fa5d 	bl	1000215c <XMC_CAN_NODE_EnableEvent>
  }

}
10003ca2:	46bd      	mov	sp, r7
10003ca4:	b004      	add	sp, #16
10003ca6:	bd80      	pop	{r7, pc}

10003ca8 <CAN_NODE_SetNodePointer>:
  * @brief  Function to set the Node event pointer
  *
  */

static void CAN_NODE_SetNodePointer(const CAN_NODE_t *handle)
{
10003ca8:	b580      	push	{r7, lr}
10003caa:	b082      	sub	sp, #8
10003cac:	af00      	add	r7, sp, #0
10003cae:	6078      	str	r0, [r7, #4]

  XMC_ASSERT("CAN_NODE_SetNodePointer: handle null", handle != NULL);

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
10003cb0:	687b      	ldr	r3, [r7, #4]
10003cb2:	6859      	ldr	r1, [r3, #4]
                                                        handle->node_sr_ptr->alert_event_sr);
10003cb4:	687b      	ldr	r3, [r7, #4]
10003cb6:	228c      	movs	r2, #140	; 0x8c
10003cb8:	589b      	ldr	r3, [r3, r2]
10003cba:	781b      	ldrb	r3, [r3, #0]
{

  XMC_ASSERT("CAN_NODE_SetNodePointer: handle null", handle != NULL);

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
10003cbc:	1c08      	adds	r0, r1, #0
10003cbe:	2100      	movs	r1, #0
10003cc0:	1c1a      	adds	r2, r3, #0
10003cc2:	f7ff fed9 	bl	10003a78 <XMC_CAN_NODE_SetEventNodePointer>
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
10003cc6:	687b      	ldr	r3, [r7, #4]
10003cc8:	6859      	ldr	r1, [r3, #4]
                                                         handle->node_sr_ptr->lec_event_sr);
10003cca:	687b      	ldr	r3, [r7, #4]
10003ccc:	228c      	movs	r2, #140	; 0x8c
10003cce:	589b      	ldr	r3, [r3, r2]
10003cd0:	785b      	ldrb	r3, [r3, #1]

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
10003cd2:	1c08      	adds	r0, r1, #0
10003cd4:	2104      	movs	r1, #4
10003cd6:	1c1a      	adds	r2, r3, #0
10003cd8:	f7ff fece 	bl	10003a78 <XMC_CAN_NODE_SetEventNodePointer>
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
10003cdc:	687b      	ldr	r3, [r7, #4]
10003cde:	6859      	ldr	r1, [r3, #4]
                                                               handle->node_sr_ptr->txok_event_sr);
10003ce0:	687b      	ldr	r3, [r7, #4]
10003ce2:	228c      	movs	r2, #140	; 0x8c
10003ce4:	589b      	ldr	r3, [r3, r2]
10003ce6:	789b      	ldrb	r3, [r3, #2]
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
10003ce8:	1c08      	adds	r0, r1, #0
10003cea:	2108      	movs	r1, #8
10003cec:	1c1a      	adds	r2, r3, #0
10003cee:	f7ff fec3 	bl	10003a78 <XMC_CAN_NODE_SetEventNodePointer>
                                                               handle->node_sr_ptr->txok_event_sr);
  /* Configured the node event pointer for the Frame counter event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER,
10003cf2:	687b      	ldr	r3, [r7, #4]
10003cf4:	6859      	ldr	r1, [r3, #4]
                                                             handle->node_sr_ptr->framecount_event_sr);
10003cf6:	687b      	ldr	r3, [r7, #4]
10003cf8:	228c      	movs	r2, #140	; 0x8c
10003cfa:	589b      	ldr	r3, [r3, r2]
10003cfc:	78db      	ldrb	r3, [r3, #3]
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
                                                               handle->node_sr_ptr->txok_event_sr);
  /* Configured the node event pointer for the Frame counter event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER,
10003cfe:	1c08      	adds	r0, r1, #0
10003d00:	210c      	movs	r1, #12
10003d02:	1c1a      	adds	r2, r3, #0
10003d04:	f7ff feb8 	bl	10003a78 <XMC_CAN_NODE_SetEventNodePointer>
                                                             handle->node_sr_ptr->framecount_event_sr);

}
10003d08:	46bd      	mov	sp, r7
10003d0a:	b002      	add	sp, #8
10003d0c:	bd80      	pop	{r7, pc}
10003d0e:	46c0      	nop			; (mov r8, r8)

10003d10 <CAN_NODE_MO_Init>:
  XMC_CAN_NODE_NominalBitTimeConfigure(can_node, can_bit_time);
}

/*  Function to initialize the CAN MO based on UI configuration. */
void CAN_NODE_MO_Init(const CAN_NODE_LMO_t *lmo_ptr)
{
10003d10:	b580      	push	{r7, lr}
10003d12:	b082      	sub	sp, #8
10003d14:	af00      	add	r7, sp, #0
10003d16:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_Init: lmo_ptr null", lmo_ptr != NULL);

  XMC_CAN_MO_Config(lmo_ptr->mo_ptr);
10003d18:	687b      	ldr	r3, [r7, #4]
10003d1a:	681b      	ldr	r3, [r3, #0]
10003d1c:	1c18      	adds	r0, r3, #0
10003d1e:	f7fd ffff 	bl	10001d20 <XMC_CAN_MO_Config>

  if (lmo_ptr->tx_event_enable == true)
10003d22:	687b      	ldr	r3, [r7, #4]
10003d24:	79db      	ldrb	r3, [r3, #7]
10003d26:	2b00      	cmp	r3, #0
10003d28:	d00c      	beq.n	10003d44 <CAN_NODE_MO_Init+0x34>
  {
    XMC_CAN_MO_SetEventNodePointer(lmo_ptr->mo_ptr, XMC_CAN_MO_POINTER_EVENT_TRANSMIT, lmo_ptr->tx_sr);
10003d2a:	687b      	ldr	r3, [r7, #4]
10003d2c:	681a      	ldr	r2, [r3, #0]
10003d2e:	687b      	ldr	r3, [r7, #4]
10003d30:	795b      	ldrb	r3, [r3, #5]
10003d32:	1c10      	adds	r0, r2, #0
10003d34:	2104      	movs	r1, #4
10003d36:	1c1a      	adds	r2, r3, #0
10003d38:	f7ff ff28 	bl	10003b8c <XMC_CAN_MO_SetEventNodePointer>
    CAN_NODE_MO_EnableTxEvent(lmo_ptr);
10003d3c:	687b      	ldr	r3, [r7, #4]
10003d3e:	1c18      	adds	r0, r3, #0
10003d40:	f7ff ff56 	bl	10003bf0 <CAN_NODE_MO_EnableTxEvent>
  }
  if (lmo_ptr->rx_event_enable == true)
10003d44:	687b      	ldr	r3, [r7, #4]
10003d46:	7a1b      	ldrb	r3, [r3, #8]
10003d48:	2b00      	cmp	r3, #0
10003d4a:	d00c      	beq.n	10003d66 <CAN_NODE_MO_Init+0x56>
  {
    XMC_CAN_MO_SetEventNodePointer(lmo_ptr->mo_ptr, XMC_CAN_MO_POINTER_EVENT_RECEIVE, lmo_ptr->rx_sr);
10003d4c:	687b      	ldr	r3, [r7, #4]
10003d4e:	681a      	ldr	r2, [r3, #0]
10003d50:	687b      	ldr	r3, [r7, #4]
10003d52:	799b      	ldrb	r3, [r3, #6]
10003d54:	1c10      	adds	r0, r2, #0
10003d56:	2100      	movs	r1, #0
10003d58:	1c1a      	adds	r2, r3, #0
10003d5a:	f7ff ff17 	bl	10003b8c <XMC_CAN_MO_SetEventNodePointer>
    CAN_NODE_MO_EnableRxEvent(lmo_ptr);
10003d5e:	687b      	ldr	r3, [r7, #4]
10003d60:	1c18      	adds	r0, r3, #0
10003d62:	f7ff ff55 	bl	10003c10 <CAN_NODE_MO_EnableRxEvent>
  }

}
10003d66:	46bd      	mov	sp, r7
10003d68:	b002      	add	sp, #8
10003d6a:	bd80      	pop	{r7, pc}

10003d6c <CAN_NODE_MO_Transmit>:

/* Function to transmit the can MO frame.  */
CAN_NODE_STATUS_t CAN_NODE_MO_Transmit(const CAN_NODE_LMO_t *lmo_ptr)
{
10003d6c:	b590      	push	{r4, r7, lr}
10003d6e:	b085      	sub	sp, #20
10003d70:	af00      	add	r7, sp, #0
10003d72:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
10003d74:	230f      	movs	r3, #15
10003d76:	18fb      	adds	r3, r7, r3
10003d78:	2200      	movs	r2, #0
10003d7a:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("CAN_NODE_MO_Transmit: lmo_ptr null", lmo_ptr != NULL);

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_Transmit(lmo_ptr->mo_ptr);
10003d7c:	687b      	ldr	r3, [r7, #4]
10003d7e:	681b      	ldr	r3, [r3, #0]
10003d80:	220f      	movs	r2, #15
10003d82:	18bc      	adds	r4, r7, r2
10003d84:	1c18      	adds	r0, r3, #0
10003d86:	f7fe f8ad 	bl	10001ee4 <XMC_CAN_MO_Transmit>
10003d8a:	1c03      	adds	r3, r0, #0
10003d8c:	7023      	strb	r3, [r4, #0]
  return (status);
10003d8e:	230f      	movs	r3, #15
10003d90:	18fb      	adds	r3, r7, r3
10003d92:	781b      	ldrb	r3, [r3, #0]
}
10003d94:	1c18      	adds	r0, r3, #0
10003d96:	46bd      	mov	sp, r7
10003d98:	b005      	add	sp, #20
10003d9a:	bd90      	pop	{r4, r7, pc}

10003d9c <CAN_NODE_MO_Receive>:

/* Function to read the received CAN message from the selected message object. */
CAN_NODE_STATUS_t CAN_NODE_MO_Receive( CAN_NODE_LMO_t *lmo_ptr)
{
10003d9c:	b590      	push	{r4, r7, lr}
10003d9e:	b085      	sub	sp, #20
10003da0:	af00      	add	r7, sp, #0
10003da2:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
10003da4:	230f      	movs	r3, #15
10003da6:	18fb      	adds	r3, r7, r3
10003da8:	2200      	movs	r2, #0
10003daa:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("CAN_NODE_MO_Receive: lmo_ptr null", lmo_ptr != NULL);

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_Receive(lmo_ptr->mo_ptr);
10003dac:	687b      	ldr	r3, [r7, #4]
10003dae:	681b      	ldr	r3, [r3, #0]
10003db0:	220f      	movs	r2, #15
10003db2:	18bc      	adds	r4, r7, r2
10003db4:	1c18      	adds	r0, r3, #0
10003db6:	f7fe f8cd 	bl	10001f54 <XMC_CAN_MO_Receive>
10003dba:	1c03      	adds	r3, r0, #0
10003dbc:	7023      	strb	r3, [r4, #0]
  return (status);
10003dbe:	230f      	movs	r3, #15
10003dc0:	18fb      	adds	r3, r7, r3
10003dc2:	781b      	ldrb	r3, [r3, #0]
}
10003dc4:	1c18      	adds	r0, r3, #0
10003dc6:	46bd      	mov	sp, r7
10003dc8:	b005      	add	sp, #20
10003dca:	bd90      	pop	{r4, r7, pc}

10003dcc <CAN_NODE_MO_UpdateData>:
  return (status);
}

/* Function to updates the data for the CAN Message Object. */
CAN_NODE_STATUS_t CAN_NODE_MO_UpdateData(const CAN_NODE_LMO_t *const lmo_ptr, uint8_t *array_data)
{
10003dcc:	b590      	push	{r4, r7, lr}
10003dce:	b085      	sub	sp, #20
10003dd0:	af00      	add	r7, sp, #0
10003dd2:	6078      	str	r0, [r7, #4]
10003dd4:	6039      	str	r1, [r7, #0]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
10003dd6:	230f      	movs	r3, #15
10003dd8:	18fb      	adds	r3, r7, r3
10003dda:	2200      	movs	r2, #0
10003ddc:	701a      	strb	r2, [r3, #0]
  uint32_t *data_pointer = (uint32_t*) array_data;
10003dde:	683b      	ldr	r3, [r7, #0]
10003de0:	60bb      	str	r3, [r7, #8]

  XMC_ASSERT("CAN_NODE_MO_UpdateData: lmo_ptr null", lmo_ptr != NULL);

  lmo_ptr->mo_ptr->can_data[0U] = *data_pointer;
10003de2:	687b      	ldr	r3, [r7, #4]
10003de4:	681b      	ldr	r3, [r3, #0]
10003de6:	68ba      	ldr	r2, [r7, #8]
10003de8:	6812      	ldr	r2, [r2, #0]
10003dea:	611a      	str	r2, [r3, #16]
  lmo_ptr->mo_ptr->can_data[1U] = *(data_pointer + 1U);
10003dec:	687b      	ldr	r3, [r7, #4]
10003dee:	681b      	ldr	r3, [r3, #0]
10003df0:	68ba      	ldr	r2, [r7, #8]
10003df2:	6852      	ldr	r2, [r2, #4]
10003df4:	615a      	str	r2, [r3, #20]

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_UpdateData(lmo_ptr->mo_ptr);
10003df6:	687b      	ldr	r3, [r7, #4]
10003df8:	681b      	ldr	r3, [r3, #0]
10003dfa:	220f      	movs	r2, #15
10003dfc:	18bc      	adds	r4, r7, r2
10003dfe:	1c18      	adds	r0, r3, #0
10003e00:	f7fe f82e 	bl	10001e60 <XMC_CAN_MO_UpdateData>
10003e04:	1c03      	adds	r3, r0, #0
10003e06:	7023      	strb	r3, [r4, #0]
  return (status);
10003e08:	230f      	movs	r3, #15
10003e0a:	18fb      	adds	r3, r7, r3
10003e0c:	781b      	ldrb	r3, [r3, #0]
}
10003e0e:	1c18      	adds	r0, r3, #0
10003e10:	46bd      	mov	sp, r7
10003e12:	b005      	add	sp, #20
10003e14:	bd90      	pop	{r4, r7, pc}
10003e16:	46c0      	nop			; (mov r8, r8)

10003e18 <CAN_NODE_Init>:
/*  Function to initialize the CAN node by configuring the baud rate, can bus type (External or internal)
 *  and message objects.
 */

CAN_NODE_STATUS_t CAN_NODE_Init(const CAN_NODE_t* handle)
{
10003e18:	b590      	push	{r4, r7, lr}
10003e1a:	b087      	sub	sp, #28
10003e1c:	af00      	add	r7, sp, #0
10003e1e:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
10003e20:	2317      	movs	r3, #23
10003e22:	18fb      	adds	r3, r7, r3
10003e24:	2200      	movs	r2, #0
10003e26:	701a      	strb	r2, [r3, #0]
  uint32_t loop_count;
  const CAN_NODE_LMO_t *lmo_ptr;

  XMC_ASSERT("CAN_NODE_Init: handle null", handle != NULL);

  const CAN_NODE_GPIO_t *const lgpio_ptr = handle->gpio_out;
10003e28:	687b      	ldr	r3, [r7, #4]
10003e2a:	2290      	movs	r2, #144	; 0x90
10003e2c:	589b      	ldr	r3, [r3, r2]
10003e2e:	60fb      	str	r3, [r7, #12]

  /* Initialize the GLOBAL_CAN APP */
  status  = (CAN_NODE_STATUS_t)GLOBAL_CAN_Init(handle->global_ptr);
10003e30:	687b      	ldr	r3, [r7, #4]
10003e32:	681b      	ldr	r3, [r3, #0]
10003e34:	2217      	movs	r2, #23
10003e36:	18bc      	adds	r4, r7, r2
10003e38:	1c18      	adds	r0, r3, #0
10003e3a:	f7ff fa7f 	bl	1000333c <GLOBAL_CAN_Init>
10003e3e:	1c03      	adds	r3, r0, #0
10003e40:	7023      	strb	r3, [r4, #0]

  if (status == CAN_NODE_STATUS_SUCCESS)
10003e42:	2317      	movs	r3, #23
10003e44:	18fb      	adds	r3, r7, r3
10003e46:	781b      	ldrb	r3, [r3, #0]
10003e48:	2b00      	cmp	r3, #0
10003e4a:	d000      	beq.n	10003e4e <CAN_NODE_Init+0x36>
10003e4c:	e085      	b.n	10003f5a <CAN_NODE_Init+0x142>
  {
    /* Initialize the GUI configured values for baud rate to NBTR Reg */
    if (XMC_CAN_NODE_NominalBitTimeConfigureEx(handle->node_ptr, handle->baudrate_config) == XMC_CAN_STATUS_SUCCESS)
10003e4e:	687b      	ldr	r3, [r7, #4]
10003e50:	685a      	ldr	r2, [r3, #4]
10003e52:	687b      	ldr	r3, [r7, #4]
10003e54:	689b      	ldr	r3, [r3, #8]
10003e56:	1c10      	adds	r0, r2, #0
10003e58:	1c19      	adds	r1, r3, #0
10003e5a:	f7fd fdd5 	bl	10001a08 <XMC_CAN_NODE_NominalBitTimeConfigureEx>
10003e5e:	1e03      	subs	r3, r0, #0
10003e60:	d176      	bne.n	10003f50 <CAN_NODE_Init+0x138>
    {
      /* set CCE and INIT bit NCR for node configuration */

      XMC_CAN_NODE_EnableConfigurationChange(handle->node_ptr);
10003e62:	687b      	ldr	r3, [r7, #4]
10003e64:	685b      	ldr	r3, [r3, #4]
10003e66:	1c18      	adds	r0, r3, #0
10003e68:	f7ff fe4a 	bl	10003b00 <XMC_CAN_NODE_EnableConfigurationChange>
      XMC_CAN_NODE_SetInitBit(handle->node_ptr);
10003e6c:	687b      	ldr	r3, [r7, #4]
10003e6e:	685b      	ldr	r3, [r3, #4]
10003e70:	1c18      	adds	r0, r3, #0
10003e72:	f7ff fe61 	bl	10003b38 <XMC_CAN_NODE_SetInitBit>
      XMC_CAN_NODE_ReSetAnalyzerMode(handle->node_ptr);
10003e76:	687b      	ldr	r3, [r7, #4]
10003e78:	685b      	ldr	r3, [r3, #4]
10003e7a:	1c18      	adds	r0, r3, #0
10003e7c:	f7ff fe78 	bl	10003b70 <XMC_CAN_NODE_ReSetAnalyzerMode>

      if (handle->loopback_enable == true) /* Loop back mode enabled */
10003e80:	687b      	ldr	r3, [r7, #4]
10003e82:	22a7      	movs	r2, #167	; 0xa7
10003e84:	5c9b      	ldrb	r3, [r3, r2]
10003e86:	2b00      	cmp	r3, #0
10003e88:	d005      	beq.n	10003e96 <CAN_NODE_Init+0x7e>
      {
        XMC_CAN_NODE_EnableLoopBack(handle->node_ptr);
10003e8a:	687b      	ldr	r3, [r7, #4]
10003e8c:	685b      	ldr	r3, [r3, #4]
10003e8e:	1c18      	adds	r0, r3, #0
10003e90:	f7ff fe28 	bl	10003ae4 <XMC_CAN_NODE_EnableLoopBack>
10003e94:	e016      	b.n	10003ec4 <CAN_NODE_Init+0xac>
      }
      else
      {
        XMC_GPIO_Init(handle->gpio_in->port, handle->gpio_in->pin, handle->gpio_in_config);
10003e96:	687b      	ldr	r3, [r7, #4]
10003e98:	2298      	movs	r2, #152	; 0x98
10003e9a:	589b      	ldr	r3, [r3, r2]
10003e9c:	6818      	ldr	r0, [r3, #0]
10003e9e:	687b      	ldr	r3, [r7, #4]
10003ea0:	2298      	movs	r2, #152	; 0x98
10003ea2:	589b      	ldr	r3, [r3, r2]
10003ea4:	7919      	ldrb	r1, [r3, #4]
10003ea6:	687b      	ldr	r3, [r7, #4]
10003ea8:	229c      	movs	r2, #156	; 0x9c
10003eaa:	589b      	ldr	r3, [r3, r2]
10003eac:	1c1a      	adds	r2, r3, #0
10003eae:	f7fd f973 	bl	10001198 <XMC_GPIO_Init>
        XMC_CAN_NODE_SetReceiveInput(handle->node_ptr, handle->rx_signal);
10003eb2:	687b      	ldr	r3, [r7, #4]
10003eb4:	6859      	ldr	r1, [r3, #4]
10003eb6:	687b      	ldr	r3, [r7, #4]
10003eb8:	22a0      	movs	r2, #160	; 0xa0
10003eba:	5c9b      	ldrb	r3, [r3, r2]
10003ebc:	1c08      	adds	r0, r1, #0
10003ebe:	1c19      	adds	r1, r3, #0
10003ec0:	f7ff fdfa 	bl	10003ab8 <XMC_CAN_NODE_SetReceiveInput>
      }
      CAN_NODE_SetNodeEvents(handle); /* API to enable node events */
10003ec4:	687b      	ldr	r3, [r7, #4]
10003ec6:	1c18      	adds	r0, r3, #0
10003ec8:	f7ff feb2 	bl	10003c30 <CAN_NODE_SetNodeEvents>

      for (loop_count = 0U; loop_count < handle->mo_count; loop_count++)
10003ecc:	2300      	movs	r3, #0
10003ece:	613b      	str	r3, [r7, #16]
10003ed0:	e01a      	b.n	10003f08 <CAN_NODE_Init+0xf0>
      {
        lmo_ptr = handle->lmobj_ptr[loop_count];
10003ed2:	687a      	ldr	r2, [r7, #4]
10003ed4:	693b      	ldr	r3, [r7, #16]
10003ed6:	3302      	adds	r3, #2
10003ed8:	009b      	lsls	r3, r3, #2
10003eda:	18d3      	adds	r3, r2, r3
10003edc:	685b      	ldr	r3, [r3, #4]
10003ede:	60bb      	str	r3, [r7, #8]
        XMC_CAN_AllocateMOtoNodeList(handle->global_ptr->canglobal_ptr, handle->node_num, lmo_ptr->number);
10003ee0:	687b      	ldr	r3, [r7, #4]
10003ee2:	681b      	ldr	r3, [r3, #0]
10003ee4:	6859      	ldr	r1, [r3, #4]
10003ee6:	687b      	ldr	r3, [r7, #4]
10003ee8:	22a1      	movs	r2, #161	; 0xa1
10003eea:	5c9a      	ldrb	r2, [r3, r2]
10003eec:	68bb      	ldr	r3, [r7, #8]
10003eee:	791b      	ldrb	r3, [r3, #4]
10003ef0:	1c08      	adds	r0, r1, #0
10003ef2:	1c11      	adds	r1, r2, #0
10003ef4:	1c1a      	adds	r2, r3, #0
10003ef6:	f7fd fe35 	bl	10001b64 <XMC_CAN_AllocateMOtoNodeList>
        CAN_NODE_MO_Init(lmo_ptr);
10003efa:	68bb      	ldr	r3, [r7, #8]
10003efc:	1c18      	adds	r0, r3, #0
10003efe:	f7ff ff07 	bl	10003d10 <CAN_NODE_MO_Init>
        XMC_GPIO_Init(handle->gpio_in->port, handle->gpio_in->pin, handle->gpio_in_config);
        XMC_CAN_NODE_SetReceiveInput(handle->node_ptr, handle->rx_signal);
      }
      CAN_NODE_SetNodeEvents(handle); /* API to enable node events */

      for (loop_count = 0U; loop_count < handle->mo_count; loop_count++)
10003f02:	693b      	ldr	r3, [r7, #16]
10003f04:	3301      	adds	r3, #1
10003f06:	613b      	str	r3, [r7, #16]
10003f08:	687b      	ldr	r3, [r7, #4]
10003f0a:	22a2      	movs	r2, #162	; 0xa2
10003f0c:	5c9b      	ldrb	r3, [r3, r2]
10003f0e:	1e1a      	subs	r2, r3, #0
10003f10:	693b      	ldr	r3, [r7, #16]
10003f12:	429a      	cmp	r2, r3
10003f14:	d8dd      	bhi.n	10003ed2 <CAN_NODE_Init+0xba>
        lmo_ptr = handle->lmobj_ptr[loop_count];
        XMC_CAN_AllocateMOtoNodeList(handle->global_ptr->canglobal_ptr, handle->node_num, lmo_ptr->number);
        CAN_NODE_MO_Init(lmo_ptr);
      }
      /* reset CCE and INIT bit NCR for node configuration */
      XMC_CAN_NODE_DisableConfigurationChange(handle->node_ptr);
10003f16:	687b      	ldr	r3, [r7, #4]
10003f18:	685b      	ldr	r3, [r3, #4]
10003f1a:	1c18      	adds	r0, r3, #0
10003f1c:	f7ff fdfe 	bl	10003b1c <XMC_CAN_NODE_DisableConfigurationChange>
      XMC_CAN_NODE_ResetInitBit(handle->node_ptr);
10003f20:	687b      	ldr	r3, [r7, #4]
10003f22:	685b      	ldr	r3, [r3, #4]
10003f24:	1c18      	adds	r0, r3, #0
10003f26:	f7ff fe15 	bl	10003b54 <XMC_CAN_NODE_ResetInitBit>
      if (handle->loopback_enable == false)
10003f2a:	687b      	ldr	r3, [r7, #4]
10003f2c:	22a7      	movs	r2, #167	; 0xa7
10003f2e:	5c9b      	ldrb	r3, [r3, r2]
10003f30:	2201      	movs	r2, #1
10003f32:	4053      	eors	r3, r2
10003f34:	b2db      	uxtb	r3, r3
10003f36:	2b00      	cmp	r3, #0
10003f38:	d013      	beq.n	10003f62 <CAN_NODE_Init+0x14a>
      {
        /* CAN transmit pin configuration */
        XMC_GPIO_Init(lgpio_ptr->port, lgpio_ptr->pin, handle->gpio_out_config);
10003f3a:	68fb      	ldr	r3, [r7, #12]
10003f3c:	6818      	ldr	r0, [r3, #0]
10003f3e:	68fb      	ldr	r3, [r7, #12]
10003f40:	7919      	ldrb	r1, [r3, #4]
10003f42:	687b      	ldr	r3, [r7, #4]
10003f44:	2294      	movs	r2, #148	; 0x94
10003f46:	589b      	ldr	r3, [r3, r2]
10003f48:	1c1a      	adds	r2, r3, #0
10003f4a:	f7fd f925 	bl	10001198 <XMC_GPIO_Init>
10003f4e:	e008      	b.n	10003f62 <CAN_NODE_Init+0x14a>
      }
    }
    else
    {
      status = CAN_NODE_STATUS_FAILURE;
10003f50:	2317      	movs	r3, #23
10003f52:	18fb      	adds	r3, r7, r3
10003f54:	2201      	movs	r2, #1
10003f56:	701a      	strb	r2, [r3, #0]
10003f58:	e003      	b.n	10003f62 <CAN_NODE_Init+0x14a>
    }
  }
  else
  {
    status = CAN_NODE_STATUS_FAILURE;
10003f5a:	2317      	movs	r3, #23
10003f5c:	18fb      	adds	r3, r7, r3
10003f5e:	2201      	movs	r2, #1
10003f60:	701a      	strb	r2, [r3, #0]
  }

  return (status);
10003f62:	2317      	movs	r3, #23
10003f64:	18fb      	adds	r3, r7, r3
10003f66:	781b      	ldrb	r3, [r3, #0]
}
10003f68:	1c18      	adds	r0, r3, #0
10003f6a:	46bd      	mov	sp, r7
10003f6c:	b007      	add	sp, #28
10003f6e:	bd90      	pop	{r4, r7, pc}

10003f70 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
10003f70:	b590      	push	{r4, r7, lr}
10003f72:	b083      	sub	sp, #12
10003f74:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
10003f76:	1dfb      	adds	r3, r7, #7
10003f78:	2200      	movs	r2, #0
10003f7a:	701a      	strb	r2, [r3, #0]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC1_Init(&CLOCK_XMC1_0);
10003f7c:	1dfc      	adds	r4, r7, #7
10003f7e:	4b95      	ldr	r3, [pc, #596]	; (100041d4 <DAVE_Init+0x264>)
10003f80:	1c18      	adds	r0, r3, #0
10003f82:	f7ff fa2f 	bl	100033e4 <CLOCK_XMC1_Init>
10003f86:	1c03      	adds	r3, r0, #0
10003f88:	7023      	strb	r3, [r4, #0]

  if (init_status == DAVE_STATUS_SUCCESS)
10003f8a:	1dfb      	adds	r3, r7, #7
10003f8c:	781b      	ldrb	r3, [r3, #0]
10003f8e:	2b00      	cmp	r3, #0
10003f90:	d106      	bne.n	10003fa0 <DAVE_Init+0x30>
  {
	 /**  Initialization of CAN_NODE APP instance CAN_NODE_0 */
	 init_status = (DAVE_STATUS_t)CAN_NODE_Init(&CAN_NODE_0); 
10003f92:	1dfc      	adds	r4, r7, #7
10003f94:	4b90      	ldr	r3, [pc, #576]	; (100041d8 <DAVE_Init+0x268>)
10003f96:	1c18      	adds	r0, r3, #0
10003f98:	f7ff ff3e 	bl	10003e18 <CAN_NODE_Init>
10003f9c:	1c03      	adds	r3, r0, #0
10003f9e:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10003fa0:	1dfb      	adds	r3, r7, #7
10003fa2:	781b      	ldrb	r3, [r3, #0]
10003fa4:	2b00      	cmp	r3, #0
10003fa6:	d106      	bne.n	10003fb6 <DAVE_Init+0x46>
  {
	 /**  Initialization of INTERRUPT APP instance CAN_RX_ULTRASONIC */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&CAN_RX_ULTRASONIC); 
10003fa8:	1dfc      	adds	r4, r7, #7
10003faa:	4b8c      	ldr	r3, [pc, #560]	; (100041dc <DAVE_Init+0x26c>)
10003fac:	1c18      	adds	r0, r3, #0
10003fae:	f7ff f85d 	bl	1000306c <INTERRUPT_Init>
10003fb2:	1c03      	adds	r3, r0, #0
10003fb4:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10003fb6:	1dfb      	adds	r3, r7, #7
10003fb8:	781b      	ldrb	r3, [r3, #0]
10003fba:	2b00      	cmp	r3, #0
10003fbc:	d106      	bne.n	10003fcc <DAVE_Init+0x5c>
  {
	 /**  Initialization of PWM APP instance PWM_servo_fl */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_servo_fl); 
10003fbe:	1dfc      	adds	r4, r7, #7
10003fc0:	4b87      	ldr	r3, [pc, #540]	; (100041e0 <DAVE_Init+0x270>)
10003fc2:	1c18      	adds	r0, r3, #0
10003fc4:	f7fe fe8c 	bl	10002ce0 <PWM_Init>
10003fc8:	1c03      	adds	r3, r0, #0
10003fca:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10003fcc:	1dfb      	adds	r3, r7, #7
10003fce:	781b      	ldrb	r3, [r3, #0]
10003fd0:	2b00      	cmp	r3, #0
10003fd2:	d106      	bne.n	10003fe2 <DAVE_Init+0x72>
  {
	 /**  Initialization of PWM APP instance PWM_servo_fr */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_servo_fr); 
10003fd4:	1dfc      	adds	r4, r7, #7
10003fd6:	4b83      	ldr	r3, [pc, #524]	; (100041e4 <DAVE_Init+0x274>)
10003fd8:	1c18      	adds	r0, r3, #0
10003fda:	f7fe fe81 	bl	10002ce0 <PWM_Init>
10003fde:	1c03      	adds	r3, r0, #0
10003fe0:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10003fe2:	1dfb      	adds	r3, r7, #7
10003fe4:	781b      	ldrb	r3, [r3, #0]
10003fe6:	2b00      	cmp	r3, #0
10003fe8:	d106      	bne.n	10003ff8 <DAVE_Init+0x88>
  {
	 /**  Initialization of PWM APP instance PWM_servo_rl */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_servo_rl); 
10003fea:	1dfc      	adds	r4, r7, #7
10003fec:	4b7e      	ldr	r3, [pc, #504]	; (100041e8 <DAVE_Init+0x278>)
10003fee:	1c18      	adds	r0, r3, #0
10003ff0:	f7fe fe76 	bl	10002ce0 <PWM_Init>
10003ff4:	1c03      	adds	r3, r0, #0
10003ff6:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10003ff8:	1dfb      	adds	r3, r7, #7
10003ffa:	781b      	ldrb	r3, [r3, #0]
10003ffc:	2b00      	cmp	r3, #0
10003ffe:	d106      	bne.n	1000400e <DAVE_Init+0x9e>
  {
	 /**  Initialization of PWM APP instance PWM_servo_rr */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_servo_rr); 
10004000:	1dfc      	adds	r4, r7, #7
10004002:	4b7a      	ldr	r3, [pc, #488]	; (100041ec <DAVE_Init+0x27c>)
10004004:	1c18      	adds	r0, r3, #0
10004006:	f7fe fe6b 	bl	10002ce0 <PWM_Init>
1000400a:	1c03      	adds	r3, r0, #0
1000400c:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000400e:	1dfb      	adds	r3, r7, #7
10004010:	781b      	ldrb	r3, [r3, #0]
10004012:	2b00      	cmp	r3, #0
10004014:	d106      	bne.n	10004024 <DAVE_Init+0xb4>
  {
	 /**  Initialization of TIMER APP instance TIMER_10us */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&TIMER_10us); 
10004016:	1dfc      	adds	r4, r7, #7
10004018:	4b75      	ldr	r3, [pc, #468]	; (100041f0 <DAVE_Init+0x280>)
1000401a:	1c18      	adds	r0, r3, #0
1000401c:	f7fe fc70 	bl	10002900 <TIMER_Init>
10004020:	1c03      	adds	r3, r0, #0
10004022:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004024:	1dfb      	adds	r3, r7, #7
10004026:	781b      	ldrb	r3, [r3, #0]
10004028:	2b00      	cmp	r3, #0
1000402a:	d106      	bne.n	1000403a <DAVE_Init+0xca>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_TIMER_10us */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_TIMER_10us); 
1000402c:	1dfc      	adds	r4, r7, #7
1000402e:	4b71      	ldr	r3, [pc, #452]	; (100041f4 <DAVE_Init+0x284>)
10004030:	1c18      	adds	r0, r3, #0
10004032:	f7ff f81b 	bl	1000306c <INTERRUPT_Init>
10004036:	1c03      	adds	r3, r0, #0
10004038:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000403a:	1dfb      	adds	r3, r7, #7
1000403c:	781b      	ldrb	r3, [r3, #0]
1000403e:	2b00      	cmp	r3, #0
10004040:	d106      	bne.n	10004050 <DAVE_Init+0xe0>
  {
	 /**  Initialization of CAPTURE APP instance CAPTURE_RC_Steering */
	 init_status = (DAVE_STATUS_t)CAPTURE_Init(&CAPTURE_RC_Steering); 
10004042:	1dfc      	adds	r4, r7, #7
10004044:	4b6c      	ldr	r3, [pc, #432]	; (100041f8 <DAVE_Init+0x288>)
10004046:	1c18      	adds	r0, r3, #0
10004048:	f7ff fa6c 	bl	10003524 <CAPTURE_Init>
1000404c:	1c03      	adds	r3, r0, #0
1000404e:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004050:	1dfb      	adds	r3, r7, #7
10004052:	781b      	ldrb	r3, [r3, #0]
10004054:	2b00      	cmp	r3, #0
10004056:	d106      	bne.n	10004066 <DAVE_Init+0xf6>
  {
	 /**  Initialization of CAPTURE APP instance CAPTURE_RC_Speed */
	 init_status = (DAVE_STATUS_t)CAPTURE_Init(&CAPTURE_RC_Speed); 
10004058:	1dfc      	adds	r4, r7, #7
1000405a:	4b68      	ldr	r3, [pc, #416]	; (100041fc <DAVE_Init+0x28c>)
1000405c:	1c18      	adds	r0, r3, #0
1000405e:	f7ff fa61 	bl	10003524 <CAPTURE_Init>
10004062:	1c03      	adds	r3, r0, #0
10004064:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004066:	1dfb      	adds	r3, r7, #7
10004068:	781b      	ldrb	r3, [r3, #0]
1000406a:	2b00      	cmp	r3, #0
1000406c:	d106      	bne.n	1000407c <DAVE_Init+0x10c>
  {
	 /**  Initialization of DIGITAL_IO APP instance RC_no_data_LED */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&RC_no_data_LED); 
1000406e:	1dfc      	adds	r4, r7, #7
10004070:	4b63      	ldr	r3, [pc, #396]	; (10004200 <DAVE_Init+0x290>)
10004072:	1c18      	adds	r0, r3, #0
10004074:	f7ff f98a 	bl	1000338c <DIGITAL_IO_Init>
10004078:	1c03      	adds	r3, r0, #0
1000407a:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000407c:	1dfb      	adds	r3, r7, #7
1000407e:	781b      	ldrb	r3, [r3, #0]
10004080:	2b00      	cmp	r3, #0
10004082:	d106      	bne.n	10004092 <DAVE_Init+0x122>
  {
	 /**  Initialization of TIMER APP instance TIMER_CONTROL */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&TIMER_CONTROL); 
10004084:	1dfc      	adds	r4, r7, #7
10004086:	4b5f      	ldr	r3, [pc, #380]	; (10004204 <DAVE_Init+0x294>)
10004088:	1c18      	adds	r0, r3, #0
1000408a:	f7fe fc39 	bl	10002900 <TIMER_Init>
1000408e:	1c03      	adds	r3, r0, #0
10004090:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004092:	1dfb      	adds	r3, r7, #7
10004094:	781b      	ldrb	r3, [r3, #0]
10004096:	2b00      	cmp	r3, #0
10004098:	d106      	bne.n	100040a8 <DAVE_Init+0x138>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_TIMER_CONTROL */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_TIMER_CONTROL); 
1000409a:	1dfc      	adds	r4, r7, #7
1000409c:	4b5a      	ldr	r3, [pc, #360]	; (10004208 <DAVE_Init+0x298>)
1000409e:	1c18      	adds	r0, r3, #0
100040a0:	f7fe ffe4 	bl	1000306c <INTERRUPT_Init>
100040a4:	1c03      	adds	r3, r0, #0
100040a6:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100040a8:	1dfb      	adds	r3, r7, #7
100040aa:	781b      	ldrb	r3, [r3, #0]
100040ac:	2b00      	cmp	r3, #0
100040ae:	d106      	bne.n	100040be <DAVE_Init+0x14e>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance RC_Connected */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&RC_Connected); 
100040b0:	1dfc      	adds	r4, r7, #7
100040b2:	4b56      	ldr	r3, [pc, #344]	; (1000420c <DAVE_Init+0x29c>)
100040b4:	1c18      	adds	r0, r3, #0
100040b6:	f7fe fefd 	bl	10002eb4 <PIN_INTERRUPT_Init>
100040ba:	1c03      	adds	r3, r0, #0
100040bc:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100040be:	1dfb      	adds	r3, r7, #7
100040c0:	781b      	ldrb	r3, [r3, #0]
100040c2:	2b00      	cmp	r3, #0
100040c4:	d106      	bne.n	100040d4 <DAVE_Init+0x164>
  {
	 /**  Initialization of DIGITAL_IO APP instance CALC_TIME_INDICATOR */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&CALC_TIME_INDICATOR); 
100040c6:	1dfc      	adds	r4, r7, #7
100040c8:	4b51      	ldr	r3, [pc, #324]	; (10004210 <DAVE_Init+0x2a0>)
100040ca:	1c18      	adds	r0, r3, #0
100040cc:	f7ff f95e 	bl	1000338c <DIGITAL_IO_Init>
100040d0:	1c03      	adds	r3, r0, #0
100040d2:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100040d4:	1dfb      	adds	r3, r7, #7
100040d6:	781b      	ldrb	r3, [r3, #0]
100040d8:	2b00      	cmp	r3, #0
100040da:	d106      	bne.n	100040ea <DAVE_Init+0x17a>
  {
	 /**  Initialization of DIGITAL_IO APP instance MODE_001 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MODE_001); 
100040dc:	1dfc      	adds	r4, r7, #7
100040de:	4b4d      	ldr	r3, [pc, #308]	; (10004214 <DAVE_Init+0x2a4>)
100040e0:	1c18      	adds	r0, r3, #0
100040e2:	f7ff f953 	bl	1000338c <DIGITAL_IO_Init>
100040e6:	1c03      	adds	r3, r0, #0
100040e8:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100040ea:	1dfb      	adds	r3, r7, #7
100040ec:	781b      	ldrb	r3, [r3, #0]
100040ee:	2b00      	cmp	r3, #0
100040f0:	d106      	bne.n	10004100 <DAVE_Init+0x190>
  {
	 /**  Initialization of DIGITAL_IO APP instance MODE_010 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MODE_010); 
100040f2:	1dfc      	adds	r4, r7, #7
100040f4:	4b48      	ldr	r3, [pc, #288]	; (10004218 <DAVE_Init+0x2a8>)
100040f6:	1c18      	adds	r0, r3, #0
100040f8:	f7ff f948 	bl	1000338c <DIGITAL_IO_Init>
100040fc:	1c03      	adds	r3, r0, #0
100040fe:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004100:	1dfb      	adds	r3, r7, #7
10004102:	781b      	ldrb	r3, [r3, #0]
10004104:	2b00      	cmp	r3, #0
10004106:	d106      	bne.n	10004116 <DAVE_Init+0x1a6>
  {
	 /**  Initialization of DIGITAL_IO APP instance MODE_100 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MODE_100); 
10004108:	1dfc      	adds	r4, r7, #7
1000410a:	4b44      	ldr	r3, [pc, #272]	; (1000421c <DAVE_Init+0x2ac>)
1000410c:	1c18      	adds	r0, r3, #0
1000410e:	f7ff f93d 	bl	1000338c <DIGITAL_IO_Init>
10004112:	1c03      	adds	r3, r0, #0
10004114:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004116:	1dfb      	adds	r3, r7, #7
10004118:	781b      	ldrb	r3, [r3, #0]
1000411a:	2b00      	cmp	r3, #0
1000411c:	d106      	bne.n	1000412c <DAVE_Init+0x1bc>
  {
	 /**  Initialization of WATCHDOG APP instance WATCHDOG_0 */
	 init_status = (DAVE_STATUS_t)WATCHDOG_Init(&WATCHDOG_0); 
1000411e:	1dfc      	adds	r4, r7, #7
10004120:	4b3f      	ldr	r3, [pc, #252]	; (10004220 <DAVE_Init+0x2b0>)
10004122:	1c18      	adds	r0, r3, #0
10004124:	f7fe fb28 	bl	10002778 <WATCHDOG_Init>
10004128:	1c03      	adds	r3, r0, #0
1000412a:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000412c:	1dfb      	adds	r3, r7, #7
1000412e:	781b      	ldrb	r3, [r3, #0]
10004130:	2b00      	cmp	r3, #0
10004132:	d106      	bne.n	10004142 <DAVE_Init+0x1d2>
  {
	 /**  Initialization of DIGITAL_IO APP instance WATCHDOG_LED_BLUE */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&WATCHDOG_LED_BLUE); 
10004134:	1dfc      	adds	r4, r7, #7
10004136:	4b3b      	ldr	r3, [pc, #236]	; (10004224 <DAVE_Init+0x2b4>)
10004138:	1c18      	adds	r0, r3, #0
1000413a:	f7ff f927 	bl	1000338c <DIGITAL_IO_Init>
1000413e:	1c03      	adds	r3, r0, #0
10004140:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004142:	1dfb      	adds	r3, r7, #7
10004144:	781b      	ldrb	r3, [r3, #0]
10004146:	2b00      	cmp	r3, #0
10004148:	d106      	bne.n	10004158 <DAVE_Init+0x1e8>
  {
	 /**  Initialization of INTERRUPT APP instance CAN_RX_INVERTER */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&CAN_RX_INVERTER); 
1000414a:	1dfc      	adds	r4, r7, #7
1000414c:	4b36      	ldr	r3, [pc, #216]	; (10004228 <DAVE_Init+0x2b8>)
1000414e:	1c18      	adds	r0, r3, #0
10004150:	f7fe ff8c 	bl	1000306c <INTERRUPT_Init>
10004154:	1c03      	adds	r3, r0, #0
10004156:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004158:	1dfb      	adds	r3, r7, #7
1000415a:	781b      	ldrb	r3, [r3, #0]
1000415c:	2b00      	cmp	r3, #0
1000415e:	d106      	bne.n	1000416e <DAVE_Init+0x1fe>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance RC_AUX1 */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&RC_AUX1); 
10004160:	1dfc      	adds	r4, r7, #7
10004162:	4b32      	ldr	r3, [pc, #200]	; (1000422c <DAVE_Init+0x2bc>)
10004164:	1c18      	adds	r0, r3, #0
10004166:	f7fe fea5 	bl	10002eb4 <PIN_INTERRUPT_Init>
1000416a:	1c03      	adds	r3, r0, #0
1000416c:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000416e:	1dfb      	adds	r3, r7, #7
10004170:	781b      	ldrb	r3, [r3, #0]
10004172:	2b00      	cmp	r3, #0
10004174:	d106      	bne.n	10004184 <DAVE_Init+0x214>
  {
	 /**  Initialization of DIGITAL_IO APP instance LED_CAN_ERROR */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LED_CAN_ERROR); 
10004176:	1dfc      	adds	r4, r7, #7
10004178:	4b2d      	ldr	r3, [pc, #180]	; (10004230 <DAVE_Init+0x2c0>)
1000417a:	1c18      	adds	r0, r3, #0
1000417c:	f7ff f906 	bl	1000338c <DIGITAL_IO_Init>
10004180:	1c03      	adds	r3, r0, #0
10004182:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004184:	1dfb      	adds	r3, r7, #7
10004186:	781b      	ldrb	r3, [r3, #0]
10004188:	2b00      	cmp	r3, #0
1000418a:	d106      	bne.n	1000419a <DAVE_Init+0x22a>
  {
	 /**  Initialization of DIGITAL_IO APP instance LED_CA_FRONT */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LED_CA_FRONT); 
1000418c:	1dfc      	adds	r4, r7, #7
1000418e:	4b29      	ldr	r3, [pc, #164]	; (10004234 <DAVE_Init+0x2c4>)
10004190:	1c18      	adds	r0, r3, #0
10004192:	f7ff f8fb 	bl	1000338c <DIGITAL_IO_Init>
10004196:	1c03      	adds	r3, r0, #0
10004198:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000419a:	1dfb      	adds	r3, r7, #7
1000419c:	781b      	ldrb	r3, [r3, #0]
1000419e:	2b00      	cmp	r3, #0
100041a0:	d106      	bne.n	100041b0 <DAVE_Init+0x240>
  {
	 /**  Initialization of DIGITAL_IO APP instance LED_CA_LEFT */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LED_CA_LEFT); 
100041a2:	1dfc      	adds	r4, r7, #7
100041a4:	4b24      	ldr	r3, [pc, #144]	; (10004238 <DAVE_Init+0x2c8>)
100041a6:	1c18      	adds	r0, r3, #0
100041a8:	f7ff f8f0 	bl	1000338c <DIGITAL_IO_Init>
100041ac:	1c03      	adds	r3, r0, #0
100041ae:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100041b0:	1dfb      	adds	r3, r7, #7
100041b2:	781b      	ldrb	r3, [r3, #0]
100041b4:	2b00      	cmp	r3, #0
100041b6:	d106      	bne.n	100041c6 <DAVE_Init+0x256>
  {
	 /**  Initialization of DIGITAL_IO APP instance LED_CA_RIGHT */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LED_CA_RIGHT); 
100041b8:	1dfc      	adds	r4, r7, #7
100041ba:	4b20      	ldr	r3, [pc, #128]	; (1000423c <DAVE_Init+0x2cc>)
100041bc:	1c18      	adds	r0, r3, #0
100041be:	f7ff f8e5 	bl	1000338c <DIGITAL_IO_Init>
100041c2:	1c03      	adds	r3, r0, #0
100041c4:	7023      	strb	r3, [r4, #0]
   }  
  return init_status;
100041c6:	1dfb      	adds	r3, r7, #7
100041c8:	781b      	ldrb	r3, [r3, #0]
} /**  End of function DAVE_Init */
100041ca:	1c18      	adds	r0, r3, #0
100041cc:	46bd      	mov	sp, r7
100041ce:	b003      	add	sp, #12
100041d0:	bd90      	pop	{r4, r7, pc}
100041d2:	46c0      	nop			; (mov r8, r8)
100041d4:	200009dc 	.word	0x200009dc
100041d8:	1000cc78 	.word	0x1000cc78
100041dc:	1000cadc 	.word	0x1000cadc
100041e0:	200005dc 	.word	0x200005dc
100041e4:	20000610 	.word	0x20000610
100041e8:	20000644 	.word	0x20000644
100041ec:	20000678 	.word	0x20000678
100041f0:	20000584 	.word	0x20000584
100041f4:	1000cae4 	.word	0x1000cae4
100041f8:	200006e0 	.word	0x200006e0
100041fc:	20000714 	.word	0x20000714
10004200:	1000cb04 	.word	0x1000cb04
10004204:	200005b4 	.word	0x200005b4
10004208:	1000caec 	.word	0x1000caec
1000420c:	1000ca9c 	.word	0x1000ca9c
10004210:	1000cb14 	.word	0x1000cb14
10004214:	1000cb24 	.word	0x1000cb24
10004218:	1000cb34 	.word	0x1000cb34
1000421c:	1000cb44 	.word	0x1000cb44
10004220:	20000574 	.word	0x20000574
10004224:	1000cb54 	.word	0x1000cb54
10004228:	1000caf4 	.word	0x1000caf4
1000422c:	1000cabc 	.word	0x1000cabc
10004230:	1000cb64 	.word	0x1000cb64
10004234:	1000cb74 	.word	0x1000cb74
10004238:	1000cb84 	.word	0x1000cb84
1000423c:	1000cb94 	.word	0x1000cb94

10004240 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10004240:	b580      	push	{r7, lr}
10004242:	b082      	sub	sp, #8
10004244:	af00      	add	r7, sp, #0
10004246:	6078      	str	r0, [r7, #4]
10004248:	1c0a      	adds	r2, r1, #0
1000424a:	1cfb      	adds	r3, r7, #3
1000424c:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
1000424e:	1cfb      	adds	r3, r7, #3
10004250:	781b      	ldrb	r3, [r3, #0]
10004252:	2201      	movs	r2, #1
10004254:	409a      	lsls	r2, r3
10004256:	687b      	ldr	r3, [r7, #4]
10004258:	605a      	str	r2, [r3, #4]
}
1000425a:	46bd      	mov	sp, r7
1000425c:	b002      	add	sp, #8
1000425e:	bd80      	pop	{r7, pc}

10004260 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10004260:	b580      	push	{r7, lr}
10004262:	b082      	sub	sp, #8
10004264:	af00      	add	r7, sp, #0
10004266:	6078      	str	r0, [r7, #4]
10004268:	1c0a      	adds	r2, r1, #0
1000426a:	1cfb      	adds	r3, r7, #3
1000426c:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
1000426e:	1cfb      	adds	r3, r7, #3
10004270:	781b      	ldrb	r3, [r3, #0]
10004272:	2280      	movs	r2, #128	; 0x80
10004274:	0252      	lsls	r2, r2, #9
10004276:	409a      	lsls	r2, r3
10004278:	687b      	ldr	r3, [r7, #4]
1000427a:	605a      	str	r2, [r3, #4]
}
1000427c:	46bd      	mov	sp, r7
1000427e:	b002      	add	sp, #8
10004280:	bd80      	pop	{r7, pc}
10004282:	46c0      	nop			; (mov r8, r8)

10004284 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
10004284:	b580      	push	{r7, lr}
10004286:	b082      	sub	sp, #8
10004288:	af00      	add	r7, sp, #0
1000428a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
1000428c:	687b      	ldr	r3, [r7, #4]
1000428e:	681a      	ldr	r2, [r3, #0]
10004290:	687b      	ldr	r3, [r7, #4]
10004292:	7b1b      	ldrb	r3, [r3, #12]
10004294:	1c10      	adds	r0, r2, #0
10004296:	1c19      	adds	r1, r3, #0
10004298:	f7ff ffd2 	bl	10004240 <XMC_GPIO_SetOutputHigh>
}
1000429c:	46bd      	mov	sp, r7
1000429e:	b002      	add	sp, #8
100042a0:	bd80      	pop	{r7, pc}
100042a2:	46c0      	nop			; (mov r8, r8)

100042a4 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
100042a4:	b580      	push	{r7, lr}
100042a6:	b082      	sub	sp, #8
100042a8:	af00      	add	r7, sp, #0
100042aa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
100042ac:	687b      	ldr	r3, [r7, #4]
100042ae:	681a      	ldr	r2, [r3, #0]
100042b0:	687b      	ldr	r3, [r7, #4]
100042b2:	7b1b      	ldrb	r3, [r3, #12]
100042b4:	1c10      	adds	r0, r2, #0
100042b6:	1c19      	adds	r1, r3, #0
100042b8:	f7ff ffd2 	bl	10004260 <XMC_GPIO_SetOutputLow>
}
100042bc:	46bd      	mov	sp, r7
100042be:	b002      	add	sp, #8
100042c0:	bd80      	pop	{r7, pc}
100042c2:	46c0      	nop			; (mov r8, r8)

100042c4 <XMC_WDT_Service>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_WDT_GetCounter(), XMC_WDT_SetWindowBounds(), XMC_WDT_SetServicePulseWidth()
 */
__STATIC_INLINE void XMC_WDT_Service(void)
{
100042c4:	b580      	push	{r7, lr}
100042c6:	af00      	add	r7, sp, #0
  WDT->SRV = XMC_WDT_MAGIC_WORD;
100042c8:	4b02      	ldr	r3, [pc, #8]	; (100042d4 <XMC_WDT_Service+0x10>)
100042ca:	4a03      	ldr	r2, [pc, #12]	; (100042d8 <XMC_WDT_Service+0x14>)
100042cc:	609a      	str	r2, [r3, #8]
}
100042ce:	46bd      	mov	sp, r7
100042d0:	bd80      	pop	{r7, pc}
100042d2:	46c0      	nop			; (mov r8, r8)
100042d4:	40020000 	.word	0x40020000
100042d8:	abadcafe 	.word	0xabadcafe

100042dc <WATCHDOG_Service>:
 * }
 *
 * @endcode<BR> </p>
 */
__STATIC_INLINE void WATCHDOG_Service(void)
{
100042dc:	b580      	push	{r7, lr}
100042de:	af00      	add	r7, sp, #0
  XMC_WDT_Service();
100042e0:	f7ff fff0 	bl	100042c4 <XMC_WDT_Service>
}
100042e4:	46bd      	mov	sp, r7
100042e6:	bd80      	pop	{r7, pc}

100042e8 <CAN_reset_distance>:
volatile uint8_t CAN_state_Ultrasonic = 0;
volatile uint16_t Ultrasonic_cm_C = 0;
volatile uint16_t Ultrasonic_cm_L = 0;
volatile uint16_t Ultrasonic_cm_R = 0;

void CAN_reset_distance(uint8_t distance_to_reset[4]){
100042e8:	b580      	push	{r7, lr}
100042ea:	b086      	sub	sp, #24
100042ec:	af00      	add	r7, sp, #0
100042ee:	6078      	str	r0, [r7, #4]
	uint8_t TX[8] ={0};
100042f0:	230c      	movs	r3, #12
100042f2:	18fb      	adds	r3, r7, r3
100042f4:	2200      	movs	r2, #0
100042f6:	601a      	str	r2, [r3, #0]
100042f8:	2200      	movs	r2, #0
100042fa:	605a      	str	r2, [r3, #4]
	uint8_t i;
	for(i = 0; i < 4; i++){	TX[i] = distance_to_reset[i];}
100042fc:	2317      	movs	r3, #23
100042fe:	18fb      	adds	r3, r7, r3
10004300:	2200      	movs	r2, #0
10004302:	701a      	strb	r2, [r3, #0]
10004304:	e012      	b.n	1000432c <CAN_reset_distance+0x44>
10004306:	2317      	movs	r3, #23
10004308:	18fb      	adds	r3, r7, r3
1000430a:	781b      	ldrb	r3, [r3, #0]
1000430c:	2217      	movs	r2, #23
1000430e:	18ba      	adds	r2, r7, r2
10004310:	7812      	ldrb	r2, [r2, #0]
10004312:	6879      	ldr	r1, [r7, #4]
10004314:	188a      	adds	r2, r1, r2
10004316:	7811      	ldrb	r1, [r2, #0]
10004318:	220c      	movs	r2, #12
1000431a:	18ba      	adds	r2, r7, r2
1000431c:	54d1      	strb	r1, [r2, r3]
1000431e:	2317      	movs	r3, #23
10004320:	18fb      	adds	r3, r7, r3
10004322:	781a      	ldrb	r2, [r3, #0]
10004324:	2317      	movs	r3, #23
10004326:	18fb      	adds	r3, r7, r3
10004328:	3201      	adds	r2, #1
1000432a:	701a      	strb	r2, [r3, #0]
1000432c:	2317      	movs	r3, #23
1000432e:	18fb      	adds	r3, r7, r3
10004330:	781b      	ldrb	r3, [r3, #0]
10004332:	2b03      	cmp	r3, #3
10004334:	d9e7      	bls.n	10004306 <CAN_reset_distance+0x1e>

	CAN_NODE_MO_UpdateData((void*) CAN_NODE_0.lmobj_ptr[1], (uint8_t*)TX);
10004336:	4b08      	ldr	r3, [pc, #32]	; (10004358 <CAN_reset_distance+0x70>)
10004338:	691a      	ldr	r2, [r3, #16]
1000433a:	230c      	movs	r3, #12
1000433c:	18fb      	adds	r3, r7, r3
1000433e:	1c10      	adds	r0, r2, #0
10004340:	1c19      	adds	r1, r3, #0
10004342:	f7ff fd43 	bl	10003dcc <CAN_NODE_MO_UpdateData>
	CAN_NODE_MO_Transmit((void*) CAN_NODE_0.lmobj_ptr[1]); //Transmit the data of message object1
10004346:	4b04      	ldr	r3, [pc, #16]	; (10004358 <CAN_reset_distance+0x70>)
10004348:	691b      	ldr	r3, [r3, #16]
1000434a:	1c18      	adds	r0, r3, #0
1000434c:	f7ff fd0e 	bl	10003d6c <CAN_NODE_MO_Transmit>
}
10004350:	46bd      	mov	sp, r7
10004352:	b006      	add	sp, #24
10004354:	bd80      	pop	{r7, pc}
10004356:	46c0      	nop			; (mov r8, r8)
10004358:	1000cc78 	.word	0x1000cc78

1000435c <CAN_send_Speeds>:

void CAN_send_Speeds(float Speed_data[4]){
1000435c:	b580      	push	{r7, lr}
1000435e:	b084      	sub	sp, #16
10004360:	af00      	add	r7, sp, #0
10004362:	6078      	str	r0, [r7, #4]

	int16_t Speeds_int16[4] ={Speed_data[0] *1000, Speed_data[1] *1000, Speed_data[2] *1000, Speed_data[3] *1000}; // in int16_t mm/s converter back on inverter
10004364:	687b      	ldr	r3, [r7, #4]
10004366:	681b      	ldr	r3, [r3, #0]
10004368:	1c18      	adds	r0, r3, #0
1000436a:	4926      	ldr	r1, [pc, #152]	; (10004404 <CAN_send_Speeds+0xa8>)
1000436c:	f005 ff5c 	bl	1000a228 <__aeabi_fmul>
10004370:	1c03      	adds	r3, r0, #0
10004372:	1c18      	adds	r0, r3, #0
10004374:	f006 fa08 	bl	1000a788 <__aeabi_f2iz>
10004378:	1c03      	adds	r3, r0, #0
1000437a:	b29a      	uxth	r2, r3
1000437c:	2308      	movs	r3, #8
1000437e:	18fb      	adds	r3, r7, r3
10004380:	801a      	strh	r2, [r3, #0]
10004382:	687b      	ldr	r3, [r7, #4]
10004384:	3304      	adds	r3, #4
10004386:	681b      	ldr	r3, [r3, #0]
10004388:	1c18      	adds	r0, r3, #0
1000438a:	491e      	ldr	r1, [pc, #120]	; (10004404 <CAN_send_Speeds+0xa8>)
1000438c:	f005 ff4c 	bl	1000a228 <__aeabi_fmul>
10004390:	1c03      	adds	r3, r0, #0
10004392:	1c18      	adds	r0, r3, #0
10004394:	f006 f9f8 	bl	1000a788 <__aeabi_f2iz>
10004398:	1c03      	adds	r3, r0, #0
1000439a:	b29a      	uxth	r2, r3
1000439c:	2308      	movs	r3, #8
1000439e:	18fb      	adds	r3, r7, r3
100043a0:	805a      	strh	r2, [r3, #2]
100043a2:	687b      	ldr	r3, [r7, #4]
100043a4:	3308      	adds	r3, #8
100043a6:	681b      	ldr	r3, [r3, #0]
100043a8:	1c18      	adds	r0, r3, #0
100043aa:	4916      	ldr	r1, [pc, #88]	; (10004404 <CAN_send_Speeds+0xa8>)
100043ac:	f005 ff3c 	bl	1000a228 <__aeabi_fmul>
100043b0:	1c03      	adds	r3, r0, #0
100043b2:	1c18      	adds	r0, r3, #0
100043b4:	f006 f9e8 	bl	1000a788 <__aeabi_f2iz>
100043b8:	1c03      	adds	r3, r0, #0
100043ba:	b29a      	uxth	r2, r3
100043bc:	2308      	movs	r3, #8
100043be:	18fb      	adds	r3, r7, r3
100043c0:	809a      	strh	r2, [r3, #4]
100043c2:	687b      	ldr	r3, [r7, #4]
100043c4:	330c      	adds	r3, #12
100043c6:	681b      	ldr	r3, [r3, #0]
100043c8:	1c18      	adds	r0, r3, #0
100043ca:	490e      	ldr	r1, [pc, #56]	; (10004404 <CAN_send_Speeds+0xa8>)
100043cc:	f005 ff2c 	bl	1000a228 <__aeabi_fmul>
100043d0:	1c03      	adds	r3, r0, #0
100043d2:	1c18      	adds	r0, r3, #0
100043d4:	f006 f9d8 	bl	1000a788 <__aeabi_f2iz>
100043d8:	1c03      	adds	r3, r0, #0
100043da:	b29a      	uxth	r2, r3
100043dc:	2308      	movs	r3, #8
100043de:	18fb      	adds	r3, r7, r3
100043e0:	80da      	strh	r2, [r3, #6]

	CAN_NODE_MO_UpdateData((void*) CAN_NODE_0.lmobj_ptr[0], (uint8_t*)Speeds_int16);
100043e2:	4b09      	ldr	r3, [pc, #36]	; (10004408 <CAN_send_Speeds+0xac>)
100043e4:	68da      	ldr	r2, [r3, #12]
100043e6:	2308      	movs	r3, #8
100043e8:	18fb      	adds	r3, r7, r3
100043ea:	1c10      	adds	r0, r2, #0
100043ec:	1c19      	adds	r1, r3, #0
100043ee:	f7ff fced 	bl	10003dcc <CAN_NODE_MO_UpdateData>
	CAN_NODE_MO_Transmit((void*) CAN_NODE_0.lmobj_ptr[0]); //Transmit the data of message object1
100043f2:	4b05      	ldr	r3, [pc, #20]	; (10004408 <CAN_send_Speeds+0xac>)
100043f4:	68db      	ldr	r3, [r3, #12]
100043f6:	1c18      	adds	r0, r3, #0
100043f8:	f7ff fcb8 	bl	10003d6c <CAN_NODE_MO_Transmit>

}
100043fc:	46bd      	mov	sp, r7
100043fe:	b004      	add	sp, #16
10004400:	bd80      	pop	{r7, pc}
10004402:	46c0      	nop			; (mov r8, r8)
10004404:	447a0000 	.word	0x447a0000
10004408:	1000cc78 	.word	0x1000cc78

1000440c <IRQ3_Handler>:

void CAN_RX_INVERTER_ISR(void) {
1000440c:	b580      	push	{r7, lr}
1000440e:	af00      	add	r7, sp, #0
	WATCHDOG_Service();
10004410:	f7ff ff64 	bl	100042dc <WATCHDOG_Service>
	DIGITAL_IO_SetOutputLow(&WATCHDOG_LED_BLUE);
10004414:	4b09      	ldr	r3, [pc, #36]	; (1000443c <IRQ3_Handler+0x30>)
10004416:	1c18      	adds	r0, r3, #0
10004418:	f7ff ff44 	bl	100042a4 <DIGITAL_IO_SetOutputLow>

	CAN_RX_Inverter_count++;
1000441c:	4b08      	ldr	r3, [pc, #32]	; (10004440 <IRQ3_Handler+0x34>)
1000441e:	781b      	ldrb	r3, [r3, #0]
10004420:	b2db      	uxtb	r3, r3
10004422:	3301      	adds	r3, #1
10004424:	b2da      	uxtb	r2, r3
10004426:	4b06      	ldr	r3, [pc, #24]	; (10004440 <IRQ3_Handler+0x34>)
10004428:	701a      	strb	r2, [r3, #0]
	if(CAN_RX_Inverter_count == 4) CAN_RX_Inverter_Read_Data(); // read data after all for have reviced asseumes all 4 are working
1000442a:	4b05      	ldr	r3, [pc, #20]	; (10004440 <IRQ3_Handler+0x34>)
1000442c:	781b      	ldrb	r3, [r3, #0]
1000442e:	b2db      	uxtb	r3, r3
10004430:	2b04      	cmp	r3, #4
10004432:	d101      	bne.n	10004438 <IRQ3_Handler+0x2c>
10004434:	f000 f806 	bl	10004444 <CAN_RX_Inverter_Read_Data>
}
10004438:	46bd      	mov	sp, r7
1000443a:	bd80      	pop	{r7, pc}
1000443c:	1000cb54 	.word	0x1000cb54
10004440:	200009e4 	.word	0x200009e4

10004444 <CAN_RX_Inverter_Read_Data>:

void CAN_RX_Inverter_Read_Data(){
10004444:	b590      	push	{r4, r7, lr}
10004446:	b089      	sub	sp, #36	; 0x24
10004448:	af00      	add	r7, sp, #0
	uint8_t Motor_on_rover;
	for(Motor_on_rover = 0; Motor_on_rover < 4; Motor_on_rover ++){
1000444a:	231f      	movs	r3, #31
1000444c:	18fb      	adds	r3, r7, r3
1000444e:	2200      	movs	r2, #0
10004450:	701a      	strb	r2, [r3, #0]
10004452:	e103      	b.n	1000465c <CAN_RX_Inverter_Read_Data+0x218>
		XMC_CAN_MO_t* lmsgobjct_ptr_1 = CAN_NODE_0.lmobj_ptr[Motor_on_rover + 2]->mo_ptr;
10004454:	231f      	movs	r3, #31
10004456:	18fb      	adds	r3, r7, r3
10004458:	781b      	ldrb	r3, [r3, #0]
1000445a:	3302      	adds	r3, #2
1000445c:	4a84      	ldr	r2, [pc, #528]	; (10004670 <CAN_RX_Inverter_Read_Data+0x22c>)
1000445e:	3302      	adds	r3, #2
10004460:	009b      	lsls	r3, r3, #2
10004462:	18d3      	adds	r3, r2, r3
10004464:	685b      	ldr	r3, [r3, #4]
10004466:	681b      	ldr	r3, [r3, #0]
10004468:	61bb      	str	r3, [r7, #24]
		CAN_NODE_MO_Receive((void*) CAN_NODE_0.lmobj_ptr[Motor_on_rover + 2]);
1000446a:	231f      	movs	r3, #31
1000446c:	18fb      	adds	r3, r7, r3
1000446e:	781b      	ldrb	r3, [r3, #0]
10004470:	3302      	adds	r3, #2
10004472:	4a7f      	ldr	r2, [pc, #508]	; (10004670 <CAN_RX_Inverter_Read_Data+0x22c>)
10004474:	3302      	adds	r3, #2
10004476:	009b      	lsls	r3, r3, #2
10004478:	18d3      	adds	r3, r2, r3
1000447a:	685b      	ldr	r3, [r3, #4]
1000447c:	1c18      	adds	r0, r3, #0
1000447e:	f7ff fc8d 	bl	10003d9c <CAN_NODE_MO_Receive>

		uint8_t data_RX[8];
		uint8_t i;
		for(i = 0 ; i < 8 ; i ++){
10004482:	231e      	movs	r3, #30
10004484:	18fb      	adds	r3, r7, r3
10004486:	2200      	movs	r2, #0
10004488:	701a      	strb	r2, [r3, #0]
1000448a:	e012      	b.n	100044b2 <CAN_RX_Inverter_Read_Data+0x6e>
			 data_RX[i] = lmsgobjct_ptr_1->can_data_byte[i];
1000448c:	231e      	movs	r3, #30
1000448e:	18fb      	adds	r3, r7, r3
10004490:	781b      	ldrb	r3, [r3, #0]
10004492:	221e      	movs	r2, #30
10004494:	18ba      	adds	r2, r7, r2
10004496:	7812      	ldrb	r2, [r2, #0]
10004498:	69b9      	ldr	r1, [r7, #24]
1000449a:	188a      	adds	r2, r1, r2
1000449c:	7c11      	ldrb	r1, [r2, #16]
1000449e:	220c      	movs	r2, #12
100044a0:	18ba      	adds	r2, r7, r2
100044a2:	54d1      	strb	r1, [r2, r3]
		XMC_CAN_MO_t* lmsgobjct_ptr_1 = CAN_NODE_0.lmobj_ptr[Motor_on_rover + 2]->mo_ptr;
		CAN_NODE_MO_Receive((void*) CAN_NODE_0.lmobj_ptr[Motor_on_rover + 2]);

		uint8_t data_RX[8];
		uint8_t i;
		for(i = 0 ; i < 8 ; i ++){
100044a4:	231e      	movs	r3, #30
100044a6:	18fb      	adds	r3, r7, r3
100044a8:	781a      	ldrb	r2, [r3, #0]
100044aa:	231e      	movs	r3, #30
100044ac:	18fb      	adds	r3, r7, r3
100044ae:	3201      	adds	r2, #1
100044b0:	701a      	strb	r2, [r3, #0]
100044b2:	231e      	movs	r3, #30
100044b4:	18fb      	adds	r3, r7, r3
100044b6:	781b      	ldrb	r3, [r3, #0]
100044b8:	2b07      	cmp	r3, #7
100044ba:	d9e7      	bls.n	1000448c <CAN_RX_Inverter_Read_Data+0x48>
			 data_RX[i] = lmsgobjct_ptr_1->can_data_byte[i];
		}

		uint8_t Motor_on_rover_RX = (data_RX[0 * 2 + 1] << 8) | data_RX[0 * 2];
100044bc:	230c      	movs	r3, #12
100044be:	18fb      	adds	r3, r7, r3
100044c0:	785b      	ldrb	r3, [r3, #1]
100044c2:	021b      	lsls	r3, r3, #8
100044c4:	b2da      	uxtb	r2, r3
100044c6:	230c      	movs	r3, #12
100044c8:	18fb      	adds	r3, r7, r3
100044ca:	781b      	ldrb	r3, [r3, #0]
100044cc:	b2db      	uxtb	r3, r3
100044ce:	4313      	orrs	r3, r2
100044d0:	b2da      	uxtb	r2, r3
100044d2:	2317      	movs	r3, #23
100044d4:	18fb      	adds	r3, r7, r3
100044d6:	701a      	strb	r2, [r3, #0]
		if(Motor_on_rover_RX == Motor_on_rover){
100044d8:	2317      	movs	r3, #23
100044da:	18fa      	adds	r2, r7, r3
100044dc:	231f      	movs	r3, #31
100044de:	18fb      	adds	r3, r7, r3
100044e0:	7812      	ldrb	r2, [r2, #0]
100044e2:	781b      	ldrb	r3, [r3, #0]
100044e4:	429a      	cmp	r2, r3
100044e6:	d000      	beq.n	100044ea <CAN_RX_Inverter_Read_Data+0xa6>
100044e8:	e0ad      	b.n	10004646 <CAN_RX_Inverter_Read_Data+0x202>
			DIGITAL_IO_SetOutputLow(&LED_CAN_ERROR);
100044ea:	4b62      	ldr	r3, [pc, #392]	; (10004674 <CAN_RX_Inverter_Read_Data+0x230>)
100044ec:	1c18      	adds	r0, r3, #0
100044ee:	f7ff fed9 	bl	100042a4 <DIGITAL_IO_SetOutputLow>

			uint8_t i;
			int16_t values_int16[3] = {0};
100044f2:	1d3b      	adds	r3, r7, #4
100044f4:	2200      	movs	r2, #0
100044f6:	601a      	str	r2, [r3, #0]
100044f8:	2200      	movs	r2, #0
100044fa:	809a      	strh	r2, [r3, #4]
			for(i = 1 ; i < 4 ; i ++){
100044fc:	231d      	movs	r3, #29
100044fe:	18fb      	adds	r3, r7, r3
10004500:	2201      	movs	r2, #1
10004502:	701a      	strb	r2, [r3, #0]
10004504:	e06b      	b.n	100045de <CAN_RX_Inverter_Read_Data+0x19a>
				 if(i == 1) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
10004506:	231d      	movs	r3, #29
10004508:	18fb      	adds	r3, r7, r3
1000450a:	781b      	ldrb	r3, [r3, #0]
1000450c:	2b01      	cmp	r3, #1
1000450e:	d11c      	bne.n	1000454a <CAN_RX_Inverter_Read_Data+0x106>
10004510:	231d      	movs	r3, #29
10004512:	18fb      	adds	r3, r7, r3
10004514:	781b      	ldrb	r3, [r3, #0]
10004516:	1e5a      	subs	r2, r3, #1
10004518:	231d      	movs	r3, #29
1000451a:	18fb      	adds	r3, r7, r3
1000451c:	781b      	ldrb	r3, [r3, #0]
1000451e:	005b      	lsls	r3, r3, #1
10004520:	3301      	adds	r3, #1
10004522:	210c      	movs	r1, #12
10004524:	1879      	adds	r1, r7, r1
10004526:	5ccb      	ldrb	r3, [r1, r3]
10004528:	021b      	lsls	r3, r3, #8
1000452a:	b298      	uxth	r0, r3
1000452c:	231d      	movs	r3, #29
1000452e:	18fb      	adds	r3, r7, r3
10004530:	781b      	ldrb	r3, [r3, #0]
10004532:	005b      	lsls	r3, r3, #1
10004534:	210c      	movs	r1, #12
10004536:	1879      	adds	r1, r7, r1
10004538:	5ccb      	ldrb	r3, [r1, r3]
1000453a:	b29b      	uxth	r3, r3
1000453c:	1c01      	adds	r1, r0, #0
1000453e:	430b      	orrs	r3, r1
10004540:	b299      	uxth	r1, r3
10004542:	1d3b      	adds	r3, r7, #4
10004544:	0052      	lsls	r2, r2, #1
10004546:	52d1      	strh	r1, [r2, r3]
10004548:	e042      	b.n	100045d0 <CAN_RX_Inverter_Read_Data+0x18c>
				 else if(i == 2) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
1000454a:	231d      	movs	r3, #29
1000454c:	18fb      	adds	r3, r7, r3
1000454e:	781b      	ldrb	r3, [r3, #0]
10004550:	2b02      	cmp	r3, #2
10004552:	d11c      	bne.n	1000458e <CAN_RX_Inverter_Read_Data+0x14a>
10004554:	231d      	movs	r3, #29
10004556:	18fb      	adds	r3, r7, r3
10004558:	781b      	ldrb	r3, [r3, #0]
1000455a:	1e5a      	subs	r2, r3, #1
1000455c:	231d      	movs	r3, #29
1000455e:	18fb      	adds	r3, r7, r3
10004560:	781b      	ldrb	r3, [r3, #0]
10004562:	005b      	lsls	r3, r3, #1
10004564:	3301      	adds	r3, #1
10004566:	210c      	movs	r1, #12
10004568:	1879      	adds	r1, r7, r1
1000456a:	5ccb      	ldrb	r3, [r1, r3]
1000456c:	021b      	lsls	r3, r3, #8
1000456e:	b298      	uxth	r0, r3
10004570:	231d      	movs	r3, #29
10004572:	18fb      	adds	r3, r7, r3
10004574:	781b      	ldrb	r3, [r3, #0]
10004576:	005b      	lsls	r3, r3, #1
10004578:	210c      	movs	r1, #12
1000457a:	1879      	adds	r1, r7, r1
1000457c:	5ccb      	ldrb	r3, [r1, r3]
1000457e:	b29b      	uxth	r3, r3
10004580:	1c01      	adds	r1, r0, #0
10004582:	430b      	orrs	r3, r1
10004584:	b299      	uxth	r1, r3
10004586:	1d3b      	adds	r3, r7, #4
10004588:	0052      	lsls	r2, r2, #1
1000458a:	52d1      	strh	r1, [r2, r3]
1000458c:	e020      	b.n	100045d0 <CAN_RX_Inverter_Read_Data+0x18c>
				 else if(i == 3) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
1000458e:	231d      	movs	r3, #29
10004590:	18fb      	adds	r3, r7, r3
10004592:	781b      	ldrb	r3, [r3, #0]
10004594:	2b03      	cmp	r3, #3
10004596:	d11b      	bne.n	100045d0 <CAN_RX_Inverter_Read_Data+0x18c>
10004598:	231d      	movs	r3, #29
1000459a:	18fb      	adds	r3, r7, r3
1000459c:	781b      	ldrb	r3, [r3, #0]
1000459e:	1e5a      	subs	r2, r3, #1
100045a0:	231d      	movs	r3, #29
100045a2:	18fb      	adds	r3, r7, r3
100045a4:	781b      	ldrb	r3, [r3, #0]
100045a6:	005b      	lsls	r3, r3, #1
100045a8:	3301      	adds	r3, #1
100045aa:	210c      	movs	r1, #12
100045ac:	1879      	adds	r1, r7, r1
100045ae:	5ccb      	ldrb	r3, [r1, r3]
100045b0:	021b      	lsls	r3, r3, #8
100045b2:	b298      	uxth	r0, r3
100045b4:	231d      	movs	r3, #29
100045b6:	18fb      	adds	r3, r7, r3
100045b8:	781b      	ldrb	r3, [r3, #0]
100045ba:	005b      	lsls	r3, r3, #1
100045bc:	210c      	movs	r1, #12
100045be:	1879      	adds	r1, r7, r1
100045c0:	5ccb      	ldrb	r3, [r1, r3]
100045c2:	b29b      	uxth	r3, r3
100045c4:	1c01      	adds	r1, r0, #0
100045c6:	430b      	orrs	r3, r1
100045c8:	b299      	uxth	r1, r3
100045ca:	1d3b      	adds	r3, r7, #4
100045cc:	0052      	lsls	r2, r2, #1
100045ce:	52d1      	strh	r1, [r2, r3]
		if(Motor_on_rover_RX == Motor_on_rover){
			DIGITAL_IO_SetOutputLow(&LED_CAN_ERROR);

			uint8_t i;
			int16_t values_int16[3] = {0};
			for(i = 1 ; i < 4 ; i ++){
100045d0:	231d      	movs	r3, #29
100045d2:	18fb      	adds	r3, r7, r3
100045d4:	781a      	ldrb	r2, [r3, #0]
100045d6:	231d      	movs	r3, #29
100045d8:	18fb      	adds	r3, r7, r3
100045da:	3201      	adds	r2, #1
100045dc:	701a      	strb	r2, [r3, #0]
100045de:	231d      	movs	r3, #29
100045e0:	18fb      	adds	r3, r7, r3
100045e2:	781b      	ldrb	r3, [r3, #0]
100045e4:	2b03      	cmp	r3, #3
100045e6:	d98e      	bls.n	10004506 <CAN_RX_Inverter_Read_Data+0xc2>
				 if(i == 1) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
				 else if(i == 2) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
				 else if(i == 3) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
			 }

			Inveter_CAN_OK[Motor_on_rover] = values_int16[0];
100045e8:	231f      	movs	r3, #31
100045ea:	18fb      	adds	r3, r7, r3
100045ec:	781b      	ldrb	r3, [r3, #0]
100045ee:	1d3a      	adds	r2, r7, #4
100045f0:	8812      	ldrh	r2, [r2, #0]
100045f2:	b2d1      	uxtb	r1, r2
100045f4:	4a20      	ldr	r2, [pc, #128]	; (10004678 <CAN_RX_Inverter_Read_Data+0x234>)
100045f6:	54d1      	strb	r1, [r2, r3]
			Actual_Speeds[Motor_on_rover] = (float)values_int16[1] / 1000;
100045f8:	231f      	movs	r3, #31
100045fa:	18fb      	adds	r3, r7, r3
100045fc:	781c      	ldrb	r4, [r3, #0]
100045fe:	1d3b      	adds	r3, r7, #4
10004600:	885b      	ldrh	r3, [r3, #2]
10004602:	b21b      	sxth	r3, r3
10004604:	1c18      	adds	r0, r3, #0
10004606:	f006 f8df 	bl	1000a7c8 <__aeabi_i2f>
1000460a:	1c03      	adds	r3, r0, #0
1000460c:	1c18      	adds	r0, r3, #0
1000460e:	491b      	ldr	r1, [pc, #108]	; (1000467c <CAN_RX_Inverter_Read_Data+0x238>)
10004610:	f005 fc18 	bl	10009e44 <__aeabi_fdiv>
10004614:	1c03      	adds	r3, r0, #0
10004616:	1c19      	adds	r1, r3, #0
10004618:	4b19      	ldr	r3, [pc, #100]	; (10004680 <CAN_RX_Inverter_Read_Data+0x23c>)
1000461a:	00a2      	lsls	r2, r4, #2
1000461c:	50d1      	str	r1, [r2, r3]
			Actual_Distance[Motor_on_rover] = (float)values_int16[2] / 1000;
1000461e:	231f      	movs	r3, #31
10004620:	18fb      	adds	r3, r7, r3
10004622:	781c      	ldrb	r4, [r3, #0]
10004624:	1d3b      	adds	r3, r7, #4
10004626:	889b      	ldrh	r3, [r3, #4]
10004628:	b21b      	sxth	r3, r3
1000462a:	1c18      	adds	r0, r3, #0
1000462c:	f006 f8cc 	bl	1000a7c8 <__aeabi_i2f>
10004630:	1c03      	adds	r3, r0, #0
10004632:	1c18      	adds	r0, r3, #0
10004634:	4911      	ldr	r1, [pc, #68]	; (1000467c <CAN_RX_Inverter_Read_Data+0x238>)
10004636:	f005 fc05 	bl	10009e44 <__aeabi_fdiv>
1000463a:	1c03      	adds	r3, r0, #0
1000463c:	1c19      	adds	r1, r3, #0
1000463e:	4b11      	ldr	r3, [pc, #68]	; (10004684 <CAN_RX_Inverter_Read_Data+0x240>)
10004640:	00a2      	lsls	r2, r4, #2
10004642:	50d1      	str	r1, [r2, r3]
10004644:	e003      	b.n	1000464e <CAN_RX_Inverter_Read_Data+0x20a>


			}
		else DIGITAL_IO_SetOutputHigh(&LED_CAN_ERROR);
10004646:	4b0b      	ldr	r3, [pc, #44]	; (10004674 <CAN_RX_Inverter_Read_Data+0x230>)
10004648:	1c18      	adds	r0, r3, #0
1000464a:	f7ff fe1b 	bl	10004284 <DIGITAL_IO_SetOutputHigh>
	if(CAN_RX_Inverter_count == 4) CAN_RX_Inverter_Read_Data(); // read data after all for have reviced asseumes all 4 are working
}

void CAN_RX_Inverter_Read_Data(){
	uint8_t Motor_on_rover;
	for(Motor_on_rover = 0; Motor_on_rover < 4; Motor_on_rover ++){
1000464e:	231f      	movs	r3, #31
10004650:	18fb      	adds	r3, r7, r3
10004652:	781a      	ldrb	r2, [r3, #0]
10004654:	231f      	movs	r3, #31
10004656:	18fb      	adds	r3, r7, r3
10004658:	3201      	adds	r2, #1
1000465a:	701a      	strb	r2, [r3, #0]
1000465c:	231f      	movs	r3, #31
1000465e:	18fb      	adds	r3, r7, r3
10004660:	781b      	ldrb	r3, [r3, #0]
10004662:	2b03      	cmp	r3, #3
10004664:	d800      	bhi.n	10004668 <CAN_RX_Inverter_Read_Data+0x224>
10004666:	e6f5      	b.n	10004454 <CAN_RX_Inverter_Read_Data+0x10>

			}
		else DIGITAL_IO_SetOutputHigh(&LED_CAN_ERROR);
	}

}
10004668:	46bd      	mov	sp, r7
1000466a:	b009      	add	sp, #36	; 0x24
1000466c:	bd90      	pop	{r4, r7, pc}
1000466e:	46c0      	nop			; (mov r8, r8)
10004670:	1000cc78 	.word	0x1000cc78
10004674:	1000cb64 	.word	0x1000cb64
10004678:	200009e0 	.word	0x200009e0
1000467c:	447a0000 	.word	0x447a0000
10004680:	20000a50 	.word	0x20000a50
10004684:	20000a60 	.word	0x20000a60

10004688 <IRQ4_Handler>:


void CAN_RX_ULTRASONIC_ISR(void) { // recide data
10004688:	b580      	push	{r7, lr}
1000468a:	b084      	sub	sp, #16
1000468c:	af00      	add	r7, sp, #0
	XMC_CAN_MO_t* lmsgobjct_ptr_1 = CAN_NODE_0.lmobj_ptr[6]->mo_ptr;
1000468e:	4b3a      	ldr	r3, [pc, #232]	; (10004778 <IRQ4_Handler+0xf0>)
10004690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004692:	681b      	ldr	r3, [r3, #0]
10004694:	60bb      	str	r3, [r7, #8]
	CAN_NODE_MO_Receive((void*) CAN_NODE_0.lmobj_ptr[6]);
10004696:	4b38      	ldr	r3, [pc, #224]	; (10004778 <IRQ4_Handler+0xf0>)
10004698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000469a:	1c18      	adds	r0, r3, #0
1000469c:	f7ff fb7e 	bl	10003d9c <CAN_NODE_MO_Receive>

	uint8_t data_RX[8];
	uint8_t i;
	for(i = 0 ; i < 8 ; i ++){
100046a0:	230f      	movs	r3, #15
100046a2:	18fb      	adds	r3, r7, r3
100046a4:	2200      	movs	r2, #0
100046a6:	701a      	strb	r2, [r3, #0]
100046a8:	e011      	b.n	100046ce <IRQ4_Handler+0x46>
		 data_RX[i] = lmsgobjct_ptr_1->can_data_byte[i];
100046aa:	230f      	movs	r3, #15
100046ac:	18fb      	adds	r3, r7, r3
100046ae:	781b      	ldrb	r3, [r3, #0]
100046b0:	220f      	movs	r2, #15
100046b2:	18ba      	adds	r2, r7, r2
100046b4:	7812      	ldrb	r2, [r2, #0]
100046b6:	68b9      	ldr	r1, [r7, #8]
100046b8:	188a      	adds	r2, r1, r2
100046ba:	7c11      	ldrb	r1, [r2, #16]
100046bc:	1c3a      	adds	r2, r7, #0
100046be:	54d1      	strb	r1, [r2, r3]
	XMC_CAN_MO_t* lmsgobjct_ptr_1 = CAN_NODE_0.lmobj_ptr[6]->mo_ptr;
	CAN_NODE_MO_Receive((void*) CAN_NODE_0.lmobj_ptr[6]);

	uint8_t data_RX[8];
	uint8_t i;
	for(i = 0 ; i < 8 ; i ++){
100046c0:	230f      	movs	r3, #15
100046c2:	18fb      	adds	r3, r7, r3
100046c4:	781a      	ldrb	r2, [r3, #0]
100046c6:	230f      	movs	r3, #15
100046c8:	18fb      	adds	r3, r7, r3
100046ca:	3201      	adds	r2, #1
100046cc:	701a      	strb	r2, [r3, #0]
100046ce:	230f      	movs	r3, #15
100046d0:	18fb      	adds	r3, r7, r3
100046d2:	781b      	ldrb	r3, [r3, #0]
100046d4:	2b07      	cmp	r3, #7
100046d6:	d9e8      	bls.n	100046aa <IRQ4_Handler+0x22>
		 data_RX[i] = lmsgobjct_ptr_1->can_data_byte[i];
	}

	CAN_state_Ultrasonic = (data_RX[0 * 2 + 1] << 8) | data_RX[0 * 2];
100046d8:	1c3b      	adds	r3, r7, #0
100046da:	785b      	ldrb	r3, [r3, #1]
100046dc:	021b      	lsls	r3, r3, #8
100046de:	b2da      	uxtb	r2, r3
100046e0:	1c3b      	adds	r3, r7, #0
100046e2:	781b      	ldrb	r3, [r3, #0]
100046e4:	b2db      	uxtb	r3, r3
100046e6:	4313      	orrs	r3, r2
100046e8:	b2db      	uxtb	r3, r3
100046ea:	b2da      	uxtb	r2, r3
100046ec:	4b23      	ldr	r3, [pc, #140]	; (1000477c <IRQ4_Handler+0xf4>)
100046ee:	701a      	strb	r2, [r3, #0]
	Ultrasonic_cm_C = (data_RX[1 * 2 + 1] << 8) | data_RX[1 * 2];
100046f0:	1c3b      	adds	r3, r7, #0
100046f2:	78db      	ldrb	r3, [r3, #3]
100046f4:	021b      	lsls	r3, r3, #8
100046f6:	b29a      	uxth	r2, r3
100046f8:	1c3b      	adds	r3, r7, #0
100046fa:	789b      	ldrb	r3, [r3, #2]
100046fc:	b29b      	uxth	r3, r3
100046fe:	4313      	orrs	r3, r2
10004700:	b29b      	uxth	r3, r3
10004702:	b29a      	uxth	r2, r3
10004704:	4b1e      	ldr	r3, [pc, #120]	; (10004780 <IRQ4_Handler+0xf8>)
10004706:	801a      	strh	r2, [r3, #0]
	Ultrasonic_cm_L = (data_RX[2 * 2 + 1] << 8) | data_RX[2 * 2];
10004708:	1c3b      	adds	r3, r7, #0
1000470a:	795b      	ldrb	r3, [r3, #5]
1000470c:	021b      	lsls	r3, r3, #8
1000470e:	b29a      	uxth	r2, r3
10004710:	1c3b      	adds	r3, r7, #0
10004712:	791b      	ldrb	r3, [r3, #4]
10004714:	b29b      	uxth	r3, r3
10004716:	4313      	orrs	r3, r2
10004718:	b29b      	uxth	r3, r3
1000471a:	b29a      	uxth	r2, r3
1000471c:	4b19      	ldr	r3, [pc, #100]	; (10004784 <IRQ4_Handler+0xfc>)
1000471e:	801a      	strh	r2, [r3, #0]
	Ultrasonic_cm_R = (data_RX[3 * 2 + 1] << 8) | data_RX[3 * 2];
10004720:	1c3b      	adds	r3, r7, #0
10004722:	79db      	ldrb	r3, [r3, #7]
10004724:	021b      	lsls	r3, r3, #8
10004726:	b29a      	uxth	r2, r3
10004728:	1c3b      	adds	r3, r7, #0
1000472a:	799b      	ldrb	r3, [r3, #6]
1000472c:	b29b      	uxth	r3, r3
1000472e:	4313      	orrs	r3, r2
10004730:	b29b      	uxth	r3, r3
10004732:	b29a      	uxth	r2, r3
10004734:	4b14      	ldr	r3, [pc, #80]	; (10004788 <IRQ4_Handler+0x100>)
10004736:	801a      	strh	r2, [r3, #0]

	Ultra_sonic_filter(Ultrasonic_cm_C,  Ultrasonic_cm_L,  Ultrasonic_cm_R,   ALPHA_ULTARSONIC);
10004738:	4b11      	ldr	r3, [pc, #68]	; (10004780 <IRQ4_Handler+0xf8>)
1000473a:	881b      	ldrh	r3, [r3, #0]
1000473c:	b29b      	uxth	r3, r3
1000473e:	b298      	uxth	r0, r3
10004740:	4b10      	ldr	r3, [pc, #64]	; (10004784 <IRQ4_Handler+0xfc>)
10004742:	881b      	ldrh	r3, [r3, #0]
10004744:	b29b      	uxth	r3, r3
10004746:	b299      	uxth	r1, r3
10004748:	4b0f      	ldr	r3, [pc, #60]	; (10004788 <IRQ4_Handler+0x100>)
1000474a:	881b      	ldrh	r3, [r3, #0]
1000474c:	b29b      	uxth	r3, r3
1000474e:	b29a      	uxth	r2, r3
10004750:	4b0e      	ldr	r3, [pc, #56]	; (1000478c <IRQ4_Handler+0x104>)
10004752:	681b      	ldr	r3, [r3, #0]
10004754:	b200      	sxth	r0, r0
10004756:	b209      	sxth	r1, r1
10004758:	b212      	sxth	r2, r2
1000475a:	f001 fbf5 	bl	10005f48 <Ultra_sonic_filter>

	CAN_Ultrasonic_No_messasge_count = 0;
1000475e:	4b0c      	ldr	r3, [pc, #48]	; (10004790 <IRQ4_Handler+0x108>)
10004760:	2200      	movs	r2, #0
10004762:	701a      	strb	r2, [r3, #0]

	WATCHDOG_Service();
10004764:	f7ff fdba 	bl	100042dc <WATCHDOG_Service>
	DIGITAL_IO_SetOutputLow(&WATCHDOG_LED_BLUE);
10004768:	4b0a      	ldr	r3, [pc, #40]	; (10004794 <IRQ4_Handler+0x10c>)
1000476a:	1c18      	adds	r0, r3, #0
1000476c:	f7ff fd9a 	bl	100042a4 <DIGITAL_IO_SetOutputLow>
}
10004770:	46bd      	mov	sp, r7
10004772:	b004      	add	sp, #16
10004774:	bd80      	pop	{r7, pc}
10004776:	46c0      	nop			; (mov r8, r8)
10004778:	1000cc78 	.word	0x1000cc78
1000477c:	200009e5 	.word	0x200009e5
10004780:	200009e6 	.word	0x200009e6
10004784:	200009e8 	.word	0x200009e8
10004788:	200009ea 	.word	0x200009ea
1000478c:	2000082c 	.word	0x2000082c
10004790:	20000828 	.word	0x20000828
10004794:	1000cb54 	.word	0x1000cb54

10004798 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10004798:	b580      	push	{r7, lr}
1000479a:	b082      	sub	sp, #8
1000479c:	af00      	add	r7, sp, #0
1000479e:	6078      	str	r0, [r7, #4]
100047a0:	1c0a      	adds	r2, r1, #0
100047a2:	1cfb      	adds	r3, r7, #3
100047a4:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
100047a6:	1cfb      	adds	r3, r7, #3
100047a8:	781b      	ldrb	r3, [r3, #0]
100047aa:	2201      	movs	r2, #1
100047ac:	409a      	lsls	r2, r3
100047ae:	687b      	ldr	r3, [r7, #4]
100047b0:	605a      	str	r2, [r3, #4]
}
100047b2:	46bd      	mov	sp, r7
100047b4:	b002      	add	sp, #8
100047b6:	bd80      	pop	{r7, pc}

100047b8 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
100047b8:	b580      	push	{r7, lr}
100047ba:	b082      	sub	sp, #8
100047bc:	af00      	add	r7, sp, #0
100047be:	6078      	str	r0, [r7, #4]
100047c0:	1c0a      	adds	r2, r1, #0
100047c2:	1cfb      	adds	r3, r7, #3
100047c4:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
100047c6:	1cfb      	adds	r3, r7, #3
100047c8:	781b      	ldrb	r3, [r3, #0]
100047ca:	2280      	movs	r2, #128	; 0x80
100047cc:	0252      	lsls	r2, r2, #9
100047ce:	409a      	lsls	r2, r3
100047d0:	687b      	ldr	r3, [r7, #4]
100047d2:	605a      	str	r2, [r3, #4]
}
100047d4:	46bd      	mov	sp, r7
100047d6:	b002      	add	sp, #8
100047d8:	bd80      	pop	{r7, pc}
100047da:	46c0      	nop			; (mov r8, r8)

100047dc <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
100047dc:	b580      	push	{r7, lr}
100047de:	b082      	sub	sp, #8
100047e0:	af00      	add	r7, sp, #0
100047e2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
100047e4:	687b      	ldr	r3, [r7, #4]
100047e6:	681a      	ldr	r2, [r3, #0]
100047e8:	687b      	ldr	r3, [r7, #4]
100047ea:	7b1b      	ldrb	r3, [r3, #12]
100047ec:	1c10      	adds	r0, r2, #0
100047ee:	1c19      	adds	r1, r3, #0
100047f0:	f7ff ffd2 	bl	10004798 <XMC_GPIO_SetOutputHigh>
}
100047f4:	46bd      	mov	sp, r7
100047f6:	b002      	add	sp, #8
100047f8:	bd80      	pop	{r7, pc}
100047fa:	46c0      	nop			; (mov r8, r8)

100047fc <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
100047fc:	b580      	push	{r7, lr}
100047fe:	b082      	sub	sp, #8
10004800:	af00      	add	r7, sp, #0
10004802:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10004804:	687b      	ldr	r3, [r7, #4]
10004806:	681a      	ldr	r2, [r3, #0]
10004808:	687b      	ldr	r3, [r7, #4]
1000480a:	7b1b      	ldrb	r3, [r3, #12]
1000480c:	1c10      	adds	r0, r2, #0
1000480e:	1c19      	adds	r1, r3, #0
10004810:	f7ff ffd2 	bl	100047b8 <XMC_GPIO_SetOutputLow>
}
10004814:	46bd      	mov	sp, r7
10004816:	b002      	add	sp, #8
10004818:	bd80      	pop	{r7, pc}
1000481a:	46c0      	nop			; (mov r8, r8)

1000481c <Steering_Function>:

float trajctory_x = 0, trajctory_y = 0;
float avg_Speeds =0 ;


void Steering_Function(float Steering_direction_cal, float Driving_speed_cal, uint8_t Steering_mode_cal){
1000481c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000481e:	b085      	sub	sp, #20
10004820:	af00      	add	r7, sp, #0
10004822:	60f8      	str	r0, [r7, #12]
10004824:	60b9      	str	r1, [r7, #8]
10004826:	1dfb      	adds	r3, r7, #7
10004828:	701a      	strb	r2, [r3, #0]
	New_Input = 0;
1000482a:	4bb8      	ldr	r3, [pc, #736]	; (10004b0c <Steering_Function+0x2f0>)
1000482c:	2200      	movs	r2, #0
1000482e:	701a      	strb	r2, [r3, #0]

	if(Driving_speed_cal > MAX_Speed) Driving_speed_cal = MAX_Speed;
10004830:	68b8      	ldr	r0, [r7, #8]
10004832:	21fe      	movs	r1, #254	; 0xfe
10004834:	0589      	lsls	r1, r1, #22
10004836:	f005 f8bf 	bl	100099b8 <__aeabi_fcmpgt>
1000483a:	1e03      	subs	r3, r0, #0
1000483c:	d002      	beq.n	10004844 <Steering_Function+0x28>
1000483e:	23fe      	movs	r3, #254	; 0xfe
10004840:	059b      	lsls	r3, r3, #22
10004842:	60bb      	str	r3, [r7, #8]
	if(Driving_speed_cal < -MAX_Speed) Driving_speed_cal = -MAX_Speed;
10004844:	68b8      	ldr	r0, [r7, #8]
10004846:	49b2      	ldr	r1, [pc, #712]	; (10004b10 <Steering_Function+0x2f4>)
10004848:	f005 f8a2 	bl	10009990 <__aeabi_fcmplt>
1000484c:	1e03      	subs	r3, r0, #0
1000484e:	d001      	beq.n	10004854 <Steering_Function+0x38>
10004850:	4baf      	ldr	r3, [pc, #700]	; (10004b10 <Steering_Function+0x2f4>)
10004852:	60bb      	str	r3, [r7, #8]
	if((0 < Driving_speed_cal) & (Driving_speed_cal < MIN_Speed)) Driving_speed_cal = 0;
10004854:	2301      	movs	r3, #1
10004856:	1c1c      	adds	r4, r3, #0
10004858:	68b8      	ldr	r0, [r7, #8]
1000485a:	2100      	movs	r1, #0
1000485c:	f005 f8ac 	bl	100099b8 <__aeabi_fcmpgt>
10004860:	1e03      	subs	r3, r0, #0
10004862:	d101      	bne.n	10004868 <Steering_Function+0x4c>
10004864:	2300      	movs	r3, #0
10004866:	1c1c      	adds	r4, r3, #0
10004868:	b2e4      	uxtb	r4, r4
1000486a:	68b8      	ldr	r0, [r7, #8]
1000486c:	f007 fe12 	bl	1000c494 <__aeabi_f2d>
10004870:	1c0a      	adds	r2, r1, #0
10004872:	1c01      	adds	r1, r0, #0
10004874:	2301      	movs	r3, #1
10004876:	1c1d      	adds	r5, r3, #0
10004878:	1c08      	adds	r0, r1, #0
1000487a:	1c11      	adds	r1, r2, #0
1000487c:	4aa5      	ldr	r2, [pc, #660]	; (10004b14 <Steering_Function+0x2f8>)
1000487e:	4ba6      	ldr	r3, [pc, #664]	; (10004b18 <Steering_Function+0x2fc>)
10004880:	f005 f84c 	bl	1000991c <__aeabi_dcmplt>
10004884:	1e03      	subs	r3, r0, #0
10004886:	d101      	bne.n	1000488c <Steering_Function+0x70>
10004888:	2300      	movs	r3, #0
1000488a:	1c1d      	adds	r5, r3, #0
1000488c:	b2eb      	uxtb	r3, r5
1000488e:	4023      	ands	r3, r4
10004890:	b2db      	uxtb	r3, r3
10004892:	2b00      	cmp	r3, #0
10004894:	d001      	beq.n	1000489a <Steering_Function+0x7e>
10004896:	2300      	movs	r3, #0
10004898:	60bb      	str	r3, [r7, #8]
	if((0 > Driving_speed_cal) & (Driving_speed_cal > -MIN_Speed)) Driving_speed_cal = 0;
1000489a:	2301      	movs	r3, #1
1000489c:	1c1c      	adds	r4, r3, #0
1000489e:	68b8      	ldr	r0, [r7, #8]
100048a0:	2100      	movs	r1, #0
100048a2:	f005 f875 	bl	10009990 <__aeabi_fcmplt>
100048a6:	1e03      	subs	r3, r0, #0
100048a8:	d101      	bne.n	100048ae <Steering_Function+0x92>
100048aa:	2300      	movs	r3, #0
100048ac:	1c1c      	adds	r4, r3, #0
100048ae:	b2e4      	uxtb	r4, r4
100048b0:	68b8      	ldr	r0, [r7, #8]
100048b2:	f007 fdef 	bl	1000c494 <__aeabi_f2d>
100048b6:	1c0a      	adds	r2, r1, #0
100048b8:	1c01      	adds	r1, r0, #0
100048ba:	2301      	movs	r3, #1
100048bc:	1c1d      	adds	r5, r3, #0
100048be:	1c08      	adds	r0, r1, #0
100048c0:	1c11      	adds	r1, r2, #0
100048c2:	4a94      	ldr	r2, [pc, #592]	; (10004b14 <Steering_Function+0x2f8>)
100048c4:	4b95      	ldr	r3, [pc, #596]	; (10004b1c <Steering_Function+0x300>)
100048c6:	f005 f83d 	bl	10009944 <__aeabi_dcmpgt>
100048ca:	1e03      	subs	r3, r0, #0
100048cc:	d101      	bne.n	100048d2 <Steering_Function+0xb6>
100048ce:	2300      	movs	r3, #0
100048d0:	1c1d      	adds	r5, r3, #0
100048d2:	b2eb      	uxtb	r3, r5
100048d4:	4023      	ands	r3, r4
100048d6:	b2db      	uxtb	r3, r3
100048d8:	2b00      	cmp	r3, #0
100048da:	d001      	beq.n	100048e0 <Steering_Function+0xc4>
100048dc:	2300      	movs	r3, #0
100048de:	60bb      	str	r3, [r7, #8]

	switch(Steering_mode_cal) // options 'Front'; 'Rear'; '4_Wheel'; 'Carb'; 'Rotate'
100048e0:	1dfb      	adds	r3, r7, #7
100048e2:	781b      	ldrb	r3, [r3, #0]
100048e4:	2b05      	cmp	r3, #5
100048e6:	d901      	bls.n	100048ec <Steering_Function+0xd0>
100048e8:	f000 fe49 	bl	1000557e <Steering_Function+0xd62>
100048ec:	009a      	lsls	r2, r3, #2
100048ee:	4b8c      	ldr	r3, [pc, #560]	; (10004b20 <Steering_Function+0x304>)
100048f0:	18d3      	adds	r3, r2, r3
100048f2:	681b      	ldr	r3, [r3, #0]
100048f4:	469f      	mov	pc, r3
	{
		case FRONT://#############################################################
			// steering limits
			if(Steering_direction_cal > 50) Steering_direction_cal = 50;
100048f6:	68f8      	ldr	r0, [r7, #12]
100048f8:	498a      	ldr	r1, [pc, #552]	; (10004b24 <Steering_Function+0x308>)
100048fa:	f005 f85d 	bl	100099b8 <__aeabi_fcmpgt>
100048fe:	1e03      	subs	r3, r0, #0
10004900:	d001      	beq.n	10004906 <Steering_Function+0xea>
10004902:	4b88      	ldr	r3, [pc, #544]	; (10004b24 <Steering_Function+0x308>)
10004904:	60fb      	str	r3, [r7, #12]
			if(Steering_direction_cal < -50) Steering_direction_cal = -50;
10004906:	68f8      	ldr	r0, [r7, #12]
10004908:	4987      	ldr	r1, [pc, #540]	; (10004b28 <Steering_Function+0x30c>)
1000490a:	f005 f841 	bl	10009990 <__aeabi_fcmplt>
1000490e:	1e03      	subs	r3, r0, #0
10004910:	d001      	beq.n	10004916 <Steering_Function+0xfa>
10004912:	4b85      	ldr	r3, [pc, #532]	; (10004b28 <Steering_Function+0x30c>)
10004914:	60fb      	str	r3, [r7, #12]

			// pre calc
			R_Turn = WHEEL_BASE / tan(Steering_direction_cal / RAD_TO_DEG); // to truni graduis converstion
10004916:	68f8      	ldr	r0, [r7, #12]
10004918:	f007 fdbc 	bl	1000c494 <__aeabi_f2d>
1000491c:	1c03      	adds	r3, r0, #0
1000491e:	1c0c      	adds	r4, r1, #0
10004920:	1c18      	adds	r0, r3, #0
10004922:	1c21      	adds	r1, r4, #0
10004924:	4a81      	ldr	r2, [pc, #516]	; (10004b2c <Steering_Function+0x310>)
10004926:	4b82      	ldr	r3, [pc, #520]	; (10004b30 <Steering_Function+0x314>)
10004928:	f006 fabe 	bl	1000aea8 <__aeabi_ddiv>
1000492c:	1c03      	adds	r3, r0, #0
1000492e:	1c0c      	adds	r4, r1, #0
10004930:	1c18      	adds	r0, r3, #0
10004932:	1c21      	adds	r1, r4, #0
10004934:	f002 fa9a 	bl	10006e6c <tan>
10004938:	1c03      	adds	r3, r0, #0
1000493a:	1c0c      	adds	r4, r1, #0
1000493c:	487d      	ldr	r0, [pc, #500]	; (10004b34 <Steering_Function+0x318>)
1000493e:	497e      	ldr	r1, [pc, #504]	; (10004b38 <Steering_Function+0x31c>)
10004940:	1c1a      	adds	r2, r3, #0
10004942:	1c23      	adds	r3, r4, #0
10004944:	f006 fab0 	bl	1000aea8 <__aeabi_ddiv>
10004948:	1c03      	adds	r3, r0, #0
1000494a:	1c0c      	adds	r4, r1, #0
1000494c:	1c18      	adds	r0, r3, #0
1000494e:	1c21      	adds	r1, r4, #0
10004950:	f007 fdf4 	bl	1000c53c <__aeabi_d2f>
10004954:	1c02      	adds	r2, r0, #0
10004956:	4b79      	ldr	r3, [pc, #484]	; (10004b3c <Steering_Function+0x320>)
10004958:	601a      	str	r2, [r3, #0]
			Speed_ratio = (2 * (copysign(R_Turn,1) + HALF_TRACK_WIDTH) * M_PI) / (2 * copysign(R_Turn,1) * M_PI);
1000495a:	4b78      	ldr	r3, [pc, #480]	; (10004b3c <Steering_Function+0x320>)
1000495c:	681b      	ldr	r3, [r3, #0]
1000495e:	005b      	lsls	r3, r3, #1
10004960:	085b      	lsrs	r3, r3, #1
10004962:	1c18      	adds	r0, r3, #0
10004964:	f007 fd96 	bl	1000c494 <__aeabi_f2d>
10004968:	1c03      	adds	r3, r0, #0
1000496a:	1c0c      	adds	r4, r1, #0
1000496c:	1c18      	adds	r0, r3, #0
1000496e:	1c21      	adds	r1, r4, #0
10004970:	4a73      	ldr	r2, [pc, #460]	; (10004b40 <Steering_Function+0x324>)
10004972:	4b74      	ldr	r3, [pc, #464]	; (10004b44 <Steering_Function+0x328>)
10004974:	f005 ff70 	bl	1000a858 <__aeabi_dadd>
10004978:	1c03      	adds	r3, r0, #0
1000497a:	1c0c      	adds	r4, r1, #0
1000497c:	1c18      	adds	r0, r3, #0
1000497e:	1c21      	adds	r1, r4, #0
10004980:	1c1a      	adds	r2, r3, #0
10004982:	1c23      	adds	r3, r4, #0
10004984:	f005 ff68 	bl	1000a858 <__aeabi_dadd>
10004988:	1c03      	adds	r3, r0, #0
1000498a:	1c0c      	adds	r4, r1, #0
1000498c:	1c18      	adds	r0, r3, #0
1000498e:	1c21      	adds	r1, r4, #0
10004990:	4a6d      	ldr	r2, [pc, #436]	; (10004b48 <Steering_Function+0x32c>)
10004992:	4b6e      	ldr	r3, [pc, #440]	; (10004b4c <Steering_Function+0x330>)
10004994:	f006 fec6 	bl	1000b724 <__aeabi_dmul>
10004998:	1c03      	adds	r3, r0, #0
1000499a:	1c0c      	adds	r4, r1, #0
1000499c:	1c1d      	adds	r5, r3, #0
1000499e:	1c26      	adds	r6, r4, #0
100049a0:	4b66      	ldr	r3, [pc, #408]	; (10004b3c <Steering_Function+0x320>)
100049a2:	681b      	ldr	r3, [r3, #0]
100049a4:	005b      	lsls	r3, r3, #1
100049a6:	085b      	lsrs	r3, r3, #1
100049a8:	1c18      	adds	r0, r3, #0
100049aa:	f007 fd73 	bl	1000c494 <__aeabi_f2d>
100049ae:	1c03      	adds	r3, r0, #0
100049b0:	1c0c      	adds	r4, r1, #0
100049b2:	1c18      	adds	r0, r3, #0
100049b4:	1c21      	adds	r1, r4, #0
100049b6:	1c1a      	adds	r2, r3, #0
100049b8:	1c23      	adds	r3, r4, #0
100049ba:	f005 ff4d 	bl	1000a858 <__aeabi_dadd>
100049be:	1c03      	adds	r3, r0, #0
100049c0:	1c0c      	adds	r4, r1, #0
100049c2:	1c18      	adds	r0, r3, #0
100049c4:	1c21      	adds	r1, r4, #0
100049c6:	4a60      	ldr	r2, [pc, #384]	; (10004b48 <Steering_Function+0x32c>)
100049c8:	4b60      	ldr	r3, [pc, #384]	; (10004b4c <Steering_Function+0x330>)
100049ca:	f006 feab 	bl	1000b724 <__aeabi_dmul>
100049ce:	1c03      	adds	r3, r0, #0
100049d0:	1c0c      	adds	r4, r1, #0
100049d2:	1c28      	adds	r0, r5, #0
100049d4:	1c31      	adds	r1, r6, #0
100049d6:	1c1a      	adds	r2, r3, #0
100049d8:	1c23      	adds	r3, r4, #0
100049da:	f006 fa65 	bl	1000aea8 <__aeabi_ddiv>
100049de:	1c03      	adds	r3, r0, #0
100049e0:	1c0c      	adds	r4, r1, #0
100049e2:	1c18      	adds	r0, r3, #0
100049e4:	1c21      	adds	r1, r4, #0
100049e6:	f007 fda9 	bl	1000c53c <__aeabi_d2f>
100049ea:	1c02      	adds	r2, r0, #0
100049ec:	4b58      	ldr	r3, [pc, #352]	; (10004b50 <Steering_Function+0x334>)
100049ee:	601a      	str	r2, [r3, #0]

			if((R_TRUN_MIN < R_Turn) && (R_Turn < R_TRUN_MAX)){
100049f0:	4b52      	ldr	r3, [pc, #328]	; (10004b3c <Steering_Function+0x320>)
100049f2:	681b      	ldr	r3, [r3, #0]
100049f4:	1c18      	adds	r0, r3, #0
100049f6:	f007 fd4d 	bl	1000c494 <__aeabi_f2d>
100049fa:	1c03      	adds	r3, r0, #0
100049fc:	1c0c      	adds	r4, r1, #0
100049fe:	1c18      	adds	r0, r3, #0
10004a00:	1c21      	adds	r1, r4, #0
10004a02:	4a44      	ldr	r2, [pc, #272]	; (10004b14 <Steering_Function+0x2f8>)
10004a04:	4b44      	ldr	r3, [pc, #272]	; (10004b18 <Steering_Function+0x2fc>)
10004a06:	f004 ff9d 	bl	10009944 <__aeabi_dcmpgt>
10004a0a:	1e03      	subs	r3, r0, #0
10004a0c:	d100      	bne.n	10004a10 <Steering_Function+0x1f4>
10004a0e:	e0af      	b.n	10004b70 <Steering_Function+0x354>
10004a10:	4b4a      	ldr	r3, [pc, #296]	; (10004b3c <Steering_Function+0x320>)
10004a12:	681b      	ldr	r3, [r3, #0]
10004a14:	1c18      	adds	r0, r3, #0
10004a16:	494f      	ldr	r1, [pc, #316]	; (10004b54 <Steering_Function+0x338>)
10004a18:	f004 ffba 	bl	10009990 <__aeabi_fcmplt>
10004a1c:	1e03      	subs	r3, r0, #0
10004a1e:	d100      	bne.n	10004a22 <Steering_Function+0x206>
10004a20:	e0a6      	b.n	10004b70 <Steering_Function+0x354>
				angle_fl = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // out wheel
10004a22:	4b46      	ldr	r3, [pc, #280]	; (10004b3c <Steering_Function+0x320>)
10004a24:	681b      	ldr	r3, [r3, #0]
10004a26:	1c18      	adds	r0, r3, #0
10004a28:	f007 fd34 	bl	1000c494 <__aeabi_f2d>
10004a2c:	1c03      	adds	r3, r0, #0
10004a2e:	1c0c      	adds	r4, r1, #0
10004a30:	1c18      	adds	r0, r3, #0
10004a32:	1c21      	adds	r1, r4, #0
10004a34:	4a42      	ldr	r2, [pc, #264]	; (10004b40 <Steering_Function+0x324>)
10004a36:	4b43      	ldr	r3, [pc, #268]	; (10004b44 <Steering_Function+0x328>)
10004a38:	f005 ff0e 	bl	1000a858 <__aeabi_dadd>
10004a3c:	1c03      	adds	r3, r0, #0
10004a3e:	1c0c      	adds	r4, r1, #0
10004a40:	483c      	ldr	r0, [pc, #240]	; (10004b34 <Steering_Function+0x318>)
10004a42:	493d      	ldr	r1, [pc, #244]	; (10004b38 <Steering_Function+0x31c>)
10004a44:	1c1a      	adds	r2, r3, #0
10004a46:	1c23      	adds	r3, r4, #0
10004a48:	f006 fa2e 	bl	1000aea8 <__aeabi_ddiv>
10004a4c:	1c03      	adds	r3, r0, #0
10004a4e:	1c0c      	adds	r4, r1, #0
10004a50:	1c18      	adds	r0, r3, #0
10004a52:	1c21      	adds	r1, r4, #0
10004a54:	f001 ffc2 	bl	100069dc <atan>
10004a58:	1c03      	adds	r3, r0, #0
10004a5a:	1c0c      	adds	r4, r1, #0
10004a5c:	1c18      	adds	r0, r3, #0
10004a5e:	1c21      	adds	r1, r4, #0
10004a60:	4a32      	ldr	r2, [pc, #200]	; (10004b2c <Steering_Function+0x310>)
10004a62:	4b33      	ldr	r3, [pc, #204]	; (10004b30 <Steering_Function+0x314>)
10004a64:	f006 fe5e 	bl	1000b724 <__aeabi_dmul>
10004a68:	1c03      	adds	r3, r0, #0
10004a6a:	1c0c      	adds	r4, r1, #0
10004a6c:	1c18      	adds	r0, r3, #0
10004a6e:	1c21      	adds	r1, r4, #0
10004a70:	f007 fd64 	bl	1000c53c <__aeabi_d2f>
10004a74:	1c02      	adds	r2, r0, #0
10004a76:	4b38      	ldr	r3, [pc, #224]	; (10004b58 <Steering_Function+0x33c>)
10004a78:	601a      	str	r2, [r3, #0]
				angle_fr = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // in wheel
10004a7a:	4b30      	ldr	r3, [pc, #192]	; (10004b3c <Steering_Function+0x320>)
10004a7c:	681b      	ldr	r3, [r3, #0]
10004a7e:	1c18      	adds	r0, r3, #0
10004a80:	f007 fd08 	bl	1000c494 <__aeabi_f2d>
10004a84:	1c03      	adds	r3, r0, #0
10004a86:	1c0c      	adds	r4, r1, #0
10004a88:	1c18      	adds	r0, r3, #0
10004a8a:	1c21      	adds	r1, r4, #0
10004a8c:	4a2c      	ldr	r2, [pc, #176]	; (10004b40 <Steering_Function+0x324>)
10004a8e:	4b2d      	ldr	r3, [pc, #180]	; (10004b44 <Steering_Function+0x328>)
10004a90:	f007 f8e2 	bl	1000bc58 <__aeabi_dsub>
10004a94:	1c03      	adds	r3, r0, #0
10004a96:	1c0c      	adds	r4, r1, #0
10004a98:	4826      	ldr	r0, [pc, #152]	; (10004b34 <Steering_Function+0x318>)
10004a9a:	4927      	ldr	r1, [pc, #156]	; (10004b38 <Steering_Function+0x31c>)
10004a9c:	1c1a      	adds	r2, r3, #0
10004a9e:	1c23      	adds	r3, r4, #0
10004aa0:	f006 fa02 	bl	1000aea8 <__aeabi_ddiv>
10004aa4:	1c03      	adds	r3, r0, #0
10004aa6:	1c0c      	adds	r4, r1, #0
10004aa8:	1c18      	adds	r0, r3, #0
10004aaa:	1c21      	adds	r1, r4, #0
10004aac:	f001 ff96 	bl	100069dc <atan>
10004ab0:	1c03      	adds	r3, r0, #0
10004ab2:	1c0c      	adds	r4, r1, #0
10004ab4:	1c18      	adds	r0, r3, #0
10004ab6:	1c21      	adds	r1, r4, #0
10004ab8:	4a1c      	ldr	r2, [pc, #112]	; (10004b2c <Steering_Function+0x310>)
10004aba:	4b1d      	ldr	r3, [pc, #116]	; (10004b30 <Steering_Function+0x314>)
10004abc:	f006 fe32 	bl	1000b724 <__aeabi_dmul>
10004ac0:	1c03      	adds	r3, r0, #0
10004ac2:	1c0c      	adds	r4, r1, #0
10004ac4:	1c18      	adds	r0, r3, #0
10004ac6:	1c21      	adds	r1, r4, #0
10004ac8:	f007 fd38 	bl	1000c53c <__aeabi_d2f>
10004acc:	1c02      	adds	r2, r0, #0
10004ace:	4b23      	ldr	r3, [pc, #140]	; (10004b5c <Steering_Function+0x340>)
10004ad0:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal * Speed_ratio;
10004ad2:	4b1f      	ldr	r3, [pc, #124]	; (10004b50 <Steering_Function+0x334>)
10004ad4:	681b      	ldr	r3, [r3, #0]
10004ad6:	1c18      	adds	r0, r3, #0
10004ad8:	68b9      	ldr	r1, [r7, #8]
10004ada:	f005 fba5 	bl	1000a228 <__aeabi_fmul>
10004ade:	1c03      	adds	r3, r0, #0
10004ae0:	1c1a      	adds	r2, r3, #0
10004ae2:	4b1f      	ldr	r3, [pc, #124]	; (10004b60 <Steering_Function+0x344>)
10004ae4:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal / Speed_ratio;
10004ae6:	4b1a      	ldr	r3, [pc, #104]	; (10004b50 <Steering_Function+0x334>)
10004ae8:	681b      	ldr	r3, [r3, #0]
10004aea:	68b8      	ldr	r0, [r7, #8]
10004aec:	1c19      	adds	r1, r3, #0
10004aee:	f005 f9a9 	bl	10009e44 <__aeabi_fdiv>
10004af2:	1c03      	adds	r3, r0, #0
10004af4:	1c1a      	adds	r2, r3, #0
10004af6:	4b1b      	ldr	r3, [pc, #108]	; (10004b64 <Steering_Function+0x348>)
10004af8:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal * Speed_ratio;
				//speed_rr = Driving_speed_cal / Speed_ratio;

				speed_rl = speed_fl;
10004afa:	4b19      	ldr	r3, [pc, #100]	; (10004b60 <Steering_Function+0x344>)
10004afc:	681a      	ldr	r2, [r3, #0]
10004afe:	4b1a      	ldr	r3, [pc, #104]	; (10004b68 <Steering_Function+0x34c>)
10004b00:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
10004b02:	4b18      	ldr	r3, [pc, #96]	; (10004b64 <Steering_Function+0x348>)
10004b04:	681a      	ldr	r2, [r3, #0]
10004b06:	4b19      	ldr	r3, [pc, #100]	; (10004b6c <Steering_Function+0x350>)
10004b08:	601a      	str	r2, [r3, #0]
10004b0a:	e0d0      	b.n	10004cae <Steering_Function+0x492>
10004b0c:	20000a70 	.word	0x20000a70
10004b10:	bf800000 	.word	0xbf800000
10004b14:	9999999a 	.word	0x9999999a
10004b18:	3fa99999 	.word	0x3fa99999
10004b1c:	bfa99999 	.word	0xbfa99999
10004b20:	1000cd20 	.word	0x1000cd20
10004b24:	42480000 	.word	0x42480000
10004b28:	c2480000 	.word	0xc2480000
10004b2c:	2584f4c7 	.word	0x2584f4c7
10004b30:	404ca61e 	.word	0x404ca61e
10004b34:	3126e979 	.word	0x3126e979
10004b38:	3fdcac08 	.word	0x3fdcac08
10004b3c:	20000ad4 	.word	0x20000ad4
10004b40:	1a9fbe77 	.word	0x1a9fbe77
10004b44:	3fc4dd2f 	.word	0x3fc4dd2f
10004b48:	54442d18 	.word	0x54442d18
10004b4c:	400921fb 	.word	0x400921fb
10004b50:	20000ad8 	.word	0x20000ad8
10004b54:	41a00000 	.word	0x41a00000
10004b58:	200009fc 	.word	0x200009fc
10004b5c:	20000a00 	.word	0x20000a00
10004b60:	200009ec 	.word	0x200009ec
10004b64:	200009f0 	.word	0x200009f0
10004b68:	200009f4 	.word	0x200009f4
10004b6c:	200009f8 	.word	0x200009f8
			}
			else if((- R_TRUN_MIN > R_Turn) && (R_Turn > -R_TRUN_MAX)){
10004b70:	4bd8      	ldr	r3, [pc, #864]	; (10004ed4 <Steering_Function+0x6b8>)
10004b72:	681b      	ldr	r3, [r3, #0]
10004b74:	1c18      	adds	r0, r3, #0
10004b76:	f007 fc8d 	bl	1000c494 <__aeabi_f2d>
10004b7a:	1c03      	adds	r3, r0, #0
10004b7c:	1c0c      	adds	r4, r1, #0
10004b7e:	1c18      	adds	r0, r3, #0
10004b80:	1c21      	adds	r1, r4, #0
10004b82:	4ad5      	ldr	r2, [pc, #852]	; (10004ed8 <Steering_Function+0x6bc>)
10004b84:	4bd5      	ldr	r3, [pc, #852]	; (10004edc <Steering_Function+0x6c0>)
10004b86:	f004 fec9 	bl	1000991c <__aeabi_dcmplt>
10004b8a:	1e03      	subs	r3, r0, #0
10004b8c:	d100      	bne.n	10004b90 <Steering_Function+0x374>
10004b8e:	e07c      	b.n	10004c8a <Steering_Function+0x46e>
10004b90:	4bd0      	ldr	r3, [pc, #832]	; (10004ed4 <Steering_Function+0x6b8>)
10004b92:	681b      	ldr	r3, [r3, #0]
10004b94:	1c18      	adds	r0, r3, #0
10004b96:	49d2      	ldr	r1, [pc, #840]	; (10004ee0 <Steering_Function+0x6c4>)
10004b98:	f004 ff0e 	bl	100099b8 <__aeabi_fcmpgt>
10004b9c:	1e03      	subs	r3, r0, #0
10004b9e:	d074      	beq.n	10004c8a <Steering_Function+0x46e>
				angle_fl = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // in wheel
10004ba0:	4bcc      	ldr	r3, [pc, #816]	; (10004ed4 <Steering_Function+0x6b8>)
10004ba2:	681b      	ldr	r3, [r3, #0]
10004ba4:	1c18      	adds	r0, r3, #0
10004ba6:	f007 fc75 	bl	1000c494 <__aeabi_f2d>
10004baa:	1c03      	adds	r3, r0, #0
10004bac:	1c0c      	adds	r4, r1, #0
10004bae:	1c18      	adds	r0, r3, #0
10004bb0:	1c21      	adds	r1, r4, #0
10004bb2:	4acc      	ldr	r2, [pc, #816]	; (10004ee4 <Steering_Function+0x6c8>)
10004bb4:	4bcc      	ldr	r3, [pc, #816]	; (10004ee8 <Steering_Function+0x6cc>)
10004bb6:	f005 fe4f 	bl	1000a858 <__aeabi_dadd>
10004bba:	1c03      	adds	r3, r0, #0
10004bbc:	1c0c      	adds	r4, r1, #0
10004bbe:	48cb      	ldr	r0, [pc, #812]	; (10004eec <Steering_Function+0x6d0>)
10004bc0:	49cb      	ldr	r1, [pc, #812]	; (10004ef0 <Steering_Function+0x6d4>)
10004bc2:	1c1a      	adds	r2, r3, #0
10004bc4:	1c23      	adds	r3, r4, #0
10004bc6:	f006 f96f 	bl	1000aea8 <__aeabi_ddiv>
10004bca:	1c03      	adds	r3, r0, #0
10004bcc:	1c0c      	adds	r4, r1, #0
10004bce:	1c18      	adds	r0, r3, #0
10004bd0:	1c21      	adds	r1, r4, #0
10004bd2:	f001 ff03 	bl	100069dc <atan>
10004bd6:	1c03      	adds	r3, r0, #0
10004bd8:	1c0c      	adds	r4, r1, #0
10004bda:	1c18      	adds	r0, r3, #0
10004bdc:	1c21      	adds	r1, r4, #0
10004bde:	4ac5      	ldr	r2, [pc, #788]	; (10004ef4 <Steering_Function+0x6d8>)
10004be0:	4bc5      	ldr	r3, [pc, #788]	; (10004ef8 <Steering_Function+0x6dc>)
10004be2:	f006 fd9f 	bl	1000b724 <__aeabi_dmul>
10004be6:	1c03      	adds	r3, r0, #0
10004be8:	1c0c      	adds	r4, r1, #0
10004bea:	1c18      	adds	r0, r3, #0
10004bec:	1c21      	adds	r1, r4, #0
10004bee:	f007 fca5 	bl	1000c53c <__aeabi_d2f>
10004bf2:	1c02      	adds	r2, r0, #0
10004bf4:	4bc1      	ldr	r3, [pc, #772]	; (10004efc <Steering_Function+0x6e0>)
10004bf6:	601a      	str	r2, [r3, #0]
				angle_fr = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // out wheel
10004bf8:	4bb6      	ldr	r3, [pc, #728]	; (10004ed4 <Steering_Function+0x6b8>)
10004bfa:	681b      	ldr	r3, [r3, #0]
10004bfc:	1c18      	adds	r0, r3, #0
10004bfe:	f007 fc49 	bl	1000c494 <__aeabi_f2d>
10004c02:	1c03      	adds	r3, r0, #0
10004c04:	1c0c      	adds	r4, r1, #0
10004c06:	1c18      	adds	r0, r3, #0
10004c08:	1c21      	adds	r1, r4, #0
10004c0a:	4ab6      	ldr	r2, [pc, #728]	; (10004ee4 <Steering_Function+0x6c8>)
10004c0c:	4bb6      	ldr	r3, [pc, #728]	; (10004ee8 <Steering_Function+0x6cc>)
10004c0e:	f007 f823 	bl	1000bc58 <__aeabi_dsub>
10004c12:	1c03      	adds	r3, r0, #0
10004c14:	1c0c      	adds	r4, r1, #0
10004c16:	48b5      	ldr	r0, [pc, #724]	; (10004eec <Steering_Function+0x6d0>)
10004c18:	49b5      	ldr	r1, [pc, #724]	; (10004ef0 <Steering_Function+0x6d4>)
10004c1a:	1c1a      	adds	r2, r3, #0
10004c1c:	1c23      	adds	r3, r4, #0
10004c1e:	f006 f943 	bl	1000aea8 <__aeabi_ddiv>
10004c22:	1c03      	adds	r3, r0, #0
10004c24:	1c0c      	adds	r4, r1, #0
10004c26:	1c18      	adds	r0, r3, #0
10004c28:	1c21      	adds	r1, r4, #0
10004c2a:	f001 fed7 	bl	100069dc <atan>
10004c2e:	1c03      	adds	r3, r0, #0
10004c30:	1c0c      	adds	r4, r1, #0
10004c32:	1c18      	adds	r0, r3, #0
10004c34:	1c21      	adds	r1, r4, #0
10004c36:	4aaf      	ldr	r2, [pc, #700]	; (10004ef4 <Steering_Function+0x6d8>)
10004c38:	4baf      	ldr	r3, [pc, #700]	; (10004ef8 <Steering_Function+0x6dc>)
10004c3a:	f006 fd73 	bl	1000b724 <__aeabi_dmul>
10004c3e:	1c03      	adds	r3, r0, #0
10004c40:	1c0c      	adds	r4, r1, #0
10004c42:	1c18      	adds	r0, r3, #0
10004c44:	1c21      	adds	r1, r4, #0
10004c46:	f007 fc79 	bl	1000c53c <__aeabi_d2f>
10004c4a:	1c02      	adds	r2, r0, #0
10004c4c:	4bac      	ldr	r3, [pc, #688]	; (10004f00 <Steering_Function+0x6e4>)
10004c4e:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal / Speed_ratio;
10004c50:	4bac      	ldr	r3, [pc, #688]	; (10004f04 <Steering_Function+0x6e8>)
10004c52:	681b      	ldr	r3, [r3, #0]
10004c54:	68b8      	ldr	r0, [r7, #8]
10004c56:	1c19      	adds	r1, r3, #0
10004c58:	f005 f8f4 	bl	10009e44 <__aeabi_fdiv>
10004c5c:	1c03      	adds	r3, r0, #0
10004c5e:	1c1a      	adds	r2, r3, #0
10004c60:	4ba9      	ldr	r3, [pc, #676]	; (10004f08 <Steering_Function+0x6ec>)
10004c62:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal * Speed_ratio;
10004c64:	4ba7      	ldr	r3, [pc, #668]	; (10004f04 <Steering_Function+0x6e8>)
10004c66:	681b      	ldr	r3, [r3, #0]
10004c68:	1c18      	adds	r0, r3, #0
10004c6a:	68b9      	ldr	r1, [r7, #8]
10004c6c:	f005 fadc 	bl	1000a228 <__aeabi_fmul>
10004c70:	1c03      	adds	r3, r0, #0
10004c72:	1c1a      	adds	r2, r3, #0
10004c74:	4ba5      	ldr	r3, [pc, #660]	; (10004f0c <Steering_Function+0x6f0>)
10004c76:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal / Speed_ratio;
				//speed_rr = Driving_speed_cal * Speed_ratio;

				speed_rl = speed_fl;
10004c78:	4ba3      	ldr	r3, [pc, #652]	; (10004f08 <Steering_Function+0x6ec>)
10004c7a:	681a      	ldr	r2, [r3, #0]
10004c7c:	4ba4      	ldr	r3, [pc, #656]	; (10004f10 <Steering_Function+0x6f4>)
10004c7e:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
10004c80:	4ba2      	ldr	r3, [pc, #648]	; (10004f0c <Steering_Function+0x6f0>)
10004c82:	681a      	ldr	r2, [r3, #0]
10004c84:	4ba3      	ldr	r3, [pc, #652]	; (10004f14 <Steering_Function+0x6f8>)
10004c86:	601a      	str	r2, [r3, #0]
10004c88:	e011      	b.n	10004cae <Steering_Function+0x492>
			}
			else{
				angle_fl = 0;
10004c8a:	4b9c      	ldr	r3, [pc, #624]	; (10004efc <Steering_Function+0x6e0>)
10004c8c:	2200      	movs	r2, #0
10004c8e:	601a      	str	r2, [r3, #0]
				angle_fr = 0;
10004c90:	4b9b      	ldr	r3, [pc, #620]	; (10004f00 <Steering_Function+0x6e4>)
10004c92:	2200      	movs	r2, #0
10004c94:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal;
10004c96:	4b9c      	ldr	r3, [pc, #624]	; (10004f08 <Steering_Function+0x6ec>)
10004c98:	68ba      	ldr	r2, [r7, #8]
10004c9a:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal;
10004c9c:	4b9b      	ldr	r3, [pc, #620]	; (10004f0c <Steering_Function+0x6f0>)
10004c9e:	68ba      	ldr	r2, [r7, #8]
10004ca0:	601a      	str	r2, [r3, #0]
				speed_rl = Driving_speed_cal;
10004ca2:	4b9b      	ldr	r3, [pc, #620]	; (10004f10 <Steering_Function+0x6f4>)
10004ca4:	68ba      	ldr	r2, [r7, #8]
10004ca6:	601a      	str	r2, [r3, #0]
				speed_rr = Driving_speed_cal;
10004ca8:	4b9a      	ldr	r3, [pc, #616]	; (10004f14 <Steering_Function+0x6f8>)
10004caa:	68ba      	ldr	r2, [r7, #8]
10004cac:	601a      	str	r2, [r3, #0]
			}

			//rear axle
			angle_rl = 0;
10004cae:	4b9a      	ldr	r3, [pc, #616]	; (10004f18 <Steering_Function+0x6fc>)
10004cb0:	2200      	movs	r2, #0
10004cb2:	601a      	str	r2, [r3, #0]
			angle_rr = 0;
10004cb4:	4b99      	ldr	r3, [pc, #612]	; (10004f1c <Steering_Function+0x700>)
10004cb6:	2200      	movs	r2, #0
10004cb8:	601a      	str	r2, [r3, #0]
			break;
10004cba:	f000 fc78 	bl	100055ae <Steering_Function+0xd92>

		case BACK:// rear #############################################################
			// steering limits
			if(Steering_direction_cal > 50) Steering_direction_cal = 50;
10004cbe:	68f8      	ldr	r0, [r7, #12]
10004cc0:	4997      	ldr	r1, [pc, #604]	; (10004f20 <Steering_Function+0x704>)
10004cc2:	f004 fe79 	bl	100099b8 <__aeabi_fcmpgt>
10004cc6:	1e03      	subs	r3, r0, #0
10004cc8:	d001      	beq.n	10004cce <Steering_Function+0x4b2>
10004cca:	4b95      	ldr	r3, [pc, #596]	; (10004f20 <Steering_Function+0x704>)
10004ccc:	60fb      	str	r3, [r7, #12]
			if(Steering_direction_cal < -50) Steering_direction_cal = -50;
10004cce:	68f8      	ldr	r0, [r7, #12]
10004cd0:	4994      	ldr	r1, [pc, #592]	; (10004f24 <Steering_Function+0x708>)
10004cd2:	f004 fe5d 	bl	10009990 <__aeabi_fcmplt>
10004cd6:	1e03      	subs	r3, r0, #0
10004cd8:	d001      	beq.n	10004cde <Steering_Function+0x4c2>
10004cda:	4b92      	ldr	r3, [pc, #584]	; (10004f24 <Steering_Function+0x708>)
10004cdc:	60fb      	str	r3, [r7, #12]

			// pre calc
			R_Turn = WHEEL_BASE / tan(Steering_direction_cal / RAD_TO_DEG); // to truni graduis converstion
10004cde:	68f8      	ldr	r0, [r7, #12]
10004ce0:	f007 fbd8 	bl	1000c494 <__aeabi_f2d>
10004ce4:	1c03      	adds	r3, r0, #0
10004ce6:	1c0c      	adds	r4, r1, #0
10004ce8:	1c18      	adds	r0, r3, #0
10004cea:	1c21      	adds	r1, r4, #0
10004cec:	4a81      	ldr	r2, [pc, #516]	; (10004ef4 <Steering_Function+0x6d8>)
10004cee:	4b82      	ldr	r3, [pc, #520]	; (10004ef8 <Steering_Function+0x6dc>)
10004cf0:	f006 f8da 	bl	1000aea8 <__aeabi_ddiv>
10004cf4:	1c03      	adds	r3, r0, #0
10004cf6:	1c0c      	adds	r4, r1, #0
10004cf8:	1c18      	adds	r0, r3, #0
10004cfa:	1c21      	adds	r1, r4, #0
10004cfc:	f002 f8b6 	bl	10006e6c <tan>
10004d00:	1c03      	adds	r3, r0, #0
10004d02:	1c0c      	adds	r4, r1, #0
10004d04:	4879      	ldr	r0, [pc, #484]	; (10004eec <Steering_Function+0x6d0>)
10004d06:	497a      	ldr	r1, [pc, #488]	; (10004ef0 <Steering_Function+0x6d4>)
10004d08:	1c1a      	adds	r2, r3, #0
10004d0a:	1c23      	adds	r3, r4, #0
10004d0c:	f006 f8cc 	bl	1000aea8 <__aeabi_ddiv>
10004d10:	1c03      	adds	r3, r0, #0
10004d12:	1c0c      	adds	r4, r1, #0
10004d14:	1c18      	adds	r0, r3, #0
10004d16:	1c21      	adds	r1, r4, #0
10004d18:	f007 fc10 	bl	1000c53c <__aeabi_d2f>
10004d1c:	1c02      	adds	r2, r0, #0
10004d1e:	4b6d      	ldr	r3, [pc, #436]	; (10004ed4 <Steering_Function+0x6b8>)
10004d20:	601a      	str	r2, [r3, #0]
			Speed_ratio = (2 * (copysign(R_Turn,1) + HALF_TRACK_WIDTH) * M_PI) / (2 * copysign(R_Turn,1) * M_PI);
10004d22:	4b6c      	ldr	r3, [pc, #432]	; (10004ed4 <Steering_Function+0x6b8>)
10004d24:	681b      	ldr	r3, [r3, #0]
10004d26:	005b      	lsls	r3, r3, #1
10004d28:	085b      	lsrs	r3, r3, #1
10004d2a:	1c18      	adds	r0, r3, #0
10004d2c:	f007 fbb2 	bl	1000c494 <__aeabi_f2d>
10004d30:	1c03      	adds	r3, r0, #0
10004d32:	1c0c      	adds	r4, r1, #0
10004d34:	1c18      	adds	r0, r3, #0
10004d36:	1c21      	adds	r1, r4, #0
10004d38:	4a6a      	ldr	r2, [pc, #424]	; (10004ee4 <Steering_Function+0x6c8>)
10004d3a:	4b6b      	ldr	r3, [pc, #428]	; (10004ee8 <Steering_Function+0x6cc>)
10004d3c:	f005 fd8c 	bl	1000a858 <__aeabi_dadd>
10004d40:	1c03      	adds	r3, r0, #0
10004d42:	1c0c      	adds	r4, r1, #0
10004d44:	1c18      	adds	r0, r3, #0
10004d46:	1c21      	adds	r1, r4, #0
10004d48:	1c1a      	adds	r2, r3, #0
10004d4a:	1c23      	adds	r3, r4, #0
10004d4c:	f005 fd84 	bl	1000a858 <__aeabi_dadd>
10004d50:	1c03      	adds	r3, r0, #0
10004d52:	1c0c      	adds	r4, r1, #0
10004d54:	1c18      	adds	r0, r3, #0
10004d56:	1c21      	adds	r1, r4, #0
10004d58:	4a73      	ldr	r2, [pc, #460]	; (10004f28 <Steering_Function+0x70c>)
10004d5a:	4b74      	ldr	r3, [pc, #464]	; (10004f2c <Steering_Function+0x710>)
10004d5c:	f006 fce2 	bl	1000b724 <__aeabi_dmul>
10004d60:	1c03      	adds	r3, r0, #0
10004d62:	1c0c      	adds	r4, r1, #0
10004d64:	1c1d      	adds	r5, r3, #0
10004d66:	1c26      	adds	r6, r4, #0
10004d68:	4b5a      	ldr	r3, [pc, #360]	; (10004ed4 <Steering_Function+0x6b8>)
10004d6a:	681b      	ldr	r3, [r3, #0]
10004d6c:	005b      	lsls	r3, r3, #1
10004d6e:	085b      	lsrs	r3, r3, #1
10004d70:	1c18      	adds	r0, r3, #0
10004d72:	f007 fb8f 	bl	1000c494 <__aeabi_f2d>
10004d76:	1c03      	adds	r3, r0, #0
10004d78:	1c0c      	adds	r4, r1, #0
10004d7a:	1c18      	adds	r0, r3, #0
10004d7c:	1c21      	adds	r1, r4, #0
10004d7e:	1c1a      	adds	r2, r3, #0
10004d80:	1c23      	adds	r3, r4, #0
10004d82:	f005 fd69 	bl	1000a858 <__aeabi_dadd>
10004d86:	1c03      	adds	r3, r0, #0
10004d88:	1c0c      	adds	r4, r1, #0
10004d8a:	1c18      	adds	r0, r3, #0
10004d8c:	1c21      	adds	r1, r4, #0
10004d8e:	4a66      	ldr	r2, [pc, #408]	; (10004f28 <Steering_Function+0x70c>)
10004d90:	4b66      	ldr	r3, [pc, #408]	; (10004f2c <Steering_Function+0x710>)
10004d92:	f006 fcc7 	bl	1000b724 <__aeabi_dmul>
10004d96:	1c03      	adds	r3, r0, #0
10004d98:	1c0c      	adds	r4, r1, #0
10004d9a:	1c28      	adds	r0, r5, #0
10004d9c:	1c31      	adds	r1, r6, #0
10004d9e:	1c1a      	adds	r2, r3, #0
10004da0:	1c23      	adds	r3, r4, #0
10004da2:	f006 f881 	bl	1000aea8 <__aeabi_ddiv>
10004da6:	1c03      	adds	r3, r0, #0
10004da8:	1c0c      	adds	r4, r1, #0
10004daa:	1c18      	adds	r0, r3, #0
10004dac:	1c21      	adds	r1, r4, #0
10004dae:	f007 fbc5 	bl	1000c53c <__aeabi_d2f>
10004db2:	1c02      	adds	r2, r0, #0
10004db4:	4b53      	ldr	r3, [pc, #332]	; (10004f04 <Steering_Function+0x6e8>)
10004db6:	601a      	str	r2, [r3, #0]

			if((R_TRUN_MIN < R_Turn) && (R_Turn < R_TRUN_MAX)){
10004db8:	4b46      	ldr	r3, [pc, #280]	; (10004ed4 <Steering_Function+0x6b8>)
10004dba:	681b      	ldr	r3, [r3, #0]
10004dbc:	1c18      	adds	r0, r3, #0
10004dbe:	f007 fb69 	bl	1000c494 <__aeabi_f2d>
10004dc2:	1c03      	adds	r3, r0, #0
10004dc4:	1c0c      	adds	r4, r1, #0
10004dc6:	1c18      	adds	r0, r3, #0
10004dc8:	1c21      	adds	r1, r4, #0
10004dca:	4a43      	ldr	r2, [pc, #268]	; (10004ed8 <Steering_Function+0x6bc>)
10004dcc:	4b58      	ldr	r3, [pc, #352]	; (10004f30 <Steering_Function+0x714>)
10004dce:	f004 fdb9 	bl	10009944 <__aeabi_dcmpgt>
10004dd2:	1e03      	subs	r3, r0, #0
10004dd4:	d100      	bne.n	10004dd8 <Steering_Function+0x5bc>
10004dd6:	e0b1      	b.n	10004f3c <Steering_Function+0x720>
10004dd8:	4b3e      	ldr	r3, [pc, #248]	; (10004ed4 <Steering_Function+0x6b8>)
10004dda:	681b      	ldr	r3, [r3, #0]
10004ddc:	1c18      	adds	r0, r3, #0
10004dde:	4955      	ldr	r1, [pc, #340]	; (10004f34 <Steering_Function+0x718>)
10004de0:	f004 fdd6 	bl	10009990 <__aeabi_fcmplt>
10004de4:	1e03      	subs	r3, r0, #0
10004de6:	d100      	bne.n	10004dea <Steering_Function+0x5ce>
10004de8:	e0a8      	b.n	10004f3c <Steering_Function+0x720>
				angle_rl = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // out wheel
10004dea:	4b3a      	ldr	r3, [pc, #232]	; (10004ed4 <Steering_Function+0x6b8>)
10004dec:	681b      	ldr	r3, [r3, #0]
10004dee:	1c18      	adds	r0, r3, #0
10004df0:	f007 fb50 	bl	1000c494 <__aeabi_f2d>
10004df4:	1c03      	adds	r3, r0, #0
10004df6:	1c0c      	adds	r4, r1, #0
10004df8:	1c18      	adds	r0, r3, #0
10004dfa:	1c21      	adds	r1, r4, #0
10004dfc:	4a39      	ldr	r2, [pc, #228]	; (10004ee4 <Steering_Function+0x6c8>)
10004dfe:	4b3a      	ldr	r3, [pc, #232]	; (10004ee8 <Steering_Function+0x6cc>)
10004e00:	f005 fd2a 	bl	1000a858 <__aeabi_dadd>
10004e04:	1c03      	adds	r3, r0, #0
10004e06:	1c0c      	adds	r4, r1, #0
10004e08:	4838      	ldr	r0, [pc, #224]	; (10004eec <Steering_Function+0x6d0>)
10004e0a:	4939      	ldr	r1, [pc, #228]	; (10004ef0 <Steering_Function+0x6d4>)
10004e0c:	1c1a      	adds	r2, r3, #0
10004e0e:	1c23      	adds	r3, r4, #0
10004e10:	f006 f84a 	bl	1000aea8 <__aeabi_ddiv>
10004e14:	1c03      	adds	r3, r0, #0
10004e16:	1c0c      	adds	r4, r1, #0
10004e18:	1c18      	adds	r0, r3, #0
10004e1a:	1c21      	adds	r1, r4, #0
10004e1c:	f001 fdde 	bl	100069dc <atan>
10004e20:	1c03      	adds	r3, r0, #0
10004e22:	1c0c      	adds	r4, r1, #0
10004e24:	1c18      	adds	r0, r3, #0
10004e26:	1c21      	adds	r1, r4, #0
10004e28:	4a32      	ldr	r2, [pc, #200]	; (10004ef4 <Steering_Function+0x6d8>)
10004e2a:	4b43      	ldr	r3, [pc, #268]	; (10004f38 <Steering_Function+0x71c>)
10004e2c:	f006 fc7a 	bl	1000b724 <__aeabi_dmul>
10004e30:	1c03      	adds	r3, r0, #0
10004e32:	1c0c      	adds	r4, r1, #0
10004e34:	1c18      	adds	r0, r3, #0
10004e36:	1c21      	adds	r1, r4, #0
10004e38:	f007 fb80 	bl	1000c53c <__aeabi_d2f>
10004e3c:	1c02      	adds	r2, r0, #0
10004e3e:	4b36      	ldr	r3, [pc, #216]	; (10004f18 <Steering_Function+0x6fc>)
10004e40:	601a      	str	r2, [r3, #0]
				angle_rr = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // in wheel
10004e42:	4b24      	ldr	r3, [pc, #144]	; (10004ed4 <Steering_Function+0x6b8>)
10004e44:	681b      	ldr	r3, [r3, #0]
10004e46:	1c18      	adds	r0, r3, #0
10004e48:	f007 fb24 	bl	1000c494 <__aeabi_f2d>
10004e4c:	1c03      	adds	r3, r0, #0
10004e4e:	1c0c      	adds	r4, r1, #0
10004e50:	1c18      	adds	r0, r3, #0
10004e52:	1c21      	adds	r1, r4, #0
10004e54:	4a23      	ldr	r2, [pc, #140]	; (10004ee4 <Steering_Function+0x6c8>)
10004e56:	4b24      	ldr	r3, [pc, #144]	; (10004ee8 <Steering_Function+0x6cc>)
10004e58:	f006 fefe 	bl	1000bc58 <__aeabi_dsub>
10004e5c:	1c03      	adds	r3, r0, #0
10004e5e:	1c0c      	adds	r4, r1, #0
10004e60:	4822      	ldr	r0, [pc, #136]	; (10004eec <Steering_Function+0x6d0>)
10004e62:	4923      	ldr	r1, [pc, #140]	; (10004ef0 <Steering_Function+0x6d4>)
10004e64:	1c1a      	adds	r2, r3, #0
10004e66:	1c23      	adds	r3, r4, #0
10004e68:	f006 f81e 	bl	1000aea8 <__aeabi_ddiv>
10004e6c:	1c03      	adds	r3, r0, #0
10004e6e:	1c0c      	adds	r4, r1, #0
10004e70:	1c18      	adds	r0, r3, #0
10004e72:	1c21      	adds	r1, r4, #0
10004e74:	f001 fdb2 	bl	100069dc <atan>
10004e78:	1c03      	adds	r3, r0, #0
10004e7a:	1c0c      	adds	r4, r1, #0
10004e7c:	1c18      	adds	r0, r3, #0
10004e7e:	1c21      	adds	r1, r4, #0
10004e80:	4a1c      	ldr	r2, [pc, #112]	; (10004ef4 <Steering_Function+0x6d8>)
10004e82:	4b2d      	ldr	r3, [pc, #180]	; (10004f38 <Steering_Function+0x71c>)
10004e84:	f006 fc4e 	bl	1000b724 <__aeabi_dmul>
10004e88:	1c03      	adds	r3, r0, #0
10004e8a:	1c0c      	adds	r4, r1, #0
10004e8c:	1c18      	adds	r0, r3, #0
10004e8e:	1c21      	adds	r1, r4, #0
10004e90:	f007 fb54 	bl	1000c53c <__aeabi_d2f>
10004e94:	1c02      	adds	r2, r0, #0
10004e96:	4b21      	ldr	r3, [pc, #132]	; (10004f1c <Steering_Function+0x700>)
10004e98:	601a      	str	r2, [r3, #0]


				speed_fl = Driving_speed_cal * Speed_ratio;
10004e9a:	4b1a      	ldr	r3, [pc, #104]	; (10004f04 <Steering_Function+0x6e8>)
10004e9c:	681b      	ldr	r3, [r3, #0]
10004e9e:	1c18      	adds	r0, r3, #0
10004ea0:	68b9      	ldr	r1, [r7, #8]
10004ea2:	f005 f9c1 	bl	1000a228 <__aeabi_fmul>
10004ea6:	1c03      	adds	r3, r0, #0
10004ea8:	1c1a      	adds	r2, r3, #0
10004eaa:	4b17      	ldr	r3, [pc, #92]	; (10004f08 <Steering_Function+0x6ec>)
10004eac:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal / Speed_ratio;
10004eae:	4b15      	ldr	r3, [pc, #84]	; (10004f04 <Steering_Function+0x6e8>)
10004eb0:	681b      	ldr	r3, [r3, #0]
10004eb2:	68b8      	ldr	r0, [r7, #8]
10004eb4:	1c19      	adds	r1, r3, #0
10004eb6:	f004 ffc5 	bl	10009e44 <__aeabi_fdiv>
10004eba:	1c03      	adds	r3, r0, #0
10004ebc:	1c1a      	adds	r2, r3, #0
10004ebe:	4b13      	ldr	r3, [pc, #76]	; (10004f0c <Steering_Function+0x6f0>)
10004ec0:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal * Speed_ratio;
				//speed_rr = Driving_speed_cal / Speed_ratio;

				speed_rl = speed_fl;
10004ec2:	4b11      	ldr	r3, [pc, #68]	; (10004f08 <Steering_Function+0x6ec>)
10004ec4:	681a      	ldr	r2, [r3, #0]
10004ec6:	4b12      	ldr	r3, [pc, #72]	; (10004f10 <Steering_Function+0x6f4>)
10004ec8:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
10004eca:	4b10      	ldr	r3, [pc, #64]	; (10004f0c <Steering_Function+0x6f0>)
10004ecc:	681a      	ldr	r2, [r3, #0]
10004ece:	4b11      	ldr	r3, [pc, #68]	; (10004f14 <Steering_Function+0x6f8>)
10004ed0:	601a      	str	r2, [r3, #0]
10004ed2:	e0d2      	b.n	1000507a <Steering_Function+0x85e>
10004ed4:	20000ad4 	.word	0x20000ad4
10004ed8:	9999999a 	.word	0x9999999a
10004edc:	bfa99999 	.word	0xbfa99999
10004ee0:	c1a00000 	.word	0xc1a00000
10004ee4:	1a9fbe77 	.word	0x1a9fbe77
10004ee8:	3fc4dd2f 	.word	0x3fc4dd2f
10004eec:	3126e979 	.word	0x3126e979
10004ef0:	3fdcac08 	.word	0x3fdcac08
10004ef4:	2584f4c7 	.word	0x2584f4c7
10004ef8:	404ca61e 	.word	0x404ca61e
10004efc:	200009fc 	.word	0x200009fc
10004f00:	20000a00 	.word	0x20000a00
10004f04:	20000ad8 	.word	0x20000ad8
10004f08:	200009ec 	.word	0x200009ec
10004f0c:	200009f0 	.word	0x200009f0
10004f10:	200009f4 	.word	0x200009f4
10004f14:	200009f8 	.word	0x200009f8
10004f18:	20000a04 	.word	0x20000a04
10004f1c:	20000a08 	.word	0x20000a08
10004f20:	42480000 	.word	0x42480000
10004f24:	c2480000 	.word	0xc2480000
10004f28:	54442d18 	.word	0x54442d18
10004f2c:	400921fb 	.word	0x400921fb
10004f30:	3fa99999 	.word	0x3fa99999
10004f34:	41a00000 	.word	0x41a00000
10004f38:	c04ca61e 	.word	0xc04ca61e
			}
			else if((- R_TRUN_MIN > R_Turn) && (R_Turn > -R_TRUN_MAX)){
10004f3c:	4bdf      	ldr	r3, [pc, #892]	; (100052bc <Steering_Function+0xaa0>)
10004f3e:	681b      	ldr	r3, [r3, #0]
10004f40:	1c18      	adds	r0, r3, #0
10004f42:	f007 faa7 	bl	1000c494 <__aeabi_f2d>
10004f46:	1c03      	adds	r3, r0, #0
10004f48:	1c0c      	adds	r4, r1, #0
10004f4a:	1c18      	adds	r0, r3, #0
10004f4c:	1c21      	adds	r1, r4, #0
10004f4e:	4adc      	ldr	r2, [pc, #880]	; (100052c0 <Steering_Function+0xaa4>)
10004f50:	4bdc      	ldr	r3, [pc, #880]	; (100052c4 <Steering_Function+0xaa8>)
10004f52:	f004 fce3 	bl	1000991c <__aeabi_dcmplt>
10004f56:	1e03      	subs	r3, r0, #0
10004f58:	d100      	bne.n	10004f5c <Steering_Function+0x740>
10004f5a:	e07c      	b.n	10005056 <Steering_Function+0x83a>
10004f5c:	4bd7      	ldr	r3, [pc, #860]	; (100052bc <Steering_Function+0xaa0>)
10004f5e:	681b      	ldr	r3, [r3, #0]
10004f60:	1c18      	adds	r0, r3, #0
10004f62:	49d9      	ldr	r1, [pc, #868]	; (100052c8 <Steering_Function+0xaac>)
10004f64:	f004 fd28 	bl	100099b8 <__aeabi_fcmpgt>
10004f68:	1e03      	subs	r3, r0, #0
10004f6a:	d074      	beq.n	10005056 <Steering_Function+0x83a>
				angle_rl = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // in wheel
10004f6c:	4bd3      	ldr	r3, [pc, #844]	; (100052bc <Steering_Function+0xaa0>)
10004f6e:	681b      	ldr	r3, [r3, #0]
10004f70:	1c18      	adds	r0, r3, #0
10004f72:	f007 fa8f 	bl	1000c494 <__aeabi_f2d>
10004f76:	1c03      	adds	r3, r0, #0
10004f78:	1c0c      	adds	r4, r1, #0
10004f7a:	1c18      	adds	r0, r3, #0
10004f7c:	1c21      	adds	r1, r4, #0
10004f7e:	4ad3      	ldr	r2, [pc, #844]	; (100052cc <Steering_Function+0xab0>)
10004f80:	4bd3      	ldr	r3, [pc, #844]	; (100052d0 <Steering_Function+0xab4>)
10004f82:	f005 fc69 	bl	1000a858 <__aeabi_dadd>
10004f86:	1c03      	adds	r3, r0, #0
10004f88:	1c0c      	adds	r4, r1, #0
10004f8a:	48d2      	ldr	r0, [pc, #840]	; (100052d4 <Steering_Function+0xab8>)
10004f8c:	49d2      	ldr	r1, [pc, #840]	; (100052d8 <Steering_Function+0xabc>)
10004f8e:	1c1a      	adds	r2, r3, #0
10004f90:	1c23      	adds	r3, r4, #0
10004f92:	f005 ff89 	bl	1000aea8 <__aeabi_ddiv>
10004f96:	1c03      	adds	r3, r0, #0
10004f98:	1c0c      	adds	r4, r1, #0
10004f9a:	1c18      	adds	r0, r3, #0
10004f9c:	1c21      	adds	r1, r4, #0
10004f9e:	f001 fd1d 	bl	100069dc <atan>
10004fa2:	1c03      	adds	r3, r0, #0
10004fa4:	1c0c      	adds	r4, r1, #0
10004fa6:	1c18      	adds	r0, r3, #0
10004fa8:	1c21      	adds	r1, r4, #0
10004faa:	4acc      	ldr	r2, [pc, #816]	; (100052dc <Steering_Function+0xac0>)
10004fac:	4bcc      	ldr	r3, [pc, #816]	; (100052e0 <Steering_Function+0xac4>)
10004fae:	f006 fbb9 	bl	1000b724 <__aeabi_dmul>
10004fb2:	1c03      	adds	r3, r0, #0
10004fb4:	1c0c      	adds	r4, r1, #0
10004fb6:	1c18      	adds	r0, r3, #0
10004fb8:	1c21      	adds	r1, r4, #0
10004fba:	f007 fabf 	bl	1000c53c <__aeabi_d2f>
10004fbe:	1c02      	adds	r2, r0, #0
10004fc0:	4bc8      	ldr	r3, [pc, #800]	; (100052e4 <Steering_Function+0xac8>)
10004fc2:	601a      	str	r2, [r3, #0]
				angle_rr = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // out wheel
10004fc4:	4bbd      	ldr	r3, [pc, #756]	; (100052bc <Steering_Function+0xaa0>)
10004fc6:	681b      	ldr	r3, [r3, #0]
10004fc8:	1c18      	adds	r0, r3, #0
10004fca:	f007 fa63 	bl	1000c494 <__aeabi_f2d>
10004fce:	1c03      	adds	r3, r0, #0
10004fd0:	1c0c      	adds	r4, r1, #0
10004fd2:	1c18      	adds	r0, r3, #0
10004fd4:	1c21      	adds	r1, r4, #0
10004fd6:	4abd      	ldr	r2, [pc, #756]	; (100052cc <Steering_Function+0xab0>)
10004fd8:	4bbd      	ldr	r3, [pc, #756]	; (100052d0 <Steering_Function+0xab4>)
10004fda:	f006 fe3d 	bl	1000bc58 <__aeabi_dsub>
10004fde:	1c03      	adds	r3, r0, #0
10004fe0:	1c0c      	adds	r4, r1, #0
10004fe2:	48bc      	ldr	r0, [pc, #752]	; (100052d4 <Steering_Function+0xab8>)
10004fe4:	49bc      	ldr	r1, [pc, #752]	; (100052d8 <Steering_Function+0xabc>)
10004fe6:	1c1a      	adds	r2, r3, #0
10004fe8:	1c23      	adds	r3, r4, #0
10004fea:	f005 ff5d 	bl	1000aea8 <__aeabi_ddiv>
10004fee:	1c03      	adds	r3, r0, #0
10004ff0:	1c0c      	adds	r4, r1, #0
10004ff2:	1c18      	adds	r0, r3, #0
10004ff4:	1c21      	adds	r1, r4, #0
10004ff6:	f001 fcf1 	bl	100069dc <atan>
10004ffa:	1c03      	adds	r3, r0, #0
10004ffc:	1c0c      	adds	r4, r1, #0
10004ffe:	1c18      	adds	r0, r3, #0
10005000:	1c21      	adds	r1, r4, #0
10005002:	4ab6      	ldr	r2, [pc, #728]	; (100052dc <Steering_Function+0xac0>)
10005004:	4bb6      	ldr	r3, [pc, #728]	; (100052e0 <Steering_Function+0xac4>)
10005006:	f006 fb8d 	bl	1000b724 <__aeabi_dmul>
1000500a:	1c03      	adds	r3, r0, #0
1000500c:	1c0c      	adds	r4, r1, #0
1000500e:	1c18      	adds	r0, r3, #0
10005010:	1c21      	adds	r1, r4, #0
10005012:	f007 fa93 	bl	1000c53c <__aeabi_d2f>
10005016:	1c02      	adds	r2, r0, #0
10005018:	4bb3      	ldr	r3, [pc, #716]	; (100052e8 <Steering_Function+0xacc>)
1000501a:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal / Speed_ratio;
1000501c:	4bb3      	ldr	r3, [pc, #716]	; (100052ec <Steering_Function+0xad0>)
1000501e:	681b      	ldr	r3, [r3, #0]
10005020:	68b8      	ldr	r0, [r7, #8]
10005022:	1c19      	adds	r1, r3, #0
10005024:	f004 ff0e 	bl	10009e44 <__aeabi_fdiv>
10005028:	1c03      	adds	r3, r0, #0
1000502a:	1c1a      	adds	r2, r3, #0
1000502c:	4bb0      	ldr	r3, [pc, #704]	; (100052f0 <Steering_Function+0xad4>)
1000502e:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal * Speed_ratio;
10005030:	4bae      	ldr	r3, [pc, #696]	; (100052ec <Steering_Function+0xad0>)
10005032:	681b      	ldr	r3, [r3, #0]
10005034:	1c18      	adds	r0, r3, #0
10005036:	68b9      	ldr	r1, [r7, #8]
10005038:	f005 f8f6 	bl	1000a228 <__aeabi_fmul>
1000503c:	1c03      	adds	r3, r0, #0
1000503e:	1c1a      	adds	r2, r3, #0
10005040:	4bac      	ldr	r3, [pc, #688]	; (100052f4 <Steering_Function+0xad8>)
10005042:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal / Speed_ratio;
				//speed_rr = Driving_speed_cal * Speed_ratio;

				speed_rl = speed_fl;
10005044:	4baa      	ldr	r3, [pc, #680]	; (100052f0 <Steering_Function+0xad4>)
10005046:	681a      	ldr	r2, [r3, #0]
10005048:	4bab      	ldr	r3, [pc, #684]	; (100052f8 <Steering_Function+0xadc>)
1000504a:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
1000504c:	4ba9      	ldr	r3, [pc, #676]	; (100052f4 <Steering_Function+0xad8>)
1000504e:	681a      	ldr	r2, [r3, #0]
10005050:	4baa      	ldr	r3, [pc, #680]	; (100052fc <Steering_Function+0xae0>)
10005052:	601a      	str	r2, [r3, #0]
10005054:	e011      	b.n	1000507a <Steering_Function+0x85e>
			}
			else{
				angle_rl = 0;
10005056:	4ba3      	ldr	r3, [pc, #652]	; (100052e4 <Steering_Function+0xac8>)
10005058:	2200      	movs	r2, #0
1000505a:	601a      	str	r2, [r3, #0]
				angle_rr = 0;
1000505c:	4ba2      	ldr	r3, [pc, #648]	; (100052e8 <Steering_Function+0xacc>)
1000505e:	2200      	movs	r2, #0
10005060:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal;
10005062:	4ba3      	ldr	r3, [pc, #652]	; (100052f0 <Steering_Function+0xad4>)
10005064:	68ba      	ldr	r2, [r7, #8]
10005066:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal;
10005068:	4ba2      	ldr	r3, [pc, #648]	; (100052f4 <Steering_Function+0xad8>)
1000506a:	68ba      	ldr	r2, [r7, #8]
1000506c:	601a      	str	r2, [r3, #0]
				speed_rl = Driving_speed_cal;
1000506e:	4ba2      	ldr	r3, [pc, #648]	; (100052f8 <Steering_Function+0xadc>)
10005070:	68ba      	ldr	r2, [r7, #8]
10005072:	601a      	str	r2, [r3, #0]
				speed_rr = Driving_speed_cal;
10005074:	4ba1      	ldr	r3, [pc, #644]	; (100052fc <Steering_Function+0xae0>)
10005076:	68ba      	ldr	r2, [r7, #8]
10005078:	601a      	str	r2, [r3, #0]
			}

			//rear axle
			angle_fl = 0;
1000507a:	4ba1      	ldr	r3, [pc, #644]	; (10005300 <Steering_Function+0xae4>)
1000507c:	2200      	movs	r2, #0
1000507e:	601a      	str	r2, [r3, #0]
			angle_fr = 0;
10005080:	4ba0      	ldr	r3, [pc, #640]	; (10005304 <Steering_Function+0xae8>)
10005082:	2200      	movs	r2, #0
10005084:	601a      	str	r2, [r3, #0]
			break;
10005086:	e292      	b.n	100055ae <Steering_Function+0xd92>

		case ALL_WHEEL: // 4 wheel #############################################################
			// steering limits
			if(Steering_direction_cal > 30) Steering_direction_cal = 30;
10005088:	68f8      	ldr	r0, [r7, #12]
1000508a:	499f      	ldr	r1, [pc, #636]	; (10005308 <Steering_Function+0xaec>)
1000508c:	f004 fc94 	bl	100099b8 <__aeabi_fcmpgt>
10005090:	1e03      	subs	r3, r0, #0
10005092:	d001      	beq.n	10005098 <Steering_Function+0x87c>
10005094:	4b9c      	ldr	r3, [pc, #624]	; (10005308 <Steering_Function+0xaec>)
10005096:	60fb      	str	r3, [r7, #12]
			if(Steering_direction_cal < -30) Steering_direction_cal = -30;
10005098:	68f8      	ldr	r0, [r7, #12]
1000509a:	499c      	ldr	r1, [pc, #624]	; (1000530c <Steering_Function+0xaf0>)
1000509c:	f004 fc78 	bl	10009990 <__aeabi_fcmplt>
100050a0:	1e03      	subs	r3, r0, #0
100050a2:	d001      	beq.n	100050a8 <Steering_Function+0x88c>
100050a4:	4b99      	ldr	r3, [pc, #612]	; (1000530c <Steering_Function+0xaf0>)
100050a6:	60fb      	str	r3, [r7, #12]

			// pre calc
			R_Turn = HALF_WHEEL_BASE / tan(Steering_direction_cal / RAD_TO_DEG); // to truni graduis converstion
100050a8:	68f8      	ldr	r0, [r7, #12]
100050aa:	f007 f9f3 	bl	1000c494 <__aeabi_f2d>
100050ae:	1c03      	adds	r3, r0, #0
100050b0:	1c0c      	adds	r4, r1, #0
100050b2:	1c18      	adds	r0, r3, #0
100050b4:	1c21      	adds	r1, r4, #0
100050b6:	4a89      	ldr	r2, [pc, #548]	; (100052dc <Steering_Function+0xac0>)
100050b8:	4b95      	ldr	r3, [pc, #596]	; (10005310 <Steering_Function+0xaf4>)
100050ba:	f005 fef5 	bl	1000aea8 <__aeabi_ddiv>
100050be:	1c03      	adds	r3, r0, #0
100050c0:	1c0c      	adds	r4, r1, #0
100050c2:	1c18      	adds	r0, r3, #0
100050c4:	1c21      	adds	r1, r4, #0
100050c6:	f001 fed1 	bl	10006e6c <tan>
100050ca:	1c03      	adds	r3, r0, #0
100050cc:	1c0c      	adds	r4, r1, #0
100050ce:	4891      	ldr	r0, [pc, #580]	; (10005314 <Steering_Function+0xaf8>)
100050d0:	4991      	ldr	r1, [pc, #580]	; (10005318 <Steering_Function+0xafc>)
100050d2:	1c1a      	adds	r2, r3, #0
100050d4:	1c23      	adds	r3, r4, #0
100050d6:	f005 fee7 	bl	1000aea8 <__aeabi_ddiv>
100050da:	1c03      	adds	r3, r0, #0
100050dc:	1c0c      	adds	r4, r1, #0
100050de:	1c18      	adds	r0, r3, #0
100050e0:	1c21      	adds	r1, r4, #0
100050e2:	f007 fa2b 	bl	1000c53c <__aeabi_d2f>
100050e6:	1c02      	adds	r2, r0, #0
100050e8:	4b74      	ldr	r3, [pc, #464]	; (100052bc <Steering_Function+0xaa0>)
100050ea:	601a      	str	r2, [r3, #0]
			Speed_ratio = (2 * (copysign(R_Turn,1) + HALF_TRACK_WIDTH) * M_PI) / (2 * copysign(R_Turn,1) * M_PI);
100050ec:	4b73      	ldr	r3, [pc, #460]	; (100052bc <Steering_Function+0xaa0>)
100050ee:	681b      	ldr	r3, [r3, #0]
100050f0:	005b      	lsls	r3, r3, #1
100050f2:	085b      	lsrs	r3, r3, #1
100050f4:	1c18      	adds	r0, r3, #0
100050f6:	f007 f9cd 	bl	1000c494 <__aeabi_f2d>
100050fa:	1c03      	adds	r3, r0, #0
100050fc:	1c0c      	adds	r4, r1, #0
100050fe:	1c18      	adds	r0, r3, #0
10005100:	1c21      	adds	r1, r4, #0
10005102:	4a72      	ldr	r2, [pc, #456]	; (100052cc <Steering_Function+0xab0>)
10005104:	4b72      	ldr	r3, [pc, #456]	; (100052d0 <Steering_Function+0xab4>)
10005106:	f005 fba7 	bl	1000a858 <__aeabi_dadd>
1000510a:	1c03      	adds	r3, r0, #0
1000510c:	1c0c      	adds	r4, r1, #0
1000510e:	1c18      	adds	r0, r3, #0
10005110:	1c21      	adds	r1, r4, #0
10005112:	1c1a      	adds	r2, r3, #0
10005114:	1c23      	adds	r3, r4, #0
10005116:	f005 fb9f 	bl	1000a858 <__aeabi_dadd>
1000511a:	1c03      	adds	r3, r0, #0
1000511c:	1c0c      	adds	r4, r1, #0
1000511e:	1c18      	adds	r0, r3, #0
10005120:	1c21      	adds	r1, r4, #0
10005122:	4a7e      	ldr	r2, [pc, #504]	; (1000531c <Steering_Function+0xb00>)
10005124:	4b7e      	ldr	r3, [pc, #504]	; (10005320 <Steering_Function+0xb04>)
10005126:	f006 fafd 	bl	1000b724 <__aeabi_dmul>
1000512a:	1c03      	adds	r3, r0, #0
1000512c:	1c0c      	adds	r4, r1, #0
1000512e:	1c1d      	adds	r5, r3, #0
10005130:	1c26      	adds	r6, r4, #0
10005132:	4b62      	ldr	r3, [pc, #392]	; (100052bc <Steering_Function+0xaa0>)
10005134:	681b      	ldr	r3, [r3, #0]
10005136:	005b      	lsls	r3, r3, #1
10005138:	085b      	lsrs	r3, r3, #1
1000513a:	1c18      	adds	r0, r3, #0
1000513c:	f007 f9aa 	bl	1000c494 <__aeabi_f2d>
10005140:	1c03      	adds	r3, r0, #0
10005142:	1c0c      	adds	r4, r1, #0
10005144:	1c18      	adds	r0, r3, #0
10005146:	1c21      	adds	r1, r4, #0
10005148:	1c1a      	adds	r2, r3, #0
1000514a:	1c23      	adds	r3, r4, #0
1000514c:	f005 fb84 	bl	1000a858 <__aeabi_dadd>
10005150:	1c03      	adds	r3, r0, #0
10005152:	1c0c      	adds	r4, r1, #0
10005154:	1c18      	adds	r0, r3, #0
10005156:	1c21      	adds	r1, r4, #0
10005158:	4a70      	ldr	r2, [pc, #448]	; (1000531c <Steering_Function+0xb00>)
1000515a:	4b71      	ldr	r3, [pc, #452]	; (10005320 <Steering_Function+0xb04>)
1000515c:	f006 fae2 	bl	1000b724 <__aeabi_dmul>
10005160:	1c03      	adds	r3, r0, #0
10005162:	1c0c      	adds	r4, r1, #0
10005164:	1c28      	adds	r0, r5, #0
10005166:	1c31      	adds	r1, r6, #0
10005168:	1c1a      	adds	r2, r3, #0
1000516a:	1c23      	adds	r3, r4, #0
1000516c:	f005 fe9c 	bl	1000aea8 <__aeabi_ddiv>
10005170:	1c03      	adds	r3, r0, #0
10005172:	1c0c      	adds	r4, r1, #0
10005174:	1c18      	adds	r0, r3, #0
10005176:	1c21      	adds	r1, r4, #0
10005178:	f007 f9e0 	bl	1000c53c <__aeabi_d2f>
1000517c:	1c02      	adds	r2, r0, #0
1000517e:	4b5b      	ldr	r3, [pc, #364]	; (100052ec <Steering_Function+0xad0>)
10005180:	601a      	str	r2, [r3, #0]

			if((R_TRUN_MIN < R_Turn) && (R_Turn < R_TRUN_MAX)){ // trun right positive R
10005182:	4b4e      	ldr	r3, [pc, #312]	; (100052bc <Steering_Function+0xaa0>)
10005184:	681b      	ldr	r3, [r3, #0]
10005186:	1c18      	adds	r0, r3, #0
10005188:	f007 f984 	bl	1000c494 <__aeabi_f2d>
1000518c:	1c03      	adds	r3, r0, #0
1000518e:	1c0c      	adds	r4, r1, #0
10005190:	1c18      	adds	r0, r3, #0
10005192:	1c21      	adds	r1, r4, #0
10005194:	4a4a      	ldr	r2, [pc, #296]	; (100052c0 <Steering_Function+0xaa4>)
10005196:	4b63      	ldr	r3, [pc, #396]	; (10005324 <Steering_Function+0xb08>)
10005198:	f004 fbd4 	bl	10009944 <__aeabi_dcmpgt>
1000519c:	1e03      	subs	r3, r0, #0
1000519e:	d100      	bne.n	100051a2 <Steering_Function+0x986>
100051a0:	e0c4      	b.n	1000532c <Steering_Function+0xb10>
100051a2:	4b46      	ldr	r3, [pc, #280]	; (100052bc <Steering_Function+0xaa0>)
100051a4:	681b      	ldr	r3, [r3, #0]
100051a6:	1c18      	adds	r0, r3, #0
100051a8:	495f      	ldr	r1, [pc, #380]	; (10005328 <Steering_Function+0xb0c>)
100051aa:	f004 fbf1 	bl	10009990 <__aeabi_fcmplt>
100051ae:	1e03      	subs	r3, r0, #0
100051b0:	d100      	bne.n	100051b4 <Steering_Function+0x998>
100051b2:	e0bb      	b.n	1000532c <Steering_Function+0xb10>
				angle_fl = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // out wheel
100051b4:	4b41      	ldr	r3, [pc, #260]	; (100052bc <Steering_Function+0xaa0>)
100051b6:	681b      	ldr	r3, [r3, #0]
100051b8:	1c18      	adds	r0, r3, #0
100051ba:	f007 f96b 	bl	1000c494 <__aeabi_f2d>
100051be:	1c03      	adds	r3, r0, #0
100051c0:	1c0c      	adds	r4, r1, #0
100051c2:	1c18      	adds	r0, r3, #0
100051c4:	1c21      	adds	r1, r4, #0
100051c6:	4a41      	ldr	r2, [pc, #260]	; (100052cc <Steering_Function+0xab0>)
100051c8:	4b41      	ldr	r3, [pc, #260]	; (100052d0 <Steering_Function+0xab4>)
100051ca:	f005 fb45 	bl	1000a858 <__aeabi_dadd>
100051ce:	1c03      	adds	r3, r0, #0
100051d0:	1c0c      	adds	r4, r1, #0
100051d2:	4840      	ldr	r0, [pc, #256]	; (100052d4 <Steering_Function+0xab8>)
100051d4:	4940      	ldr	r1, [pc, #256]	; (100052d8 <Steering_Function+0xabc>)
100051d6:	1c1a      	adds	r2, r3, #0
100051d8:	1c23      	adds	r3, r4, #0
100051da:	f005 fe65 	bl	1000aea8 <__aeabi_ddiv>
100051de:	1c03      	adds	r3, r0, #0
100051e0:	1c0c      	adds	r4, r1, #0
100051e2:	1c18      	adds	r0, r3, #0
100051e4:	1c21      	adds	r1, r4, #0
100051e6:	f001 fbf9 	bl	100069dc <atan>
100051ea:	1c03      	adds	r3, r0, #0
100051ec:	1c0c      	adds	r4, r1, #0
100051ee:	1c18      	adds	r0, r3, #0
100051f0:	1c21      	adds	r1, r4, #0
100051f2:	4a3a      	ldr	r2, [pc, #232]	; (100052dc <Steering_Function+0xac0>)
100051f4:	4b46      	ldr	r3, [pc, #280]	; (10005310 <Steering_Function+0xaf4>)
100051f6:	f006 fa95 	bl	1000b724 <__aeabi_dmul>
100051fa:	1c03      	adds	r3, r0, #0
100051fc:	1c0c      	adds	r4, r1, #0
100051fe:	1c18      	adds	r0, r3, #0
10005200:	1c21      	adds	r1, r4, #0
10005202:	f007 f99b 	bl	1000c53c <__aeabi_d2f>
10005206:	1c02      	adds	r2, r0, #0
10005208:	4b3d      	ldr	r3, [pc, #244]	; (10005300 <Steering_Function+0xae4>)
1000520a:	601a      	str	r2, [r3, #0]
				angle_fr = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // in wheel
1000520c:	4b2b      	ldr	r3, [pc, #172]	; (100052bc <Steering_Function+0xaa0>)
1000520e:	681b      	ldr	r3, [r3, #0]
10005210:	1c18      	adds	r0, r3, #0
10005212:	f007 f93f 	bl	1000c494 <__aeabi_f2d>
10005216:	1c03      	adds	r3, r0, #0
10005218:	1c0c      	adds	r4, r1, #0
1000521a:	1c18      	adds	r0, r3, #0
1000521c:	1c21      	adds	r1, r4, #0
1000521e:	4a2b      	ldr	r2, [pc, #172]	; (100052cc <Steering_Function+0xab0>)
10005220:	4b2b      	ldr	r3, [pc, #172]	; (100052d0 <Steering_Function+0xab4>)
10005222:	f006 fd19 	bl	1000bc58 <__aeabi_dsub>
10005226:	1c03      	adds	r3, r0, #0
10005228:	1c0c      	adds	r4, r1, #0
1000522a:	482a      	ldr	r0, [pc, #168]	; (100052d4 <Steering_Function+0xab8>)
1000522c:	492a      	ldr	r1, [pc, #168]	; (100052d8 <Steering_Function+0xabc>)
1000522e:	1c1a      	adds	r2, r3, #0
10005230:	1c23      	adds	r3, r4, #0
10005232:	f005 fe39 	bl	1000aea8 <__aeabi_ddiv>
10005236:	1c03      	adds	r3, r0, #0
10005238:	1c0c      	adds	r4, r1, #0
1000523a:	1c18      	adds	r0, r3, #0
1000523c:	1c21      	adds	r1, r4, #0
1000523e:	f001 fbcd 	bl	100069dc <atan>
10005242:	1c03      	adds	r3, r0, #0
10005244:	1c0c      	adds	r4, r1, #0
10005246:	1c18      	adds	r0, r3, #0
10005248:	1c21      	adds	r1, r4, #0
1000524a:	4a24      	ldr	r2, [pc, #144]	; (100052dc <Steering_Function+0xac0>)
1000524c:	4b30      	ldr	r3, [pc, #192]	; (10005310 <Steering_Function+0xaf4>)
1000524e:	f006 fa69 	bl	1000b724 <__aeabi_dmul>
10005252:	1c03      	adds	r3, r0, #0
10005254:	1c0c      	adds	r4, r1, #0
10005256:	1c18      	adds	r0, r3, #0
10005258:	1c21      	adds	r1, r4, #0
1000525a:	f007 f96f 	bl	1000c53c <__aeabi_d2f>
1000525e:	1c02      	adds	r2, r0, #0
10005260:	4b28      	ldr	r3, [pc, #160]	; (10005304 <Steering_Function+0xae8>)
10005262:	601a      	str	r2, [r3, #0]
				//angle_rl = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // out wheel
				//angle_rr = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // in wheel

				angle_rl = -angle_fl;
10005264:	4b26      	ldr	r3, [pc, #152]	; (10005300 <Steering_Function+0xae4>)
10005266:	681b      	ldr	r3, [r3, #0]
10005268:	2280      	movs	r2, #128	; 0x80
1000526a:	0612      	lsls	r2, r2, #24
1000526c:	405a      	eors	r2, r3
1000526e:	4b1d      	ldr	r3, [pc, #116]	; (100052e4 <Steering_Function+0xac8>)
10005270:	601a      	str	r2, [r3, #0]
				angle_rr = -angle_fr;
10005272:	4b24      	ldr	r3, [pc, #144]	; (10005304 <Steering_Function+0xae8>)
10005274:	681b      	ldr	r3, [r3, #0]
10005276:	2280      	movs	r2, #128	; 0x80
10005278:	0612      	lsls	r2, r2, #24
1000527a:	405a      	eors	r2, r3
1000527c:	4b1a      	ldr	r3, [pc, #104]	; (100052e8 <Steering_Function+0xacc>)
1000527e:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal * Speed_ratio;
10005280:	4b1a      	ldr	r3, [pc, #104]	; (100052ec <Steering_Function+0xad0>)
10005282:	681b      	ldr	r3, [r3, #0]
10005284:	1c18      	adds	r0, r3, #0
10005286:	68b9      	ldr	r1, [r7, #8]
10005288:	f004 ffce 	bl	1000a228 <__aeabi_fmul>
1000528c:	1c03      	adds	r3, r0, #0
1000528e:	1c1a      	adds	r2, r3, #0
10005290:	4b17      	ldr	r3, [pc, #92]	; (100052f0 <Steering_Function+0xad4>)
10005292:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal / Speed_ratio;
10005294:	4b15      	ldr	r3, [pc, #84]	; (100052ec <Steering_Function+0xad0>)
10005296:	681b      	ldr	r3, [r3, #0]
10005298:	68b8      	ldr	r0, [r7, #8]
1000529a:	1c19      	adds	r1, r3, #0
1000529c:	f004 fdd2 	bl	10009e44 <__aeabi_fdiv>
100052a0:	1c03      	adds	r3, r0, #0
100052a2:	1c1a      	adds	r2, r3, #0
100052a4:	4b13      	ldr	r3, [pc, #76]	; (100052f4 <Steering_Function+0xad8>)
100052a6:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal * Speed_ratio;
				//speed_rr = Driving_speed_cal / Speed_ratio;

				speed_rl = speed_fl;
100052a8:	4b11      	ldr	r3, [pc, #68]	; (100052f0 <Steering_Function+0xad4>)
100052aa:	681a      	ldr	r2, [r3, #0]
100052ac:	4b12      	ldr	r3, [pc, #72]	; (100052f8 <Steering_Function+0xadc>)
100052ae:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
100052b0:	4b10      	ldr	r3, [pc, #64]	; (100052f4 <Steering_Function+0xad8>)
100052b2:	681a      	ldr	r2, [r3, #0]
100052b4:	4b11      	ldr	r3, [pc, #68]	; (100052fc <Steering_Function+0xae0>)
100052b6:	601a      	str	r2, [r3, #0]
100052b8:	e0ed      	b.n	10005496 <Steering_Function+0xc7a>
100052ba:	46c0      	nop			; (mov r8, r8)
100052bc:	20000ad4 	.word	0x20000ad4
100052c0:	9999999a 	.word	0x9999999a
100052c4:	bfa99999 	.word	0xbfa99999
100052c8:	c1a00000 	.word	0xc1a00000
100052cc:	1a9fbe77 	.word	0x1a9fbe77
100052d0:	3fc4dd2f 	.word	0x3fc4dd2f
100052d4:	3126e979 	.word	0x3126e979
100052d8:	3fdcac08 	.word	0x3fdcac08
100052dc:	2584f4c7 	.word	0x2584f4c7
100052e0:	c04ca61e 	.word	0xc04ca61e
100052e4:	20000a04 	.word	0x20000a04
100052e8:	20000a08 	.word	0x20000a08
100052ec:	20000ad8 	.word	0x20000ad8
100052f0:	200009ec 	.word	0x200009ec
100052f4:	200009f0 	.word	0x200009f0
100052f8:	200009f4 	.word	0x200009f4
100052fc:	200009f8 	.word	0x200009f8
10005300:	200009fc 	.word	0x200009fc
10005304:	20000a00 	.word	0x20000a00
10005308:	41f00000 	.word	0x41f00000
1000530c:	c1f00000 	.word	0xc1f00000
10005310:	404ca61e 	.word	0x404ca61e
10005314:	c28f5c29 	.word	0xc28f5c29
10005318:	3fcc28f5 	.word	0x3fcc28f5
1000531c:	54442d18 	.word	0x54442d18
10005320:	400921fb 	.word	0x400921fb
10005324:	3fa99999 	.word	0x3fa99999
10005328:	41a00000 	.word	0x41a00000
			}
			else if((- R_TRUN_MIN > R_Turn) && (R_Turn > -R_TRUN_MAX)){ // trun left positive R
1000532c:	4bb1      	ldr	r3, [pc, #708]	; (100055f4 <Steering_Function+0xdd8>)
1000532e:	681b      	ldr	r3, [r3, #0]
10005330:	1c18      	adds	r0, r3, #0
10005332:	f007 f8af 	bl	1000c494 <__aeabi_f2d>
10005336:	1c03      	adds	r3, r0, #0
10005338:	1c0c      	adds	r4, r1, #0
1000533a:	1c18      	adds	r0, r3, #0
1000533c:	1c21      	adds	r1, r4, #0
1000533e:	4aae      	ldr	r2, [pc, #696]	; (100055f8 <Steering_Function+0xddc>)
10005340:	4bae      	ldr	r3, [pc, #696]	; (100055fc <Steering_Function+0xde0>)
10005342:	f004 faeb 	bl	1000991c <__aeabi_dcmplt>
10005346:	1e03      	subs	r3, r0, #0
10005348:	d100      	bne.n	1000534c <Steering_Function+0xb30>
1000534a:	e08b      	b.n	10005464 <Steering_Function+0xc48>
1000534c:	4ba9      	ldr	r3, [pc, #676]	; (100055f4 <Steering_Function+0xdd8>)
1000534e:	681b      	ldr	r3, [r3, #0]
10005350:	1c18      	adds	r0, r3, #0
10005352:	49ab      	ldr	r1, [pc, #684]	; (10005600 <Steering_Function+0xde4>)
10005354:	f004 fb30 	bl	100099b8 <__aeabi_fcmpgt>
10005358:	1e03      	subs	r3, r0, #0
1000535a:	d100      	bne.n	1000535e <Steering_Function+0xb42>
1000535c:	e082      	b.n	10005464 <Steering_Function+0xc48>
				angle_fl = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // in wheel
1000535e:	4ba5      	ldr	r3, [pc, #660]	; (100055f4 <Steering_Function+0xdd8>)
10005360:	681b      	ldr	r3, [r3, #0]
10005362:	1c18      	adds	r0, r3, #0
10005364:	f007 f896 	bl	1000c494 <__aeabi_f2d>
10005368:	1c03      	adds	r3, r0, #0
1000536a:	1c0c      	adds	r4, r1, #0
1000536c:	1c18      	adds	r0, r3, #0
1000536e:	1c21      	adds	r1, r4, #0
10005370:	4aa4      	ldr	r2, [pc, #656]	; (10005604 <Steering_Function+0xde8>)
10005372:	4ba5      	ldr	r3, [pc, #660]	; (10005608 <Steering_Function+0xdec>)
10005374:	f005 fa70 	bl	1000a858 <__aeabi_dadd>
10005378:	1c03      	adds	r3, r0, #0
1000537a:	1c0c      	adds	r4, r1, #0
1000537c:	48a3      	ldr	r0, [pc, #652]	; (1000560c <Steering_Function+0xdf0>)
1000537e:	49a4      	ldr	r1, [pc, #656]	; (10005610 <Steering_Function+0xdf4>)
10005380:	1c1a      	adds	r2, r3, #0
10005382:	1c23      	adds	r3, r4, #0
10005384:	f005 fd90 	bl	1000aea8 <__aeabi_ddiv>
10005388:	1c03      	adds	r3, r0, #0
1000538a:	1c0c      	adds	r4, r1, #0
1000538c:	1c18      	adds	r0, r3, #0
1000538e:	1c21      	adds	r1, r4, #0
10005390:	f001 fb24 	bl	100069dc <atan>
10005394:	1c03      	adds	r3, r0, #0
10005396:	1c0c      	adds	r4, r1, #0
10005398:	1c18      	adds	r0, r3, #0
1000539a:	1c21      	adds	r1, r4, #0
1000539c:	4a9d      	ldr	r2, [pc, #628]	; (10005614 <Steering_Function+0xdf8>)
1000539e:	4b9e      	ldr	r3, [pc, #632]	; (10005618 <Steering_Function+0xdfc>)
100053a0:	f006 f9c0 	bl	1000b724 <__aeabi_dmul>
100053a4:	1c03      	adds	r3, r0, #0
100053a6:	1c0c      	adds	r4, r1, #0
100053a8:	1c18      	adds	r0, r3, #0
100053aa:	1c21      	adds	r1, r4, #0
100053ac:	f007 f8c6 	bl	1000c53c <__aeabi_d2f>
100053b0:	1c02      	adds	r2, r0, #0
100053b2:	4b9a      	ldr	r3, [pc, #616]	; (1000561c <Steering_Function+0xe00>)
100053b4:	601a      	str	r2, [r3, #0]
				angle_fr = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // out wheel
100053b6:	4b8f      	ldr	r3, [pc, #572]	; (100055f4 <Steering_Function+0xdd8>)
100053b8:	681b      	ldr	r3, [r3, #0]
100053ba:	1c18      	adds	r0, r3, #0
100053bc:	f007 f86a 	bl	1000c494 <__aeabi_f2d>
100053c0:	1c03      	adds	r3, r0, #0
100053c2:	1c0c      	adds	r4, r1, #0
100053c4:	1c18      	adds	r0, r3, #0
100053c6:	1c21      	adds	r1, r4, #0
100053c8:	4a8e      	ldr	r2, [pc, #568]	; (10005604 <Steering_Function+0xde8>)
100053ca:	4b8f      	ldr	r3, [pc, #572]	; (10005608 <Steering_Function+0xdec>)
100053cc:	f006 fc44 	bl	1000bc58 <__aeabi_dsub>
100053d0:	1c03      	adds	r3, r0, #0
100053d2:	1c0c      	adds	r4, r1, #0
100053d4:	488d      	ldr	r0, [pc, #564]	; (1000560c <Steering_Function+0xdf0>)
100053d6:	498e      	ldr	r1, [pc, #568]	; (10005610 <Steering_Function+0xdf4>)
100053d8:	1c1a      	adds	r2, r3, #0
100053da:	1c23      	adds	r3, r4, #0
100053dc:	f005 fd64 	bl	1000aea8 <__aeabi_ddiv>
100053e0:	1c03      	adds	r3, r0, #0
100053e2:	1c0c      	adds	r4, r1, #0
100053e4:	1c18      	adds	r0, r3, #0
100053e6:	1c21      	adds	r1, r4, #0
100053e8:	f001 faf8 	bl	100069dc <atan>
100053ec:	1c03      	adds	r3, r0, #0
100053ee:	1c0c      	adds	r4, r1, #0
100053f0:	1c18      	adds	r0, r3, #0
100053f2:	1c21      	adds	r1, r4, #0
100053f4:	4a87      	ldr	r2, [pc, #540]	; (10005614 <Steering_Function+0xdf8>)
100053f6:	4b88      	ldr	r3, [pc, #544]	; (10005618 <Steering_Function+0xdfc>)
100053f8:	f006 f994 	bl	1000b724 <__aeabi_dmul>
100053fc:	1c03      	adds	r3, r0, #0
100053fe:	1c0c      	adds	r4, r1, #0
10005400:	1c18      	adds	r0, r3, #0
10005402:	1c21      	adds	r1, r4, #0
10005404:	f007 f89a 	bl	1000c53c <__aeabi_d2f>
10005408:	1c02      	adds	r2, r0, #0
1000540a:	4b85      	ldr	r3, [pc, #532]	; (10005620 <Steering_Function+0xe04>)
1000540c:	601a      	str	r2, [r3, #0]
				//angle_rl = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // in wheel
				//angle_rr = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // in wheel

				angle_rl = -angle_fl;
1000540e:	4b83      	ldr	r3, [pc, #524]	; (1000561c <Steering_Function+0xe00>)
10005410:	681b      	ldr	r3, [r3, #0]
10005412:	2280      	movs	r2, #128	; 0x80
10005414:	0612      	lsls	r2, r2, #24
10005416:	405a      	eors	r2, r3
10005418:	4b82      	ldr	r3, [pc, #520]	; (10005624 <Steering_Function+0xe08>)
1000541a:	601a      	str	r2, [r3, #0]
				angle_rr = -angle_fr;
1000541c:	4b80      	ldr	r3, [pc, #512]	; (10005620 <Steering_Function+0xe04>)
1000541e:	681b      	ldr	r3, [r3, #0]
10005420:	2280      	movs	r2, #128	; 0x80
10005422:	0612      	lsls	r2, r2, #24
10005424:	405a      	eors	r2, r3
10005426:	4b80      	ldr	r3, [pc, #512]	; (10005628 <Steering_Function+0xe0c>)
10005428:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal / Speed_ratio;
1000542a:	4b80      	ldr	r3, [pc, #512]	; (1000562c <Steering_Function+0xe10>)
1000542c:	681b      	ldr	r3, [r3, #0]
1000542e:	68b8      	ldr	r0, [r7, #8]
10005430:	1c19      	adds	r1, r3, #0
10005432:	f004 fd07 	bl	10009e44 <__aeabi_fdiv>
10005436:	1c03      	adds	r3, r0, #0
10005438:	1c1a      	adds	r2, r3, #0
1000543a:	4b7d      	ldr	r3, [pc, #500]	; (10005630 <Steering_Function+0xe14>)
1000543c:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal * Speed_ratio;
1000543e:	4b7b      	ldr	r3, [pc, #492]	; (1000562c <Steering_Function+0xe10>)
10005440:	681b      	ldr	r3, [r3, #0]
10005442:	1c18      	adds	r0, r3, #0
10005444:	68b9      	ldr	r1, [r7, #8]
10005446:	f004 feef 	bl	1000a228 <__aeabi_fmul>
1000544a:	1c03      	adds	r3, r0, #0
1000544c:	1c1a      	adds	r2, r3, #0
1000544e:	4b79      	ldr	r3, [pc, #484]	; (10005634 <Steering_Function+0xe18>)
10005450:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal / Speed_ratio;
				//speed_rr = Driving_speed_cal * Speed_ratio;

				speed_rl = speed_fl;
10005452:	4b77      	ldr	r3, [pc, #476]	; (10005630 <Steering_Function+0xe14>)
10005454:	681a      	ldr	r2, [r3, #0]
10005456:	4b78      	ldr	r3, [pc, #480]	; (10005638 <Steering_Function+0xe1c>)
10005458:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
1000545a:	4b76      	ldr	r3, [pc, #472]	; (10005634 <Steering_Function+0xe18>)
1000545c:	681a      	ldr	r2, [r3, #0]
1000545e:	4b77      	ldr	r3, [pc, #476]	; (1000563c <Steering_Function+0xe20>)
10005460:	601a      	str	r2, [r3, #0]
10005462:	e018      	b.n	10005496 <Steering_Function+0xc7a>
			}
			else{// starigt driving
				angle_fl = 0;
10005464:	4b6d      	ldr	r3, [pc, #436]	; (1000561c <Steering_Function+0xe00>)
10005466:	2200      	movs	r2, #0
10005468:	601a      	str	r2, [r3, #0]
				angle_fr = 0;
1000546a:	4b6d      	ldr	r3, [pc, #436]	; (10005620 <Steering_Function+0xe04>)
1000546c:	2200      	movs	r2, #0
1000546e:	601a      	str	r2, [r3, #0]
				angle_rl = 0;
10005470:	4b6c      	ldr	r3, [pc, #432]	; (10005624 <Steering_Function+0xe08>)
10005472:	2200      	movs	r2, #0
10005474:	601a      	str	r2, [r3, #0]
				angle_rr = 0;
10005476:	4b6c      	ldr	r3, [pc, #432]	; (10005628 <Steering_Function+0xe0c>)
10005478:	2200      	movs	r2, #0
1000547a:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal;
1000547c:	4b6c      	ldr	r3, [pc, #432]	; (10005630 <Steering_Function+0xe14>)
1000547e:	68ba      	ldr	r2, [r7, #8]
10005480:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal;
10005482:	4b6c      	ldr	r3, [pc, #432]	; (10005634 <Steering_Function+0xe18>)
10005484:	68ba      	ldr	r2, [r7, #8]
10005486:	601a      	str	r2, [r3, #0]
				speed_rl = Driving_speed_cal;
10005488:	4b6b      	ldr	r3, [pc, #428]	; (10005638 <Steering_Function+0xe1c>)
1000548a:	68ba      	ldr	r2, [r7, #8]
1000548c:	601a      	str	r2, [r3, #0]
				speed_rr = Driving_speed_cal;
1000548e:	4b6b      	ldr	r3, [pc, #428]	; (1000563c <Steering_Function+0xe20>)
10005490:	68ba      	ldr	r2, [r7, #8]
10005492:	601a      	str	r2, [r3, #0]
			}
			break;
10005494:	e08b      	b.n	100055ae <Steering_Function+0xd92>
10005496:	e08a      	b.n	100055ae <Steering_Function+0xd92>

		case CRAB:  //carb //#############################################################
			Steering_direction_cal = Steering_direction_cal * 2.5; // mach data from remote
10005498:	68f8      	ldr	r0, [r7, #12]
1000549a:	4969      	ldr	r1, [pc, #420]	; (10005640 <Steering_Function+0xe24>)
1000549c:	f004 fec4 	bl	1000a228 <__aeabi_fmul>
100054a0:	1c03      	adds	r3, r0, #0
100054a2:	60fb      	str	r3, [r7, #12]
			if(Steering_direction_cal > 190) Steering_direction_cal = 190;
100054a4:	68f8      	ldr	r0, [r7, #12]
100054a6:	4967      	ldr	r1, [pc, #412]	; (10005644 <Steering_Function+0xe28>)
100054a8:	f004 fa86 	bl	100099b8 <__aeabi_fcmpgt>
100054ac:	1e03      	subs	r3, r0, #0
100054ae:	d001      	beq.n	100054b4 <Steering_Function+0xc98>
100054b0:	4b64      	ldr	r3, [pc, #400]	; (10005644 <Steering_Function+0xe28>)
100054b2:	60fb      	str	r3, [r7, #12]
			if(Steering_direction_cal < -190) Steering_direction_cal = -190;
100054b4:	68f8      	ldr	r0, [r7, #12]
100054b6:	4964      	ldr	r1, [pc, #400]	; (10005648 <Steering_Function+0xe2c>)
100054b8:	f004 fa6a 	bl	10009990 <__aeabi_fcmplt>
100054bc:	1e03      	subs	r3, r0, #0
100054be:	d001      	beq.n	100054c4 <Steering_Function+0xca8>
100054c0:	4b61      	ldr	r3, [pc, #388]	; (10005648 <Steering_Function+0xe2c>)
100054c2:	60fb      	str	r3, [r7, #12]
			// steering
			angle_fl = Steering_direction_cal;
100054c4:	4b55      	ldr	r3, [pc, #340]	; (1000561c <Steering_Function+0xe00>)
100054c6:	68fa      	ldr	r2, [r7, #12]
100054c8:	601a      	str	r2, [r3, #0]
			angle_fr = Steering_direction_cal;
100054ca:	4b55      	ldr	r3, [pc, #340]	; (10005620 <Steering_Function+0xe04>)
100054cc:	68fa      	ldr	r2, [r7, #12]
100054ce:	601a      	str	r2, [r3, #0]
			angle_rl = Steering_direction_cal;
100054d0:	4b54      	ldr	r3, [pc, #336]	; (10005624 <Steering_Function+0xe08>)
100054d2:	68fa      	ldr	r2, [r7, #12]
100054d4:	601a      	str	r2, [r3, #0]
			angle_rr = Steering_direction_cal;
100054d6:	4b54      	ldr	r3, [pc, #336]	; (10005628 <Steering_Function+0xe0c>)
100054d8:	68fa      	ldr	r2, [r7, #12]
100054da:	601a      	str	r2, [r3, #0]
			 // speed
			 speed_fl = Driving_speed_cal;
100054dc:	4b54      	ldr	r3, [pc, #336]	; (10005630 <Steering_Function+0xe14>)
100054de:	68ba      	ldr	r2, [r7, #8]
100054e0:	601a      	str	r2, [r3, #0]
			 speed_fr = Driving_speed_cal;
100054e2:	4b54      	ldr	r3, [pc, #336]	; (10005634 <Steering_Function+0xe18>)
100054e4:	68ba      	ldr	r2, [r7, #8]
100054e6:	601a      	str	r2, [r3, #0]
			 speed_rl = Driving_speed_cal;
100054e8:	4b53      	ldr	r3, [pc, #332]	; (10005638 <Steering_Function+0xe1c>)
100054ea:	68ba      	ldr	r2, [r7, #8]
100054ec:	601a      	str	r2, [r3, #0]
			 speed_rr = Driving_speed_cal;
100054ee:	4b53      	ldr	r3, [pc, #332]	; (1000563c <Steering_Function+0xe20>)
100054f0:	68ba      	ldr	r2, [r7, #8]
100054f2:	601a      	str	r2, [r3, #0]

			break;
100054f4:	e05b      	b.n	100055ae <Steering_Function+0xd92>

		case ROTATE: // rotate #############################################################
			// steering agel for turng in place
			angle_fl = ROTATION_ANGLE + ROTATION_ANGLE_OFFSET;
100054f6:	4b49      	ldr	r3, [pc, #292]	; (1000561c <Steering_Function+0xe00>)
100054f8:	4a54      	ldr	r2, [pc, #336]	; (1000564c <Steering_Function+0xe30>)
100054fa:	601a      	str	r2, [r3, #0]
			angle_fr = -ROTATION_ANGLE + ROTATION_ANGLE_OFFSET;
100054fc:	4b48      	ldr	r3, [pc, #288]	; (10005620 <Steering_Function+0xe04>)
100054fe:	4a54      	ldr	r2, [pc, #336]	; (10005650 <Steering_Function+0xe34>)
10005500:	601a      	str	r2, [r3, #0]
			angle_rl = -ROTATION_ANGLE + ROTATION_ANGLE_OFFSET;
10005502:	4b48      	ldr	r3, [pc, #288]	; (10005624 <Steering_Function+0xe08>)
10005504:	4a52      	ldr	r2, [pc, #328]	; (10005650 <Steering_Function+0xe34>)
10005506:	601a      	str	r2, [r3, #0]
			angle_rr = ROTATION_ANGLE + ROTATION_ANGLE_OFFSET;
10005508:	4b47      	ldr	r3, [pc, #284]	; (10005628 <Steering_Function+0xe0c>)
1000550a:	4a50      	ldr	r2, [pc, #320]	; (1000564c <Steering_Function+0xe30>)
1000550c:	601a      	str	r2, [r3, #0]

			 // speed
			if (Steering_direction_cal > 10){
1000550e:	68f8      	ldr	r0, [r7, #12]
10005510:	4950      	ldr	r1, [pc, #320]	; (10005654 <Steering_Function+0xe38>)
10005512:	f004 fa51 	bl	100099b8 <__aeabi_fcmpgt>
10005516:	1e03      	subs	r3, r0, #0
10005518:	d00e      	beq.n	10005538 <Steering_Function+0xd1c>
				speed_fl = ROTATION_SPEED;
1000551a:	4b45      	ldr	r3, [pc, #276]	; (10005630 <Steering_Function+0xe14>)
1000551c:	22fa      	movs	r2, #250	; 0xfa
1000551e:	0592      	lsls	r2, r2, #22
10005520:	601a      	str	r2, [r3, #0]
				speed_fr = -ROTATION_SPEED;
10005522:	4b44      	ldr	r3, [pc, #272]	; (10005634 <Steering_Function+0xe18>)
10005524:	4a4c      	ldr	r2, [pc, #304]	; (10005658 <Steering_Function+0xe3c>)
10005526:	601a      	str	r2, [r3, #0]
				speed_rl = ROTATION_SPEED;
10005528:	4b43      	ldr	r3, [pc, #268]	; (10005638 <Steering_Function+0xe1c>)
1000552a:	22fa      	movs	r2, #250	; 0xfa
1000552c:	0592      	lsls	r2, r2, #22
1000552e:	601a      	str	r2, [r3, #0]
				speed_rr = -ROTATION_SPEED;
10005530:	4b42      	ldr	r3, [pc, #264]	; (1000563c <Steering_Function+0xe20>)
10005532:	4a49      	ldr	r2, [pc, #292]	; (10005658 <Steering_Function+0xe3c>)
10005534:	601a      	str	r2, [r3, #0]
10005536:	e021      	b.n	1000557c <Steering_Function+0xd60>
			}
			else if(Steering_direction_cal < -10){
10005538:	68f8      	ldr	r0, [r7, #12]
1000553a:	4948      	ldr	r1, [pc, #288]	; (1000565c <Steering_Function+0xe40>)
1000553c:	f004 fa28 	bl	10009990 <__aeabi_fcmplt>
10005540:	1e03      	subs	r3, r0, #0
10005542:	d00e      	beq.n	10005562 <Steering_Function+0xd46>
				speed_fl = -ROTATION_SPEED;
10005544:	4b3a      	ldr	r3, [pc, #232]	; (10005630 <Steering_Function+0xe14>)
10005546:	4a44      	ldr	r2, [pc, #272]	; (10005658 <Steering_Function+0xe3c>)
10005548:	601a      	str	r2, [r3, #0]
				speed_fr = ROTATION_SPEED;
1000554a:	4b3a      	ldr	r3, [pc, #232]	; (10005634 <Steering_Function+0xe18>)
1000554c:	22fa      	movs	r2, #250	; 0xfa
1000554e:	0592      	lsls	r2, r2, #22
10005550:	601a      	str	r2, [r3, #0]
				speed_rl = -ROTATION_SPEED;
10005552:	4b39      	ldr	r3, [pc, #228]	; (10005638 <Steering_Function+0xe1c>)
10005554:	4a40      	ldr	r2, [pc, #256]	; (10005658 <Steering_Function+0xe3c>)
10005556:	601a      	str	r2, [r3, #0]
				speed_rr = ROTATION_SPEED;
10005558:	4b38      	ldr	r3, [pc, #224]	; (1000563c <Steering_Function+0xe20>)
1000555a:	22fa      	movs	r2, #250	; 0xfa
1000555c:	0592      	lsls	r2, r2, #22
1000555e:	601a      	str	r2, [r3, #0]
10005560:	e00c      	b.n	1000557c <Steering_Function+0xd60>
			}
			else{
				speed_fl = 0;
10005562:	4b33      	ldr	r3, [pc, #204]	; (10005630 <Steering_Function+0xe14>)
10005564:	2200      	movs	r2, #0
10005566:	601a      	str	r2, [r3, #0]
				speed_fr = 0;
10005568:	4b32      	ldr	r3, [pc, #200]	; (10005634 <Steering_Function+0xe18>)
1000556a:	2200      	movs	r2, #0
1000556c:	601a      	str	r2, [r3, #0]
				speed_rl = 0;
1000556e:	4b32      	ldr	r3, [pc, #200]	; (10005638 <Steering_Function+0xe1c>)
10005570:	2200      	movs	r2, #0
10005572:	601a      	str	r2, [r3, #0]
				speed_rr = 0;
10005574:	4b31      	ldr	r3, [pc, #196]	; (1000563c <Steering_Function+0xe20>)
10005576:	2200      	movs	r2, #0
10005578:	601a      	str	r2, [r3, #0]
			}
			break;
1000557a:	e018      	b.n	100055ae <Steering_Function+0xd92>
1000557c:	e017      	b.n	100055ae <Steering_Function+0xd92>

		default:
			angle_fl = 0;
1000557e:	4b27      	ldr	r3, [pc, #156]	; (1000561c <Steering_Function+0xe00>)
10005580:	2200      	movs	r2, #0
10005582:	601a      	str	r2, [r3, #0]
			angle_fr = 0;
10005584:	4b26      	ldr	r3, [pc, #152]	; (10005620 <Steering_Function+0xe04>)
10005586:	2200      	movs	r2, #0
10005588:	601a      	str	r2, [r3, #0]
			angle_rl = 0;
1000558a:	4b26      	ldr	r3, [pc, #152]	; (10005624 <Steering_Function+0xe08>)
1000558c:	2200      	movs	r2, #0
1000558e:	601a      	str	r2, [r3, #0]
			angle_rr = 0;
10005590:	4b25      	ldr	r3, [pc, #148]	; (10005628 <Steering_Function+0xe0c>)
10005592:	2200      	movs	r2, #0
10005594:	601a      	str	r2, [r3, #0]

			speed_fl = 0;
10005596:	4b26      	ldr	r3, [pc, #152]	; (10005630 <Steering_Function+0xe14>)
10005598:	2200      	movs	r2, #0
1000559a:	601a      	str	r2, [r3, #0]
			speed_fr = 0;
1000559c:	4b25      	ldr	r3, [pc, #148]	; (10005634 <Steering_Function+0xe18>)
1000559e:	2200      	movs	r2, #0
100055a0:	601a      	str	r2, [r3, #0]
			speed_rl = 0;
100055a2:	4b25      	ldr	r3, [pc, #148]	; (10005638 <Steering_Function+0xe1c>)
100055a4:	2200      	movs	r2, #0
100055a6:	601a      	str	r2, [r3, #0]
			speed_rr = 0;
100055a8:	4b24      	ldr	r3, [pc, #144]	; (1000563c <Steering_Function+0xe20>)
100055aa:	2200      	movs	r2, #0
100055ac:	601a      	str	r2, [r3, #0]

	}
  // set gobal vars
  Steering_Angles[0] = angle_fl;
100055ae:	4b1b      	ldr	r3, [pc, #108]	; (1000561c <Steering_Function+0xe00>)
100055b0:	681a      	ldr	r2, [r3, #0]
100055b2:	4b2b      	ldr	r3, [pc, #172]	; (10005660 <Steering_Function+0xe44>)
100055b4:	601a      	str	r2, [r3, #0]
  Steering_Angles[1] = angle_fr;
100055b6:	4b1a      	ldr	r3, [pc, #104]	; (10005620 <Steering_Function+0xe04>)
100055b8:	681a      	ldr	r2, [r3, #0]
100055ba:	4b29      	ldr	r3, [pc, #164]	; (10005660 <Steering_Function+0xe44>)
100055bc:	605a      	str	r2, [r3, #4]
  Steering_Angles[2] = angle_rl;
100055be:	4b19      	ldr	r3, [pc, #100]	; (10005624 <Steering_Function+0xe08>)
100055c0:	681a      	ldr	r2, [r3, #0]
100055c2:	4b27      	ldr	r3, [pc, #156]	; (10005660 <Steering_Function+0xe44>)
100055c4:	609a      	str	r2, [r3, #8]
  Steering_Angles[3] = angle_rr;
100055c6:	4b18      	ldr	r3, [pc, #96]	; (10005628 <Steering_Function+0xe0c>)
100055c8:	681a      	ldr	r2, [r3, #0]
100055ca:	4b25      	ldr	r3, [pc, #148]	; (10005660 <Steering_Function+0xe44>)
100055cc:	60da      	str	r2, [r3, #12]

  Speeds[0] = speed_fl;
100055ce:	4b18      	ldr	r3, [pc, #96]	; (10005630 <Steering_Function+0xe14>)
100055d0:	681a      	ldr	r2, [r3, #0]
100055d2:	4b24      	ldr	r3, [pc, #144]	; (10005664 <Steering_Function+0xe48>)
100055d4:	601a      	str	r2, [r3, #0]
  Speeds[1] = speed_fr;
100055d6:	4b17      	ldr	r3, [pc, #92]	; (10005634 <Steering_Function+0xe18>)
100055d8:	681a      	ldr	r2, [r3, #0]
100055da:	4b22      	ldr	r3, [pc, #136]	; (10005664 <Steering_Function+0xe48>)
100055dc:	605a      	str	r2, [r3, #4]
  Speeds[2] = speed_rl;
100055de:	4b16      	ldr	r3, [pc, #88]	; (10005638 <Steering_Function+0xe1c>)
100055e0:	681a      	ldr	r2, [r3, #0]
100055e2:	4b20      	ldr	r3, [pc, #128]	; (10005664 <Steering_Function+0xe48>)
100055e4:	609a      	str	r2, [r3, #8]
  Speeds[3] = speed_rr;
100055e6:	4b15      	ldr	r3, [pc, #84]	; (1000563c <Steering_Function+0xe20>)
100055e8:	681a      	ldr	r2, [r3, #0]
100055ea:	4b1e      	ldr	r3, [pc, #120]	; (10005664 <Steering_Function+0xe48>)
100055ec:	60da      	str	r2, [r3, #12]

}
100055ee:	46bd      	mov	sp, r7
100055f0:	b005      	add	sp, #20
100055f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
100055f4:	20000ad4 	.word	0x20000ad4
100055f8:	9999999a 	.word	0x9999999a
100055fc:	bfa99999 	.word	0xbfa99999
10005600:	c1a00000 	.word	0xc1a00000
10005604:	1a9fbe77 	.word	0x1a9fbe77
10005608:	3fc4dd2f 	.word	0x3fc4dd2f
1000560c:	3126e979 	.word	0x3126e979
10005610:	3fdcac08 	.word	0x3fdcac08
10005614:	2584f4c7 	.word	0x2584f4c7
10005618:	404ca61e 	.word	0x404ca61e
1000561c:	200009fc 	.word	0x200009fc
10005620:	20000a00 	.word	0x20000a00
10005624:	20000a04 	.word	0x20000a04
10005628:	20000a08 	.word	0x20000a08
1000562c:	20000ad8 	.word	0x20000ad8
10005630:	200009ec 	.word	0x200009ec
10005634:	200009f0 	.word	0x200009f0
10005638:	200009f4 	.word	0x200009f4
1000563c:	200009f8 	.word	0x200009f8
10005640:	40200000 	.word	0x40200000
10005644:	433e0000 	.word	0x433e0000
10005648:	c33e0000 	.word	0xc33e0000
1000564c:	426bd70a 	.word	0x426bd70a
10005650:	c243d70a 	.word	0xc243d70a
10005654:	41200000 	.word	0x41200000
10005658:	be800000 	.word	0xbe800000
1000565c:	c1200000 	.word	0xc1200000
10005660:	20000a40 	.word	0x20000a40
10005664:	20000a20 	.word	0x20000a20

10005668 <Trajcetory_calc>:


void Trajcetory_calc(){
10005668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000566a:	af00      	add	r7, sp, #0

	avg_Speeds = average(Speeds,4);
1000566c:	4b4f      	ldr	r3, [pc, #316]	; (100057ac <Trajcetory_calc+0x144>)
1000566e:	1c18      	adds	r0, r3, #0
10005670:	2104      	movs	r1, #4
10005672:	f001 f989 	bl	10006988 <average>
10005676:	1c02      	adds	r2, r0, #0
10005678:	4b4d      	ldr	r3, [pc, #308]	; (100057b0 <Trajcetory_calc+0x148>)
1000567a:	601a      	str	r2, [r3, #0]

	switch(Steering_mode) // options 'Front'; 'Rear'; '4_Wheel'; 'Carb'; 'Rotate'
1000567c:	4b4d      	ldr	r3, [pc, #308]	; (100057b4 <Trajcetory_calc+0x14c>)
1000567e:	781b      	ldrb	r3, [r3, #0]
10005680:	b2db      	uxtb	r3, r3
10005682:	2b05      	cmp	r3, #5
10005684:	d85b      	bhi.n	1000573e <Trajcetory_calc+0xd6>
10005686:	009a      	lsls	r2, r3, #2
10005688:	4b4b      	ldr	r3, [pc, #300]	; (100057b8 <Trajcetory_calc+0x150>)
1000568a:	18d3      	adds	r3, r2, r3
1000568c:	681b      	ldr	r3, [r3, #0]
1000568e:	469f      	mov	pc, r3
			case ALL_WHEEL: // 4 wheel #############################################################

				break;

			case CRAB:  //carb //#############################################################
				trajctory_x = avg_Speeds * cos(Steering_Angles[0] / RAD_TO_DEG);
10005690:	4b47      	ldr	r3, [pc, #284]	; (100057b0 <Trajcetory_calc+0x148>)
10005692:	681b      	ldr	r3, [r3, #0]
10005694:	1c18      	adds	r0, r3, #0
10005696:	f006 fefd 	bl	1000c494 <__aeabi_f2d>
1000569a:	1c05      	adds	r5, r0, #0
1000569c:	1c0e      	adds	r6, r1, #0
1000569e:	4b47      	ldr	r3, [pc, #284]	; (100057bc <Trajcetory_calc+0x154>)
100056a0:	681b      	ldr	r3, [r3, #0]
100056a2:	1c18      	adds	r0, r3, #0
100056a4:	f006 fef6 	bl	1000c494 <__aeabi_f2d>
100056a8:	1c03      	adds	r3, r0, #0
100056aa:	1c0c      	adds	r4, r1, #0
100056ac:	1c18      	adds	r0, r3, #0
100056ae:	1c21      	adds	r1, r4, #0
100056b0:	4a43      	ldr	r2, [pc, #268]	; (100057c0 <Trajcetory_calc+0x158>)
100056b2:	4b44      	ldr	r3, [pc, #272]	; (100057c4 <Trajcetory_calc+0x15c>)
100056b4:	f005 fbf8 	bl	1000aea8 <__aeabi_ddiv>
100056b8:	1c03      	adds	r3, r0, #0
100056ba:	1c0c      	adds	r4, r1, #0
100056bc:	1c18      	adds	r0, r3, #0
100056be:	1c21      	adds	r1, r4, #0
100056c0:	f001 fb32 	bl	10006d28 <cos>
100056c4:	1c03      	adds	r3, r0, #0
100056c6:	1c0c      	adds	r4, r1, #0
100056c8:	1c28      	adds	r0, r5, #0
100056ca:	1c31      	adds	r1, r6, #0
100056cc:	1c1a      	adds	r2, r3, #0
100056ce:	1c23      	adds	r3, r4, #0
100056d0:	f006 f828 	bl	1000b724 <__aeabi_dmul>
100056d4:	1c03      	adds	r3, r0, #0
100056d6:	1c0c      	adds	r4, r1, #0
100056d8:	1c18      	adds	r0, r3, #0
100056da:	1c21      	adds	r1, r4, #0
100056dc:	f006 ff2e 	bl	1000c53c <__aeabi_d2f>
100056e0:	1c02      	adds	r2, r0, #0
100056e2:	4b39      	ldr	r3, [pc, #228]	; (100057c8 <Trajcetory_calc+0x160>)
100056e4:	601a      	str	r2, [r3, #0]
				trajctory_y = avg_Speeds * sin(Steering_Angles[0] / RAD_TO_DEG);
100056e6:	4b32      	ldr	r3, [pc, #200]	; (100057b0 <Trajcetory_calc+0x148>)
100056e8:	681b      	ldr	r3, [r3, #0]
100056ea:	1c18      	adds	r0, r3, #0
100056ec:	f006 fed2 	bl	1000c494 <__aeabi_f2d>
100056f0:	1c05      	adds	r5, r0, #0
100056f2:	1c0e      	adds	r6, r1, #0
100056f4:	4b31      	ldr	r3, [pc, #196]	; (100057bc <Trajcetory_calc+0x154>)
100056f6:	681b      	ldr	r3, [r3, #0]
100056f8:	1c18      	adds	r0, r3, #0
100056fa:	f006 fecb 	bl	1000c494 <__aeabi_f2d>
100056fe:	1c03      	adds	r3, r0, #0
10005700:	1c0c      	adds	r4, r1, #0
10005702:	1c18      	adds	r0, r3, #0
10005704:	1c21      	adds	r1, r4, #0
10005706:	4a2e      	ldr	r2, [pc, #184]	; (100057c0 <Trajcetory_calc+0x158>)
10005708:	4b2e      	ldr	r3, [pc, #184]	; (100057c4 <Trajcetory_calc+0x15c>)
1000570a:	f005 fbcd 	bl	1000aea8 <__aeabi_ddiv>
1000570e:	1c03      	adds	r3, r0, #0
10005710:	1c0c      	adds	r4, r1, #0
10005712:	1c18      	adds	r0, r3, #0
10005714:	1c21      	adds	r1, r4, #0
10005716:	f001 fb59 	bl	10006dcc <sin>
1000571a:	1c03      	adds	r3, r0, #0
1000571c:	1c0c      	adds	r4, r1, #0
1000571e:	1c28      	adds	r0, r5, #0
10005720:	1c31      	adds	r1, r6, #0
10005722:	1c1a      	adds	r2, r3, #0
10005724:	1c23      	adds	r3, r4, #0
10005726:	f005 fffd 	bl	1000b724 <__aeabi_dmul>
1000572a:	1c03      	adds	r3, r0, #0
1000572c:	1c0c      	adds	r4, r1, #0
1000572e:	1c18      	adds	r0, r3, #0
10005730:	1c21      	adds	r1, r4, #0
10005732:	f006 ff03 	bl	1000c53c <__aeabi_d2f>
10005736:	1c02      	adds	r2, r0, #0
10005738:	4b24      	ldr	r3, [pc, #144]	; (100057cc <Trajcetory_calc+0x164>)
1000573a:	601a      	str	r2, [r3, #0]


				break;
1000573c:	e007      	b.n	1000574e <Trajcetory_calc+0xe6>

				break;

			default :

			trajctory_x = 0;
1000573e:	4b22      	ldr	r3, [pc, #136]	; (100057c8 <Trajcetory_calc+0x160>)
10005740:	2200      	movs	r2, #0
10005742:	601a      	str	r2, [r3, #0]
			trajctory_y = 0;
10005744:	4b21      	ldr	r3, [pc, #132]	; (100057cc <Trajcetory_calc+0x164>)
10005746:	2200      	movs	r2, #0
10005748:	601a      	str	r2, [r3, #0]
1000574a:	e000      	b.n	1000574e <Trajcetory_calc+0xe6>

	switch(Steering_mode) // options 'Front'; 'Rear'; '4_Wheel'; 'Carb'; 'Rotate'
		{
			case FRONT://#############################################################
				//trajctory_x =
				break;
1000574c:	46c0      	nop			; (mov r8, r8)
			trajctory_x = 0;
			trajctory_y = 0;
		}

	//trajectory_angle = angel_of_2D_vetor_deg(Trajctory); // atan(trajctory_x / trajctory_y) / RAD_TO_DEG;
	Trajctory[0] = trajctory_x;
1000574e:	4b1e      	ldr	r3, [pc, #120]	; (100057c8 <Trajcetory_calc+0x160>)
10005750:	681a      	ldr	r2, [r3, #0]
10005752:	4b1f      	ldr	r3, [pc, #124]	; (100057d0 <Trajcetory_calc+0x168>)
10005754:	601a      	str	r2, [r3, #0]
	Trajctory[1] = trajctory_y;
10005756:	4b1d      	ldr	r3, [pc, #116]	; (100057cc <Trajcetory_calc+0x164>)
10005758:	681a      	ldr	r2, [r3, #0]
1000575a:	4b1d      	ldr	r3, [pc, #116]	; (100057d0 <Trajcetory_calc+0x168>)
1000575c:	605a      	str	r2, [r3, #4]
	trajectory_angle = atan2(trajctory_y,trajctory_x) * RAD_TO_DEG;
1000575e:	4b1b      	ldr	r3, [pc, #108]	; (100057cc <Trajcetory_calc+0x164>)
10005760:	681b      	ldr	r3, [r3, #0]
10005762:	1c18      	adds	r0, r3, #0
10005764:	f006 fe96 	bl	1000c494 <__aeabi_f2d>
10005768:	1c05      	adds	r5, r0, #0
1000576a:	1c0e      	adds	r6, r1, #0
1000576c:	4b16      	ldr	r3, [pc, #88]	; (100057c8 <Trajcetory_calc+0x160>)
1000576e:	681b      	ldr	r3, [r3, #0]
10005770:	1c18      	adds	r0, r3, #0
10005772:	f006 fe8f 	bl	1000c494 <__aeabi_f2d>
10005776:	1c03      	adds	r3, r0, #0
10005778:	1c0c      	adds	r4, r1, #0
1000577a:	1c28      	adds	r0, r5, #0
1000577c:	1c31      	adds	r1, r6, #0
1000577e:	1c1a      	adds	r2, r3, #0
10005780:	1c23      	adds	r3, r4, #0
10005782:	f001 fb9f 	bl	10006ec4 <atan2>
10005786:	1c03      	adds	r3, r0, #0
10005788:	1c0c      	adds	r4, r1, #0
1000578a:	1c18      	adds	r0, r3, #0
1000578c:	1c21      	adds	r1, r4, #0
1000578e:	4a0c      	ldr	r2, [pc, #48]	; (100057c0 <Trajcetory_calc+0x158>)
10005790:	4b0c      	ldr	r3, [pc, #48]	; (100057c4 <Trajcetory_calc+0x15c>)
10005792:	f005 ffc7 	bl	1000b724 <__aeabi_dmul>
10005796:	1c03      	adds	r3, r0, #0
10005798:	1c0c      	adds	r4, r1, #0
1000579a:	1c18      	adds	r0, r3, #0
1000579c:	1c21      	adds	r1, r4, #0
1000579e:	f006 fecd 	bl	1000c53c <__aeabi_d2f>
100057a2:	1c02      	adds	r2, r0, #0
100057a4:	4b0b      	ldr	r3, [pc, #44]	; (100057d4 <Trajcetory_calc+0x16c>)
100057a6:	601a      	str	r2, [r3, #0]
}
100057a8:	46bd      	mov	sp, r7
100057aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100057ac:	20000a20 	.word	0x20000a20
100057b0:	20000a14 	.word	0x20000a14
100057b4:	2000082a 	.word	0x2000082a
100057b8:	1000cd38 	.word	0x1000cd38
100057bc:	20000a40 	.word	0x20000a40
100057c0:	2584f4c7 	.word	0x2584f4c7
100057c4:	404ca61e 	.word	0x404ca61e
100057c8:	20000a0c 	.word	0x20000a0c
100057cc:	20000a10 	.word	0x20000a10
100057d0:	20000a7c 	.word	0x20000a7c
100057d4:	20000a84 	.word	0x20000a84

100057d8 <mode_led>:



void mode_led(uint8_t var){
100057d8:	b580      	push	{r7, lr}
100057da:	b082      	sub	sp, #8
100057dc:	af00      	add	r7, sp, #0
100057de:	1c02      	adds	r2, r0, #0
100057e0:	1dfb      	adds	r3, r7, #7
100057e2:	701a      	strb	r2, [r3, #0]
	if(CHECK_BIT(var,0)){
100057e4:	1dfb      	adds	r3, r7, #7
100057e6:	781b      	ldrb	r3, [r3, #0]
100057e8:	2201      	movs	r2, #1
100057ea:	4013      	ands	r3, r2
100057ec:	d004      	beq.n	100057f8 <mode_led+0x20>
		DIGITAL_IO_SetOutputLow(&MODE_001);
100057ee:	4b17      	ldr	r3, [pc, #92]	; (1000584c <mode_led+0x74>)
100057f0:	1c18      	adds	r0, r3, #0
100057f2:	f7ff f803 	bl	100047fc <DIGITAL_IO_SetOutputLow>
100057f6:	e003      	b.n	10005800 <mode_led+0x28>
	}
	else{
		DIGITAL_IO_SetOutputHigh(&MODE_001);
100057f8:	4b14      	ldr	r3, [pc, #80]	; (1000584c <mode_led+0x74>)
100057fa:	1c18      	adds	r0, r3, #0
100057fc:	f7fe ffee 	bl	100047dc <DIGITAL_IO_SetOutputHigh>
	}

	if(CHECK_BIT(var,1)){
10005800:	1dfb      	adds	r3, r7, #7
10005802:	781b      	ldrb	r3, [r3, #0]
10005804:	085b      	lsrs	r3, r3, #1
10005806:	b2db      	uxtb	r3, r3
10005808:	1c1a      	adds	r2, r3, #0
1000580a:	2301      	movs	r3, #1
1000580c:	4013      	ands	r3, r2
1000580e:	d004      	beq.n	1000581a <mode_led+0x42>
		DIGITAL_IO_SetOutputLow(&MODE_010);
10005810:	4b0f      	ldr	r3, [pc, #60]	; (10005850 <mode_led+0x78>)
10005812:	1c18      	adds	r0, r3, #0
10005814:	f7fe fff2 	bl	100047fc <DIGITAL_IO_SetOutputLow>
10005818:	e003      	b.n	10005822 <mode_led+0x4a>
	}
	else{
		DIGITAL_IO_SetOutputHigh(&MODE_010);
1000581a:	4b0d      	ldr	r3, [pc, #52]	; (10005850 <mode_led+0x78>)
1000581c:	1c18      	adds	r0, r3, #0
1000581e:	f7fe ffdd 	bl	100047dc <DIGITAL_IO_SetOutputHigh>
	}

	if(CHECK_BIT(var,2)){
10005822:	1dfb      	adds	r3, r7, #7
10005824:	781b      	ldrb	r3, [r3, #0]
10005826:	089b      	lsrs	r3, r3, #2
10005828:	b2db      	uxtb	r3, r3
1000582a:	1c1a      	adds	r2, r3, #0
1000582c:	2301      	movs	r3, #1
1000582e:	4013      	ands	r3, r2
10005830:	d004      	beq.n	1000583c <mode_led+0x64>
		DIGITAL_IO_SetOutputLow(&MODE_100);
10005832:	4b08      	ldr	r3, [pc, #32]	; (10005854 <mode_led+0x7c>)
10005834:	1c18      	adds	r0, r3, #0
10005836:	f7fe ffe1 	bl	100047fc <DIGITAL_IO_SetOutputLow>
1000583a:	e003      	b.n	10005844 <mode_led+0x6c>
	}
	else{
		DIGITAL_IO_SetOutputHigh(&MODE_100);
1000583c:	4b05      	ldr	r3, [pc, #20]	; (10005854 <mode_led+0x7c>)
1000583e:	1c18      	adds	r0, r3, #0
10005840:	f7fe ffcc 	bl	100047dc <DIGITAL_IO_SetOutputHigh>
	}
}
10005844:	46bd      	mov	sp, r7
10005846:	b002      	add	sp, #8
10005848:	bd80      	pop	{r7, pc}
1000584a:	46c0      	nop			; (mov r8, r8)
1000584c:	1000cb24 	.word	0x1000cb24
10005850:	1000cb34 	.word	0x1000cb34
10005854:	1000cb44 	.word	0x1000cb44

10005858 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10005858:	b580      	push	{r7, lr}
1000585a:	b082      	sub	sp, #8
1000585c:	af00      	add	r7, sp, #0
1000585e:	6078      	str	r0, [r7, #4]
10005860:	1c0a      	adds	r2, r1, #0
10005862:	1cfb      	adds	r3, r7, #3
10005864:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
10005866:	1cfb      	adds	r3, r7, #3
10005868:	781b      	ldrb	r3, [r3, #0]
1000586a:	2201      	movs	r2, #1
1000586c:	409a      	lsls	r2, r3
1000586e:	687b      	ldr	r3, [r7, #4]
10005870:	605a      	str	r2, [r3, #4]
}
10005872:	46bd      	mov	sp, r7
10005874:	b002      	add	sp, #8
10005876:	bd80      	pop	{r7, pc}

10005878 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10005878:	b580      	push	{r7, lr}
1000587a:	b082      	sub	sp, #8
1000587c:	af00      	add	r7, sp, #0
1000587e:	6078      	str	r0, [r7, #4]
10005880:	1c0a      	adds	r2, r1, #0
10005882:	1cfb      	adds	r3, r7, #3
10005884:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
10005886:	1cfb      	adds	r3, r7, #3
10005888:	781b      	ldrb	r3, [r3, #0]
1000588a:	2280      	movs	r2, #128	; 0x80
1000588c:	0252      	lsls	r2, r2, #9
1000588e:	409a      	lsls	r2, r3
10005890:	687b      	ldr	r3, [r7, #4]
10005892:	605a      	str	r2, [r3, #4]
}
10005894:	46bd      	mov	sp, r7
10005896:	b002      	add	sp, #8
10005898:	bd80      	pop	{r7, pc}
1000589a:	46c0      	nop			; (mov r8, r8)

1000589c <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
1000589c:	b580      	push	{r7, lr}
1000589e:	b082      	sub	sp, #8
100058a0:	af00      	add	r7, sp, #0
100058a2:	6078      	str	r0, [r7, #4]
100058a4:	1c0a      	adds	r2, r1, #0
100058a6:	1cfb      	adds	r3, r7, #3
100058a8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
100058aa:	687b      	ldr	r3, [r7, #4]
100058ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
100058ae:	1cfb      	adds	r3, r7, #3
100058b0:	781b      	ldrb	r3, [r3, #0]
100058b2:	40da      	lsrs	r2, r3
100058b4:	1c13      	adds	r3, r2, #0
100058b6:	2201      	movs	r2, #1
100058b8:	4013      	ands	r3, r2
}
100058ba:	1c18      	adds	r0, r3, #0
100058bc:	46bd      	mov	sp, r7
100058be:	b002      	add	sp, #8
100058c0:	bd80      	pop	{r7, pc}
100058c2:	46c0      	nop			; (mov r8, r8)

100058c4 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
100058c4:	b580      	push	{r7, lr}
100058c6:	b082      	sub	sp, #8
100058c8:	af00      	add	r7, sp, #0
100058ca:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
100058cc:	687b      	ldr	r3, [r7, #4]
100058ce:	681a      	ldr	r2, [r3, #0]
100058d0:	687b      	ldr	r3, [r7, #4]
100058d2:	7b1b      	ldrb	r3, [r3, #12]
100058d4:	1c10      	adds	r0, r2, #0
100058d6:	1c19      	adds	r1, r3, #0
100058d8:	f7ff ffbe 	bl	10005858 <XMC_GPIO_SetOutputHigh>
}
100058dc:	46bd      	mov	sp, r7
100058de:	b002      	add	sp, #8
100058e0:	bd80      	pop	{r7, pc}
100058e2:	46c0      	nop			; (mov r8, r8)

100058e4 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
100058e4:	b580      	push	{r7, lr}
100058e6:	b082      	sub	sp, #8
100058e8:	af00      	add	r7, sp, #0
100058ea:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
100058ec:	687b      	ldr	r3, [r7, #4]
100058ee:	681a      	ldr	r2, [r3, #0]
100058f0:	687b      	ldr	r3, [r7, #4]
100058f2:	7b1b      	ldrb	r3, [r3, #12]
100058f4:	1c10      	adds	r0, r2, #0
100058f6:	1c19      	adds	r1, r3, #0
100058f8:	f7ff ffbe 	bl	10005878 <XMC_GPIO_SetOutputLow>
}
100058fc:	46bd      	mov	sp, r7
100058fe:	b002      	add	sp, #8
10005900:	bd80      	pop	{r7, pc}
10005902:	46c0      	nop			; (mov r8, r8)

10005904 <PIN_INTERRUPT_GetPinValue>:
*   return (1);
* }
*  @endcode
*/
__STATIC_INLINE uint32_t PIN_INTERRUPT_GetPinValue(const PIN_INTERRUPT_t *const handle)
{
10005904:	b580      	push	{r7, lr}
10005906:	b082      	sub	sp, #8
10005908:	af00      	add	r7, sp, #0
1000590a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PIN_INTERRUPT_GetPinValue: Handler null pointer", handle != NULL);
  return (XMC_GPIO_GetInput(handle->port, handle->pin));
1000590c:	687b      	ldr	r3, [r7, #4]
1000590e:	685a      	ldr	r2, [r3, #4]
10005910:	687b      	ldr	r3, [r7, #4]
10005912:	7f9b      	ldrb	r3, [r3, #30]
10005914:	1c10      	adds	r0, r2, #0
10005916:	1c19      	adds	r1, r3, #0
10005918:	f7ff ffc0 	bl	1000589c <XMC_GPIO_GetInput>
1000591c:	1c03      	adds	r3, r0, #0
}
1000591e:	1c18      	adds	r0, r3, #0
10005920:	46bd      	mov	sp, r7
10005922:	b002      	add	sp, #8
10005924:	bd80      	pop	{r7, pc}
10005926:	46c0      	nop			; (mov r8, r8)

10005928 <IRQ8_Handler>:
volatile uint8_t RC_Gear_state = 2, RC_AUX1_state = 2;
volatile uint8_t RC_Gear_duty = 2, RC_Gear_duty_OLD =2, RC_AUX1_duty = 2;
uint8_t RC_Speed_Stop = 1;


void INTERRUPT_TIMER_10us_ISR(void){ // every 1ms so 10kHz
10005928:	b580      	push	{r7, lr}
1000592a:	af00      	add	r7, sp, #0
	if(RC_Gear_state == 1)RC_gear_100us_counter ++;
1000592c:	4b0a      	ldr	r3, [pc, #40]	; (10005958 <IRQ8_Handler+0x30>)
1000592e:	781b      	ldrb	r3, [r3, #0]
10005930:	b2db      	uxtb	r3, r3
10005932:	2b01      	cmp	r3, #1
10005934:	d104      	bne.n	10005940 <IRQ8_Handler+0x18>
10005936:	4b09      	ldr	r3, [pc, #36]	; (1000595c <IRQ8_Handler+0x34>)
10005938:	681b      	ldr	r3, [r3, #0]
1000593a:	1c5a      	adds	r2, r3, #1
1000593c:	4b07      	ldr	r3, [pc, #28]	; (1000595c <IRQ8_Handler+0x34>)
1000593e:	601a      	str	r2, [r3, #0]
	if(RC_AUX1_state == 1)RC_AUX1_100us_counter ++;
10005940:	4b07      	ldr	r3, [pc, #28]	; (10005960 <IRQ8_Handler+0x38>)
10005942:	781b      	ldrb	r3, [r3, #0]
10005944:	b2db      	uxtb	r3, r3
10005946:	2b01      	cmp	r3, #1
10005948:	d104      	bne.n	10005954 <IRQ8_Handler+0x2c>
1000594a:	4b06      	ldr	r3, [pc, #24]	; (10005964 <IRQ8_Handler+0x3c>)
1000594c:	681b      	ldr	r3, [r3, #0]
1000594e:	1c5a      	adds	r2, r3, #1
10005950:	4b04      	ldr	r3, [pc, #16]	; (10005964 <IRQ8_Handler+0x3c>)
10005952:	601a      	str	r2, [r3, #0]
}
10005954:	46bd      	mov	sp, r7
10005956:	bd80      	pop	{r7, pc}
10005958:	20000838 	.word	0x20000838
1000595c:	20000a9c 	.word	0x20000a9c
10005960:	20000839 	.word	0x20000839
10005964:	20000aa0 	.word	0x20000aa0

10005968 <RC_Recive>:



void RC_Recive(void){
10005968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000596a:	af00      	add	r7, sp, #0

	CAPTURE_Start(&CAPTURE_RC_Steering);
1000596c:	4b7a      	ldr	r3, [pc, #488]	; (10005b58 <RC_Recive+0x1f0>)
1000596e:	1c18      	adds	r0, r3, #0
10005970:	f7fd fe28 	bl	100035c4 <CAPTURE_Start>
	CAPTURE_Start(&CAPTURE_RC_Speed);
10005974:	4b79      	ldr	r3, [pc, #484]	; (10005b5c <RC_Recive+0x1f4>)
10005976:	1c18      	adds	r0, r3, #0
10005978:	f7fd fe24 	bl	100035c4 <CAPTURE_Start>

	CAPTURE_GetCapturedTimeInNanoSec(&CAPTURE_RC_Steering, &captured_time_Steering);
1000597c:	4a76      	ldr	r2, [pc, #472]	; (10005b58 <RC_Recive+0x1f0>)
1000597e:	4b78      	ldr	r3, [pc, #480]	; (10005b60 <RC_Recive+0x1f8>)
10005980:	1c10      	adds	r0, r2, #0
10005982:	1c19      	adds	r1, r3, #0
10005984:	f7fd fe54 	bl	10003630 <CAPTURE_GetCapturedTimeInNanoSec>
	CAPTURE_GetCapturedTimeInNanoSec(&CAPTURE_RC_Speed, &captured_time_Speed);
10005988:	4a74      	ldr	r2, [pc, #464]	; (10005b5c <RC_Recive+0x1f4>)
1000598a:	4b76      	ldr	r3, [pc, #472]	; (10005b64 <RC_Recive+0x1fc>)
1000598c:	1c10      	adds	r0, r2, #0
1000598e:	1c19      	adds	r1, r3, #0
10005990:	f7fd fe4e 	bl	10003630 <CAPTURE_GetCapturedTimeInNanoSec>

	if(RC_Speed_Stop == 1){
10005994:	4b74      	ldr	r3, [pc, #464]	; (10005b68 <RC_Recive+0x200>)
10005996:	781b      	ldrb	r3, [r3, #0]
10005998:	2b01      	cmp	r3, #1
1000599a:	d15c      	bne.n	10005a56 <RC_Recive+0xee>
		if((captured_time_Speed >= 1000000) && (captured_time_Speed <= 2000000)){
1000599c:	4b71      	ldr	r3, [pc, #452]	; (10005b64 <RC_Recive+0x1fc>)
1000599e:	681b      	ldr	r3, [r3, #0]
100059a0:	4a72      	ldr	r2, [pc, #456]	; (10005b6c <RC_Recive+0x204>)
100059a2:	4293      	cmp	r3, r2
100059a4:	d950      	bls.n	10005a48 <RC_Recive+0xe0>
100059a6:	4b6f      	ldr	r3, [pc, #444]	; (10005b64 <RC_Recive+0x1fc>)
100059a8:	681b      	ldr	r3, [r3, #0]
100059aa:	4a71      	ldr	r2, [pc, #452]	; (10005b70 <RC_Recive+0x208>)
100059ac:	4293      	cmp	r3, r2
100059ae:	d84b      	bhi.n	10005a48 <RC_Recive+0xe0>
		  RC_Speed = ((double)captured_time_Speed - RC_NP_SPEED) * RC_Speed_ns_to_mps; // form +-0.6m/s
100059b0:	4b6c      	ldr	r3, [pc, #432]	; (10005b64 <RC_Recive+0x1fc>)
100059b2:	681b      	ldr	r3, [r3, #0]
100059b4:	1c18      	adds	r0, r3, #0
100059b6:	f006 fd3b 	bl	1000c430 <__aeabi_ui2d>
100059ba:	1c03      	adds	r3, r0, #0
100059bc:	1c0c      	adds	r4, r1, #0
100059be:	1c18      	adds	r0, r3, #0
100059c0:	1c21      	adds	r1, r4, #0
100059c2:	2200      	movs	r2, #0
100059c4:	4b6b      	ldr	r3, [pc, #428]	; (10005b74 <RC_Recive+0x20c>)
100059c6:	f006 f947 	bl	1000bc58 <__aeabi_dsub>
100059ca:	1c03      	adds	r3, r0, #0
100059cc:	1c0c      	adds	r4, r1, #0
100059ce:	1c1d      	adds	r5, r3, #0
100059d0:	1c26      	adds	r6, r4, #0
100059d2:	4b69      	ldr	r3, [pc, #420]	; (10005b78 <RC_Recive+0x210>)
100059d4:	681b      	ldr	r3, [r3, #0]
100059d6:	1c18      	adds	r0, r3, #0
100059d8:	f006 fd5c 	bl	1000c494 <__aeabi_f2d>
100059dc:	1c03      	adds	r3, r0, #0
100059de:	1c0c      	adds	r4, r1, #0
100059e0:	1c28      	adds	r0, r5, #0
100059e2:	1c31      	adds	r1, r6, #0
100059e4:	1c1a      	adds	r2, r3, #0
100059e6:	1c23      	adds	r3, r4, #0
100059e8:	f005 fe9c 	bl	1000b724 <__aeabi_dmul>
100059ec:	1c03      	adds	r3, r0, #0
100059ee:	1c0c      	adds	r4, r1, #0
100059f0:	1c18      	adds	r0, r3, #0
100059f2:	1c21      	adds	r1, r4, #0
100059f4:	f006 fda2 	bl	1000c53c <__aeabi_d2f>
100059f8:	1c02      	adds	r2, r0, #0
100059fa:	4b60      	ldr	r3, [pc, #384]	; (10005b7c <RC_Recive+0x214>)
100059fc:	601a      	str	r2, [r3, #0]
		  if((RC_Speed < 0.1) && (RC_Speed > -0.1)) RC_Speed = 0; // to have accutal 0
100059fe:	4b5f      	ldr	r3, [pc, #380]	; (10005b7c <RC_Recive+0x214>)
10005a00:	681b      	ldr	r3, [r3, #0]
10005a02:	1c18      	adds	r0, r3, #0
10005a04:	f006 fd46 	bl	1000c494 <__aeabi_f2d>
10005a08:	1c03      	adds	r3, r0, #0
10005a0a:	1c0c      	adds	r4, r1, #0
10005a0c:	1c18      	adds	r0, r3, #0
10005a0e:	1c21      	adds	r1, r4, #0
10005a10:	4a5b      	ldr	r2, [pc, #364]	; (10005b80 <RC_Recive+0x218>)
10005a12:	4b5c      	ldr	r3, [pc, #368]	; (10005b84 <RC_Recive+0x21c>)
10005a14:	f003 ff82 	bl	1000991c <__aeabi_dcmplt>
10005a18:	1e03      	subs	r3, r0, #0
10005a1a:	d011      	beq.n	10005a40 <RC_Recive+0xd8>
10005a1c:	4b57      	ldr	r3, [pc, #348]	; (10005b7c <RC_Recive+0x214>)
10005a1e:	681b      	ldr	r3, [r3, #0]
10005a20:	1c18      	adds	r0, r3, #0
10005a22:	f006 fd37 	bl	1000c494 <__aeabi_f2d>
10005a26:	1c03      	adds	r3, r0, #0
10005a28:	1c0c      	adds	r4, r1, #0
10005a2a:	1c18      	adds	r0, r3, #0
10005a2c:	1c21      	adds	r1, r4, #0
10005a2e:	4a54      	ldr	r2, [pc, #336]	; (10005b80 <RC_Recive+0x218>)
10005a30:	4b55      	ldr	r3, [pc, #340]	; (10005b88 <RC_Recive+0x220>)
10005a32:	f003 ff87 	bl	10009944 <__aeabi_dcmpgt>
10005a36:	1e03      	subs	r3, r0, #0
10005a38:	d002      	beq.n	10005a40 <RC_Recive+0xd8>
10005a3a:	4b50      	ldr	r3, [pc, #320]	; (10005b7c <RC_Recive+0x214>)
10005a3c:	2200      	movs	r2, #0
10005a3e:	601a      	str	r2, [r3, #0]
		  RC_no_Speed_data_counter = 0;
10005a40:	4b52      	ldr	r3, [pc, #328]	; (10005b8c <RC_Recive+0x224>)
10005a42:	2200      	movs	r2, #0
10005a44:	701a      	strb	r2, [r3, #0]
10005a46:	e009      	b.n	10005a5c <RC_Recive+0xf4>
		}
		else{
			RC_no_Speed_data_counter ++;
10005a48:	4b50      	ldr	r3, [pc, #320]	; (10005b8c <RC_Recive+0x224>)
10005a4a:	781b      	ldrb	r3, [r3, #0]
10005a4c:	3301      	adds	r3, #1
10005a4e:	b2da      	uxtb	r2, r3
10005a50:	4b4e      	ldr	r3, [pc, #312]	; (10005b8c <RC_Recive+0x224>)
10005a52:	701a      	strb	r2, [r3, #0]
10005a54:	e002      	b.n	10005a5c <RC_Recive+0xf4>
		}
	}
	else RC_Speed = 0;
10005a56:	4b49      	ldr	r3, [pc, #292]	; (10005b7c <RC_Recive+0x214>)
10005a58:	2200      	movs	r2, #0
10005a5a:	601a      	str	r2, [r3, #0]

	if((captured_time_Steering >= 1000000) && (captured_time_Steering <= 2000000)){
10005a5c:	4b40      	ldr	r3, [pc, #256]	; (10005b60 <RC_Recive+0x1f8>)
10005a5e:	681b      	ldr	r3, [r3, #0]
10005a60:	4a42      	ldr	r2, [pc, #264]	; (10005b6c <RC_Recive+0x204>)
10005a62:	4293      	cmp	r3, r2
10005a64:	d947      	bls.n	10005af6 <RC_Recive+0x18e>
10005a66:	4b3e      	ldr	r3, [pc, #248]	; (10005b60 <RC_Recive+0x1f8>)
10005a68:	681b      	ldr	r3, [r3, #0]
10005a6a:	4a41      	ldr	r2, [pc, #260]	; (10005b70 <RC_Recive+0x208>)
10005a6c:	4293      	cmp	r3, r2
10005a6e:	d842      	bhi.n	10005af6 <RC_Recive+0x18e>
	  RC_Steering = -(((double)captured_time_Steering - RC_NP_STEERING) * RC_Steering_ns_to_deg); // form +-90m/s
10005a70:	4b3b      	ldr	r3, [pc, #236]	; (10005b60 <RC_Recive+0x1f8>)
10005a72:	681b      	ldr	r3, [r3, #0]
10005a74:	1c18      	adds	r0, r3, #0
10005a76:	f006 fcdb 	bl	1000c430 <__aeabi_ui2d>
10005a7a:	1c03      	adds	r3, r0, #0
10005a7c:	1c0c      	adds	r4, r1, #0
10005a7e:	1c18      	adds	r0, r3, #0
10005a80:	1c21      	adds	r1, r4, #0
10005a82:	2200      	movs	r2, #0
10005a84:	4b42      	ldr	r3, [pc, #264]	; (10005b90 <RC_Recive+0x228>)
10005a86:	f006 f8e7 	bl	1000bc58 <__aeabi_dsub>
10005a8a:	1c03      	adds	r3, r0, #0
10005a8c:	1c0c      	adds	r4, r1, #0
10005a8e:	1c1d      	adds	r5, r3, #0
10005a90:	1c26      	adds	r6, r4, #0
10005a92:	4b40      	ldr	r3, [pc, #256]	; (10005b94 <RC_Recive+0x22c>)
10005a94:	681b      	ldr	r3, [r3, #0]
10005a96:	1c18      	adds	r0, r3, #0
10005a98:	f006 fcfc 	bl	1000c494 <__aeabi_f2d>
10005a9c:	1c03      	adds	r3, r0, #0
10005a9e:	1c0c      	adds	r4, r1, #0
10005aa0:	1c28      	adds	r0, r5, #0
10005aa2:	1c31      	adds	r1, r6, #0
10005aa4:	1c1a      	adds	r2, r3, #0
10005aa6:	1c23      	adds	r3, r4, #0
10005aa8:	f005 fe3c 	bl	1000b724 <__aeabi_dmul>
10005aac:	1c03      	adds	r3, r0, #0
10005aae:	1c0c      	adds	r4, r1, #0
10005ab0:	1c18      	adds	r0, r3, #0
10005ab2:	1c21      	adds	r1, r4, #0
10005ab4:	f006 fd42 	bl	1000c53c <__aeabi_d2f>
10005ab8:	1c02      	adds	r2, r0, #0
10005aba:	2380      	movs	r3, #128	; 0x80
10005abc:	061b      	lsls	r3, r3, #24
10005abe:	405a      	eors	r2, r3
10005ac0:	4b35      	ldr	r3, [pc, #212]	; (10005b98 <RC_Recive+0x230>)
10005ac2:	601a      	str	r2, [r3, #0]
	  if((RC_Steering < 2) && (RC_Steering > -2)) RC_Steering = 0; // to have accutal 0
10005ac4:	4b34      	ldr	r3, [pc, #208]	; (10005b98 <RC_Recive+0x230>)
10005ac6:	681b      	ldr	r3, [r3, #0]
10005ac8:	1c18      	adds	r0, r3, #0
10005aca:	2180      	movs	r1, #128	; 0x80
10005acc:	05c9      	lsls	r1, r1, #23
10005ace:	f003 ff5f 	bl	10009990 <__aeabi_fcmplt>
10005ad2:	1e03      	subs	r3, r0, #0
10005ad4:	d00b      	beq.n	10005aee <RC_Recive+0x186>
10005ad6:	4b30      	ldr	r3, [pc, #192]	; (10005b98 <RC_Recive+0x230>)
10005ad8:	681b      	ldr	r3, [r3, #0]
10005ada:	1c18      	adds	r0, r3, #0
10005adc:	21c0      	movs	r1, #192	; 0xc0
10005ade:	0609      	lsls	r1, r1, #24
10005ae0:	f003 ff6a 	bl	100099b8 <__aeabi_fcmpgt>
10005ae4:	1e03      	subs	r3, r0, #0
10005ae6:	d002      	beq.n	10005aee <RC_Recive+0x186>
10005ae8:	4b2b      	ldr	r3, [pc, #172]	; (10005b98 <RC_Recive+0x230>)
10005aea:	2200      	movs	r2, #0
10005aec:	601a      	str	r2, [r3, #0]
	  RC_no_Steering_data_counter = 0;
10005aee:	4b2b      	ldr	r3, [pc, #172]	; (10005b9c <RC_Recive+0x234>)
10005af0:	2200      	movs	r2, #0
10005af2:	701a      	strb	r2, [r3, #0]
10005af4:	e005      	b.n	10005b02 <RC_Recive+0x19a>
	}
	else{
	  RC_no_Steering_data_counter ++;
10005af6:	4b29      	ldr	r3, [pc, #164]	; (10005b9c <RC_Recive+0x234>)
10005af8:	781b      	ldrb	r3, [r3, #0]
10005afa:	3301      	adds	r3, #1
10005afc:	b2da      	uxtb	r2, r3
10005afe:	4b27      	ldr	r3, [pc, #156]	; (10005b9c <RC_Recive+0x234>)
10005b00:	701a      	strb	r2, [r3, #0]
	}

	if(RC_no_Speed_data_counter > 20 || RC_no_Steering_data_counter > 20 ){ // internall values not ok
10005b02:	4b22      	ldr	r3, [pc, #136]	; (10005b8c <RC_Recive+0x224>)
10005b04:	781b      	ldrb	r3, [r3, #0]
10005b06:	2b14      	cmp	r3, #20
10005b08:	d803      	bhi.n	10005b12 <RC_Recive+0x1aa>
10005b0a:	4b24      	ldr	r3, [pc, #144]	; (10005b9c <RC_Recive+0x234>)
10005b0c:	781b      	ldrb	r3, [r3, #0]
10005b0e:	2b14      	cmp	r3, #20
10005b10:	d910      	bls.n	10005b34 <RC_Recive+0x1cc>
	  DIGITAL_IO_SetOutputLow(&RC_no_data_LED);
10005b12:	4b23      	ldr	r3, [pc, #140]	; (10005ba0 <RC_Recive+0x238>)
10005b14:	1c18      	adds	r0, r3, #0
10005b16:	f7ff fee5 	bl	100058e4 <DIGITAL_IO_SetOutputLow>
	  RC_no_Speed_data_counter = 20;
10005b1a:	4b1c      	ldr	r3, [pc, #112]	; (10005b8c <RC_Recive+0x224>)
10005b1c:	2214      	movs	r2, #20
10005b1e:	701a      	strb	r2, [r3, #0]
	  RC_no_Steering_data_counter = 20;
10005b20:	4b1e      	ldr	r3, [pc, #120]	; (10005b9c <RC_Recive+0x234>)
10005b22:	2214      	movs	r2, #20
10005b24:	701a      	strb	r2, [r3, #0]

	  //set gobal vars 0
	  Driving_speed = 0;
10005b26:	4b1f      	ldr	r3, [pc, #124]	; (10005ba4 <RC_Recive+0x23c>)
10005b28:	2200      	movs	r2, #0
10005b2a:	601a      	str	r2, [r3, #0]
	  Steering_direction = 0;
10005b2c:	4b1e      	ldr	r3, [pc, #120]	; (10005ba8 <RC_Recive+0x240>)
10005b2e:	2200      	movs	r2, #0
10005b30:	601a      	str	r2, [r3, #0]
10005b32:	e00b      	b.n	10005b4c <RC_Recive+0x1e4>
	}
	else{ // values filternig
	  DIGITAL_IO_SetOutputHigh(&RC_no_data_LED);
10005b34:	4b1a      	ldr	r3, [pc, #104]	; (10005ba0 <RC_Recive+0x238>)
10005b36:	1c18      	adds	r0, r3, #0
10005b38:	f7ff fec4 	bl	100058c4 <DIGITAL_IO_SetOutputHigh>

	  //set gobal vars stanart
	  Driving_speed = RC_Speed;
10005b3c:	4b0f      	ldr	r3, [pc, #60]	; (10005b7c <RC_Recive+0x214>)
10005b3e:	681a      	ldr	r2, [r3, #0]
10005b40:	4b18      	ldr	r3, [pc, #96]	; (10005ba4 <RC_Recive+0x23c>)
10005b42:	601a      	str	r2, [r3, #0]
	  Steering_direction = RC_Steering;
10005b44:	4b14      	ldr	r3, [pc, #80]	; (10005b98 <RC_Recive+0x230>)
10005b46:	681a      	ldr	r2, [r3, #0]
10005b48:	4b17      	ldr	r3, [pc, #92]	; (10005ba8 <RC_Recive+0x240>)
10005b4a:	601a      	str	r2, [r3, #0]
	}

	New_Input = 1; //goalb var to tell it that there in new data to calculate
10005b4c:	4b17      	ldr	r3, [pc, #92]	; (10005bac <RC_Recive+0x244>)
10005b4e:	2201      	movs	r2, #1
10005b50:	701a      	strb	r2, [r3, #0]
}
10005b52:	46bd      	mov	sp, r7
10005b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10005b56:	46c0      	nop			; (mov r8, r8)
10005b58:	200006e0 	.word	0x200006e0
10005b5c:	20000714 	.word	0x20000714
10005b60:	20000a88 	.word	0x20000a88
10005b64:	20000a8c 	.word	0x20000a8c
10005b68:	2000083d 	.word	0x2000083d
10005b6c:	000f423f 	.word	0x000f423f
10005b70:	001e8480 	.word	0x001e8480
10005b74:	4136e360 	.word	0x4136e360
10005b78:	20000830 	.word	0x20000830
10005b7c:	20000a94 	.word	0x20000a94
10005b80:	9999999a 	.word	0x9999999a
10005b84:	3fb99999 	.word	0x3fb99999
10005b88:	bfb99999 	.word	0xbfb99999
10005b8c:	20000a90 	.word	0x20000a90
10005b90:	4137cdc0 	.word	0x4137cdc0
10005b94:	20000834 	.word	0x20000834
10005b98:	20000a98 	.word	0x20000a98
10005b9c:	20000a91 	.word	0x20000a91
10005ba0:	1000cb04 	.word	0x1000cb04
10005ba4:	20000a1c 	.word	0x20000a1c
10005ba8:	20000a18 	.word	0x20000a18
10005bac:	20000a70 	.word	0x20000a70

10005bb0 <IRQ12_Handler>:

void RC_Connected_ISR(void){
10005bb0:	b580      	push	{r7, lr}
10005bb2:	b082      	sub	sp, #8
10005bb4:	af00      	add	r7, sp, #0

	if(RC_controll == 1){
10005bb6:	4b31      	ldr	r3, [pc, #196]	; (10005c7c <IRQ12_Handler+0xcc>)
10005bb8:	781b      	ldrb	r3, [r3, #0]
10005bba:	b2db      	uxtb	r3, r3
10005bbc:	2b01      	cmp	r3, #1
10005bbe:	d159      	bne.n	10005c74 <IRQ12_Handler+0xc4>

		RC_Gear_state =  PIN_INTERRUPT_GetPinValue(&RC_Connected); // pin haig or low
10005bc0:	4b2f      	ldr	r3, [pc, #188]	; (10005c80 <IRQ12_Handler+0xd0>)
10005bc2:	1c18      	adds	r0, r3, #0
10005bc4:	f7ff fe9e 	bl	10005904 <PIN_INTERRUPT_GetPinValue>
10005bc8:	1c03      	adds	r3, r0, #0
10005bca:	b2da      	uxtb	r2, r3
10005bcc:	4b2d      	ldr	r3, [pc, #180]	; (10005c84 <IRQ12_Handler+0xd4>)
10005bce:	701a      	strb	r2, [r3, #0]

		if(RC_Gear_state == 0){// do nothing during high
10005bd0:	4b2c      	ldr	r3, [pc, #176]	; (10005c84 <IRQ12_Handler+0xd4>)
10005bd2:	781b      	ldrb	r3, [r3, #0]
10005bd4:	b2db      	uxtb	r3, r3
10005bd6:	2b00      	cmp	r3, #0
10005bd8:	d14c      	bne.n	10005c74 <IRQ12_Handler+0xc4>

			RC_Recive(); // get speed and steering data
10005bda:	f7ff fec5 	bl	10005968 <RC_Recive>

			uint32_t RC_Gear_on_time_100us = RC_gear_100us_counter;
10005bde:	4b2a      	ldr	r3, [pc, #168]	; (10005c88 <IRQ12_Handler+0xd8>)
10005be0:	681b      	ldr	r3, [r3, #0]
10005be2:	607b      	str	r3, [r7, #4]
			RC_gear_100us_counter = 0;
10005be4:	4b28      	ldr	r3, [pc, #160]	; (10005c88 <IRQ12_Handler+0xd8>)
10005be6:	2200      	movs	r2, #0
10005be8:	601a      	str	r2, [r3, #0]

			if((80 < RC_Gear_on_time_100us) && (RC_Gear_on_time_100us < 150)) RC_Gear_duty= 0;
10005bea:	687b      	ldr	r3, [r7, #4]
10005bec:	2b50      	cmp	r3, #80	; 0x50
10005bee:	d906      	bls.n	10005bfe <IRQ12_Handler+0x4e>
10005bf0:	687b      	ldr	r3, [r7, #4]
10005bf2:	2b95      	cmp	r3, #149	; 0x95
10005bf4:	d803      	bhi.n	10005bfe <IRQ12_Handler+0x4e>
10005bf6:	4b25      	ldr	r3, [pc, #148]	; (10005c8c <IRQ12_Handler+0xdc>)
10005bf8:	2200      	movs	r2, #0
10005bfa:	701a      	strb	r2, [r3, #0]
10005bfc:	e00c      	b.n	10005c18 <IRQ12_Handler+0x68>
			else if ((150 < RC_Gear_on_time_100us) && (RC_Gear_on_time_100us < 210)) RC_Gear_duty = 1;
10005bfe:	687b      	ldr	r3, [r7, #4]
10005c00:	2b96      	cmp	r3, #150	; 0x96
10005c02:	d906      	bls.n	10005c12 <IRQ12_Handler+0x62>
10005c04:	687b      	ldr	r3, [r7, #4]
10005c06:	2bd1      	cmp	r3, #209	; 0xd1
10005c08:	d803      	bhi.n	10005c12 <IRQ12_Handler+0x62>
10005c0a:	4b20      	ldr	r3, [pc, #128]	; (10005c8c <IRQ12_Handler+0xdc>)
10005c0c:	2201      	movs	r2, #1
10005c0e:	701a      	strb	r2, [r3, #0]
10005c10:	e002      	b.n	10005c18 <IRQ12_Handler+0x68>
			else RC_Gear_duty = 2;
10005c12:	4b1e      	ldr	r3, [pc, #120]	; (10005c8c <IRQ12_Handler+0xdc>)
10005c14:	2202      	movs	r2, #2
10005c16:	701a      	strb	r2, [r3, #0]


			if(modeswitch_colldown == 0){
10005c18:	4b1d      	ldr	r3, [pc, #116]	; (10005c90 <IRQ12_Handler+0xe0>)
10005c1a:	781b      	ldrb	r3, [r3, #0]
10005c1c:	b2db      	uxtb	r3, r3
10005c1e:	2b00      	cmp	r3, #0
10005c20:	d11c      	bne.n	10005c5c <IRQ12_Handler+0xac>
				if(RC_Gear_duty == 0 && RC_Gear_duty_OLD == 1){
10005c22:	4b1a      	ldr	r3, [pc, #104]	; (10005c8c <IRQ12_Handler+0xdc>)
10005c24:	781b      	ldrb	r3, [r3, #0]
10005c26:	b2db      	uxtb	r3, r3
10005c28:	2b00      	cmp	r3, #0
10005c2a:	d11e      	bne.n	10005c6a <IRQ12_Handler+0xba>
10005c2c:	4b19      	ldr	r3, [pc, #100]	; (10005c94 <IRQ12_Handler+0xe4>)
10005c2e:	781b      	ldrb	r3, [r3, #0]
10005c30:	b2db      	uxtb	r3, r3
10005c32:	2b01      	cmp	r3, #1
10005c34:	d119      	bne.n	10005c6a <IRQ12_Handler+0xba>
					Steering_mode ++;
10005c36:	4b18      	ldr	r3, [pc, #96]	; (10005c98 <IRQ12_Handler+0xe8>)
10005c38:	781b      	ldrb	r3, [r3, #0]
10005c3a:	b2db      	uxtb	r3, r3
10005c3c:	3301      	adds	r3, #1
10005c3e:	b2da      	uxtb	r2, r3
10005c40:	4b15      	ldr	r3, [pc, #84]	; (10005c98 <IRQ12_Handler+0xe8>)
10005c42:	701a      	strb	r2, [r3, #0]
					if(Steering_mode > 5)Steering_mode = 0;
10005c44:	4b14      	ldr	r3, [pc, #80]	; (10005c98 <IRQ12_Handler+0xe8>)
10005c46:	781b      	ldrb	r3, [r3, #0]
10005c48:	b2db      	uxtb	r3, r3
10005c4a:	2b05      	cmp	r3, #5
10005c4c:	d902      	bls.n	10005c54 <IRQ12_Handler+0xa4>
10005c4e:	4b12      	ldr	r3, [pc, #72]	; (10005c98 <IRQ12_Handler+0xe8>)
10005c50:	2200      	movs	r2, #0
10005c52:	701a      	strb	r2, [r3, #0]
					modeswitch_colldown = 10;
10005c54:	4b0e      	ldr	r3, [pc, #56]	; (10005c90 <IRQ12_Handler+0xe0>)
10005c56:	220a      	movs	r2, #10
10005c58:	701a      	strb	r2, [r3, #0]
10005c5a:	e006      	b.n	10005c6a <IRQ12_Handler+0xba>
				}
			}
			else modeswitch_colldown--;
10005c5c:	4b0c      	ldr	r3, [pc, #48]	; (10005c90 <IRQ12_Handler+0xe0>)
10005c5e:	781b      	ldrb	r3, [r3, #0]
10005c60:	b2db      	uxtb	r3, r3
10005c62:	3b01      	subs	r3, #1
10005c64:	b2da      	uxtb	r2, r3
10005c66:	4b0a      	ldr	r3, [pc, #40]	; (10005c90 <IRQ12_Handler+0xe0>)
10005c68:	701a      	strb	r2, [r3, #0]
			RC_Gear_duty_OLD = RC_Gear_duty;
10005c6a:	4b08      	ldr	r3, [pc, #32]	; (10005c8c <IRQ12_Handler+0xdc>)
10005c6c:	781b      	ldrb	r3, [r3, #0]
10005c6e:	b2da      	uxtb	r2, r3
10005c70:	4b08      	ldr	r3, [pc, #32]	; (10005c94 <IRQ12_Handler+0xe4>)
10005c72:	701a      	strb	r2, [r3, #0]
		}
	}
}
10005c74:	46bd      	mov	sp, r7
10005c76:	b002      	add	sp, #8
10005c78:	bd80      	pop	{r7, pc}
10005c7a:	46c0      	nop			; (mov r8, r8)
10005c7c:	20000829 	.word	0x20000829
10005c80:	1000ca9c 	.word	0x1000ca9c
10005c84:	20000838 	.word	0x20000838
10005c88:	20000a9c 	.word	0x20000a9c
10005c8c:	2000083a 	.word	0x2000083a
10005c90:	2000082b 	.word	0x2000082b
10005c94:	2000083b 	.word	0x2000083b
10005c98:	2000082a 	.word	0x2000082a

10005c9c <IRQ6_Handler>:

void RC_AUX1_ISR(void){
10005c9c:	b580      	push	{r7, lr}
10005c9e:	b082      	sub	sp, #8
10005ca0:	af00      	add	r7, sp, #0
	if(RC_controll == 1){
10005ca2:	4b1f      	ldr	r3, [pc, #124]	; (10005d20 <IRQ6_Handler+0x84>)
10005ca4:	781b      	ldrb	r3, [r3, #0]
10005ca6:	b2db      	uxtb	r3, r3
10005ca8:	2b01      	cmp	r3, #1
10005caa:	d135      	bne.n	10005d18 <IRQ6_Handler+0x7c>
		RC_AUX1_state =  PIN_INTERRUPT_GetPinValue(&RC_AUX1); // pin haig or low
10005cac:	4b1d      	ldr	r3, [pc, #116]	; (10005d24 <IRQ6_Handler+0x88>)
10005cae:	1c18      	adds	r0, r3, #0
10005cb0:	f7ff fe28 	bl	10005904 <PIN_INTERRUPT_GetPinValue>
10005cb4:	1c03      	adds	r3, r0, #0
10005cb6:	b2da      	uxtb	r2, r3
10005cb8:	4b1b      	ldr	r3, [pc, #108]	; (10005d28 <IRQ6_Handler+0x8c>)
10005cba:	701a      	strb	r2, [r3, #0]

		if(RC_AUX1_state == 0){// do nothing during high
10005cbc:	4b1a      	ldr	r3, [pc, #104]	; (10005d28 <IRQ6_Handler+0x8c>)
10005cbe:	781b      	ldrb	r3, [r3, #0]
10005cc0:	b2db      	uxtb	r3, r3
10005cc2:	2b00      	cmp	r3, #0
10005cc4:	d128      	bne.n	10005d18 <IRQ6_Handler+0x7c>
			uint32_t RC_AUX1_on_time_100us = RC_AUX1_100us_counter;
10005cc6:	4b19      	ldr	r3, [pc, #100]	; (10005d2c <IRQ6_Handler+0x90>)
10005cc8:	681b      	ldr	r3, [r3, #0]
10005cca:	607b      	str	r3, [r7, #4]
			RC_AUX1_100us_counter = 0;
10005ccc:	4b17      	ldr	r3, [pc, #92]	; (10005d2c <IRQ6_Handler+0x90>)
10005cce:	2200      	movs	r2, #0
10005cd0:	601a      	str	r2, [r3, #0]

			if((80 < RC_AUX1_on_time_100us) && (RC_AUX1_on_time_100us < 150)) RC_AUX1_duty= 0;
10005cd2:	687b      	ldr	r3, [r7, #4]
10005cd4:	2b50      	cmp	r3, #80	; 0x50
10005cd6:	d906      	bls.n	10005ce6 <IRQ6_Handler+0x4a>
10005cd8:	687b      	ldr	r3, [r7, #4]
10005cda:	2b95      	cmp	r3, #149	; 0x95
10005cdc:	d803      	bhi.n	10005ce6 <IRQ6_Handler+0x4a>
10005cde:	4b14      	ldr	r3, [pc, #80]	; (10005d30 <IRQ6_Handler+0x94>)
10005ce0:	2200      	movs	r2, #0
10005ce2:	701a      	strb	r2, [r3, #0]
10005ce4:	e00c      	b.n	10005d00 <IRQ6_Handler+0x64>
			else if ((150 < RC_AUX1_on_time_100us) && (RC_AUX1_on_time_100us < 210)) RC_AUX1_duty = 1;
10005ce6:	687b      	ldr	r3, [r7, #4]
10005ce8:	2b96      	cmp	r3, #150	; 0x96
10005cea:	d906      	bls.n	10005cfa <IRQ6_Handler+0x5e>
10005cec:	687b      	ldr	r3, [r7, #4]
10005cee:	2bd1      	cmp	r3, #209	; 0xd1
10005cf0:	d803      	bhi.n	10005cfa <IRQ6_Handler+0x5e>
10005cf2:	4b0f      	ldr	r3, [pc, #60]	; (10005d30 <IRQ6_Handler+0x94>)
10005cf4:	2201      	movs	r2, #1
10005cf6:	701a      	strb	r2, [r3, #0]
10005cf8:	e002      	b.n	10005d00 <IRQ6_Handler+0x64>
			else RC_AUX1_duty = 2;
10005cfa:	4b0d      	ldr	r3, [pc, #52]	; (10005d30 <IRQ6_Handler+0x94>)
10005cfc:	2202      	movs	r2, #2
10005cfe:	701a      	strb	r2, [r3, #0]


			if(RC_AUX1_duty == 1)RC_Speed_Stop = 1;
10005d00:	4b0b      	ldr	r3, [pc, #44]	; (10005d30 <IRQ6_Handler+0x94>)
10005d02:	781b      	ldrb	r3, [r3, #0]
10005d04:	b2db      	uxtb	r3, r3
10005d06:	2b01      	cmp	r3, #1
10005d08:	d103      	bne.n	10005d12 <IRQ6_Handler+0x76>
10005d0a:	4b0a      	ldr	r3, [pc, #40]	; (10005d34 <IRQ6_Handler+0x98>)
10005d0c:	2201      	movs	r2, #1
10005d0e:	701a      	strb	r2, [r3, #0]
10005d10:	e002      	b.n	10005d18 <IRQ6_Handler+0x7c>
			else RC_Speed_Stop = 0;
10005d12:	4b08      	ldr	r3, [pc, #32]	; (10005d34 <IRQ6_Handler+0x98>)
10005d14:	2200      	movs	r2, #0
10005d16:	701a      	strb	r2, [r3, #0]
		}
	}
}
10005d18:	46bd      	mov	sp, r7
10005d1a:	b002      	add	sp, #8
10005d1c:	bd80      	pop	{r7, pc}
10005d1e:	46c0      	nop			; (mov r8, r8)
10005d20:	20000829 	.word	0x20000829
10005d24:	1000cabc 	.word	0x1000cabc
10005d28:	20000839 	.word	0x20000839
10005d2c:	20000aa0 	.word	0x20000aa0
10005d30:	2000083c 	.word	0x2000083c
10005d34:	2000083d 	.word	0x2000083d

10005d38 <Steering_set_Angles>:
uint16_t NP[4] = {836, 757, 707, 747}; //servo nutral points PWM duty values
uint16_t NPfl = 836; int NPfr = 860; int NPrl = 707; int NPrr = 747; // serov defalut 750

float Servo_PWMs[4] = {0, 0, 0, 0};

void Steering_set_Angles(float Angles_data[4]){
10005d38:	b5b0      	push	{r4, r5, r7, lr}
10005d3a:	b084      	sub	sp, #16
10005d3c:	af00      	add	r7, sp, #0
10005d3e:	6078      	str	r0, [r7, #4]
	float deg_PWM = 0.645; // deg to PWM singlan converstion factor
10005d40:	4b46      	ldr	r3, [pc, #280]	; (10005e5c <Steering_set_Angles+0x124>)
10005d42:	60bb      	str	r3, [r7, #8]

	// calcuation of PWM for Angle on each wheel

	for(uint8_t i = 0 ; i < 4 ; i ++){
10005d44:	230f      	movs	r3, #15
10005d46:	18fb      	adds	r3, r7, r3
10005d48:	2200      	movs	r2, #0
10005d4a:	701a      	strb	r2, [r3, #0]
10005d4c:	e052      	b.n	10005df4 <Steering_set_Angles+0xbc>
		Servo_PWMs[i] = -Angles_data[i]*deg_PWM + NP[i];
10005d4e:	230f      	movs	r3, #15
10005d50:	18fb      	adds	r3, r7, r3
10005d52:	781c      	ldrb	r4, [r3, #0]
10005d54:	230f      	movs	r3, #15
10005d56:	18fb      	adds	r3, r7, r3
10005d58:	781b      	ldrb	r3, [r3, #0]
10005d5a:	009b      	lsls	r3, r3, #2
10005d5c:	687a      	ldr	r2, [r7, #4]
10005d5e:	18d3      	adds	r3, r2, r3
10005d60:	681b      	ldr	r3, [r3, #0]
10005d62:	2280      	movs	r2, #128	; 0x80
10005d64:	0612      	lsls	r2, r2, #24
10005d66:	4053      	eors	r3, r2
10005d68:	1c18      	adds	r0, r3, #0
10005d6a:	68b9      	ldr	r1, [r7, #8]
10005d6c:	f004 fa5c 	bl	1000a228 <__aeabi_fmul>
10005d70:	1c03      	adds	r3, r0, #0
10005d72:	1c1d      	adds	r5, r3, #0
10005d74:	230f      	movs	r3, #15
10005d76:	18fb      	adds	r3, r7, r3
10005d78:	781a      	ldrb	r2, [r3, #0]
10005d7a:	4b39      	ldr	r3, [pc, #228]	; (10005e60 <Steering_set_Angles+0x128>)
10005d7c:	0052      	lsls	r2, r2, #1
10005d7e:	5ad3      	ldrh	r3, [r2, r3]
10005d80:	1c18      	adds	r0, r3, #0
10005d82:	f004 fd21 	bl	1000a7c8 <__aeabi_i2f>
10005d86:	1c03      	adds	r3, r0, #0
10005d88:	1c28      	adds	r0, r5, #0
10005d8a:	1c19      	adds	r1, r3, #0
10005d8c:	f003 fede 	bl	10009b4c <__aeabi_fadd>
10005d90:	1c03      	adds	r3, r0, #0
10005d92:	1c19      	adds	r1, r3, #0
10005d94:	4b33      	ldr	r3, [pc, #204]	; (10005e64 <Steering_set_Angles+0x12c>)
10005d96:	00a2      	lsls	r2, r4, #2
10005d98:	50d1      	str	r1, [r2, r3]

		//limitinbg max servor Angle to 1.75 rot in each dirction
		if(Servo_PWMs[i] > 950) { Servo_PWMs[i] = 950;}
10005d9a:	230f      	movs	r3, #15
10005d9c:	18fb      	adds	r3, r7, r3
10005d9e:	781a      	ldrb	r2, [r3, #0]
10005da0:	4b30      	ldr	r3, [pc, #192]	; (10005e64 <Steering_set_Angles+0x12c>)
10005da2:	0092      	lsls	r2, r2, #2
10005da4:	58d3      	ldr	r3, [r2, r3]
10005da6:	1c18      	adds	r0, r3, #0
10005da8:	492f      	ldr	r1, [pc, #188]	; (10005e68 <Steering_set_Angles+0x130>)
10005daa:	f003 fe05 	bl	100099b8 <__aeabi_fcmpgt>
10005dae:	1e03      	subs	r3, r0, #0
10005db0:	d006      	beq.n	10005dc0 <Steering_set_Angles+0x88>
10005db2:	230f      	movs	r3, #15
10005db4:	18fb      	adds	r3, r7, r3
10005db6:	781a      	ldrb	r2, [r3, #0]
10005db8:	4b2a      	ldr	r3, [pc, #168]	; (10005e64 <Steering_set_Angles+0x12c>)
10005dba:	0092      	lsls	r2, r2, #2
10005dbc:	492a      	ldr	r1, [pc, #168]	; (10005e68 <Steering_set_Angles+0x130>)
10005dbe:	50d1      	str	r1, [r2, r3]
		if(Servo_PWMs[i] < 550) { Servo_PWMs[i] = 550;}
10005dc0:	230f      	movs	r3, #15
10005dc2:	18fb      	adds	r3, r7, r3
10005dc4:	781a      	ldrb	r2, [r3, #0]
10005dc6:	4b27      	ldr	r3, [pc, #156]	; (10005e64 <Steering_set_Angles+0x12c>)
10005dc8:	0092      	lsls	r2, r2, #2
10005dca:	58d3      	ldr	r3, [r2, r3]
10005dcc:	1c18      	adds	r0, r3, #0
10005dce:	4927      	ldr	r1, [pc, #156]	; (10005e6c <Steering_set_Angles+0x134>)
10005dd0:	f003 fdde 	bl	10009990 <__aeabi_fcmplt>
10005dd4:	1e03      	subs	r3, r0, #0
10005dd6:	d006      	beq.n	10005de6 <Steering_set_Angles+0xae>
10005dd8:	230f      	movs	r3, #15
10005dda:	18fb      	adds	r3, r7, r3
10005ddc:	781a      	ldrb	r2, [r3, #0]
10005dde:	4b21      	ldr	r3, [pc, #132]	; (10005e64 <Steering_set_Angles+0x12c>)
10005de0:	0092      	lsls	r2, r2, #2
10005de2:	4922      	ldr	r1, [pc, #136]	; (10005e6c <Steering_set_Angles+0x134>)
10005de4:	50d1      	str	r1, [r2, r3]
void Steering_set_Angles(float Angles_data[4]){
	float deg_PWM = 0.645; // deg to PWM singlan converstion factor

	// calcuation of PWM for Angle on each wheel

	for(uint8_t i = 0 ; i < 4 ; i ++){
10005de6:	230f      	movs	r3, #15
10005de8:	18fb      	adds	r3, r7, r3
10005dea:	781a      	ldrb	r2, [r3, #0]
10005dec:	230f      	movs	r3, #15
10005dee:	18fb      	adds	r3, r7, r3
10005df0:	3201      	adds	r2, #1
10005df2:	701a      	strb	r2, [r3, #0]
10005df4:	230f      	movs	r3, #15
10005df6:	18fb      	adds	r3, r7, r3
10005df8:	781b      	ldrb	r3, [r3, #0]
10005dfa:	2b03      	cmp	r3, #3
10005dfc:	d9a7      	bls.n	10005d4e <Steering_set_Angles+0x16>
		if(Servo_PWMs[i] > 950) { Servo_PWMs[i] = 950;}
		if(Servo_PWMs[i] < 550) { Servo_PWMs[i] = 550;}
		}

	//seting PWM values
	PWM_SetDutyCycle(&PWM_servo_fl,Servo_PWMs[0]);
10005dfe:	4b19      	ldr	r3, [pc, #100]	; (10005e64 <Steering_set_Angles+0x12c>)
10005e00:	681b      	ldr	r3, [r3, #0]
10005e02:	1c18      	adds	r0, r3, #0
10005e04:	f003 fe54 	bl	10009ab0 <__aeabi_f2uiz>
10005e08:	1c02      	adds	r2, r0, #0
10005e0a:	4b19      	ldr	r3, [pc, #100]	; (10005e70 <Steering_set_Angles+0x138>)
10005e0c:	1c18      	adds	r0, r3, #0
10005e0e:	1c11      	adds	r1, r2, #0
10005e10:	f7fc ff92 	bl	10002d38 <PWM_SetDutyCycle>
	PWM_SetDutyCycle(&PWM_servo_fr,Servo_PWMs[1]);
10005e14:	4b13      	ldr	r3, [pc, #76]	; (10005e64 <Steering_set_Angles+0x12c>)
10005e16:	685b      	ldr	r3, [r3, #4]
10005e18:	1c18      	adds	r0, r3, #0
10005e1a:	f003 fe49 	bl	10009ab0 <__aeabi_f2uiz>
10005e1e:	1c02      	adds	r2, r0, #0
10005e20:	4b14      	ldr	r3, [pc, #80]	; (10005e74 <Steering_set_Angles+0x13c>)
10005e22:	1c18      	adds	r0, r3, #0
10005e24:	1c11      	adds	r1, r2, #0
10005e26:	f7fc ff87 	bl	10002d38 <PWM_SetDutyCycle>
	PWM_SetDutyCycle(&PWM_servo_rl,Servo_PWMs[2]);
10005e2a:	4b0e      	ldr	r3, [pc, #56]	; (10005e64 <Steering_set_Angles+0x12c>)
10005e2c:	689b      	ldr	r3, [r3, #8]
10005e2e:	1c18      	adds	r0, r3, #0
10005e30:	f003 fe3e 	bl	10009ab0 <__aeabi_f2uiz>
10005e34:	1c02      	adds	r2, r0, #0
10005e36:	4b10      	ldr	r3, [pc, #64]	; (10005e78 <Steering_set_Angles+0x140>)
10005e38:	1c18      	adds	r0, r3, #0
10005e3a:	1c11      	adds	r1, r2, #0
10005e3c:	f7fc ff7c 	bl	10002d38 <PWM_SetDutyCycle>
	PWM_SetDutyCycle(&PWM_servo_rr,Servo_PWMs[3]);
10005e40:	4b08      	ldr	r3, [pc, #32]	; (10005e64 <Steering_set_Angles+0x12c>)
10005e42:	68db      	ldr	r3, [r3, #12]
10005e44:	1c18      	adds	r0, r3, #0
10005e46:	f003 fe33 	bl	10009ab0 <__aeabi_f2uiz>
10005e4a:	1c02      	adds	r2, r0, #0
10005e4c:	4b0b      	ldr	r3, [pc, #44]	; (10005e7c <Steering_set_Angles+0x144>)
10005e4e:	1c18      	adds	r0, r3, #0
10005e50:	1c11      	adds	r1, r2, #0
10005e52:	f7fc ff71 	bl	10002d38 <PWM_SetDutyCycle>

}
10005e56:	46bd      	mov	sp, r7
10005e58:	b004      	add	sp, #16
10005e5a:	bdb0      	pop	{r4, r5, r7, pc}
10005e5c:	3f251eb8 	.word	0x3f251eb8
10005e60:	20000840 	.word	0x20000840
10005e64:	20000aa4 	.word	0x20000aa4
10005e68:	446d8000 	.word	0x446d8000
10005e6c:	44098000 	.word	0x44098000
10005e70:	200005dc 	.word	0x200005dc
10005e74:	20000610 	.word	0x20000610
10005e78:	20000644 	.word	0x20000644
10005e7c:	20000678 	.word	0x20000678

10005e80 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10005e80:	b580      	push	{r7, lr}
10005e82:	b082      	sub	sp, #8
10005e84:	af00      	add	r7, sp, #0
10005e86:	6078      	str	r0, [r7, #4]
10005e88:	1c0a      	adds	r2, r1, #0
10005e8a:	1cfb      	adds	r3, r7, #3
10005e8c:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
10005e8e:	1cfb      	adds	r3, r7, #3
10005e90:	781b      	ldrb	r3, [r3, #0]
10005e92:	2201      	movs	r2, #1
10005e94:	409a      	lsls	r2, r3
10005e96:	687b      	ldr	r3, [r7, #4]
10005e98:	605a      	str	r2, [r3, #4]
}
10005e9a:	46bd      	mov	sp, r7
10005e9c:	b002      	add	sp, #8
10005e9e:	bd80      	pop	{r7, pc}

10005ea0 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10005ea0:	b580      	push	{r7, lr}
10005ea2:	b082      	sub	sp, #8
10005ea4:	af00      	add	r7, sp, #0
10005ea6:	6078      	str	r0, [r7, #4]
10005ea8:	1c0a      	adds	r2, r1, #0
10005eaa:	1cfb      	adds	r3, r7, #3
10005eac:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
10005eae:	1cfb      	adds	r3, r7, #3
10005eb0:	781b      	ldrb	r3, [r3, #0]
10005eb2:	2280      	movs	r2, #128	; 0x80
10005eb4:	0252      	lsls	r2, r2, #9
10005eb6:	409a      	lsls	r2, r3
10005eb8:	687b      	ldr	r3, [r7, #4]
10005eba:	605a      	str	r2, [r3, #4]
}
10005ebc:	46bd      	mov	sp, r7
10005ebe:	b002      	add	sp, #8
10005ec0:	bd80      	pop	{r7, pc}
10005ec2:	46c0      	nop			; (mov r8, r8)

10005ec4 <XMC_GPIO_ToggleOutput>:
 * and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10005ec4:	b580      	push	{r7, lr}
10005ec6:	b082      	sub	sp, #8
10005ec8:	af00      	add	r7, sp, #0
10005eca:	6078      	str	r0, [r7, #4]
10005ecc:	1c0a      	adds	r2, r1, #0
10005ece:	1cfb      	adds	r3, r7, #3
10005ed0:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_ToggleOutput: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10001U << pin;
10005ed2:	1cfb      	adds	r3, r7, #3
10005ed4:	781b      	ldrb	r3, [r3, #0]
10005ed6:	4a03      	ldr	r2, [pc, #12]	; (10005ee4 <XMC_GPIO_ToggleOutput+0x20>)
10005ed8:	409a      	lsls	r2, r3
10005eda:	687b      	ldr	r3, [r7, #4]
10005edc:	605a      	str	r2, [r3, #4]
}
10005ede:	46bd      	mov	sp, r7
10005ee0:	b002      	add	sp, #8
10005ee2:	bd80      	pop	{r7, pc}
10005ee4:	00010001 	.word	0x00010001

10005ee8 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
10005ee8:	b580      	push	{r7, lr}
10005eea:	b082      	sub	sp, #8
10005eec:	af00      	add	r7, sp, #0
10005eee:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
10005ef0:	687b      	ldr	r3, [r7, #4]
10005ef2:	681a      	ldr	r2, [r3, #0]
10005ef4:	687b      	ldr	r3, [r7, #4]
10005ef6:	7b1b      	ldrb	r3, [r3, #12]
10005ef8:	1c10      	adds	r0, r2, #0
10005efa:	1c19      	adds	r1, r3, #0
10005efc:	f7ff ffc0 	bl	10005e80 <XMC_GPIO_SetOutputHigh>
}
10005f00:	46bd      	mov	sp, r7
10005f02:	b002      	add	sp, #8
10005f04:	bd80      	pop	{r7, pc}
10005f06:	46c0      	nop			; (mov r8, r8)

10005f08 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
10005f08:	b580      	push	{r7, lr}
10005f0a:	b082      	sub	sp, #8
10005f0c:	af00      	add	r7, sp, #0
10005f0e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10005f10:	687b      	ldr	r3, [r7, #4]
10005f12:	681a      	ldr	r2, [r3, #0]
10005f14:	687b      	ldr	r3, [r7, #4]
10005f16:	7b1b      	ldrb	r3, [r3, #12]
10005f18:	1c10      	adds	r0, r2, #0
10005f1a:	1c19      	adds	r1, r3, #0
10005f1c:	f7ff ffc0 	bl	10005ea0 <XMC_GPIO_SetOutputLow>
}
10005f20:	46bd      	mov	sp, r7
10005f22:	b002      	add	sp, #8
10005f24:	bd80      	pop	{r7, pc}
10005f26:	46c0      	nop			; (mov r8, r8)

10005f28 <DIGITAL_IO_ToggleOutput>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_ToggleOutput(const DIGITAL_IO_t *const handler)
{
10005f28:	b580      	push	{r7, lr}
10005f2a:	b082      	sub	sp, #8
10005f2c:	af00      	add	r7, sp, #0
10005f2e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_ToggleOutput: handler null pointer", handler != NULL);
  XMC_GPIO_ToggleOutput(handler->gpio_port, handler->gpio_pin);
10005f30:	687b      	ldr	r3, [r7, #4]
10005f32:	681a      	ldr	r2, [r3, #0]
10005f34:	687b      	ldr	r3, [r7, #4]
10005f36:	7b1b      	ldrb	r3, [r3, #12]
10005f38:	1c10      	adds	r0, r2, #0
10005f3a:	1c19      	adds	r1, r3, #0
10005f3c:	f7ff ffc2 	bl	10005ec4 <XMC_GPIO_ToggleOutput>
}
10005f40:	46bd      	mov	sp, r7
10005f42:	b002      	add	sp, #8
10005f44:	bd80      	pop	{r7, pc}
10005f46:	46c0      	nop			; (mov r8, r8)

10005f48 <Ultra_sonic_filter>:
float speed_CA_rl = 0;
float speed_CA_rr = 0;

uint8_t init = 0;

void Ultra_sonic_filter(int16_t Ultrasonic_cm_C_clc, int16_t Ultrasonic_cm_L_clc, int16_t Ultrasonic_cm_R_clc, float ALPHA_ULTARSONIC){
10005f48:	b590      	push	{r4, r7, lr}
10005f4a:	b087      	sub	sp, #28
10005f4c:	af00      	add	r7, sp, #0
10005f4e:	1c04      	adds	r4, r0, #0
10005f50:	1c08      	adds	r0, r1, #0
10005f52:	1c11      	adds	r1, r2, #0
10005f54:	607b      	str	r3, [r7, #4]
10005f56:	230e      	movs	r3, #14
10005f58:	18fb      	adds	r3, r7, r3
10005f5a:	1c22      	adds	r2, r4, #0
10005f5c:	801a      	strh	r2, [r3, #0]
10005f5e:	230c      	movs	r3, #12
10005f60:	18fb      	adds	r3, r7, r3
10005f62:	1c02      	adds	r2, r0, #0
10005f64:	801a      	strh	r2, [r3, #0]
10005f66:	230a      	movs	r3, #10
10005f68:	18fb      	adds	r3, r7, r3
10005f6a:	1c0a      	adds	r2, r1, #0
10005f6c:	801a      	strh	r2, [r3, #0]

	if(Ultrasonic_cm_C_clc != 0){
10005f6e:	230e      	movs	r3, #14
10005f70:	18fb      	adds	r3, r7, r3
10005f72:	2200      	movs	r2, #0
10005f74:	5e9b      	ldrsh	r3, [r3, r2]
10005f76:	2b00      	cmp	r3, #0
10005f78:	d01c      	beq.n	10005fb4 <Ultra_sonic_filter+0x6c>
		Ultrsonic_data_invaildcounter[0] = 0;
10005f7a:	4b75      	ldr	r3, [pc, #468]	; (10006150 <Ultra_sonic_filter+0x208>)
10005f7c:	2200      	movs	r2, #0
10005f7e:	701a      	strb	r2, [r3, #0]
		Ultra_m_C = Exp_moving_average((float)Ultrasonic_cm_C_clc / 100 , Ultra_m_C, ALPHA_ULTARSONIC);
10005f80:	230e      	movs	r3, #14
10005f82:	18fb      	adds	r3, r7, r3
10005f84:	2200      	movs	r2, #0
10005f86:	5e9b      	ldrsh	r3, [r3, r2]
10005f88:	1c18      	adds	r0, r3, #0
10005f8a:	f004 fc1d 	bl	1000a7c8 <__aeabi_i2f>
10005f8e:	1c03      	adds	r3, r0, #0
10005f90:	1c18      	adds	r0, r3, #0
10005f92:	4970      	ldr	r1, [pc, #448]	; (10006154 <Ultra_sonic_filter+0x20c>)
10005f94:	f003 ff56 	bl	10009e44 <__aeabi_fdiv>
10005f98:	1c03      	adds	r3, r0, #0
10005f9a:	1c19      	adds	r1, r3, #0
10005f9c:	4b6e      	ldr	r3, [pc, #440]	; (10006158 <Ultra_sonic_filter+0x210>)
10005f9e:	681a      	ldr	r2, [r3, #0]
10005fa0:	687b      	ldr	r3, [r7, #4]
10005fa2:	1c08      	adds	r0, r1, #0
10005fa4:	1c11      	adds	r1, r2, #0
10005fa6:	1c1a      	adds	r2, r3, #0
10005fa8:	f000 fcce 	bl	10006948 <Exp_moving_average>
10005fac:	1c02      	adds	r2, r0, #0
10005fae:	4b6a      	ldr	r3, [pc, #424]	; (10006158 <Ultra_sonic_filter+0x210>)
10005fb0:	601a      	str	r2, [r3, #0]
10005fb2:	e005      	b.n	10005fc0 <Ultra_sonic_filter+0x78>
	}
	else Ultrsonic_data_invaildcounter[0]++;
10005fb4:	4b66      	ldr	r3, [pc, #408]	; (10006150 <Ultra_sonic_filter+0x208>)
10005fb6:	781b      	ldrb	r3, [r3, #0]
10005fb8:	3301      	adds	r3, #1
10005fba:	b2da      	uxtb	r2, r3
10005fbc:	4b64      	ldr	r3, [pc, #400]	; (10006150 <Ultra_sonic_filter+0x208>)
10005fbe:	701a      	strb	r2, [r3, #0]

	if(Ultrasonic_cm_L_clc != 0){
10005fc0:	230c      	movs	r3, #12
10005fc2:	18fb      	adds	r3, r7, r3
10005fc4:	2200      	movs	r2, #0
10005fc6:	5e9b      	ldrsh	r3, [r3, r2]
10005fc8:	2b00      	cmp	r3, #0
10005fca:	d02c      	beq.n	10006026 <Ultra_sonic_filter+0xde>
		obstructed_L = Ultrasoinc_Obstructet_Test(-Steering_Angles[0]);
10005fcc:	4b63      	ldr	r3, [pc, #396]	; (1000615c <Ultra_sonic_filter+0x214>)
10005fce:	681b      	ldr	r3, [r3, #0]
10005fd0:	2280      	movs	r2, #128	; 0x80
10005fd2:	0612      	lsls	r2, r2, #24
10005fd4:	4053      	eors	r3, r2
10005fd6:	1c18      	adds	r0, r3, #0
10005fd8:	f000 f8d0 	bl	1000617c <Ultrasoinc_Obstructet_Test>
10005fdc:	1c03      	adds	r3, r0, #0
10005fde:	1c1a      	adds	r2, r3, #0
10005fe0:	4b5f      	ldr	r3, [pc, #380]	; (10006160 <Ultra_sonic_filter+0x218>)
10005fe2:	701a      	strb	r2, [r3, #0]
		if(obstructed_L == 0) {
10005fe4:	4b5e      	ldr	r3, [pc, #376]	; (10006160 <Ultra_sonic_filter+0x218>)
10005fe6:	781b      	ldrb	r3, [r3, #0]
10005fe8:	2b00      	cmp	r3, #0
10005fea:	d122      	bne.n	10006032 <Ultra_sonic_filter+0xea>
			Ultrsonic_data_invaildcounter[1] = 0;
10005fec:	4b58      	ldr	r3, [pc, #352]	; (10006150 <Ultra_sonic_filter+0x208>)
10005fee:	2200      	movs	r2, #0
10005ff0:	705a      	strb	r2, [r3, #1]
			Ultra_m_L = Exp_moving_average((float)Ultrasonic_cm_L_clc / 100 , Ultra_m_L, ALPHA_ULTARSONIC);
10005ff2:	230c      	movs	r3, #12
10005ff4:	18fb      	adds	r3, r7, r3
10005ff6:	2200      	movs	r2, #0
10005ff8:	5e9b      	ldrsh	r3, [r3, r2]
10005ffa:	1c18      	adds	r0, r3, #0
10005ffc:	f004 fbe4 	bl	1000a7c8 <__aeabi_i2f>
10006000:	1c03      	adds	r3, r0, #0
10006002:	1c18      	adds	r0, r3, #0
10006004:	4953      	ldr	r1, [pc, #332]	; (10006154 <Ultra_sonic_filter+0x20c>)
10006006:	f003 ff1d 	bl	10009e44 <__aeabi_fdiv>
1000600a:	1c03      	adds	r3, r0, #0
1000600c:	1c19      	adds	r1, r3, #0
1000600e:	4b55      	ldr	r3, [pc, #340]	; (10006164 <Ultra_sonic_filter+0x21c>)
10006010:	681a      	ldr	r2, [r3, #0]
10006012:	687b      	ldr	r3, [r7, #4]
10006014:	1c08      	adds	r0, r1, #0
10006016:	1c11      	adds	r1, r2, #0
10006018:	1c1a      	adds	r2, r3, #0
1000601a:	f000 fc95 	bl	10006948 <Exp_moving_average>
1000601e:	1c02      	adds	r2, r0, #0
10006020:	4b50      	ldr	r3, [pc, #320]	; (10006164 <Ultra_sonic_filter+0x21c>)
10006022:	601a      	str	r2, [r3, #0]
10006024:	e005      	b.n	10006032 <Ultra_sonic_filter+0xea>
		}
	}
	else Ultrsonic_data_invaildcounter[1]++;
10006026:	4b4a      	ldr	r3, [pc, #296]	; (10006150 <Ultra_sonic_filter+0x208>)
10006028:	785b      	ldrb	r3, [r3, #1]
1000602a:	3301      	adds	r3, #1
1000602c:	b2da      	uxtb	r2, r3
1000602e:	4b48      	ldr	r3, [pc, #288]	; (10006150 <Ultra_sonic_filter+0x208>)
10006030:	705a      	strb	r2, [r3, #1]

	if(Ultrasonic_cm_R_clc != 0){
10006032:	230a      	movs	r3, #10
10006034:	18fb      	adds	r3, r7, r3
10006036:	2200      	movs	r2, #0
10006038:	5e9b      	ldrsh	r3, [r3, r2]
1000603a:	2b00      	cmp	r3, #0
1000603c:	d029      	beq.n	10006092 <Ultra_sonic_filter+0x14a>
		obstructed_R = Ultrasoinc_Obstructet_Test(Steering_Angles[1]); // neagtiv becasue right wheel
1000603e:	4b47      	ldr	r3, [pc, #284]	; (1000615c <Ultra_sonic_filter+0x214>)
10006040:	685b      	ldr	r3, [r3, #4]
10006042:	1c18      	adds	r0, r3, #0
10006044:	f000 f89a 	bl	1000617c <Ultrasoinc_Obstructet_Test>
10006048:	1c03      	adds	r3, r0, #0
1000604a:	1c1a      	adds	r2, r3, #0
1000604c:	4b46      	ldr	r3, [pc, #280]	; (10006168 <Ultra_sonic_filter+0x220>)
1000604e:	701a      	strb	r2, [r3, #0]
		if(obstructed_R == 0){
10006050:	4b45      	ldr	r3, [pc, #276]	; (10006168 <Ultra_sonic_filter+0x220>)
10006052:	781b      	ldrb	r3, [r3, #0]
10006054:	2b00      	cmp	r3, #0
10006056:	d122      	bne.n	1000609e <Ultra_sonic_filter+0x156>
			Ultrsonic_data_invaildcounter[2] = 0;
10006058:	4b3d      	ldr	r3, [pc, #244]	; (10006150 <Ultra_sonic_filter+0x208>)
1000605a:	2200      	movs	r2, #0
1000605c:	709a      	strb	r2, [r3, #2]
			Ultra_m_R = Exp_moving_average((float)Ultrasonic_cm_R_clc / 100 , Ultra_m_R, ALPHA_ULTARSONIC);
1000605e:	230a      	movs	r3, #10
10006060:	18fb      	adds	r3, r7, r3
10006062:	2200      	movs	r2, #0
10006064:	5e9b      	ldrsh	r3, [r3, r2]
10006066:	1c18      	adds	r0, r3, #0
10006068:	f004 fbae 	bl	1000a7c8 <__aeabi_i2f>
1000606c:	1c03      	adds	r3, r0, #0
1000606e:	1c18      	adds	r0, r3, #0
10006070:	4938      	ldr	r1, [pc, #224]	; (10006154 <Ultra_sonic_filter+0x20c>)
10006072:	f003 fee7 	bl	10009e44 <__aeabi_fdiv>
10006076:	1c03      	adds	r3, r0, #0
10006078:	1c19      	adds	r1, r3, #0
1000607a:	4b3c      	ldr	r3, [pc, #240]	; (1000616c <Ultra_sonic_filter+0x224>)
1000607c:	681a      	ldr	r2, [r3, #0]
1000607e:	687b      	ldr	r3, [r7, #4]
10006080:	1c08      	adds	r0, r1, #0
10006082:	1c11      	adds	r1, r2, #0
10006084:	1c1a      	adds	r2, r3, #0
10006086:	f000 fc5f 	bl	10006948 <Exp_moving_average>
1000608a:	1c02      	adds	r2, r0, #0
1000608c:	4b37      	ldr	r3, [pc, #220]	; (1000616c <Ultra_sonic_filter+0x224>)
1000608e:	601a      	str	r2, [r3, #0]
10006090:	e005      	b.n	1000609e <Ultra_sonic_filter+0x156>
		}
	}
	else Ultrsonic_data_invaildcounter[2]++;
10006092:	4b2f      	ldr	r3, [pc, #188]	; (10006150 <Ultra_sonic_filter+0x208>)
10006094:	789b      	ldrb	r3, [r3, #2]
10006096:	3301      	adds	r3, #1
10006098:	b2da      	uxtb	r2, r3
1000609a:	4b2d      	ldr	r3, [pc, #180]	; (10006150 <Ultra_sonic_filter+0x208>)
1000609c:	709a      	strb	r2, [r3, #2]

	for(uint8_t i = 0; i < 3; i++){ // counter overflow stop
1000609e:	2317      	movs	r3, #23
100060a0:	18fb      	adds	r3, r7, r3
100060a2:	2200      	movs	r2, #0
100060a4:	701a      	strb	r2, [r3, #0]
100060a6:	e013      	b.n	100060d0 <Ultra_sonic_filter+0x188>
		if( Ultrsonic_data_invaildcounter[i] > ULRTA_NUM_NO_DATA_INVALID) Ultrsonic_data_invaildcounter[i] = ULRTA_NUM_NO_DATA_INVALID;
100060a8:	2317      	movs	r3, #23
100060aa:	18fb      	adds	r3, r7, r3
100060ac:	781b      	ldrb	r3, [r3, #0]
100060ae:	4a28      	ldr	r2, [pc, #160]	; (10006150 <Ultra_sonic_filter+0x208>)
100060b0:	5cd3      	ldrb	r3, [r2, r3]
100060b2:	2b14      	cmp	r3, #20
100060b4:	d905      	bls.n	100060c2 <Ultra_sonic_filter+0x17a>
100060b6:	2317      	movs	r3, #23
100060b8:	18fb      	adds	r3, r7, r3
100060ba:	781b      	ldrb	r3, [r3, #0]
100060bc:	4a24      	ldr	r2, [pc, #144]	; (10006150 <Ultra_sonic_filter+0x208>)
100060be:	2114      	movs	r1, #20
100060c0:	54d1      	strb	r1, [r2, r3]
			Ultra_m_R = Exp_moving_average((float)Ultrasonic_cm_R_clc / 100 , Ultra_m_R, ALPHA_ULTARSONIC);
		}
	}
	else Ultrsonic_data_invaildcounter[2]++;

	for(uint8_t i = 0; i < 3; i++){ // counter overflow stop
100060c2:	2317      	movs	r3, #23
100060c4:	18fb      	adds	r3, r7, r3
100060c6:	781a      	ldrb	r2, [r3, #0]
100060c8:	2317      	movs	r3, #23
100060ca:	18fb      	adds	r3, r7, r3
100060cc:	3201      	adds	r2, #1
100060ce:	701a      	strb	r2, [r3, #0]
100060d0:	2317      	movs	r3, #23
100060d2:	18fb      	adds	r3, r7, r3
100060d4:	781b      	ldrb	r3, [r3, #0]
100060d6:	2b02      	cmp	r3, #2
100060d8:	d9e6      	bls.n	100060a8 <Ultra_sonic_filter+0x160>
		if( Ultrsonic_data_invaildcounter[i] > ULRTA_NUM_NO_DATA_INVALID) Ultrsonic_data_invaildcounter[i] = ULRTA_NUM_NO_DATA_INVALID;
	}

	if(Ultrsonic_data_invaildcounter[0] < ULRTA_NUM_NO_DATA_INVALID ){
100060da:	4b1d      	ldr	r3, [pc, #116]	; (10006150 <Ultra_sonic_filter+0x208>)
100060dc:	781b      	ldrb	r3, [r3, #0]
100060de:	2b13      	cmp	r3, #19
100060e0:	d80a      	bhi.n	100060f8 <Ultra_sonic_filter+0x1b0>
		Obstacel_F.angle = 0;
100060e2:	4b23      	ldr	r3, [pc, #140]	; (10006170 <Ultra_sonic_filter+0x228>)
100060e4:	2200      	movs	r2, #0
100060e6:	609a      	str	r2, [r3, #8]
		Obstacel_F.distance = Ultra_m_C;
100060e8:	4b1b      	ldr	r3, [pc, #108]	; (10006158 <Ultra_sonic_filter+0x210>)
100060ea:	681a      	ldr	r2, [r3, #0]
100060ec:	4b20      	ldr	r3, [pc, #128]	; (10006170 <Ultra_sonic_filter+0x228>)
100060ee:	605a      	str	r2, [r3, #4]
		Obstacel_F.isValid = 1;
100060f0:	4b1f      	ldr	r3, [pc, #124]	; (10006170 <Ultra_sonic_filter+0x228>)
100060f2:	2201      	movs	r2, #1
100060f4:	701a      	strb	r2, [r3, #0]
100060f6:	e002      	b.n	100060fe <Ultra_sonic_filter+0x1b6>
	}
	else Obstacel_F.isValid = 0;
100060f8:	4b1d      	ldr	r3, [pc, #116]	; (10006170 <Ultra_sonic_filter+0x228>)
100060fa:	2200      	movs	r2, #0
100060fc:	701a      	strb	r2, [r3, #0]

	if(Ultrsonic_data_invaildcounter[1] < ULRTA_NUM_NO_DATA_INVALID ){
100060fe:	4b14      	ldr	r3, [pc, #80]	; (10006150 <Ultra_sonic_filter+0x208>)
10006100:	785b      	ldrb	r3, [r3, #1]
10006102:	2b13      	cmp	r3, #19
10006104:	d80b      	bhi.n	1000611e <Ultra_sonic_filter+0x1d6>
		Obstacel_L.angle = Steering_Angles[0];
10006106:	4b15      	ldr	r3, [pc, #84]	; (1000615c <Ultra_sonic_filter+0x214>)
10006108:	681a      	ldr	r2, [r3, #0]
1000610a:	4b1a      	ldr	r3, [pc, #104]	; (10006174 <Ultra_sonic_filter+0x22c>)
1000610c:	609a      	str	r2, [r3, #8]
		Obstacel_L.distance = Ultra_m_L;
1000610e:	4b15      	ldr	r3, [pc, #84]	; (10006164 <Ultra_sonic_filter+0x21c>)
10006110:	681a      	ldr	r2, [r3, #0]
10006112:	4b18      	ldr	r3, [pc, #96]	; (10006174 <Ultra_sonic_filter+0x22c>)
10006114:	605a      	str	r2, [r3, #4]
		Obstacel_L.isValid = 1;
10006116:	4b17      	ldr	r3, [pc, #92]	; (10006174 <Ultra_sonic_filter+0x22c>)
10006118:	2201      	movs	r2, #1
1000611a:	701a      	strb	r2, [r3, #0]
1000611c:	e002      	b.n	10006124 <Ultra_sonic_filter+0x1dc>
	}
	else Obstacel_L.isValid = 0;
1000611e:	4b15      	ldr	r3, [pc, #84]	; (10006174 <Ultra_sonic_filter+0x22c>)
10006120:	2200      	movs	r2, #0
10006122:	701a      	strb	r2, [r3, #0]

	if(Ultrsonic_data_invaildcounter[2] < ULRTA_NUM_NO_DATA_INVALID ){
10006124:	4b0a      	ldr	r3, [pc, #40]	; (10006150 <Ultra_sonic_filter+0x208>)
10006126:	789b      	ldrb	r3, [r3, #2]
10006128:	2b13      	cmp	r3, #19
1000612a:	d80b      	bhi.n	10006144 <Ultra_sonic_filter+0x1fc>
		Obstacel_R.angle = Steering_Angles[1];
1000612c:	4b0b      	ldr	r3, [pc, #44]	; (1000615c <Ultra_sonic_filter+0x214>)
1000612e:	685a      	ldr	r2, [r3, #4]
10006130:	4b11      	ldr	r3, [pc, #68]	; (10006178 <Ultra_sonic_filter+0x230>)
10006132:	609a      	str	r2, [r3, #8]
		Obstacel_R.distance = Ultra_m_R;
10006134:	4b0d      	ldr	r3, [pc, #52]	; (1000616c <Ultra_sonic_filter+0x224>)
10006136:	681a      	ldr	r2, [r3, #0]
10006138:	4b0f      	ldr	r3, [pc, #60]	; (10006178 <Ultra_sonic_filter+0x230>)
1000613a:	605a      	str	r2, [r3, #4]
		Obstacel_R.isValid = 1;
1000613c:	4b0e      	ldr	r3, [pc, #56]	; (10006178 <Ultra_sonic_filter+0x230>)
1000613e:	2201      	movs	r2, #1
10006140:	701a      	strb	r2, [r3, #0]
10006142:	e002      	b.n	1000614a <Ultra_sonic_filter+0x202>
	}
	else Obstacel_R.isValid = 0;
10006144:	4b0c      	ldr	r3, [pc, #48]	; (10006178 <Ultra_sonic_filter+0x230>)
10006146:	2200      	movs	r2, #0
10006148:	701a      	strb	r2, [r3, #0]
}
1000614a:	46bd      	mov	sp, r7
1000614c:	b007      	add	sp, #28
1000614e:	bd90      	pop	{r4, r7, pc}
10006150:	20000854 	.word	0x20000854
10006154:	42c80000 	.word	0x42c80000
10006158:	20000848 	.word	0x20000848
1000615c:	20000a40 	.word	0x20000a40
10006160:	20000ab4 	.word	0x20000ab4
10006164:	2000084c 	.word	0x2000084c
10006168:	20000ab5 	.word	0x20000ab5
1000616c:	20000850 	.word	0x20000850
10006170:	20000af4 	.word	0x20000af4
10006174:	20000adc 	.word	0x20000adc
10006178:	20000ae8 	.word	0x20000ae8

1000617c <Ultrasoinc_Obstructet_Test>:
	return 0;
}
*/


uint8_t Ultrasoinc_Obstructet_Test(float Angle){
1000617c:	b580      	push	{r7, lr}
1000617e:	b082      	sub	sp, #8
10006180:	af00      	add	r7, sp, #0
10006182:	6078      	str	r0, [r7, #4]
		if(Angle > 0){
10006184:	6878      	ldr	r0, [r7, #4]
10006186:	2100      	movs	r1, #0
10006188:	f003 fc16 	bl	100099b8 <__aeabi_fcmpgt>
1000618c:	1e03      	subs	r3, r0, #0
1000618e:	d009      	beq.n	100061a4 <Ultrasoinc_Obstructet_Test+0x28>
			if(within_MAX_MIN(Angle, POS_OBSTRUCTED_ANGLE_MAX , POS_OBSTRUCTED_ANGLE_MIN)){
10006190:	687b      	ldr	r3, [r7, #4]
10006192:	490f      	ldr	r1, [pc, #60]	; (100061d0 <Ultrasoinc_Obstructet_Test+0x54>)
10006194:	4a0f      	ldr	r2, [pc, #60]	; (100061d4 <Ultrasoinc_Obstructet_Test+0x58>)
10006196:	1c18      	adds	r0, r3, #0
10006198:	f000 fb72 	bl	10006880 <within_MAX_MIN>
1000619c:	1e03      	subs	r3, r0, #0
1000619e:	d001      	beq.n	100061a4 <Ultrasoinc_Obstructet_Test+0x28>
				return 1;
100061a0:	2301      	movs	r3, #1
100061a2:	e010      	b.n	100061c6 <Ultrasoinc_Obstructet_Test+0x4a>
			}
		}

		if(Angle < 0){
100061a4:	6878      	ldr	r0, [r7, #4]
100061a6:	2100      	movs	r1, #0
100061a8:	f003 fbf2 	bl	10009990 <__aeabi_fcmplt>
100061ac:	1e03      	subs	r3, r0, #0
100061ae:	d009      	beq.n	100061c4 <Ultrasoinc_Obstructet_Test+0x48>
			if(within_MAX_MIN(Angle, NEG_OBSTRUCTED_ANGLE_MIN , NEG_OBSTRUCTED_ANGLE_MAX)){
100061b0:	687b      	ldr	r3, [r7, #4]
100061b2:	4909      	ldr	r1, [pc, #36]	; (100061d8 <Ultrasoinc_Obstructet_Test+0x5c>)
100061b4:	4a09      	ldr	r2, [pc, #36]	; (100061dc <Ultrasoinc_Obstructet_Test+0x60>)
100061b6:	1c18      	adds	r0, r3, #0
100061b8:	f000 fb62 	bl	10006880 <within_MAX_MIN>
100061bc:	1e03      	subs	r3, r0, #0
100061be:	d001      	beq.n	100061c4 <Ultrasoinc_Obstructet_Test+0x48>
				return 1;
100061c0:	2301      	movs	r3, #1
100061c2:	e000      	b.n	100061c6 <Ultrasoinc_Obstructet_Test+0x4a>
			}
		}

	return 0;
100061c4:	2300      	movs	r3, #0
}
100061c6:	1c18      	adds	r0, r3, #0
100061c8:	46bd      	mov	sp, r7
100061ca:	b002      	add	sp, #8
100061cc:	bd80      	pop	{r7, pc}
100061ce:	46c0      	nop			; (mov r8, r8)
100061d0:	43520000 	.word	0x43520000
100061d4:	42480000 	.word	0x42480000
100061d8:	c3160000 	.word	0xc3160000
100061dc:	c39b0000 	.word	0xc39b0000

100061e0 <Collision_voidance>:

void Collision_voidance(){
100061e0:	b590      	push	{r4, r7, lr}
100061e2:	b083      	sub	sp, #12
100061e4:	af00      	add	r7, sp, #0
	if(init == 0){
100061e6:	4b52      	ldr	r3, [pc, #328]	; (10006330 <Collision_voidance+0x150>)
100061e8:	781b      	ldrb	r3, [r3, #0]
100061ea:	2b00      	cmp	r3, #0
100061ec:	d10b      	bne.n	10006206 <Collision_voidance+0x26>
		Obstacel_F.Sensor = FRONT_;
100061ee:	4b51      	ldr	r3, [pc, #324]	; (10006334 <Collision_voidance+0x154>)
100061f0:	2200      	movs	r2, #0
100061f2:	705a      	strb	r2, [r3, #1]
		Obstacel_L.Sensor = LEFT;
100061f4:	4b50      	ldr	r3, [pc, #320]	; (10006338 <Collision_voidance+0x158>)
100061f6:	2201      	movs	r2, #1
100061f8:	705a      	strb	r2, [r3, #1]
		Obstacel_R.Sensor = RIGHT;
100061fa:	4b50      	ldr	r3, [pc, #320]	; (1000633c <Collision_voidance+0x15c>)
100061fc:	2202      	movs	r2, #2
100061fe:	705a      	strb	r2, [r3, #1]
		init = 1;
10006200:	4b4b      	ldr	r3, [pc, #300]	; (10006330 <Collision_voidance+0x150>)
10006202:	2201      	movs	r2, #1
10006204:	701a      	strb	r2, [r3, #0]
	}



	// check if reciveing from Ulatrasoic sesnors node
	CAN_Ultrasonic_No_messasge_count ++;
10006206:	4b4e      	ldr	r3, [pc, #312]	; (10006340 <Collision_voidance+0x160>)
10006208:	781b      	ldrb	r3, [r3, #0]
1000620a:	b2db      	uxtb	r3, r3
1000620c:	3301      	adds	r3, #1
1000620e:	b2da      	uxtb	r2, r3
10006210:	4b4b      	ldr	r3, [pc, #300]	; (10006340 <Collision_voidance+0x160>)
10006212:	701a      	strb	r2, [r3, #0]
	if(CAN_Ultrasonic_No_messasge_count > 200) {
10006214:	4b4a      	ldr	r3, [pc, #296]	; (10006340 <Collision_voidance+0x160>)
10006216:	781b      	ldrb	r3, [r3, #0]
10006218:	b2db      	uxtb	r3, r3
1000621a:	2bc8      	cmp	r3, #200	; 0xc8
1000621c:	d903      	bls.n	10006226 <Collision_voidance+0x46>
		CAN_Ultrasonic_No_messasge_count = 200;
1000621e:	4b48      	ldr	r3, [pc, #288]	; (10006340 <Collision_voidance+0x160>)
10006220:	22c8      	movs	r2, #200	; 0xc8
10006222:	701a      	strb	r2, [r3, #0]
		return;
10006224:	e081      	b.n	1000632a <Collision_voidance+0x14a>
	}

	Speed_reduction_ratio = 1;
10006226:	4b47      	ldr	r3, [pc, #284]	; (10006344 <Collision_voidance+0x164>)
10006228:	22fe      	movs	r2, #254	; 0xfe
1000622a:	0592      	lsls	r2, r2, #22
1000622c:	601a      	str	r2, [r3, #0]
	Speed_limit = MAX_Speed + 0.01; // + 0.01 to avoid float bs
1000622e:	4b46      	ldr	r3, [pc, #280]	; (10006348 <Collision_voidance+0x168>)
10006230:	4a46      	ldr	r2, [pc, #280]	; (1000634c <Collision_voidance+0x16c>)
10006232:	601a      	str	r2, [r3, #0]
	new_Speed_limit = MAX_Speed;
10006234:	4b46      	ldr	r3, [pc, #280]	; (10006350 <Collision_voidance+0x170>)
10006236:	22fe      	movs	r2, #254	; 0xfe
10006238:	0592      	lsls	r2, r2, #22
1000623a:	601a      	str	r2, [r3, #0]


	Obstacel_CA_check(Obstacel_F);
1000623c:	4b3d      	ldr	r3, [pc, #244]	; (10006334 <Collision_voidance+0x154>)
1000623e:	6818      	ldr	r0, [r3, #0]
10006240:	6859      	ldr	r1, [r3, #4]
10006242:	689a      	ldr	r2, [r3, #8]
10006244:	f000 f896 	bl	10006374 <Obstacel_CA_check>
	Obstacel_CA_check(Obstacel_L);
10006248:	4b3b      	ldr	r3, [pc, #236]	; (10006338 <Collision_voidance+0x158>)
1000624a:	6818      	ldr	r0, [r3, #0]
1000624c:	6859      	ldr	r1, [r3, #4]
1000624e:	689a      	ldr	r2, [r3, #8]
10006250:	f000 f890 	bl	10006374 <Obstacel_CA_check>
	//Obstacel_CA_check(Obstacel_R);#

	//CA aktive
	if(Speed_reduction_ratio == 0) aktive_addition = 0.05 ;
10006254:	4b3b      	ldr	r3, [pc, #236]	; (10006344 <Collision_voidance+0x164>)
10006256:	681b      	ldr	r3, [r3, #0]
10006258:	1c18      	adds	r0, r3, #0
1000625a:	2100      	movs	r1, #0
1000625c:	f003 fb92 	bl	10009984 <__aeabi_fcmpeq>
10006260:	1e03      	subs	r3, r0, #0
10006262:	d003      	beq.n	1000626c <Collision_voidance+0x8c>
10006264:	4b3b      	ldr	r3, [pc, #236]	; (10006354 <Collision_voidance+0x174>)
10006266:	4a3c      	ldr	r2, [pc, #240]	; (10006358 <Collision_voidance+0x178>)
10006268:	601a      	str	r2, [r3, #0]
1000626a:	e012      	b.n	10006292 <Collision_voidance+0xb2>
	else if(aktive_addition > 0) aktive_addition --;
1000626c:	4b39      	ldr	r3, [pc, #228]	; (10006354 <Collision_voidance+0x174>)
1000626e:	681b      	ldr	r3, [r3, #0]
10006270:	1c18      	adds	r0, r3, #0
10006272:	2100      	movs	r1, #0
10006274:	f003 fba0 	bl	100099b8 <__aeabi_fcmpgt>
10006278:	1e03      	subs	r3, r0, #0
1000627a:	d00a      	beq.n	10006292 <Collision_voidance+0xb2>
1000627c:	4b35      	ldr	r3, [pc, #212]	; (10006354 <Collision_voidance+0x174>)
1000627e:	681b      	ldr	r3, [r3, #0]
10006280:	1c18      	adds	r0, r3, #0
10006282:	21fe      	movs	r1, #254	; 0xfe
10006284:	0589      	lsls	r1, r1, #22
10006286:	f004 f901 	bl	1000a48c <__aeabi_fsub>
1000628a:	1c03      	adds	r3, r0, #0
1000628c:	1c1a      	adds	r2, r3, #0
1000628e:	4b31      	ldr	r3, [pc, #196]	; (10006354 <Collision_voidance+0x174>)
10006290:	601a      	str	r2, [r3, #0]

	if(Speed_limit < MAX_Speed){
10006292:	4b2d      	ldr	r3, [pc, #180]	; (10006348 <Collision_voidance+0x168>)
10006294:	681b      	ldr	r3, [r3, #0]
10006296:	1c18      	adds	r0, r3, #0
10006298:	21fe      	movs	r1, #254	; 0xfe
1000629a:	0589      	lsls	r1, r1, #22
1000629c:	f003 fb78 	bl	10009990 <__aeabi_fcmplt>
100062a0:	1e03      	subs	r3, r0, #0
100062a2:	d013      	beq.n	100062cc <Collision_voidance+0xec>
		if(Speeds[0] != 0) Speed_reduction_ratio = Speed_limit / Speeds[0];
100062a4:	4b2d      	ldr	r3, [pc, #180]	; (1000635c <Collision_voidance+0x17c>)
100062a6:	681b      	ldr	r3, [r3, #0]
100062a8:	1c18      	adds	r0, r3, #0
100062aa:	2100      	movs	r1, #0
100062ac:	f003 fb6a 	bl	10009984 <__aeabi_fcmpeq>
100062b0:	1e03      	subs	r3, r0, #0
100062b2:	d10b      	bne.n	100062cc <Collision_voidance+0xec>
100062b4:	4b24      	ldr	r3, [pc, #144]	; (10006348 <Collision_voidance+0x168>)
100062b6:	681a      	ldr	r2, [r3, #0]
100062b8:	4b28      	ldr	r3, [pc, #160]	; (1000635c <Collision_voidance+0x17c>)
100062ba:	681b      	ldr	r3, [r3, #0]
100062bc:	1c10      	adds	r0, r2, #0
100062be:	1c19      	adds	r1, r3, #0
100062c0:	f003 fdc0 	bl	10009e44 <__aeabi_fdiv>
100062c4:	1c03      	adds	r3, r0, #0
100062c6:	1c1a      	adds	r2, r3, #0
100062c8:	4b1e      	ldr	r3, [pc, #120]	; (10006344 <Collision_voidance+0x164>)
100062ca:	601a      	str	r2, [r3, #0]
	}

	// speed output with reduction if CA active
	for(uint8_t i = 0; i < 4; i ++){
100062cc:	1dfb      	adds	r3, r7, #7
100062ce:	2200      	movs	r2, #0
100062d0:	701a      	strb	r2, [r3, #0]
100062d2:	e016      	b.n	10006302 <Collision_voidance+0x122>
		Speeds_CA[i] = Speeds[i] * Speed_reduction_ratio;
100062d4:	1dfb      	adds	r3, r7, #7
100062d6:	781c      	ldrb	r4, [r3, #0]
100062d8:	1dfb      	adds	r3, r7, #7
100062da:	781a      	ldrb	r2, [r3, #0]
100062dc:	4b1f      	ldr	r3, [pc, #124]	; (1000635c <Collision_voidance+0x17c>)
100062de:	0092      	lsls	r2, r2, #2
100062e0:	58d2      	ldr	r2, [r2, r3]
100062e2:	4b18      	ldr	r3, [pc, #96]	; (10006344 <Collision_voidance+0x164>)
100062e4:	681b      	ldr	r3, [r3, #0]
100062e6:	1c10      	adds	r0, r2, #0
100062e8:	1c19      	adds	r1, r3, #0
100062ea:	f003 ff9d 	bl	1000a228 <__aeabi_fmul>
100062ee:	1c03      	adds	r3, r0, #0
100062f0:	1c19      	adds	r1, r3, #0
100062f2:	4b1b      	ldr	r3, [pc, #108]	; (10006360 <Collision_voidance+0x180>)
100062f4:	00a2      	lsls	r2, r4, #2
100062f6:	50d1      	str	r1, [r2, r3]
	if(Speed_limit < MAX_Speed){
		if(Speeds[0] != 0) Speed_reduction_ratio = Speed_limit / Speeds[0];
	}

	// speed output with reduction if CA active
	for(uint8_t i = 0; i < 4; i ++){
100062f8:	1dfb      	adds	r3, r7, #7
100062fa:	781a      	ldrb	r2, [r3, #0]
100062fc:	1dfb      	adds	r3, r7, #7
100062fe:	3201      	adds	r2, #1
10006300:	701a      	strb	r2, [r3, #0]
10006302:	1dfb      	adds	r3, r7, #7
10006304:	781b      	ldrb	r3, [r3, #0]
10006306:	2b03      	cmp	r3, #3
10006308:	d9e4      	bls.n	100062d4 <Collision_voidance+0xf4>
		Speeds_CA[i] = Speeds[i] * Speed_reduction_ratio;
	}

	speed_CA_fl = Speeds_CA[0];
1000630a:	4b15      	ldr	r3, [pc, #84]	; (10006360 <Collision_voidance+0x180>)
1000630c:	681a      	ldr	r2, [r3, #0]
1000630e:	4b15      	ldr	r3, [pc, #84]	; (10006364 <Collision_voidance+0x184>)
10006310:	601a      	str	r2, [r3, #0]
	speed_CA_fr = Speeds_CA[1];
10006312:	4b13      	ldr	r3, [pc, #76]	; (10006360 <Collision_voidance+0x180>)
10006314:	685a      	ldr	r2, [r3, #4]
10006316:	4b14      	ldr	r3, [pc, #80]	; (10006368 <Collision_voidance+0x188>)
10006318:	601a      	str	r2, [r3, #0]
	speed_CA_rl = Speeds_CA[2];
1000631a:	4b11      	ldr	r3, [pc, #68]	; (10006360 <Collision_voidance+0x180>)
1000631c:	689a      	ldr	r2, [r3, #8]
1000631e:	4b13      	ldr	r3, [pc, #76]	; (1000636c <Collision_voidance+0x18c>)
10006320:	601a      	str	r2, [r3, #0]
	speed_CA_rr = Speeds_CA[3];
10006322:	4b0f      	ldr	r3, [pc, #60]	; (10006360 <Collision_voidance+0x180>)
10006324:	68da      	ldr	r2, [r3, #12]
10006326:	4b12      	ldr	r3, [pc, #72]	; (10006370 <Collision_voidance+0x190>)
10006328:	601a      	str	r2, [r3, #0]

}
1000632a:	46bd      	mov	sp, r7
1000632c:	b003      	add	sp, #12
1000632e:	bd90      	pop	{r4, r7, pc}
10006330:	20000acc 	.word	0x20000acc
10006334:	20000af4 	.word	0x20000af4
10006338:	20000adc 	.word	0x20000adc
1000633c:	20000ae8 	.word	0x20000ae8
10006340:	20000828 	.word	0x20000828
10006344:	20000858 	.word	0x20000858
10006348:	2000085c 	.word	0x2000085c
1000634c:	3f8147ae 	.word	0x3f8147ae
10006350:	20000860 	.word	0x20000860
10006354:	20000ab8 	.word	0x20000ab8
10006358:	3d4ccccd 	.word	0x3d4ccccd
1000635c:	20000a20 	.word	0x20000a20
10006360:	20000a30 	.word	0x20000a30
10006364:	20000abc 	.word	0x20000abc
10006368:	20000ac0 	.word	0x20000ac0
1000636c:	20000ac4 	.word	0x20000ac4
10006370:	20000ac8 	.word	0x20000ac8

10006374 <Obstacel_CA_check>:

void Obstacel_CA_check(Obstacel obstacel){
10006374:	b5f0      	push	{r4, r5, r6, r7, lr}
10006376:	b087      	sub	sp, #28
10006378:	af00      	add	r7, sp, #0
1000637a:	1d3b      	adds	r3, r7, #4
1000637c:	6018      	str	r0, [r3, #0]
1000637e:	6059      	str	r1, [r3, #4]
10006380:	609a      	str	r2, [r3, #8]
	if(obstacel.isValid){
10006382:	1d3b      	adds	r3, r7, #4
10006384:	781b      	ldrb	r3, [r3, #0]
10006386:	2b00      	cmp	r3, #0
10006388:	d100      	bne.n	1000638c <Obstacel_CA_check+0x18>
1000638a:	e0a4      	b.n	100064d6 <Obstacel_CA_check+0x162>
		if(obstacel.distance < CA_START){ // not far away
1000638c:	1d3b      	adds	r3, r7, #4
1000638e:	685b      	ldr	r3, [r3, #4]
10006390:	1c18      	adds	r0, r3, #0
10006392:	21fe      	movs	r1, #254	; 0xfe
10006394:	0589      	lsls	r1, r1, #22
10006396:	f003 fafb 	bl	10009990 <__aeabi_fcmplt>
1000639a:	1e03      	subs	r3, r0, #0
1000639c:	d100      	bne.n	100063a0 <Obstacel_CA_check+0x2c>
1000639e:	e09a      	b.n	100064d6 <Obstacel_CA_check+0x162>
			if(within_MAX_MIN(obstacel.angle, trajectory_angle + CA_ANGLE, trajectory_angle - CA_ANGLE)){ // in trajectory dirction
100063a0:	1d3b      	adds	r3, r7, #4
100063a2:	689c      	ldr	r4, [r3, #8]
100063a4:	4b50      	ldr	r3, [pc, #320]	; (100064e8 <Obstacel_CA_check+0x174>)
100063a6:	681b      	ldr	r3, [r3, #0]
100063a8:	1c18      	adds	r0, r3, #0
100063aa:	4950      	ldr	r1, [pc, #320]	; (100064ec <Obstacel_CA_check+0x178>)
100063ac:	f003 fbce 	bl	10009b4c <__aeabi_fadd>
100063b0:	1c03      	adds	r3, r0, #0
100063b2:	1c1d      	adds	r5, r3, #0
100063b4:	4b4c      	ldr	r3, [pc, #304]	; (100064e8 <Obstacel_CA_check+0x174>)
100063b6:	681b      	ldr	r3, [r3, #0]
100063b8:	1c18      	adds	r0, r3, #0
100063ba:	494c      	ldr	r1, [pc, #304]	; (100064ec <Obstacel_CA_check+0x178>)
100063bc:	f004 f866 	bl	1000a48c <__aeabi_fsub>
100063c0:	1c03      	adds	r3, r0, #0
100063c2:	1c20      	adds	r0, r4, #0
100063c4:	1c29      	adds	r1, r5, #0
100063c6:	1c1a      	adds	r2, r3, #0
100063c8:	f000 fa5a 	bl	10006880 <within_MAX_MIN>
100063cc:	1e03      	subs	r3, r0, #0
100063ce:	d100      	bne.n	100063d2 <Obstacel_CA_check+0x5e>
100063d0:	e081      	b.n	100064d6 <Obstacel_CA_check+0x162>
				float abs_trajctory = vector_abs_value(Trajctory);
100063d2:	4b47      	ldr	r3, [pc, #284]	; (100064f0 <Obstacel_CA_check+0x17c>)
100063d4:	1c18      	adds	r0, r3, #0
100063d6:	f000 fa77 	bl	100068c8 <vector_abs_value>
100063da:	1c03      	adds	r3, r0, #0
100063dc:	617b      	str	r3, [r7, #20]
				if( abs_trajctory > 0.01){
100063de:	6978      	ldr	r0, [r7, #20]
100063e0:	f006 f858 	bl	1000c494 <__aeabi_f2d>
100063e4:	1c03      	adds	r3, r0, #0
100063e6:	1c0c      	adds	r4, r1, #0
100063e8:	1c18      	adds	r0, r3, #0
100063ea:	1c21      	adds	r1, r4, #0
100063ec:	4a41      	ldr	r2, [pc, #260]	; (100064f4 <Obstacel_CA_check+0x180>)
100063ee:	4b42      	ldr	r3, [pc, #264]	; (100064f8 <Obstacel_CA_check+0x184>)
100063f0:	f003 faa8 	bl	10009944 <__aeabi_dcmpgt>
100063f4:	1e03      	subs	r3, r0, #0
100063f6:	d06e      	beq.n	100064d6 <Obstacel_CA_check+0x162>
					if(obstacel.distance  < CA_STOP + aktive_addition){
100063f8:	1d3b      	adds	r3, r7, #4
100063fa:	685b      	ldr	r3, [r3, #4]
100063fc:	1c18      	adds	r0, r3, #0
100063fe:	f006 f849 	bl	1000c494 <__aeabi_f2d>
10006402:	1c05      	adds	r5, r0, #0
10006404:	1c0e      	adds	r6, r1, #0
10006406:	4b3d      	ldr	r3, [pc, #244]	; (100064fc <Obstacel_CA_check+0x188>)
10006408:	681b      	ldr	r3, [r3, #0]
1000640a:	1c18      	adds	r0, r3, #0
1000640c:	f006 f842 	bl	1000c494 <__aeabi_f2d>
10006410:	1c03      	adds	r3, r0, #0
10006412:	1c0c      	adds	r4, r1, #0
10006414:	1c18      	adds	r0, r3, #0
10006416:	1c21      	adds	r1, r4, #0
10006418:	4a39      	ldr	r2, [pc, #228]	; (10006500 <Obstacel_CA_check+0x18c>)
1000641a:	4b3a      	ldr	r3, [pc, #232]	; (10006504 <Obstacel_CA_check+0x190>)
1000641c:	f004 fa1c 	bl	1000a858 <__aeabi_dadd>
10006420:	1c03      	adds	r3, r0, #0
10006422:	1c0c      	adds	r4, r1, #0
10006424:	1c28      	adds	r0, r5, #0
10006426:	1c31      	adds	r1, r6, #0
10006428:	1c1a      	adds	r2, r3, #0
1000642a:	1c23      	adds	r3, r4, #0
1000642c:	f003 fa76 	bl	1000991c <__aeabi_dcmplt>
10006430:	1e03      	subs	r3, r0, #0
10006432:	d009      	beq.n	10006448 <Obstacel_CA_check+0xd4>
						Speed_reduction_ratio = 0; // stop
10006434:	4b34      	ldr	r3, [pc, #208]	; (10006508 <Obstacel_CA_check+0x194>)
10006436:	2200      	movs	r2, #0
10006438:	601a      	str	r2, [r3, #0]
						set_CA_LED(obstacel.Sensor,1);
1000643a:	1d3b      	adds	r3, r7, #4
1000643c:	785b      	ldrb	r3, [r3, #1]
1000643e:	1c18      	adds	r0, r3, #0
10006440:	2101      	movs	r1, #1
10006442:	f000 f867 	bl	10006514 <set_CA_LED>
						return;
10006446:	e04c      	b.n	100064e2 <Obstacel_CA_check+0x16e>
					}
					else if(abs_trajctory > obstacel.distance  - CA_STOP){
10006448:	6978      	ldr	r0, [r7, #20]
1000644a:	f006 f823 	bl	1000c494 <__aeabi_f2d>
1000644e:	1c05      	adds	r5, r0, #0
10006450:	1c0e      	adds	r6, r1, #0
10006452:	1d3b      	adds	r3, r7, #4
10006454:	685b      	ldr	r3, [r3, #4]
10006456:	1c18      	adds	r0, r3, #0
10006458:	f006 f81c 	bl	1000c494 <__aeabi_f2d>
1000645c:	1c03      	adds	r3, r0, #0
1000645e:	1c0c      	adds	r4, r1, #0
10006460:	1c18      	adds	r0, r3, #0
10006462:	1c21      	adds	r1, r4, #0
10006464:	4a26      	ldr	r2, [pc, #152]	; (10006500 <Obstacel_CA_check+0x18c>)
10006466:	4b27      	ldr	r3, [pc, #156]	; (10006504 <Obstacel_CA_check+0x190>)
10006468:	f005 fbf6 	bl	1000bc58 <__aeabi_dsub>
1000646c:	1c03      	adds	r3, r0, #0
1000646e:	1c0c      	adds	r4, r1, #0
10006470:	1c28      	adds	r0, r5, #0
10006472:	1c31      	adds	r1, r6, #0
10006474:	1c1a      	adds	r2, r3, #0
10006476:	1c23      	adds	r3, r4, #0
10006478:	f003 fa64 	bl	10009944 <__aeabi_dcmpgt>
1000647c:	1e03      	subs	r3, r0, #0
1000647e:	d02a      	beq.n	100064d6 <Obstacel_CA_check+0x162>
						   new_Speed_limit = obstacel.distance  - CA_STOP; // speed reduction
10006480:	1d3b      	adds	r3, r7, #4
10006482:	685b      	ldr	r3, [r3, #4]
10006484:	1c18      	adds	r0, r3, #0
10006486:	f006 f805 	bl	1000c494 <__aeabi_f2d>
1000648a:	1c03      	adds	r3, r0, #0
1000648c:	1c0c      	adds	r4, r1, #0
1000648e:	1c18      	adds	r0, r3, #0
10006490:	1c21      	adds	r1, r4, #0
10006492:	4a1b      	ldr	r2, [pc, #108]	; (10006500 <Obstacel_CA_check+0x18c>)
10006494:	4b1b      	ldr	r3, [pc, #108]	; (10006504 <Obstacel_CA_check+0x190>)
10006496:	f005 fbdf 	bl	1000bc58 <__aeabi_dsub>
1000649a:	1c03      	adds	r3, r0, #0
1000649c:	1c0c      	adds	r4, r1, #0
1000649e:	1c18      	adds	r0, r3, #0
100064a0:	1c21      	adds	r1, r4, #0
100064a2:	f006 f84b 	bl	1000c53c <__aeabi_d2f>
100064a6:	1c02      	adds	r2, r0, #0
100064a8:	4b18      	ldr	r3, [pc, #96]	; (1000650c <Obstacel_CA_check+0x198>)
100064aa:	601a      	str	r2, [r3, #0]
						if( Speed_limit > new_Speed_limit) {
100064ac:	4b18      	ldr	r3, [pc, #96]	; (10006510 <Obstacel_CA_check+0x19c>)
100064ae:	681a      	ldr	r2, [r3, #0]
100064b0:	4b16      	ldr	r3, [pc, #88]	; (1000650c <Obstacel_CA_check+0x198>)
100064b2:	681b      	ldr	r3, [r3, #0]
100064b4:	1c10      	adds	r0, r2, #0
100064b6:	1c19      	adds	r1, r3, #0
100064b8:	f003 fa7e 	bl	100099b8 <__aeabi_fcmpgt>
100064bc:	1e03      	subs	r3, r0, #0
100064be:	d00a      	beq.n	100064d6 <Obstacel_CA_check+0x162>
							Speed_limit = new_Speed_limit;
100064c0:	4b12      	ldr	r3, [pc, #72]	; (1000650c <Obstacel_CA_check+0x198>)
100064c2:	681a      	ldr	r2, [r3, #0]
100064c4:	4b12      	ldr	r3, [pc, #72]	; (10006510 <Obstacel_CA_check+0x19c>)
100064c6:	601a      	str	r2, [r3, #0]
							set_CA_LED(obstacel.Sensor,2); //led on
100064c8:	1d3b      	adds	r3, r7, #4
100064ca:	785b      	ldrb	r3, [r3, #1]
100064cc:	1c18      	adds	r0, r3, #0
100064ce:	2102      	movs	r1, #2
100064d0:	f000 f820 	bl	10006514 <set_CA_LED>
							return;
100064d4:	e005      	b.n	100064e2 <Obstacel_CA_check+0x16e>
					}
				}
			}
		}
	}
	set_CA_LED(obstacel.Sensor,0);
100064d6:	1d3b      	adds	r3, r7, #4
100064d8:	785b      	ldrb	r3, [r3, #1]
100064da:	1c18      	adds	r0, r3, #0
100064dc:	2100      	movs	r1, #0
100064de:	f000 f819 	bl	10006514 <set_CA_LED>
}
100064e2:	46bd      	mov	sp, r7
100064e4:	b007      	add	sp, #28
100064e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100064e8:	20000a84 	.word	0x20000a84
100064ec:	41700000 	.word	0x41700000
100064f0:	20000a7c 	.word	0x20000a7c
100064f4:	47ae147b 	.word	0x47ae147b
100064f8:	3f847ae1 	.word	0x3f847ae1
100064fc:	20000ab8 	.word	0x20000ab8
10006500:	9999999a 	.word	0x9999999a
10006504:	3fc99999 	.word	0x3fc99999
10006508:	20000858 	.word	0x20000858
1000650c:	20000860 	.word	0x20000860
10006510:	2000085c 	.word	0x2000085c

10006514 <set_CA_LED>:

uint8_t toggel_ervy_x = 0;

void set_CA_LED(uint8_t Sensor, uint8_t mode){
10006514:	b580      	push	{r7, lr}
10006516:	b082      	sub	sp, #8
10006518:	af00      	add	r7, sp, #0
1000651a:	1c02      	adds	r2, r0, #0
1000651c:	1dfb      	adds	r3, r7, #7
1000651e:	701a      	strb	r2, [r3, #0]
10006520:	1dbb      	adds	r3, r7, #6
10006522:	1c0a      	adds	r2, r1, #0
10006524:	701a      	strb	r2, [r3, #0]
	if(Sensor == 0)
10006526:	1dfb      	adds	r3, r7, #7
10006528:	781b      	ldrb	r3, [r3, #0]
1000652a:	2b00      	cmp	r3, #0
1000652c:	d11e      	bne.n	1000656c <set_CA_LED+0x58>
		{
		if(mode == 0)DIGITAL_IO_SetOutputLow(&LED_CA_FRONT);
1000652e:	1dbb      	adds	r3, r7, #6
10006530:	781b      	ldrb	r3, [r3, #0]
10006532:	2b00      	cmp	r3, #0
10006534:	d104      	bne.n	10006540 <set_CA_LED+0x2c>
10006536:	4b38      	ldr	r3, [pc, #224]	; (10006618 <set_CA_LED+0x104>)
10006538:	1c18      	adds	r0, r3, #0
1000653a:	f7ff fce5 	bl	10005f08 <DIGITAL_IO_SetOutputLow>
1000653e:	e05a      	b.n	100065f6 <set_CA_LED+0xe2>
		else if(mode == 1)DIGITAL_IO_SetOutputHigh(&LED_CA_FRONT);
10006540:	1dbb      	adds	r3, r7, #6
10006542:	781b      	ldrb	r3, [r3, #0]
10006544:	2b01      	cmp	r3, #1
10006546:	d104      	bne.n	10006552 <set_CA_LED+0x3e>
10006548:	4b33      	ldr	r3, [pc, #204]	; (10006618 <set_CA_LED+0x104>)
1000654a:	1c18      	adds	r0, r3, #0
1000654c:	f7ff fccc 	bl	10005ee8 <DIGITAL_IO_SetOutputHigh>
10006550:	e051      	b.n	100065f6 <set_CA_LED+0xe2>
		else if(mode == 2 && toggel_ervy_x == 0) DIGITAL_IO_ToggleOutput(&LED_CA_FRONT);
10006552:	1dbb      	adds	r3, r7, #6
10006554:	781b      	ldrb	r3, [r3, #0]
10006556:	2b02      	cmp	r3, #2
10006558:	d14d      	bne.n	100065f6 <set_CA_LED+0xe2>
1000655a:	4b30      	ldr	r3, [pc, #192]	; (1000661c <set_CA_LED+0x108>)
1000655c:	781b      	ldrb	r3, [r3, #0]
1000655e:	2b00      	cmp	r3, #0
10006560:	d149      	bne.n	100065f6 <set_CA_LED+0xe2>
10006562:	4b2d      	ldr	r3, [pc, #180]	; (10006618 <set_CA_LED+0x104>)
10006564:	1c18      	adds	r0, r3, #0
10006566:	f7ff fcdf 	bl	10005f28 <DIGITAL_IO_ToggleOutput>
1000656a:	e044      	b.n	100065f6 <set_CA_LED+0xe2>
		}
	else if (Sensor == 1){
1000656c:	1dfb      	adds	r3, r7, #7
1000656e:	781b      	ldrb	r3, [r3, #0]
10006570:	2b01      	cmp	r3, #1
10006572:	d11e      	bne.n	100065b2 <set_CA_LED+0x9e>
		if(mode == 0)DIGITAL_IO_SetOutputLow(&LED_CA_LEFT);
10006574:	1dbb      	adds	r3, r7, #6
10006576:	781b      	ldrb	r3, [r3, #0]
10006578:	2b00      	cmp	r3, #0
1000657a:	d104      	bne.n	10006586 <set_CA_LED+0x72>
1000657c:	4b28      	ldr	r3, [pc, #160]	; (10006620 <set_CA_LED+0x10c>)
1000657e:	1c18      	adds	r0, r3, #0
10006580:	f7ff fcc2 	bl	10005f08 <DIGITAL_IO_SetOutputLow>
10006584:	e037      	b.n	100065f6 <set_CA_LED+0xe2>
		else if(mode == 1)DIGITAL_IO_SetOutputHigh(&LED_CA_LEFT);
10006586:	1dbb      	adds	r3, r7, #6
10006588:	781b      	ldrb	r3, [r3, #0]
1000658a:	2b01      	cmp	r3, #1
1000658c:	d104      	bne.n	10006598 <set_CA_LED+0x84>
1000658e:	4b24      	ldr	r3, [pc, #144]	; (10006620 <set_CA_LED+0x10c>)
10006590:	1c18      	adds	r0, r3, #0
10006592:	f7ff fca9 	bl	10005ee8 <DIGITAL_IO_SetOutputHigh>
10006596:	e02e      	b.n	100065f6 <set_CA_LED+0xe2>
		else if(mode == 2 && toggel_ervy_x == 0) DIGITAL_IO_ToggleOutput(&LED_CA_LEFT);
10006598:	1dbb      	adds	r3, r7, #6
1000659a:	781b      	ldrb	r3, [r3, #0]
1000659c:	2b02      	cmp	r3, #2
1000659e:	d12a      	bne.n	100065f6 <set_CA_LED+0xe2>
100065a0:	4b1e      	ldr	r3, [pc, #120]	; (1000661c <set_CA_LED+0x108>)
100065a2:	781b      	ldrb	r3, [r3, #0]
100065a4:	2b00      	cmp	r3, #0
100065a6:	d126      	bne.n	100065f6 <set_CA_LED+0xe2>
100065a8:	4b1d      	ldr	r3, [pc, #116]	; (10006620 <set_CA_LED+0x10c>)
100065aa:	1c18      	adds	r0, r3, #0
100065ac:	f7ff fcbc 	bl	10005f28 <DIGITAL_IO_ToggleOutput>
100065b0:	e021      	b.n	100065f6 <set_CA_LED+0xe2>
	}
	else if (Sensor == 2){
100065b2:	1dfb      	adds	r3, r7, #7
100065b4:	781b      	ldrb	r3, [r3, #0]
100065b6:	2b02      	cmp	r3, #2
100065b8:	d11d      	bne.n	100065f6 <set_CA_LED+0xe2>
		if(mode == 0)DIGITAL_IO_SetOutputLow(&LED_CA_RIGHT);
100065ba:	1dbb      	adds	r3, r7, #6
100065bc:	781b      	ldrb	r3, [r3, #0]
100065be:	2b00      	cmp	r3, #0
100065c0:	d104      	bne.n	100065cc <set_CA_LED+0xb8>
100065c2:	4b18      	ldr	r3, [pc, #96]	; (10006624 <set_CA_LED+0x110>)
100065c4:	1c18      	adds	r0, r3, #0
100065c6:	f7ff fc9f 	bl	10005f08 <DIGITAL_IO_SetOutputLow>
100065ca:	e014      	b.n	100065f6 <set_CA_LED+0xe2>
		else if(mode == 1)DIGITAL_IO_SetOutputHigh(&LED_CA_RIGHT);
100065cc:	1dbb      	adds	r3, r7, #6
100065ce:	781b      	ldrb	r3, [r3, #0]
100065d0:	2b01      	cmp	r3, #1
100065d2:	d104      	bne.n	100065de <set_CA_LED+0xca>
100065d4:	4b13      	ldr	r3, [pc, #76]	; (10006624 <set_CA_LED+0x110>)
100065d6:	1c18      	adds	r0, r3, #0
100065d8:	f7ff fc86 	bl	10005ee8 <DIGITAL_IO_SetOutputHigh>
100065dc:	e00b      	b.n	100065f6 <set_CA_LED+0xe2>
		else if(mode == 2 && toggel_ervy_x == 0) DIGITAL_IO_ToggleOutput(&LED_CA_RIGHT);
100065de:	1dbb      	adds	r3, r7, #6
100065e0:	781b      	ldrb	r3, [r3, #0]
100065e2:	2b02      	cmp	r3, #2
100065e4:	d107      	bne.n	100065f6 <set_CA_LED+0xe2>
100065e6:	4b0d      	ldr	r3, [pc, #52]	; (1000661c <set_CA_LED+0x108>)
100065e8:	781b      	ldrb	r3, [r3, #0]
100065ea:	2b00      	cmp	r3, #0
100065ec:	d103      	bne.n	100065f6 <set_CA_LED+0xe2>
100065ee:	4b0d      	ldr	r3, [pc, #52]	; (10006624 <set_CA_LED+0x110>)
100065f0:	1c18      	adds	r0, r3, #0
100065f2:	f7ff fc99 	bl	10005f28 <DIGITAL_IO_ToggleOutput>
	}

	toggel_ervy_x++;
100065f6:	4b09      	ldr	r3, [pc, #36]	; (1000661c <set_CA_LED+0x108>)
100065f8:	781b      	ldrb	r3, [r3, #0]
100065fa:	3301      	adds	r3, #1
100065fc:	b2da      	uxtb	r2, r3
100065fe:	4b07      	ldr	r3, [pc, #28]	; (1000661c <set_CA_LED+0x108>)
10006600:	701a      	strb	r2, [r3, #0]
	if(toggel_ervy_x > 8) toggel_ervy_x = 0;
10006602:	4b06      	ldr	r3, [pc, #24]	; (1000661c <set_CA_LED+0x108>)
10006604:	781b      	ldrb	r3, [r3, #0]
10006606:	2b08      	cmp	r3, #8
10006608:	d902      	bls.n	10006610 <set_CA_LED+0xfc>
1000660a:	4b04      	ldr	r3, [pc, #16]	; (1000661c <set_CA_LED+0x108>)
1000660c:	2200      	movs	r2, #0
1000660e:	701a      	strb	r2, [r3, #0]
}
10006610:	46bd      	mov	sp, r7
10006612:	b002      	add	sp, #8
10006614:	bd80      	pop	{r7, pc}
10006616:	46c0      	nop			; (mov r8, r8)
10006618:	1000cb74 	.word	0x1000cb74
1000661c:	20000acd 	.word	0x20000acd
10006620:	1000cb84 	.word	0x1000cb84
10006624:	1000cb94 	.word	0x1000cb94

10006628 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10006628:	b580      	push	{r7, lr}
1000662a:	b082      	sub	sp, #8
1000662c:	af00      	add	r7, sp, #0
1000662e:	6078      	str	r0, [r7, #4]
10006630:	1c0a      	adds	r2, r1, #0
10006632:	1cfb      	adds	r3, r7, #3
10006634:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
10006636:	1cfb      	adds	r3, r7, #3
10006638:	781b      	ldrb	r3, [r3, #0]
1000663a:	2201      	movs	r2, #1
1000663c:	409a      	lsls	r2, r3
1000663e:	687b      	ldr	r3, [r7, #4]
10006640:	605a      	str	r2, [r3, #4]
}
10006642:	46bd      	mov	sp, r7
10006644:	b002      	add	sp, #8
10006646:	bd80      	pop	{r7, pc}

10006648 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10006648:	b580      	push	{r7, lr}
1000664a:	b082      	sub	sp, #8
1000664c:	af00      	add	r7, sp, #0
1000664e:	6078      	str	r0, [r7, #4]
10006650:	1c0a      	adds	r2, r1, #0
10006652:	1cfb      	adds	r3, r7, #3
10006654:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
10006656:	1cfb      	adds	r3, r7, #3
10006658:	781b      	ldrb	r3, [r3, #0]
1000665a:	2280      	movs	r2, #128	; 0x80
1000665c:	0252      	lsls	r2, r2, #9
1000665e:	409a      	lsls	r2, r3
10006660:	687b      	ldr	r3, [r7, #4]
10006662:	605a      	str	r2, [r3, #4]
}
10006664:	46bd      	mov	sp, r7
10006666:	b002      	add	sp, #8
10006668:	bd80      	pop	{r7, pc}
1000666a:	46c0      	nop			; (mov r8, r8)

1000666c <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
1000666c:	b580      	push	{r7, lr}
1000666e:	b082      	sub	sp, #8
10006670:	af00      	add	r7, sp, #0
10006672:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
10006674:	687b      	ldr	r3, [r7, #4]
10006676:	681a      	ldr	r2, [r3, #0]
10006678:	687b      	ldr	r3, [r7, #4]
1000667a:	7b1b      	ldrb	r3, [r3, #12]
1000667c:	1c10      	adds	r0, r2, #0
1000667e:	1c19      	adds	r1, r3, #0
10006680:	f7ff ffd2 	bl	10006628 <XMC_GPIO_SetOutputHigh>
}
10006684:	46bd      	mov	sp, r7
10006686:	b002      	add	sp, #8
10006688:	bd80      	pop	{r7, pc}
1000668a:	46c0      	nop			; (mov r8, r8)

1000668c <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
1000668c:	b580      	push	{r7, lr}
1000668e:	b082      	sub	sp, #8
10006690:	af00      	add	r7, sp, #0
10006692:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10006694:	687b      	ldr	r3, [r7, #4]
10006696:	681a      	ldr	r2, [r3, #0]
10006698:	687b      	ldr	r3, [r7, #4]
1000669a:	7b1b      	ldrb	r3, [r3, #12]
1000669c:	1c10      	adds	r0, r2, #0
1000669e:	1c19      	adds	r1, r3, #0
100066a0:	f7ff ffd2 	bl	10006648 <XMC_GPIO_SetOutputLow>
}
100066a4:	46bd      	mov	sp, r7
100066a6:	b002      	add	sp, #8
100066a8:	bd80      	pop	{r7, pc}
100066aa:	46c0      	nop			; (mov r8, r8)

100066ac <XMC_WDT_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_WDT_Init(), XMC_WDT_Stop()
 */
__STATIC_INLINE void XMC_WDT_Start(void)
{
100066ac:	b580      	push	{r7, lr}
100066ae:	af00      	add	r7, sp, #0
  WDT->CTR |= (uint32_t)WDT_CTR_ENB_Msk;
100066b0:	4b03      	ldr	r3, [pc, #12]	; (100066c0 <XMC_WDT_Start+0x14>)
100066b2:	4a03      	ldr	r2, [pc, #12]	; (100066c0 <XMC_WDT_Start+0x14>)
100066b4:	6852      	ldr	r2, [r2, #4]
100066b6:	2101      	movs	r1, #1
100066b8:	430a      	orrs	r2, r1
100066ba:	605a      	str	r2, [r3, #4]
}
100066bc:	46bd      	mov	sp, r7
100066be:	bd80      	pop	{r7, pc}
100066c0:	40020000 	.word	0x40020000

100066c4 <XMC_WDT_ClearAlarm>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_WDT_Service(), XMC_WDT_SetMode()
 */
__STATIC_INLINE void XMC_WDT_ClearAlarm(void)
{
100066c4:	b580      	push	{r7, lr}
100066c6:	af00      	add	r7, sp, #0
  WDT->WDTCLR = WDT_WDTCLR_ALMC_Msk;
100066c8:	4b02      	ldr	r3, [pc, #8]	; (100066d4 <XMC_WDT_ClearAlarm+0x10>)
100066ca:	2201      	movs	r2, #1
100066cc:	61da      	str	r2, [r3, #28]
}
100066ce:	46bd      	mov	sp, r7
100066d0:	bd80      	pop	{r7, pc}
100066d2:	46c0      	nop			; (mov r8, r8)
100066d4:	40020000 	.word	0x40020000

100066d8 <WATCHDOG_Start>:
 * }
 *
 * @endcode<BR> </p>
 */
__STATIC_INLINE void WATCHDOG_Start(void)
{
100066d8:	b580      	push	{r7, lr}
100066da:	af00      	add	r7, sp, #0
  XMC_WDT_Start();
100066dc:	f7ff ffe6 	bl	100066ac <XMC_WDT_Start>
}
100066e0:	46bd      	mov	sp, r7
100066e2:	bd80      	pop	{r7, pc}

100066e4 <WATCHDOG_ClearAlarm>:
 * }
 *
 * @endcode<BR> </p>
 */
__STATIC_INLINE void WATCHDOG_ClearAlarm(void)
{
100066e4:	b580      	push	{r7, lr}
100066e6:	af00      	add	r7, sp, #0
  XMC_WDT_ClearAlarm();
100066e8:	f7ff ffec 	bl	100066c4 <XMC_WDT_ClearAlarm>
}
100066ec:	46bd      	mov	sp, r7
100066ee:	bd80      	pop	{r7, pc}

100066f0 <main>:

uint8_t test = 0;


int main(void)
{
100066f0:	b590      	push	{r4, r7, lr}
100066f2:	b083      	sub	sp, #12
100066f4:	af00      	add	r7, sp, #0
  DAVE_STATUS_t status;

  status = DAVE_Init();           /* Initialization of DAVE APPs  */
100066f6:	1dfc      	adds	r4, r7, #7
100066f8:	f7fd fc3a 	bl	10003f70 <DAVE_Init>
100066fc:	1c03      	adds	r3, r0, #0
100066fe:	7023      	strb	r3, [r4, #0]

  if (status != DAVE_STATUS_SUCCESS)
10006700:	1dfb      	adds	r3, r7, #7
10006702:	781b      	ldrb	r3, [r3, #0]
10006704:	2b00      	cmp	r3, #0
10006706:	d000      	beq.n	1000670a <main+0x1a>
    XMC_DEBUG("DAVE APPs initialization failed\n");

    while(1U)
    {

    }
10006708:	e7fe      	b.n	10006708 <main+0x18>
  }

  //Initialization of CAN
  	//CAN_NODE_STATUS_t init_status;
  	init_status = CAN_NODE_Init(&CAN_NODE_0);
1000670a:	4b09      	ldr	r3, [pc, #36]	; (10006730 <main+0x40>)
1000670c:	1c18      	adds	r0, r3, #0
1000670e:	f7fd fb83 	bl	10003e18 <CAN_NODE_Init>
10006712:	1c03      	adds	r3, r0, #0
10006714:	1c1a      	adds	r2, r3, #0
10006716:	4b07      	ldr	r3, [pc, #28]	; (10006734 <main+0x44>)
10006718:	701a      	strb	r2, [r3, #0]

  	if (init_status != CAN_NODE_STATUS_SUCCESS) {
1000671a:	4b06      	ldr	r3, [pc, #24]	; (10006734 <main+0x44>)
1000671c:	781b      	ldrb	r3, [r3, #0]
1000671e:	2b00      	cmp	r3, #0
10006720:	d102      	bne.n	10006728 <main+0x38>
  		XMC_DEBUG("CAN initialization failed\n");
  	}
  	else{
  		CAN_OK = 1;
10006722:	4b05      	ldr	r3, [pc, #20]	; (10006738 <main+0x48>)
10006724:	2201      	movs	r2, #1
10006726:	601a      	str	r2, [r3, #0]
  	}

  	WATCHDOG_Start(); // watchdog restart if CAN not working
10006728:	f7ff ffd6 	bl	100066d8 <WATCHDOG_Start>
  /* Placeholder for user application code. The while loop below can be replaced with user application code. */
  while(1U)
  {
	//Servo_NP_setting();	  // nutral point servo setting

  }
1000672c:	e7fe      	b.n	1000672c <main+0x3c>
1000672e:	46c0      	nop			; (mov r8, r8)
10006730:	1000cc78 	.word	0x1000cc78
10006734:	20000b00 	.word	0x20000b00
10006738:	20000ad0 	.word	0x20000ad0

1000673c <Watchdog_Handler>:
}

void Watchdog_Handler(void) // to do restates if can is not working a problem wenn power from the buck or plab supplie but ok like this
{
1000673c:	b580      	push	{r7, lr}
1000673e:	af00      	add	r7, sp, #0
  WATCHDOG_ClearAlarm(); /* Clear the alarm event */
10006740:	f7ff ffd0 	bl	100066e4 <WATCHDOG_ClearAlarm>
  DIGITAL_IO_SetOutputHigh(&WATCHDOG_LED_BLUE);
10006744:	4b02      	ldr	r3, [pc, #8]	; (10006750 <Watchdog_Handler+0x14>)
10006746:	1c18      	adds	r0, r3, #0
10006748:	f7ff ff90 	bl	1000666c <DIGITAL_IO_SetOutputHigh>
}
1000674c:	46bd      	mov	sp, r7
1000674e:	bd80      	pop	{r7, pc}
10006750:	1000cb54 	.word	0x1000cb54

10006754 <IRQ7_Handler>:


void TIMER_CONTROL_ISR(void){
10006754:	b580      	push	{r7, lr}
10006756:	b082      	sub	sp, #8
10006758:	af00      	add	r7, sp, #0
	DIGITAL_IO_SetOutputHigh(&CALC_TIME_INDICATOR);
1000675a:	4b3c      	ldr	r3, [pc, #240]	; (1000684c <IRQ7_Handler+0xf8>)
1000675c:	1c18      	adds	r0, r3, #0
1000675e:	f7ff ff85 	bl	1000666c <DIGITAL_IO_SetOutputHigh>
	mode_led(Steering_mode);
10006762:	4b3b      	ldr	r3, [pc, #236]	; (10006850 <IRQ7_Handler+0xfc>)
10006764:	781b      	ldrb	r3, [r3, #0]
10006766:	b2db      	uxtb	r3, r3
10006768:	1c18      	adds	r0, r3, #0
1000676a:	f7ff f835 	bl	100057d8 <mode_led>

	if(RC_controll == 1){
1000676e:	4b39      	ldr	r3, [pc, #228]	; (10006854 <IRQ7_Handler+0x100>)
10006770:	781b      	ldrb	r3, [r3, #0]
10006772:	b2db      	uxtb	r3, r3
10006774:	2b01      	cmp	r3, #1
10006776:	d107      	bne.n	10006788 <IRQ7_Handler+0x34>
		if( NO_New_Input_counter > 9){
10006778:	4b37      	ldr	r3, [pc, #220]	; (10006858 <IRQ7_Handler+0x104>)
1000677a:	681b      	ldr	r3, [r3, #0]
1000677c:	2b09      	cmp	r3, #9
1000677e:	d903      	bls.n	10006788 <IRQ7_Handler+0x34>
			DIGITAL_IO_SetOutputLow(&RC_no_data_LED);
10006780:	4b36      	ldr	r3, [pc, #216]	; (1000685c <IRQ7_Handler+0x108>)
10006782:	1c18      	adds	r0, r3, #0
10006784:	f7ff ff82 	bl	1000668c <DIGITAL_IO_SetOutputLow>
		}
	}


	if(New_Input == 1){
10006788:	4b35      	ldr	r3, [pc, #212]	; (10006860 <IRQ7_Handler+0x10c>)
1000678a:	781b      	ldrb	r3, [r3, #0]
1000678c:	b2db      	uxtb	r3, r3
1000678e:	2b01      	cmp	r3, #1
10006790:	d10f      	bne.n	100067b2 <IRQ7_Handler+0x5e>
	Steering_Function(Steering_direction, Driving_speed, Steering_mode);
10006792:	4b34      	ldr	r3, [pc, #208]	; (10006864 <IRQ7_Handler+0x110>)
10006794:	6819      	ldr	r1, [r3, #0]
10006796:	4b34      	ldr	r3, [pc, #208]	; (10006868 <IRQ7_Handler+0x114>)
10006798:	681a      	ldr	r2, [r3, #0]
1000679a:	4b2d      	ldr	r3, [pc, #180]	; (10006850 <IRQ7_Handler+0xfc>)
1000679c:	781b      	ldrb	r3, [r3, #0]
1000679e:	b2db      	uxtb	r3, r3
100067a0:	1c08      	adds	r0, r1, #0
100067a2:	1c11      	adds	r1, r2, #0
100067a4:	1c1a      	adds	r2, r3, #0
100067a6:	f7fe f839 	bl	1000481c <Steering_Function>
	NO_New_Input_counter = 0;
100067aa:	4b2b      	ldr	r3, [pc, #172]	; (10006858 <IRQ7_Handler+0x104>)
100067ac:	2200      	movs	r2, #0
100067ae:	601a      	str	r2, [r3, #0]
100067b0:	e023      	b.n	100067fa <IRQ7_Handler+0xa6>

	}
	else{
		NO_New_Input_counter ++;
100067b2:	4b29      	ldr	r3, [pc, #164]	; (10006858 <IRQ7_Handler+0x104>)
100067b4:	681b      	ldr	r3, [r3, #0]
100067b6:	1c5a      	adds	r2, r3, #1
100067b8:	4b27      	ldr	r3, [pc, #156]	; (10006858 <IRQ7_Handler+0x104>)
100067ba:	601a      	str	r2, [r3, #0]
		if( NO_New_Input_counter > 10){
100067bc:	4b26      	ldr	r3, [pc, #152]	; (10006858 <IRQ7_Handler+0x104>)
100067be:	681b      	ldr	r3, [r3, #0]
100067c0:	2b0a      	cmp	r3, #10
100067c2:	d91a      	bls.n	100067fa <IRQ7_Handler+0xa6>
			NO_New_Input_counter = 10;
100067c4:	4b24      	ldr	r3, [pc, #144]	; (10006858 <IRQ7_Handler+0x104>)
100067c6:	220a      	movs	r2, #10
100067c8:	601a      	str	r2, [r3, #0]

			  Steering_Angles[0] = 0;
100067ca:	4b28      	ldr	r3, [pc, #160]	; (1000686c <IRQ7_Handler+0x118>)
100067cc:	2200      	movs	r2, #0
100067ce:	601a      	str	r2, [r3, #0]
			  Steering_Angles[1] = 0;
100067d0:	4b26      	ldr	r3, [pc, #152]	; (1000686c <IRQ7_Handler+0x118>)
100067d2:	2200      	movs	r2, #0
100067d4:	605a      	str	r2, [r3, #4]
			  Steering_Angles[2] = 0;
100067d6:	4b25      	ldr	r3, [pc, #148]	; (1000686c <IRQ7_Handler+0x118>)
100067d8:	2200      	movs	r2, #0
100067da:	609a      	str	r2, [r3, #8]
			  Steering_Angles[3] = 0;
100067dc:	4b23      	ldr	r3, [pc, #140]	; (1000686c <IRQ7_Handler+0x118>)
100067de:	2200      	movs	r2, #0
100067e0:	60da      	str	r2, [r3, #12]

			  Speeds[0] = 0;
100067e2:	4b23      	ldr	r3, [pc, #140]	; (10006870 <IRQ7_Handler+0x11c>)
100067e4:	2200      	movs	r2, #0
100067e6:	601a      	str	r2, [r3, #0]
			  Speeds[1] = 0;
100067e8:	4b21      	ldr	r3, [pc, #132]	; (10006870 <IRQ7_Handler+0x11c>)
100067ea:	2200      	movs	r2, #0
100067ec:	605a      	str	r2, [r3, #4]
			  Speeds[2] = 0;
100067ee:	4b20      	ldr	r3, [pc, #128]	; (10006870 <IRQ7_Handler+0x11c>)
100067f0:	2200      	movs	r2, #0
100067f2:	609a      	str	r2, [r3, #8]
			  Speeds[3] = 0;
100067f4:	4b1e      	ldr	r3, [pc, #120]	; (10006870 <IRQ7_Handler+0x11c>)
100067f6:	2200      	movs	r2, #0
100067f8:	60da      	str	r2, [r3, #12]
		}
	}

	//set Angles PWM
	Steering_set_Angles(Steering_Angles);
100067fa:	4b1c      	ldr	r3, [pc, #112]	; (1000686c <IRQ7_Handler+0x118>)
100067fc:	1c18      	adds	r0, r3, #0
100067fe:	f7ff fa9b 	bl	10005d38 <Steering_set_Angles>

	Trajcetory_calc();
10006802:	f7fe ff31 	bl	10005668 <Trajcetory_calc>

	Collision_voidance();
10006806:	f7ff fceb 	bl	100061e0 <Collision_voidance>

	//send traget speeds to inverter
	CAN_send_Speeds(Speeds_CA);
1000680a:	4b1a      	ldr	r3, [pc, #104]	; (10006874 <IRQ7_Handler+0x120>)
1000680c:	1c18      	adds	r0, r3, #0
1000680e:	f7fd fda5 	bl	1000435c <CAN_send_Speeds>

	//
	if(reset_distance == 1){
10006812:	4b19      	ldr	r3, [pc, #100]	; (10006878 <IRQ7_Handler+0x124>)
10006814:	781b      	ldrb	r3, [r3, #0]
10006816:	b2db      	uxtb	r3, r3
10006818:	2b01      	cmp	r3, #1
1000681a:	d110      	bne.n	1000683e <IRQ7_Handler+0xea>
		reset_distance = 0;
1000681c:	4b16      	ldr	r3, [pc, #88]	; (10006878 <IRQ7_Handler+0x124>)
1000681e:	2200      	movs	r2, #0
10006820:	701a      	strb	r2, [r3, #0]
		uint8_t all[4] = {1,1,1,1};
10006822:	1d3a      	adds	r2, r7, #4
10006824:	4b15      	ldr	r3, [pc, #84]	; (1000687c <IRQ7_Handler+0x128>)
10006826:	1c11      	adds	r1, r2, #0
10006828:	1c1a      	adds	r2, r3, #0
1000682a:	2304      	movs	r3, #4
1000682c:	1c08      	adds	r0, r1, #0
1000682e:	1c11      	adds	r1, r2, #0
10006830:	1c1a      	adds	r2, r3, #0
10006832:	f006 f8f1 	bl	1000ca18 <memcpy>
		CAN_reset_distance(all);
10006836:	1d3b      	adds	r3, r7, #4
10006838:	1c18      	adds	r0, r3, #0
1000683a:	f7fd fd55 	bl	100042e8 <CAN_reset_distance>
	}


	DIGITAL_IO_SetOutputLow(&CALC_TIME_INDICATOR);
1000683e:	4b03      	ldr	r3, [pc, #12]	; (1000684c <IRQ7_Handler+0xf8>)
10006840:	1c18      	adds	r0, r3, #0
10006842:	f7ff ff23 	bl	1000668c <DIGITAL_IO_SetOutputLow>
}
10006846:	46bd      	mov	sp, r7
10006848:	b002      	add	sp, #8
1000684a:	bd80      	pop	{r7, pc}
1000684c:	1000cb14 	.word	0x1000cb14
10006850:	2000082a 	.word	0x2000082a
10006854:	20000829 	.word	0x20000829
10006858:	20000a74 	.word	0x20000a74
1000685c:	1000cb04 	.word	0x1000cb04
10006860:	20000a70 	.word	0x20000a70
10006864:	20000a18 	.word	0x20000a18
10006868:	20000a1c 	.word	0x20000a1c
1000686c:	20000a40 	.word	0x20000a40
10006870:	20000a20 	.word	0x20000a20
10006874:	20000a30 	.word	0x20000a30
10006878:	20000a78 	.word	0x20000a78
1000687c:	1000cd50 	.word	0x1000cd50

10006880 <within_MAX_MIN>:

/**
 * This is the function definition.
 * It is the actual body of the function which was declared elsewhere.
 */
bool within_MAX_MIN(float num, float max, float min){
10006880:	b590      	push	{r4, r7, lr}
10006882:	b085      	sub	sp, #20
10006884:	af00      	add	r7, sp, #0
10006886:	60f8      	str	r0, [r7, #12]
10006888:	60b9      	str	r1, [r7, #8]
1000688a:	607a      	str	r2, [r7, #4]
	if((num-min)*(num-max) <= 0) return 1;
1000688c:	68f8      	ldr	r0, [r7, #12]
1000688e:	6879      	ldr	r1, [r7, #4]
10006890:	f003 fdfc 	bl	1000a48c <__aeabi_fsub>
10006894:	1c03      	adds	r3, r0, #0
10006896:	1c1c      	adds	r4, r3, #0
10006898:	68f8      	ldr	r0, [r7, #12]
1000689a:	68b9      	ldr	r1, [r7, #8]
1000689c:	f003 fdf6 	bl	1000a48c <__aeabi_fsub>
100068a0:	1c03      	adds	r3, r0, #0
100068a2:	1c20      	adds	r0, r4, #0
100068a4:	1c19      	adds	r1, r3, #0
100068a6:	f003 fcbf 	bl	1000a228 <__aeabi_fmul>
100068aa:	1c03      	adds	r3, r0, #0
100068ac:	1c18      	adds	r0, r3, #0
100068ae:	2100      	movs	r1, #0
100068b0:	f003 f878 	bl	100099a4 <__aeabi_fcmple>
100068b4:	1e03      	subs	r3, r0, #0
100068b6:	d001      	beq.n	100068bc <within_MAX_MIN+0x3c>
100068b8:	2301      	movs	r3, #1
100068ba:	e000      	b.n	100068be <within_MAX_MIN+0x3e>
	else return 0;
100068bc:	2300      	movs	r3, #0
}
100068be:	1c18      	adds	r0, r3, #0
100068c0:	46bd      	mov	sp, r7
100068c2:	b005      	add	sp, #20
100068c4:	bd90      	pop	{r4, r7, pc}
100068c6:	46c0      	nop			; (mov r8, r8)

100068c8 <vector_abs_value>:

float pythagoras(float a, float b){
	return sqrt(pow(a,2) + pow(b,2));
}

float vector_abs_value(float a[2]){
100068c8:	b5f0      	push	{r4, r5, r6, r7, lr}
100068ca:	b083      	sub	sp, #12
100068cc:	af00      	add	r7, sp, #0
100068ce:	6078      	str	r0, [r7, #4]
	return sqrt(pow(a[0],2) + pow(a[1],2));
100068d0:	687b      	ldr	r3, [r7, #4]
100068d2:	681b      	ldr	r3, [r3, #0]
100068d4:	1c18      	adds	r0, r3, #0
100068d6:	f005 fddd 	bl	1000c494 <__aeabi_f2d>
100068da:	1c0a      	adds	r2, r1, #0
100068dc:	1c01      	adds	r1, r0, #0
100068de:	2300      	movs	r3, #0
100068e0:	2480      	movs	r4, #128	; 0x80
100068e2:	05e4      	lsls	r4, r4, #23
100068e4:	1c08      	adds	r0, r1, #0
100068e6:	1c11      	adds	r1, r2, #0
100068e8:	1c1a      	adds	r2, r3, #0
100068ea:	1c23      	adds	r3, r4, #0
100068ec:	f000 faee 	bl	10006ecc <pow>
100068f0:	1c05      	adds	r5, r0, #0
100068f2:	1c0e      	adds	r6, r1, #0
100068f4:	687b      	ldr	r3, [r7, #4]
100068f6:	3304      	adds	r3, #4
100068f8:	681b      	ldr	r3, [r3, #0]
100068fa:	1c18      	adds	r0, r3, #0
100068fc:	f005 fdca 	bl	1000c494 <__aeabi_f2d>
10006900:	1c0a      	adds	r2, r1, #0
10006902:	1c01      	adds	r1, r0, #0
10006904:	2300      	movs	r3, #0
10006906:	2480      	movs	r4, #128	; 0x80
10006908:	05e4      	lsls	r4, r4, #23
1000690a:	1c08      	adds	r0, r1, #0
1000690c:	1c11      	adds	r1, r2, #0
1000690e:	1c1a      	adds	r2, r3, #0
10006910:	1c23      	adds	r3, r4, #0
10006912:	f000 fadb 	bl	10006ecc <pow>
10006916:	1c03      	adds	r3, r0, #0
10006918:	1c0c      	adds	r4, r1, #0
1000691a:	1c28      	adds	r0, r5, #0
1000691c:	1c31      	adds	r1, r6, #0
1000691e:	1c1a      	adds	r2, r3, #0
10006920:	1c23      	adds	r3, r4, #0
10006922:	f003 ff99 	bl	1000a858 <__aeabi_dadd>
10006926:	1c03      	adds	r3, r0, #0
10006928:	1c0c      	adds	r4, r1, #0
1000692a:	1c18      	adds	r0, r3, #0
1000692c:	1c21      	adds	r1, r4, #0
1000692e:	f000 fc7b 	bl	10007228 <sqrt>
10006932:	1c03      	adds	r3, r0, #0
10006934:	1c0c      	adds	r4, r1, #0
10006936:	1c18      	adds	r0, r3, #0
10006938:	1c21      	adds	r1, r4, #0
1000693a:	f005 fdff 	bl	1000c53c <__aeabi_d2f>
1000693e:	1c03      	adds	r3, r0, #0
}
10006940:	1c18      	adds	r0, r3, #0
10006942:	46bd      	mov	sp, r7
10006944:	b003      	add	sp, #12
10006946:	bdf0      	pop	{r4, r5, r6, r7, pc}

10006948 <Exp_moving_average>:

float Exp_moving_average(float new_value, float value, float ALPHA){
10006948:	b590      	push	{r4, r7, lr}
1000694a:	b085      	sub	sp, #20
1000694c:	af00      	add	r7, sp, #0
1000694e:	60f8      	str	r0, [r7, #12]
10006950:	60b9      	str	r1, [r7, #8]
10006952:	607a      	str	r2, [r7, #4]
	return ((new_value * ALPHA) + ((1 - ALPHA) * value));
10006954:	68f8      	ldr	r0, [r7, #12]
10006956:	6879      	ldr	r1, [r7, #4]
10006958:	f003 fc66 	bl	1000a228 <__aeabi_fmul>
1000695c:	1c03      	adds	r3, r0, #0
1000695e:	1c1c      	adds	r4, r3, #0
10006960:	20fe      	movs	r0, #254	; 0xfe
10006962:	0580      	lsls	r0, r0, #22
10006964:	6879      	ldr	r1, [r7, #4]
10006966:	f003 fd91 	bl	1000a48c <__aeabi_fsub>
1000696a:	1c03      	adds	r3, r0, #0
1000696c:	1c18      	adds	r0, r3, #0
1000696e:	68b9      	ldr	r1, [r7, #8]
10006970:	f003 fc5a 	bl	1000a228 <__aeabi_fmul>
10006974:	1c03      	adds	r3, r0, #0
10006976:	1c20      	adds	r0, r4, #0
10006978:	1c19      	adds	r1, r3, #0
1000697a:	f003 f8e7 	bl	10009b4c <__aeabi_fadd>
1000697e:	1c03      	adds	r3, r0, #0
}
10006980:	1c18      	adds	r0, r3, #0
10006982:	46bd      	mov	sp, r7
10006984:	b005      	add	sp, #20
10006986:	bd90      	pop	{r4, r7, pc}

10006988 <average>:

float average(float a[],int num_values) {
10006988:	b580      	push	{r7, lr}
1000698a:	b084      	sub	sp, #16
1000698c:	af00      	add	r7, sp, #0
1000698e:	6078      	str	r0, [r7, #4]
10006990:	6039      	str	r1, [r7, #0]
    float sum = 0;
10006992:	2300      	movs	r3, #0
10006994:	60fb      	str	r3, [r7, #12]
    int i;
    for(i = 0; i < num_values; i++){
10006996:	2300      	movs	r3, #0
10006998:	60bb      	str	r3, [r7, #8]
1000699a:	e00d      	b.n	100069b8 <average+0x30>
        sum += a[i];
1000699c:	68bb      	ldr	r3, [r7, #8]
1000699e:	009b      	lsls	r3, r3, #2
100069a0:	687a      	ldr	r2, [r7, #4]
100069a2:	18d3      	adds	r3, r2, r3
100069a4:	681b      	ldr	r3, [r3, #0]
100069a6:	68f8      	ldr	r0, [r7, #12]
100069a8:	1c19      	adds	r1, r3, #0
100069aa:	f003 f8cf 	bl	10009b4c <__aeabi_fadd>
100069ae:	1c03      	adds	r3, r0, #0
100069b0:	60fb      	str	r3, [r7, #12]
}

float average(float a[],int num_values) {
    float sum = 0;
    int i;
    for(i = 0; i < num_values; i++){
100069b2:	68bb      	ldr	r3, [r7, #8]
100069b4:	3301      	adds	r3, #1
100069b6:	60bb      	str	r3, [r7, #8]
100069b8:	68ba      	ldr	r2, [r7, #8]
100069ba:	683b      	ldr	r3, [r7, #0]
100069bc:	429a      	cmp	r2, r3
100069be:	dbed      	blt.n	1000699c <average+0x14>
        sum += a[i];
    }
    return sum / num_values;
100069c0:	6838      	ldr	r0, [r7, #0]
100069c2:	f003 ff01 	bl	1000a7c8 <__aeabi_i2f>
100069c6:	1c03      	adds	r3, r0, #0
100069c8:	68f8      	ldr	r0, [r7, #12]
100069ca:	1c19      	adds	r1, r3, #0
100069cc:	f003 fa3a 	bl	10009e44 <__aeabi_fdiv>
100069d0:	1c03      	adds	r3, r0, #0
}
100069d2:	1c18      	adds	r0, r3, #0
100069d4:	46bd      	mov	sp, r7
100069d6:	b004      	add	sp, #16
100069d8:	bd80      	pop	{r7, pc}
100069da:	46c0      	nop			; (mov r8, r8)

100069dc <atan>:
100069dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100069de:	4656      	mov	r6, sl
100069e0:	464d      	mov	r5, r9
100069e2:	4644      	mov	r4, r8
100069e4:	465f      	mov	r7, fp
100069e6:	4ba5      	ldr	r3, [pc, #660]	; (10006c7c <atan+0x2a0>)
100069e8:	b4f0      	push	{r4, r5, r6, r7}
100069ea:	004e      	lsls	r6, r1, #1
100069ec:	4680      	mov	r8, r0
100069ee:	4689      	mov	r9, r1
100069f0:	468a      	mov	sl, r1
100069f2:	0876      	lsrs	r6, r6, #1
100069f4:	429e      	cmp	r6, r3
100069f6:	dd0c      	ble.n	10006a12 <atan+0x36>
100069f8:	4ba1      	ldr	r3, [pc, #644]	; (10006c80 <atan+0x2a4>)
100069fa:	429e      	cmp	r6, r3
100069fc:	dd00      	ble.n	10006a00 <atan+0x24>
100069fe:	e0a0      	b.n	10006b42 <atan+0x166>
10006a00:	d100      	bne.n	10006a04 <atan+0x28>
10006a02:	e09b      	b.n	10006b3c <atan+0x160>
10006a04:	4653      	mov	r3, sl
10006a06:	2b00      	cmp	r3, #0
10006a08:	dc00      	bgt.n	10006a0c <atan+0x30>
10006a0a:	e0de      	b.n	10006bca <atan+0x1ee>
10006a0c:	4b9d      	ldr	r3, [pc, #628]	; (10006c84 <atan+0x2a8>)
10006a0e:	4a9e      	ldr	r2, [pc, #632]	; (10006c88 <atan+0x2ac>)
10006a10:	e09f      	b.n	10006b52 <atan+0x176>
10006a12:	4b9e      	ldr	r3, [pc, #632]	; (10006c8c <atan+0x2b0>)
10006a14:	429e      	cmp	r6, r3
10006a16:	dd00      	ble.n	10006a1a <atan+0x3e>
10006a18:	e0b1      	b.n	10006b7e <atan+0x1a2>
10006a1a:	4b9d      	ldr	r3, [pc, #628]	; (10006c90 <atan+0x2b4>)
10006a1c:	429e      	cmp	r6, r3
10006a1e:	dc00      	bgt.n	10006a22 <atan+0x46>
10006a20:	e09f      	b.n	10006b62 <atan+0x186>
10006a22:	2301      	movs	r3, #1
10006a24:	425b      	negs	r3, r3
10006a26:	469b      	mov	fp, r3
10006a28:	4642      	mov	r2, r8
10006a2a:	464b      	mov	r3, r9
10006a2c:	4640      	mov	r0, r8
10006a2e:	4649      	mov	r1, r9
10006a30:	f004 fe78 	bl	1000b724 <__aeabi_dmul>
10006a34:	1c06      	adds	r6, r0, #0
10006a36:	1c0f      	adds	r7, r1, #0
10006a38:	1c32      	adds	r2, r6, #0
10006a3a:	1c3b      	adds	r3, r7, #0
10006a3c:	f004 fe72 	bl	1000b724 <__aeabi_dmul>
10006a40:	1c04      	adds	r4, r0, #0
10006a42:	1c0d      	adds	r5, r1, #0
10006a44:	4a93      	ldr	r2, [pc, #588]	; (10006c94 <atan+0x2b8>)
10006a46:	4b94      	ldr	r3, [pc, #592]	; (10006c98 <atan+0x2bc>)
10006a48:	f004 fe6c 	bl	1000b724 <__aeabi_dmul>
10006a4c:	4a93      	ldr	r2, [pc, #588]	; (10006c9c <atan+0x2c0>)
10006a4e:	4b94      	ldr	r3, [pc, #592]	; (10006ca0 <atan+0x2c4>)
10006a50:	f003 ff02 	bl	1000a858 <__aeabi_dadd>
10006a54:	1c22      	adds	r2, r4, #0
10006a56:	1c2b      	adds	r3, r5, #0
10006a58:	f004 fe64 	bl	1000b724 <__aeabi_dmul>
10006a5c:	4a91      	ldr	r2, [pc, #580]	; (10006ca4 <atan+0x2c8>)
10006a5e:	4b92      	ldr	r3, [pc, #584]	; (10006ca8 <atan+0x2cc>)
10006a60:	f003 fefa 	bl	1000a858 <__aeabi_dadd>
10006a64:	1c22      	adds	r2, r4, #0
10006a66:	1c2b      	adds	r3, r5, #0
10006a68:	f004 fe5c 	bl	1000b724 <__aeabi_dmul>
10006a6c:	4a8f      	ldr	r2, [pc, #572]	; (10006cac <atan+0x2d0>)
10006a6e:	4b90      	ldr	r3, [pc, #576]	; (10006cb0 <atan+0x2d4>)
10006a70:	f003 fef2 	bl	1000a858 <__aeabi_dadd>
10006a74:	1c22      	adds	r2, r4, #0
10006a76:	1c2b      	adds	r3, r5, #0
10006a78:	f004 fe54 	bl	1000b724 <__aeabi_dmul>
10006a7c:	4a8d      	ldr	r2, [pc, #564]	; (10006cb4 <atan+0x2d8>)
10006a7e:	4b8e      	ldr	r3, [pc, #568]	; (10006cb8 <atan+0x2dc>)
10006a80:	f003 feea 	bl	1000a858 <__aeabi_dadd>
10006a84:	1c22      	adds	r2, r4, #0
10006a86:	1c2b      	adds	r3, r5, #0
10006a88:	f004 fe4c 	bl	1000b724 <__aeabi_dmul>
10006a8c:	4a8b      	ldr	r2, [pc, #556]	; (10006cbc <atan+0x2e0>)
10006a8e:	4b8c      	ldr	r3, [pc, #560]	; (10006cc0 <atan+0x2e4>)
10006a90:	f003 fee2 	bl	1000a858 <__aeabi_dadd>
10006a94:	1c32      	adds	r2, r6, #0
10006a96:	1c3b      	adds	r3, r7, #0
10006a98:	f004 fe44 	bl	1000b724 <__aeabi_dmul>
10006a9c:	4a89      	ldr	r2, [pc, #548]	; (10006cc4 <atan+0x2e8>)
10006a9e:	4b8a      	ldr	r3, [pc, #552]	; (10006cc8 <atan+0x2ec>)
10006aa0:	1c06      	adds	r6, r0, #0
10006aa2:	1c0f      	adds	r7, r1, #0
10006aa4:	1c20      	adds	r0, r4, #0
10006aa6:	1c29      	adds	r1, r5, #0
10006aa8:	f004 fe3c 	bl	1000b724 <__aeabi_dmul>
10006aac:	4a87      	ldr	r2, [pc, #540]	; (10006ccc <atan+0x2f0>)
10006aae:	4b88      	ldr	r3, [pc, #544]	; (10006cd0 <atan+0x2f4>)
10006ab0:	f005 f8d2 	bl	1000bc58 <__aeabi_dsub>
10006ab4:	1c22      	adds	r2, r4, #0
10006ab6:	1c2b      	adds	r3, r5, #0
10006ab8:	f004 fe34 	bl	1000b724 <__aeabi_dmul>
10006abc:	4a85      	ldr	r2, [pc, #532]	; (10006cd4 <atan+0x2f8>)
10006abe:	4b86      	ldr	r3, [pc, #536]	; (10006cd8 <atan+0x2fc>)
10006ac0:	f005 f8ca 	bl	1000bc58 <__aeabi_dsub>
10006ac4:	1c22      	adds	r2, r4, #0
10006ac6:	1c2b      	adds	r3, r5, #0
10006ac8:	f004 fe2c 	bl	1000b724 <__aeabi_dmul>
10006acc:	4a83      	ldr	r2, [pc, #524]	; (10006cdc <atan+0x300>)
10006ace:	4b84      	ldr	r3, [pc, #528]	; (10006ce0 <atan+0x304>)
10006ad0:	f005 f8c2 	bl	1000bc58 <__aeabi_dsub>
10006ad4:	1c22      	adds	r2, r4, #0
10006ad6:	1c2b      	adds	r3, r5, #0
10006ad8:	f004 fe24 	bl	1000b724 <__aeabi_dmul>
10006adc:	4a81      	ldr	r2, [pc, #516]	; (10006ce4 <atan+0x308>)
10006ade:	4b82      	ldr	r3, [pc, #520]	; (10006ce8 <atan+0x30c>)
10006ae0:	f005 f8ba 	bl	1000bc58 <__aeabi_dsub>
10006ae4:	1c22      	adds	r2, r4, #0
10006ae6:	1c2b      	adds	r3, r5, #0
10006ae8:	f004 fe1c 	bl	1000b724 <__aeabi_dmul>
10006aec:	1c0b      	adds	r3, r1, #0
10006aee:	4659      	mov	r1, fp
10006af0:	1c02      	adds	r2, r0, #0
10006af2:	3101      	adds	r1, #1
10006af4:	d100      	bne.n	10006af8 <atan+0x11c>
10006af6:	e070      	b.n	10006bda <atan+0x1fe>
10006af8:	4659      	mov	r1, fp
10006afa:	1c30      	adds	r0, r6, #0
10006afc:	00cc      	lsls	r4, r1, #3
10006afe:	1c39      	adds	r1, r7, #0
10006b00:	f003 feaa 	bl	1000a858 <__aeabi_dadd>
10006b04:	4642      	mov	r2, r8
10006b06:	464b      	mov	r3, r9
10006b08:	f004 fe0c 	bl	1000b724 <__aeabi_dmul>
10006b0c:	4d77      	ldr	r5, [pc, #476]	; (10006cec <atan+0x310>)
10006b0e:	4b78      	ldr	r3, [pc, #480]	; (10006cf0 <atan+0x314>)
10006b10:	192d      	adds	r5, r5, r4
10006b12:	191c      	adds	r4, r3, r4
10006b14:	6822      	ldr	r2, [r4, #0]
10006b16:	6863      	ldr	r3, [r4, #4]
10006b18:	f005 f89e 	bl	1000bc58 <__aeabi_dsub>
10006b1c:	4642      	mov	r2, r8
10006b1e:	464b      	mov	r3, r9
10006b20:	f005 f89a 	bl	1000bc58 <__aeabi_dsub>
10006b24:	1c02      	adds	r2, r0, #0
10006b26:	1c0b      	adds	r3, r1, #0
10006b28:	6828      	ldr	r0, [r5, #0]
10006b2a:	6869      	ldr	r1, [r5, #4]
10006b2c:	f005 f894 	bl	1000bc58 <__aeabi_dsub>
10006b30:	4653      	mov	r3, sl
10006b32:	1c0a      	adds	r2, r1, #0
10006b34:	2b00      	cmp	r3, #0
10006b36:	db4b      	blt.n	10006bd0 <atan+0x1f4>
10006b38:	1c03      	adds	r3, r0, #0
10006b3a:	e00a      	b.n	10006b52 <atan+0x176>
10006b3c:	2800      	cmp	r0, #0
10006b3e:	d100      	bne.n	10006b42 <atan+0x166>
10006b40:	e760      	b.n	10006a04 <atan+0x28>
10006b42:	4642      	mov	r2, r8
10006b44:	464b      	mov	r3, r9
10006b46:	4640      	mov	r0, r8
10006b48:	4649      	mov	r1, r9
10006b4a:	f003 fe85 	bl	1000a858 <__aeabi_dadd>
10006b4e:	1c03      	adds	r3, r0, #0
10006b50:	1c0a      	adds	r2, r1, #0
10006b52:	1c18      	adds	r0, r3, #0
10006b54:	1c11      	adds	r1, r2, #0
10006b56:	bc3c      	pop	{r2, r3, r4, r5}
10006b58:	4690      	mov	r8, r2
10006b5a:	4699      	mov	r9, r3
10006b5c:	46a2      	mov	sl, r4
10006b5e:	46ab      	mov	fp, r5
10006b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10006b62:	4a64      	ldr	r2, [pc, #400]	; (10006cf4 <atan+0x318>)
10006b64:	4b64      	ldr	r3, [pc, #400]	; (10006cf8 <atan+0x31c>)
10006b66:	f003 fe77 	bl	1000a858 <__aeabi_dadd>
10006b6a:	2200      	movs	r2, #0
10006b6c:	4b63      	ldr	r3, [pc, #396]	; (10006cfc <atan+0x320>)
10006b6e:	f002 fee9 	bl	10009944 <__aeabi_dcmpgt>
10006b72:	2800      	cmp	r0, #0
10006b74:	d100      	bne.n	10006b78 <atan+0x19c>
10006b76:	e754      	b.n	10006a22 <atan+0x46>
10006b78:	4643      	mov	r3, r8
10006b7a:	464a      	mov	r2, r9
10006b7c:	e7e9      	b.n	10006b52 <atan+0x176>
10006b7e:	f000 f921 	bl	10006dc4 <fabs>
10006b82:	4b5f      	ldr	r3, [pc, #380]	; (10006d00 <atan+0x324>)
10006b84:	1c04      	adds	r4, r0, #0
10006b86:	1c0d      	adds	r5, r1, #0
10006b88:	429e      	cmp	r6, r3
10006b8a:	dc37      	bgt.n	10006bfc <atan+0x220>
10006b8c:	4b5d      	ldr	r3, [pc, #372]	; (10006d04 <atan+0x328>)
10006b8e:	429e      	cmp	r6, r3
10006b90:	dc5d      	bgt.n	10006c4e <atan+0x272>
10006b92:	1c22      	adds	r2, r4, #0
10006b94:	1c2b      	adds	r3, r5, #0
10006b96:	f003 fe5f 	bl	1000a858 <__aeabi_dadd>
10006b9a:	2200      	movs	r2, #0
10006b9c:	4b57      	ldr	r3, [pc, #348]	; (10006cfc <atan+0x320>)
10006b9e:	f005 f85b 	bl	1000bc58 <__aeabi_dsub>
10006ba2:	2380      	movs	r3, #128	; 0x80
10006ba4:	1c06      	adds	r6, r0, #0
10006ba6:	1c0f      	adds	r7, r1, #0
10006ba8:	2200      	movs	r2, #0
10006baa:	05db      	lsls	r3, r3, #23
10006bac:	1c20      	adds	r0, r4, #0
10006bae:	1c29      	adds	r1, r5, #0
10006bb0:	f003 fe52 	bl	1000a858 <__aeabi_dadd>
10006bb4:	1c0b      	adds	r3, r1, #0
10006bb6:	1c02      	adds	r2, r0, #0
10006bb8:	1c39      	adds	r1, r7, #0
10006bba:	1c30      	adds	r0, r6, #0
10006bbc:	f004 f974 	bl	1000aea8 <__aeabi_ddiv>
10006bc0:	2300      	movs	r3, #0
10006bc2:	4680      	mov	r8, r0
10006bc4:	4689      	mov	r9, r1
10006bc6:	469b      	mov	fp, r3
10006bc8:	e72e      	b.n	10006a28 <atan+0x4c>
10006bca:	4b2e      	ldr	r3, [pc, #184]	; (10006c84 <atan+0x2a8>)
10006bcc:	4a4e      	ldr	r2, [pc, #312]	; (10006d08 <atan+0x32c>)
10006bce:	e7c0      	b.n	10006b52 <atan+0x176>
10006bd0:	2280      	movs	r2, #128	; 0x80
10006bd2:	0612      	lsls	r2, r2, #24
10006bd4:	1c03      	adds	r3, r0, #0
10006bd6:	188a      	adds	r2, r1, r2
10006bd8:	e7bb      	b.n	10006b52 <atan+0x176>
10006bda:	1c30      	adds	r0, r6, #0
10006bdc:	1c39      	adds	r1, r7, #0
10006bde:	f003 fe3b 	bl	1000a858 <__aeabi_dadd>
10006be2:	4642      	mov	r2, r8
10006be4:	464b      	mov	r3, r9
10006be6:	f004 fd9d 	bl	1000b724 <__aeabi_dmul>
10006bea:	1c02      	adds	r2, r0, #0
10006bec:	1c0b      	adds	r3, r1, #0
10006bee:	4640      	mov	r0, r8
10006bf0:	4649      	mov	r1, r9
10006bf2:	f005 f831 	bl	1000bc58 <__aeabi_dsub>
10006bf6:	1c03      	adds	r3, r0, #0
10006bf8:	1c0a      	adds	r2, r1, #0
10006bfa:	e7aa      	b.n	10006b52 <atan+0x176>
10006bfc:	4b43      	ldr	r3, [pc, #268]	; (10006d0c <atan+0x330>)
10006bfe:	429e      	cmp	r6, r3
10006c00:	dc1a      	bgt.n	10006c38 <atan+0x25c>
10006c02:	2200      	movs	r2, #0
10006c04:	4b42      	ldr	r3, [pc, #264]	; (10006d10 <atan+0x334>)
10006c06:	f005 f827 	bl	1000bc58 <__aeabi_dsub>
10006c0a:	2200      	movs	r2, #0
10006c0c:	1c06      	adds	r6, r0, #0
10006c0e:	1c0f      	adds	r7, r1, #0
10006c10:	4b3f      	ldr	r3, [pc, #252]	; (10006d10 <atan+0x334>)
10006c12:	1c20      	adds	r0, r4, #0
10006c14:	1c29      	adds	r1, r5, #0
10006c16:	f004 fd85 	bl	1000b724 <__aeabi_dmul>
10006c1a:	2200      	movs	r2, #0
10006c1c:	4b37      	ldr	r3, [pc, #220]	; (10006cfc <atan+0x320>)
10006c1e:	f003 fe1b 	bl	1000a858 <__aeabi_dadd>
10006c22:	1c0b      	adds	r3, r1, #0
10006c24:	1c02      	adds	r2, r0, #0
10006c26:	1c39      	adds	r1, r7, #0
10006c28:	1c30      	adds	r0, r6, #0
10006c2a:	f004 f93d 	bl	1000aea8 <__aeabi_ddiv>
10006c2e:	2302      	movs	r3, #2
10006c30:	4680      	mov	r8, r0
10006c32:	4689      	mov	r9, r1
10006c34:	469b      	mov	fp, r3
10006c36:	e6f7      	b.n	10006a28 <atan+0x4c>
10006c38:	1c2b      	adds	r3, r5, #0
10006c3a:	2000      	movs	r0, #0
10006c3c:	4935      	ldr	r1, [pc, #212]	; (10006d14 <atan+0x338>)
10006c3e:	1c22      	adds	r2, r4, #0
10006c40:	f004 f932 	bl	1000aea8 <__aeabi_ddiv>
10006c44:	2303      	movs	r3, #3
10006c46:	4680      	mov	r8, r0
10006c48:	4689      	mov	r9, r1
10006c4a:	469b      	mov	fp, r3
10006c4c:	e6ec      	b.n	10006a28 <atan+0x4c>
10006c4e:	2200      	movs	r2, #0
10006c50:	4b2a      	ldr	r3, [pc, #168]	; (10006cfc <atan+0x320>)
10006c52:	f005 f801 	bl	1000bc58 <__aeabi_dsub>
10006c56:	2200      	movs	r2, #0
10006c58:	1c06      	adds	r6, r0, #0
10006c5a:	1c0f      	adds	r7, r1, #0
10006c5c:	4b27      	ldr	r3, [pc, #156]	; (10006cfc <atan+0x320>)
10006c5e:	1c20      	adds	r0, r4, #0
10006c60:	1c29      	adds	r1, r5, #0
10006c62:	f003 fdf9 	bl	1000a858 <__aeabi_dadd>
10006c66:	1c0b      	adds	r3, r1, #0
10006c68:	1c02      	adds	r2, r0, #0
10006c6a:	1c39      	adds	r1, r7, #0
10006c6c:	1c30      	adds	r0, r6, #0
10006c6e:	f004 f91b 	bl	1000aea8 <__aeabi_ddiv>
10006c72:	2301      	movs	r3, #1
10006c74:	4680      	mov	r8, r0
10006c76:	4689      	mov	r9, r1
10006c78:	469b      	mov	fp, r3
10006c7a:	e6d5      	b.n	10006a28 <atan+0x4c>
10006c7c:	440fffff 	.word	0x440fffff
10006c80:	7ff00000 	.word	0x7ff00000
10006c84:	54442d18 	.word	0x54442d18
10006c88:	3ff921fb 	.word	0x3ff921fb
10006c8c:	3fdbffff 	.word	0x3fdbffff
10006c90:	3e1fffff 	.word	0x3e1fffff
10006c94:	e322da11 	.word	0xe322da11
10006c98:	3f90ad3a 	.word	0x3f90ad3a
10006c9c:	24760deb 	.word	0x24760deb
10006ca0:	3fa97b4b 	.word	0x3fa97b4b
10006ca4:	a0d03d51 	.word	0xa0d03d51
10006ca8:	3fb10d66 	.word	0x3fb10d66
10006cac:	c54c206e 	.word	0xc54c206e
10006cb0:	3fb745cd 	.word	0x3fb745cd
10006cb4:	920083ff 	.word	0x920083ff
10006cb8:	3fc24924 	.word	0x3fc24924
10006cbc:	5555550d 	.word	0x5555550d
10006cc0:	3fd55555 	.word	0x3fd55555
10006cc4:	2c6a6c2f 	.word	0x2c6a6c2f
10006cc8:	bfa2b444 	.word	0xbfa2b444
10006ccc:	52defd9a 	.word	0x52defd9a
10006cd0:	3fadde2d 	.word	0x3fadde2d
10006cd4:	af749a6d 	.word	0xaf749a6d
10006cd8:	3fb3b0f2 	.word	0x3fb3b0f2
10006cdc:	fe231671 	.word	0xfe231671
10006ce0:	3fbc71c6 	.word	0x3fbc71c6
10006ce4:	9998ebc4 	.word	0x9998ebc4
10006ce8:	3fc99999 	.word	0x3fc99999
10006cec:	1000cd78 	.word	0x1000cd78
10006cf0:	1000cd58 	.word	0x1000cd58
10006cf4:	8800759c 	.word	0x8800759c
10006cf8:	7e37e43c 	.word	0x7e37e43c
10006cfc:	3ff00000 	.word	0x3ff00000
10006d00:	3ff2ffff 	.word	0x3ff2ffff
10006d04:	3fe5ffff 	.word	0x3fe5ffff
10006d08:	bff921fb 	.word	0xbff921fb
10006d0c:	40037fff 	.word	0x40037fff
10006d10:	3ff80000 	.word	0x3ff80000
10006d14:	bff00000 	.word	0xbff00000

10006d18 <copysign>:
10006d18:	b530      	push	{r4, r5, lr}
10006d1a:	004a      	lsls	r2, r1, #1
10006d1c:	0fdb      	lsrs	r3, r3, #31
10006d1e:	0852      	lsrs	r2, r2, #1
10006d20:	07db      	lsls	r3, r3, #31
10006d22:	4313      	orrs	r3, r2
10006d24:	1c19      	adds	r1, r3, #0
10006d26:	bd30      	pop	{r4, r5, pc}

10006d28 <cos>:
10006d28:	b530      	push	{r4, r5, lr}
10006d2a:	4a24      	ldr	r2, [pc, #144]	; (10006dbc <cos+0x94>)
10006d2c:	004b      	lsls	r3, r1, #1
10006d2e:	b087      	sub	sp, #28
10006d30:	1c05      	adds	r5, r0, #0
10006d32:	1c0c      	adds	r4, r1, #0
10006d34:	085b      	lsrs	r3, r3, #1
10006d36:	4293      	cmp	r3, r2
10006d38:	dd1c      	ble.n	10006d74 <cos+0x4c>
10006d3a:	4a21      	ldr	r2, [pc, #132]	; (10006dc0 <cos+0x98>)
10006d3c:	4293      	cmp	r3, r2
10006d3e:	dd05      	ble.n	10006d4c <cos+0x24>
10006d40:	1c2a      	adds	r2, r5, #0
10006d42:	1c23      	adds	r3, r4, #0
10006d44:	f004 ff88 	bl	1000bc58 <__aeabi_dsub>
10006d48:	b007      	add	sp, #28
10006d4a:	bd30      	pop	{r4, r5, pc}
10006d4c:	aa02      	add	r2, sp, #8
10006d4e:	f001 f8e1 	bl	10007f14 <__ieee754_rem_pio2>
10006d52:	2303      	movs	r3, #3
10006d54:	4018      	ands	r0, r3
10006d56:	2801      	cmp	r0, #1
10006d58:	d01c      	beq.n	10006d94 <cos+0x6c>
10006d5a:	2802      	cmp	r0, #2
10006d5c:	d00f      	beq.n	10006d7e <cos+0x56>
10006d5e:	2800      	cmp	r0, #0
10006d60:	d024      	beq.n	10006dac <cos+0x84>
10006d62:	9802      	ldr	r0, [sp, #8]
10006d64:	9903      	ldr	r1, [sp, #12]
10006d66:	9a04      	ldr	r2, [sp, #16]
10006d68:	9b05      	ldr	r3, [sp, #20]
10006d6a:	2401      	movs	r4, #1
10006d6c:	9400      	str	r4, [sp, #0]
10006d6e:	f002 f941 	bl	10008ff4 <__kernel_sin>
10006d72:	e7e9      	b.n	10006d48 <cos+0x20>
10006d74:	2200      	movs	r2, #0
10006d76:	2300      	movs	r3, #0
10006d78:	f001 fbda 	bl	10008530 <__kernel_cos>
10006d7c:	e7e4      	b.n	10006d48 <cos+0x20>
10006d7e:	9a04      	ldr	r2, [sp, #16]
10006d80:	9b05      	ldr	r3, [sp, #20]
10006d82:	9802      	ldr	r0, [sp, #8]
10006d84:	9903      	ldr	r1, [sp, #12]
10006d86:	f001 fbd3 	bl	10008530 <__kernel_cos>
10006d8a:	2380      	movs	r3, #128	; 0x80
10006d8c:	061b      	lsls	r3, r3, #24
10006d8e:	469c      	mov	ip, r3
10006d90:	4461      	add	r1, ip
10006d92:	e7d9      	b.n	10006d48 <cos+0x20>
10006d94:	9a04      	ldr	r2, [sp, #16]
10006d96:	9b05      	ldr	r3, [sp, #20]
10006d98:	9000      	str	r0, [sp, #0]
10006d9a:	9802      	ldr	r0, [sp, #8]
10006d9c:	9903      	ldr	r1, [sp, #12]
10006d9e:	f002 f929 	bl	10008ff4 <__kernel_sin>
10006da2:	2380      	movs	r3, #128	; 0x80
10006da4:	061b      	lsls	r3, r3, #24
10006da6:	469c      	mov	ip, r3
10006da8:	4461      	add	r1, ip
10006daa:	e7cd      	b.n	10006d48 <cos+0x20>
10006dac:	9802      	ldr	r0, [sp, #8]
10006dae:	9903      	ldr	r1, [sp, #12]
10006db0:	9a04      	ldr	r2, [sp, #16]
10006db2:	9b05      	ldr	r3, [sp, #20]
10006db4:	f001 fbbc 	bl	10008530 <__kernel_cos>
10006db8:	e7c6      	b.n	10006d48 <cos+0x20>
10006dba:	46c0      	nop			; (mov r8, r8)
10006dbc:	3fe921fb 	.word	0x3fe921fb
10006dc0:	7fefffff 	.word	0x7fefffff

10006dc4 <fabs>:
10006dc4:	0049      	lsls	r1, r1, #1
10006dc6:	084b      	lsrs	r3, r1, #1
10006dc8:	1c19      	adds	r1, r3, #0
10006dca:	4770      	bx	lr

10006dcc <sin>:
10006dcc:	b530      	push	{r4, r5, lr}
10006dce:	4a25      	ldr	r2, [pc, #148]	; (10006e64 <sin+0x98>)
10006dd0:	004b      	lsls	r3, r1, #1
10006dd2:	b087      	sub	sp, #28
10006dd4:	1c05      	adds	r5, r0, #0
10006dd6:	1c0c      	adds	r4, r1, #0
10006dd8:	085b      	lsrs	r3, r3, #1
10006dda:	4293      	cmp	r3, r2
10006ddc:	dd1e      	ble.n	10006e1c <sin+0x50>
10006dde:	4a22      	ldr	r2, [pc, #136]	; (10006e68 <sin+0x9c>)
10006de0:	4293      	cmp	r3, r2
10006de2:	dd05      	ble.n	10006df0 <sin+0x24>
10006de4:	1c2a      	adds	r2, r5, #0
10006de6:	1c23      	adds	r3, r4, #0
10006de8:	f004 ff36 	bl	1000bc58 <__aeabi_dsub>
10006dec:	b007      	add	sp, #28
10006dee:	bd30      	pop	{r4, r5, pc}
10006df0:	aa02      	add	r2, sp, #8
10006df2:	f001 f88f 	bl	10007f14 <__ieee754_rem_pio2>
10006df6:	2303      	movs	r3, #3
10006df8:	4018      	ands	r0, r3
10006dfa:	2801      	cmp	r0, #1
10006dfc:	d022      	beq.n	10006e44 <sin+0x78>
10006dfe:	2802      	cmp	r0, #2
10006e00:	d013      	beq.n	10006e2a <sin+0x5e>
10006e02:	2800      	cmp	r0, #0
10006e04:	d025      	beq.n	10006e52 <sin+0x86>
10006e06:	9a04      	ldr	r2, [sp, #16]
10006e08:	9b05      	ldr	r3, [sp, #20]
10006e0a:	9802      	ldr	r0, [sp, #8]
10006e0c:	9903      	ldr	r1, [sp, #12]
10006e0e:	f001 fb8f 	bl	10008530 <__kernel_cos>
10006e12:	2380      	movs	r3, #128	; 0x80
10006e14:	061b      	lsls	r3, r3, #24
10006e16:	469c      	mov	ip, r3
10006e18:	4461      	add	r1, ip
10006e1a:	e7e7      	b.n	10006dec <sin+0x20>
10006e1c:	2300      	movs	r3, #0
10006e1e:	2200      	movs	r2, #0
10006e20:	9300      	str	r3, [sp, #0]
10006e22:	2300      	movs	r3, #0
10006e24:	f002 f8e6 	bl	10008ff4 <__kernel_sin>
10006e28:	e7e0      	b.n	10006dec <sin+0x20>
10006e2a:	2401      	movs	r4, #1
10006e2c:	9a04      	ldr	r2, [sp, #16]
10006e2e:	9b05      	ldr	r3, [sp, #20]
10006e30:	9802      	ldr	r0, [sp, #8]
10006e32:	9903      	ldr	r1, [sp, #12]
10006e34:	9400      	str	r4, [sp, #0]
10006e36:	f002 f8dd 	bl	10008ff4 <__kernel_sin>
10006e3a:	2380      	movs	r3, #128	; 0x80
10006e3c:	061b      	lsls	r3, r3, #24
10006e3e:	469c      	mov	ip, r3
10006e40:	4461      	add	r1, ip
10006e42:	e7d3      	b.n	10006dec <sin+0x20>
10006e44:	9a04      	ldr	r2, [sp, #16]
10006e46:	9b05      	ldr	r3, [sp, #20]
10006e48:	9802      	ldr	r0, [sp, #8]
10006e4a:	9903      	ldr	r1, [sp, #12]
10006e4c:	f001 fb70 	bl	10008530 <__kernel_cos>
10006e50:	e7cc      	b.n	10006dec <sin+0x20>
10006e52:	2401      	movs	r4, #1
10006e54:	9802      	ldr	r0, [sp, #8]
10006e56:	9903      	ldr	r1, [sp, #12]
10006e58:	9a04      	ldr	r2, [sp, #16]
10006e5a:	9b05      	ldr	r3, [sp, #20]
10006e5c:	9400      	str	r4, [sp, #0]
10006e5e:	f002 f8c9 	bl	10008ff4 <__kernel_sin>
10006e62:	e7c3      	b.n	10006dec <sin+0x20>
10006e64:	3fe921fb 	.word	0x3fe921fb
10006e68:	7fefffff 	.word	0x7fefffff

10006e6c <tan>:
10006e6c:	b530      	push	{r4, r5, lr}
10006e6e:	4a13      	ldr	r2, [pc, #76]	; (10006ebc <tan+0x50>)
10006e70:	004b      	lsls	r3, r1, #1
10006e72:	b087      	sub	sp, #28
10006e74:	1c05      	adds	r5, r0, #0
10006e76:	1c0c      	adds	r4, r1, #0
10006e78:	085b      	lsrs	r3, r3, #1
10006e7a:	4293      	cmp	r3, r2
10006e7c:	dd17      	ble.n	10006eae <tan+0x42>
10006e7e:	4a10      	ldr	r2, [pc, #64]	; (10006ec0 <tan+0x54>)
10006e80:	4293      	cmp	r3, r2
10006e82:	dd05      	ble.n	10006e90 <tan+0x24>
10006e84:	1c2a      	adds	r2, r5, #0
10006e86:	1c23      	adds	r3, r4, #0
10006e88:	f004 fee6 	bl	1000bc58 <__aeabi_dsub>
10006e8c:	b007      	add	sp, #28
10006e8e:	bd30      	pop	{r4, r5, pc}
10006e90:	aa02      	add	r2, sp, #8
10006e92:	f001 f83f 	bl	10007f14 <__ieee754_rem_pio2>
10006e96:	9a04      	ldr	r2, [sp, #16]
10006e98:	9b05      	ldr	r3, [sp, #20]
10006e9a:	2101      	movs	r1, #1
10006e9c:	4008      	ands	r0, r1
10006e9e:	0040      	lsls	r0, r0, #1
10006ea0:	1a08      	subs	r0, r1, r0
10006ea2:	9000      	str	r0, [sp, #0]
10006ea4:	9802      	ldr	r0, [sp, #8]
10006ea6:	9903      	ldr	r1, [sp, #12]
10006ea8:	f002 f954 	bl	10009154 <__kernel_tan>
10006eac:	e7ee      	b.n	10006e8c <tan+0x20>
10006eae:	2301      	movs	r3, #1
10006eb0:	2200      	movs	r2, #0
10006eb2:	9300      	str	r3, [sp, #0]
10006eb4:	2300      	movs	r3, #0
10006eb6:	f002 f94d 	bl	10009154 <__kernel_tan>
10006eba:	e7e7      	b.n	10006e8c <tan+0x20>
10006ebc:	3fe921fb 	.word	0x3fe921fb
10006ec0:	7fefffff 	.word	0x7fefffff

10006ec4 <atan2>:
10006ec4:	b508      	push	{r3, lr}
10006ec6:	f000 fa0b 	bl	100072e0 <__ieee754_atan2>
10006eca:	bd08      	pop	{r3, pc}

10006ecc <pow>:
10006ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
10006ece:	4646      	mov	r6, r8
10006ed0:	4657      	mov	r7, sl
10006ed2:	b4c0      	push	{r6, r7}
10006ed4:	b08f      	sub	sp, #60	; 0x3c
10006ed6:	1c1f      	adds	r7, r3, #0
10006ed8:	9002      	str	r0, [sp, #8]
10006eda:	9103      	str	r1, [sp, #12]
10006edc:	1c16      	adds	r6, r2, #0
10006ede:	f000 fad3 	bl	10007488 <__ieee754_pow>
10006ee2:	1c04      	adds	r4, r0, #0
10006ee4:	1c0d      	adds	r5, r1, #0
10006ee6:	4bc8      	ldr	r3, [pc, #800]	; (10007208 <pow+0x33c>)
10006ee8:	9400      	str	r4, [sp, #0]
10006eea:	9501      	str	r5, [sp, #4]
10006eec:	4698      	mov	r8, r3
10006eee:	781b      	ldrb	r3, [r3, #0]
10006ef0:	b25b      	sxtb	r3, r3
10006ef2:	3301      	adds	r3, #1
10006ef4:	d005      	beq.n	10006f02 <pow+0x36>
10006ef6:	1c30      	adds	r0, r6, #0
10006ef8:	1c39      	adds	r1, r7, #0
10006efa:	f002 fba5 	bl	10009648 <__fpclassifyd>
10006efe:	2800      	cmp	r0, #0
10006f00:	d106      	bne.n	10006f10 <pow+0x44>
10006f02:	9800      	ldr	r0, [sp, #0]
10006f04:	9901      	ldr	r1, [sp, #4]
10006f06:	b00f      	add	sp, #60	; 0x3c
10006f08:	bc0c      	pop	{r2, r3}
10006f0a:	4690      	mov	r8, r2
10006f0c:	469a      	mov	sl, r3
10006f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006f10:	9802      	ldr	r0, [sp, #8]
10006f12:	9903      	ldr	r1, [sp, #12]
10006f14:	f002 fb98 	bl	10009648 <__fpclassifyd>
10006f18:	4682      	mov	sl, r0
10006f1a:	2800      	cmp	r0, #0
10006f1c:	d131      	bne.n	10006f82 <pow+0xb6>
10006f1e:	1c30      	adds	r0, r6, #0
10006f20:	1c39      	adds	r1, r7, #0
10006f22:	2200      	movs	r2, #0
10006f24:	2300      	movs	r3, #0
10006f26:	f002 fcf3 	bl	10009910 <__aeabi_dcmpeq>
10006f2a:	2800      	cmp	r0, #0
10006f2c:	d0e9      	beq.n	10006f02 <pow+0x36>
10006f2e:	2301      	movs	r3, #1
10006f30:	9304      	str	r3, [sp, #16]
10006f32:	4bb6      	ldr	r3, [pc, #728]	; (1000720c <pow+0x340>)
10006f34:	ad04      	add	r5, sp, #16
10006f36:	606b      	str	r3, [r5, #4]
10006f38:	4653      	mov	r3, sl
10006f3a:	2200      	movs	r2, #0
10006f3c:	622b      	str	r3, [r5, #32]
10006f3e:	9b02      	ldr	r3, [sp, #8]
10006f40:	9c03      	ldr	r4, [sp, #12]
10006f42:	60ab      	str	r3, [r5, #8]
10006f44:	60ec      	str	r4, [r5, #12]
10006f46:	4bb2      	ldr	r3, [pc, #712]	; (10007210 <pow+0x344>)
10006f48:	612e      	str	r6, [r5, #16]
10006f4a:	616f      	str	r7, [r5, #20]
10006f4c:	61aa      	str	r2, [r5, #24]
10006f4e:	61eb      	str	r3, [r5, #28]
10006f50:	4643      	mov	r3, r8
10006f52:	781b      	ldrb	r3, [r3, #0]
10006f54:	b25b      	sxtb	r3, r3
10006f56:	1c5a      	adds	r2, r3, #1
10006f58:	d00e      	beq.n	10006f78 <pow+0xac>
10006f5a:	2b02      	cmp	r3, #2
10006f5c:	d00c      	beq.n	10006f78 <pow+0xac>
10006f5e:	1c28      	adds	r0, r5, #0
10006f60:	f002 fba0 	bl	100096a4 <matherr>
10006f64:	2800      	cmp	r0, #0
10006f66:	d100      	bne.n	10006f6a <pow+0x9e>
10006f68:	e080      	b.n	1000706c <pow+0x1a0>
10006f6a:	6a2b      	ldr	r3, [r5, #32]
10006f6c:	2b00      	cmp	r3, #0
10006f6e:	d003      	beq.n	10006f78 <pow+0xac>
10006f70:	f005 fd26 	bl	1000c9c0 <__errno>
10006f74:	6a2b      	ldr	r3, [r5, #32]
10006f76:	6003      	str	r3, [r0, #0]
10006f78:	69ab      	ldr	r3, [r5, #24]
10006f7a:	69ec      	ldr	r4, [r5, #28]
10006f7c:	9300      	str	r3, [sp, #0]
10006f7e:	9401      	str	r4, [sp, #4]
10006f80:	e7bf      	b.n	10006f02 <pow+0x36>
10006f82:	9802      	ldr	r0, [sp, #8]
10006f84:	9903      	ldr	r1, [sp, #12]
10006f86:	2200      	movs	r2, #0
10006f88:	2300      	movs	r3, #0
10006f8a:	f002 fcc1 	bl	10009910 <__aeabi_dcmpeq>
10006f8e:	2800      	cmp	r0, #0
10006f90:	d022      	beq.n	10006fd8 <pow+0x10c>
10006f92:	1c30      	adds	r0, r6, #0
10006f94:	1c39      	adds	r1, r7, #0
10006f96:	2200      	movs	r2, #0
10006f98:	2300      	movs	r3, #0
10006f9a:	f002 fcb9 	bl	10009910 <__aeabi_dcmpeq>
10006f9e:	1e04      	subs	r4, r0, #0
10006fa0:	d02c      	beq.n	10006ffc <pow+0x130>
10006fa2:	2301      	movs	r3, #1
10006fa4:	9304      	str	r3, [sp, #16]
10006fa6:	4b99      	ldr	r3, [pc, #612]	; (1000720c <pow+0x340>)
10006fa8:	ad04      	add	r5, sp, #16
10006faa:	606b      	str	r3, [r5, #4]
10006fac:	2300      	movs	r3, #0
10006fae:	622b      	str	r3, [r5, #32]
10006fb0:	9b02      	ldr	r3, [sp, #8]
10006fb2:	9c03      	ldr	r4, [sp, #12]
10006fb4:	60ab      	str	r3, [r5, #8]
10006fb6:	60ec      	str	r4, [r5, #12]
10006fb8:	2300      	movs	r3, #0
10006fba:	2400      	movs	r4, #0
10006fbc:	61ab      	str	r3, [r5, #24]
10006fbe:	61ec      	str	r4, [r5, #28]
10006fc0:	4643      	mov	r3, r8
10006fc2:	781b      	ldrb	r3, [r3, #0]
10006fc4:	612e      	str	r6, [r5, #16]
10006fc6:	616f      	str	r7, [r5, #20]
10006fc8:	b25b      	sxtb	r3, r3
10006fca:	2b00      	cmp	r3, #0
10006fcc:	d0c7      	beq.n	10006f5e <pow+0x92>
10006fce:	2200      	movs	r2, #0
10006fd0:	4b8f      	ldr	r3, [pc, #572]	; (10007210 <pow+0x344>)
10006fd2:	61aa      	str	r2, [r5, #24]
10006fd4:	61eb      	str	r3, [r5, #28]
10006fd6:	e7cf      	b.n	10006f78 <pow+0xac>
10006fd8:	1c20      	adds	r0, r4, #0
10006fda:	1c29      	adds	r1, r5, #0
10006fdc:	f002 fa84 	bl	100094e8 <finite>
10006fe0:	4682      	mov	sl, r0
10006fe2:	2800      	cmp	r0, #0
10006fe4:	d047      	beq.n	10007076 <pow+0x1aa>
10006fe6:	1c20      	adds	r0, r4, #0
10006fe8:	1c29      	adds	r1, r5, #0
10006fea:	2200      	movs	r2, #0
10006fec:	2300      	movs	r3, #0
10006fee:	f002 fc8f 	bl	10009910 <__aeabi_dcmpeq>
10006ff2:	2800      	cmp	r0, #0
10006ff4:	d166      	bne.n	100070c4 <pow+0x1f8>
10006ff6:	9400      	str	r4, [sp, #0]
10006ff8:	9501      	str	r5, [sp, #4]
10006ffa:	e782      	b.n	10006f02 <pow+0x36>
10006ffc:	1c30      	adds	r0, r6, #0
10006ffe:	1c39      	adds	r1, r7, #0
10007000:	f002 fa72 	bl	100094e8 <finite>
10007004:	2800      	cmp	r0, #0
10007006:	d100      	bne.n	1000700a <pow+0x13e>
10007008:	e77b      	b.n	10006f02 <pow+0x36>
1000700a:	1c30      	adds	r0, r6, #0
1000700c:	1c39      	adds	r1, r7, #0
1000700e:	2200      	movs	r2, #0
10007010:	2300      	movs	r3, #0
10007012:	f002 fc83 	bl	1000991c <__aeabi_dcmplt>
10007016:	2800      	cmp	r0, #0
10007018:	d100      	bne.n	1000701c <pow+0x150>
1000701a:	e772      	b.n	10006f02 <pow+0x36>
1000701c:	2301      	movs	r3, #1
1000701e:	9304      	str	r3, [sp, #16]
10007020:	4b7a      	ldr	r3, [pc, #488]	; (1000720c <pow+0x340>)
10007022:	ad04      	add	r5, sp, #16
10007024:	606b      	str	r3, [r5, #4]
10007026:	622c      	str	r4, [r5, #32]
10007028:	9b02      	ldr	r3, [sp, #8]
1000702a:	9c03      	ldr	r4, [sp, #12]
1000702c:	60ab      	str	r3, [r5, #8]
1000702e:	60ec      	str	r4, [r5, #12]
10007030:	4643      	mov	r3, r8
10007032:	781b      	ldrb	r3, [r3, #0]
10007034:	612e      	str	r6, [r5, #16]
10007036:	616f      	str	r7, [r5, #20]
10007038:	2b00      	cmp	r3, #0
1000703a:	d175      	bne.n	10007128 <pow+0x25c>
1000703c:	2300      	movs	r3, #0
1000703e:	2400      	movs	r4, #0
10007040:	61ab      	str	r3, [r5, #24]
10007042:	61ec      	str	r4, [r5, #28]
10007044:	1c28      	adds	r0, r5, #0
10007046:	f002 fb2d 	bl	100096a4 <matherr>
1000704a:	2800      	cmp	r0, #0
1000704c:	d072      	beq.n	10007134 <pow+0x268>
1000704e:	6a2b      	ldr	r3, [r5, #32]
10007050:	2b00      	cmp	r3, #0
10007052:	d091      	beq.n	10006f78 <pow+0xac>
10007054:	e78c      	b.n	10006f70 <pow+0xa4>
10007056:	2000      	movs	r0, #0
10007058:	2100      	movs	r1, #0
1000705a:	1c02      	adds	r2, r0, #0
1000705c:	1c0b      	adds	r3, r1, #0
1000705e:	f003 ff23 	bl	1000aea8 <__aeabi_ddiv>
10007062:	61a8      	str	r0, [r5, #24]
10007064:	61e9      	str	r1, [r5, #28]
10007066:	2c02      	cmp	r4, #2
10007068:	d000      	beq.n	1000706c <pow+0x1a0>
1000706a:	e778      	b.n	10006f5e <pow+0x92>
1000706c:	f005 fca8 	bl	1000c9c0 <__errno>
10007070:	2321      	movs	r3, #33	; 0x21
10007072:	6003      	str	r3, [r0, #0]
10007074:	e779      	b.n	10006f6a <pow+0x9e>
10007076:	9802      	ldr	r0, [sp, #8]
10007078:	9903      	ldr	r1, [sp, #12]
1000707a:	f002 fa35 	bl	100094e8 <finite>
1000707e:	2800      	cmp	r0, #0
10007080:	d0b1      	beq.n	10006fe6 <pow+0x11a>
10007082:	1c30      	adds	r0, r6, #0
10007084:	1c39      	adds	r1, r7, #0
10007086:	f002 fa2f 	bl	100094e8 <finite>
1000708a:	2800      	cmp	r0, #0
1000708c:	d0ab      	beq.n	10006fe6 <pow+0x11a>
1000708e:	1c29      	adds	r1, r5, #0
10007090:	1c20      	adds	r0, r4, #0
10007092:	f002 fad9 	bl	10009648 <__fpclassifyd>
10007096:	ad04      	add	r5, sp, #16
10007098:	2800      	cmp	r0, #0
1000709a:	d150      	bne.n	1000713e <pow+0x272>
1000709c:	2301      	movs	r3, #1
1000709e:	9304      	str	r3, [sp, #16]
100070a0:	4b5a      	ldr	r3, [pc, #360]	; (1000720c <pow+0x340>)
100070a2:	6228      	str	r0, [r5, #32]
100070a4:	606b      	str	r3, [r5, #4]
100070a6:	9b02      	ldr	r3, [sp, #8]
100070a8:	9c03      	ldr	r4, [sp, #12]
100070aa:	60ab      	str	r3, [r5, #8]
100070ac:	60ec      	str	r4, [r5, #12]
100070ae:	4643      	mov	r3, r8
100070b0:	781c      	ldrb	r4, [r3, #0]
100070b2:	612e      	str	r6, [r5, #16]
100070b4:	616f      	str	r7, [r5, #20]
100070b6:	2c00      	cmp	r4, #0
100070b8:	d1cd      	bne.n	10007056 <pow+0x18a>
100070ba:	2300      	movs	r3, #0
100070bc:	2400      	movs	r4, #0
100070be:	61ab      	str	r3, [r5, #24]
100070c0:	61ec      	str	r4, [r5, #28]
100070c2:	e74c      	b.n	10006f5e <pow+0x92>
100070c4:	9802      	ldr	r0, [sp, #8]
100070c6:	9903      	ldr	r1, [sp, #12]
100070c8:	f002 fa0e 	bl	100094e8 <finite>
100070cc:	9400      	str	r4, [sp, #0]
100070ce:	9501      	str	r5, [sp, #4]
100070d0:	2800      	cmp	r0, #0
100070d2:	d100      	bne.n	100070d6 <pow+0x20a>
100070d4:	e715      	b.n	10006f02 <pow+0x36>
100070d6:	1c30      	adds	r0, r6, #0
100070d8:	1c39      	adds	r1, r7, #0
100070da:	f002 fa05 	bl	100094e8 <finite>
100070de:	9400      	str	r4, [sp, #0]
100070e0:	9501      	str	r5, [sp, #4]
100070e2:	2800      	cmp	r0, #0
100070e4:	d100      	bne.n	100070e8 <pow+0x21c>
100070e6:	e70c      	b.n	10006f02 <pow+0x36>
100070e8:	2304      	movs	r3, #4
100070ea:	9304      	str	r3, [sp, #16]
100070ec:	4b47      	ldr	r3, [pc, #284]	; (1000720c <pow+0x340>)
100070ee:	ad04      	add	r5, sp, #16
100070f0:	606b      	str	r3, [r5, #4]
100070f2:	2300      	movs	r3, #0
100070f4:	622b      	str	r3, [r5, #32]
100070f6:	9b02      	ldr	r3, [sp, #8]
100070f8:	9c03      	ldr	r4, [sp, #12]
100070fa:	60ab      	str	r3, [r5, #8]
100070fc:	60ec      	str	r4, [r5, #12]
100070fe:	2300      	movs	r3, #0
10007100:	2400      	movs	r4, #0
10007102:	61ab      	str	r3, [r5, #24]
10007104:	61ec      	str	r4, [r5, #28]
10007106:	4643      	mov	r3, r8
10007108:	781b      	ldrb	r3, [r3, #0]
1000710a:	612e      	str	r6, [r5, #16]
1000710c:	616f      	str	r7, [r5, #20]
1000710e:	b25b      	sxtb	r3, r3
10007110:	2b02      	cmp	r3, #2
10007112:	d004      	beq.n	1000711e <pow+0x252>
10007114:	1c28      	adds	r0, r5, #0
10007116:	f002 fac5 	bl	100096a4 <matherr>
1000711a:	2800      	cmp	r0, #0
1000711c:	d197      	bne.n	1000704e <pow+0x182>
1000711e:	f005 fc4f 	bl	1000c9c0 <__errno>
10007122:	2322      	movs	r3, #34	; 0x22
10007124:	6003      	str	r3, [r0, #0]
10007126:	e792      	b.n	1000704e <pow+0x182>
10007128:	2000      	movs	r0, #0
1000712a:	493a      	ldr	r1, [pc, #232]	; (10007214 <pow+0x348>)
1000712c:	61a8      	str	r0, [r5, #24]
1000712e:	61e9      	str	r1, [r5, #28]
10007130:	2b02      	cmp	r3, #2
10007132:	d187      	bne.n	10007044 <pow+0x178>
10007134:	f005 fc44 	bl	1000c9c0 <__errno>
10007138:	2321      	movs	r3, #33	; 0x21
1000713a:	6003      	str	r3, [r0, #0]
1000713c:	e787      	b.n	1000704e <pow+0x182>
1000713e:	2303      	movs	r3, #3
10007140:	9304      	str	r3, [sp, #16]
10007142:	4b32      	ldr	r3, [pc, #200]	; (1000720c <pow+0x340>)
10007144:	612e      	str	r6, [r5, #16]
10007146:	616f      	str	r7, [r5, #20]
10007148:	606b      	str	r3, [r5, #4]
1000714a:	4653      	mov	r3, sl
1000714c:	622b      	str	r3, [r5, #32]
1000714e:	9b02      	ldr	r3, [sp, #8]
10007150:	9c03      	ldr	r4, [sp, #12]
10007152:	60ab      	str	r3, [r5, #8]
10007154:	60ec      	str	r4, [r5, #12]
10007156:	4643      	mov	r3, r8
10007158:	781b      	ldrb	r3, [r3, #0]
1000715a:	b25b      	sxtb	r3, r3
1000715c:	2b00      	cmp	r3, #0
1000715e:	d11c      	bne.n	1000719a <pow+0x2ce>
10007160:	9802      	ldr	r0, [sp, #8]
10007162:	9903      	ldr	r1, [sp, #12]
10007164:	22e0      	movs	r2, #224	; 0xe0
10007166:	4b2c      	ldr	r3, [pc, #176]	; (10007218 <pow+0x34c>)
10007168:	0612      	lsls	r2, r2, #24
1000716a:	61aa      	str	r2, [r5, #24]
1000716c:	61eb      	str	r3, [r5, #28]
1000716e:	2200      	movs	r2, #0
10007170:	2300      	movs	r3, #0
10007172:	f002 fbd3 	bl	1000991c <__aeabi_dcmplt>
10007176:	2800      	cmp	r0, #0
10007178:	d130      	bne.n	100071dc <pow+0x310>
1000717a:	4643      	mov	r3, r8
1000717c:	781b      	ldrb	r3, [r3, #0]
1000717e:	b25b      	sxtb	r3, r3
10007180:	2b02      	cmp	r3, #2
10007182:	d005      	beq.n	10007190 <pow+0x2c4>
10007184:	1c28      	adds	r0, r5, #0
10007186:	f002 fa8d 	bl	100096a4 <matherr>
1000718a:	2800      	cmp	r0, #0
1000718c:	d000      	beq.n	10007190 <pow+0x2c4>
1000718e:	e6ec      	b.n	10006f6a <pow+0x9e>
10007190:	f005 fc16 	bl	1000c9c0 <__errno>
10007194:	2322      	movs	r3, #34	; 0x22
10007196:	6003      	str	r3, [r0, #0]
10007198:	e6e7      	b.n	10006f6a <pow+0x9e>
1000719a:	2200      	movs	r2, #0
1000719c:	9802      	ldr	r0, [sp, #8]
1000719e:	9903      	ldr	r1, [sp, #12]
100071a0:	4b1e      	ldr	r3, [pc, #120]	; (1000721c <pow+0x350>)
100071a2:	61aa      	str	r2, [r5, #24]
100071a4:	61eb      	str	r3, [r5, #28]
100071a6:	2200      	movs	r2, #0
100071a8:	2300      	movs	r3, #0
100071aa:	f002 fbb7 	bl	1000991c <__aeabi_dcmplt>
100071ae:	2800      	cmp	r0, #0
100071b0:	d0e3      	beq.n	1000717a <pow+0x2ae>
100071b2:	2200      	movs	r2, #0
100071b4:	4b1a      	ldr	r3, [pc, #104]	; (10007220 <pow+0x354>)
100071b6:	1c30      	adds	r0, r6, #0
100071b8:	1c39      	adds	r1, r7, #0
100071ba:	f004 fab3 	bl	1000b724 <__aeabi_dmul>
100071be:	1c06      	adds	r6, r0, #0
100071c0:	1c0f      	adds	r7, r1, #0
100071c2:	f002 fa77 	bl	100096b4 <rint>
100071c6:	1c32      	adds	r2, r6, #0
100071c8:	1c3b      	adds	r3, r7, #0
100071ca:	f002 fba1 	bl	10009910 <__aeabi_dcmpeq>
100071ce:	2800      	cmp	r0, #0
100071d0:	d1d3      	bne.n	1000717a <pow+0x2ae>
100071d2:	2200      	movs	r2, #0
100071d4:	4b0f      	ldr	r3, [pc, #60]	; (10007214 <pow+0x348>)
100071d6:	61aa      	str	r2, [r5, #24]
100071d8:	61eb      	str	r3, [r5, #28]
100071da:	e7ce      	b.n	1000717a <pow+0x2ae>
100071dc:	2200      	movs	r2, #0
100071de:	4b10      	ldr	r3, [pc, #64]	; (10007220 <pow+0x354>)
100071e0:	1c30      	adds	r0, r6, #0
100071e2:	1c39      	adds	r1, r7, #0
100071e4:	f004 fa9e 	bl	1000b724 <__aeabi_dmul>
100071e8:	1c06      	adds	r6, r0, #0
100071ea:	1c0f      	adds	r7, r1, #0
100071ec:	f002 fa62 	bl	100096b4 <rint>
100071f0:	1c32      	adds	r2, r6, #0
100071f2:	1c3b      	adds	r3, r7, #0
100071f4:	f002 fb8c 	bl	10009910 <__aeabi_dcmpeq>
100071f8:	2800      	cmp	r0, #0
100071fa:	d1be      	bne.n	1000717a <pow+0x2ae>
100071fc:	22e0      	movs	r2, #224	; 0xe0
100071fe:	4b09      	ldr	r3, [pc, #36]	; (10007224 <pow+0x358>)
10007200:	0612      	lsls	r2, r2, #24
10007202:	61aa      	str	r2, [r5, #24]
10007204:	61eb      	str	r3, [r5, #28]
10007206:	e7b8      	b.n	1000717a <pow+0x2ae>
10007208:	20000864 	.word	0x20000864
1000720c:	1000cd98 	.word	0x1000cd98
10007210:	3ff00000 	.word	0x3ff00000
10007214:	fff00000 	.word	0xfff00000
10007218:	47efffff 	.word	0x47efffff
1000721c:	7ff00000 	.word	0x7ff00000
10007220:	3fe00000 	.word	0x3fe00000
10007224:	c7efffff 	.word	0xc7efffff

10007228 <sqrt>:
10007228:	b5f0      	push	{r4, r5, r6, r7, lr}
1000722a:	4647      	mov	r7, r8
1000722c:	b480      	push	{r7}
1000722e:	b08c      	sub	sp, #48	; 0x30
10007230:	1c04      	adds	r4, r0, #0
10007232:	1c0d      	adds	r5, r1, #0
10007234:	f001 f886 	bl	10008344 <__ieee754_sqrt>
10007238:	4b27      	ldr	r3, [pc, #156]	; (100072d8 <sqrt+0xb0>)
1000723a:	1c06      	adds	r6, r0, #0
1000723c:	4698      	mov	r8, r3
1000723e:	781b      	ldrb	r3, [r3, #0]
10007240:	1c0f      	adds	r7, r1, #0
10007242:	b25b      	sxtb	r3, r3
10007244:	3301      	adds	r3, #1
10007246:	d00d      	beq.n	10007264 <sqrt+0x3c>
10007248:	1c20      	adds	r0, r4, #0
1000724a:	1c29      	adds	r1, r5, #0
1000724c:	f002 f9fc 	bl	10009648 <__fpclassifyd>
10007250:	2800      	cmp	r0, #0
10007252:	d007      	beq.n	10007264 <sqrt+0x3c>
10007254:	1c20      	adds	r0, r4, #0
10007256:	1c29      	adds	r1, r5, #0
10007258:	2200      	movs	r2, #0
1000725a:	2300      	movs	r3, #0
1000725c:	f002 fb5e 	bl	1000991c <__aeabi_dcmplt>
10007260:	2800      	cmp	r0, #0
10007262:	d105      	bne.n	10007270 <sqrt+0x48>
10007264:	1c30      	adds	r0, r6, #0
10007266:	1c39      	adds	r1, r7, #0
10007268:	b00c      	add	sp, #48	; 0x30
1000726a:	bc04      	pop	{r2}
1000726c:	4690      	mov	r8, r2
1000726e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10007270:	2301      	movs	r3, #1
10007272:	9302      	str	r3, [sp, #8]
10007274:	4b19      	ldr	r3, [pc, #100]	; (100072dc <sqrt+0xb4>)
10007276:	9406      	str	r4, [sp, #24]
10007278:	9507      	str	r5, [sp, #28]
1000727a:	9303      	str	r3, [sp, #12]
1000727c:	2300      	movs	r3, #0
1000727e:	930a      	str	r3, [sp, #40]	; 0x28
10007280:	4643      	mov	r3, r8
10007282:	9404      	str	r4, [sp, #16]
10007284:	9505      	str	r5, [sp, #20]
10007286:	781c      	ldrb	r4, [r3, #0]
10007288:	2c00      	cmp	r4, #0
1000728a:	d10f      	bne.n	100072ac <sqrt+0x84>
1000728c:	2300      	movs	r3, #0
1000728e:	2400      	movs	r4, #0
10007290:	9308      	str	r3, [sp, #32]
10007292:	9409      	str	r4, [sp, #36]	; 0x24
10007294:	a802      	add	r0, sp, #8
10007296:	f002 fa05 	bl	100096a4 <matherr>
1000729a:	2800      	cmp	r0, #0
1000729c:	d010      	beq.n	100072c0 <sqrt+0x98>
1000729e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
100072a0:	9301      	str	r3, [sp, #4]
100072a2:	2b00      	cmp	r3, #0
100072a4:	d111      	bne.n	100072ca <sqrt+0xa2>
100072a6:	9e08      	ldr	r6, [sp, #32]
100072a8:	9f09      	ldr	r7, [sp, #36]	; 0x24
100072aa:	e7db      	b.n	10007264 <sqrt+0x3c>
100072ac:	2000      	movs	r0, #0
100072ae:	2100      	movs	r1, #0
100072b0:	1c02      	adds	r2, r0, #0
100072b2:	1c0b      	adds	r3, r1, #0
100072b4:	f003 fdf8 	bl	1000aea8 <__aeabi_ddiv>
100072b8:	9008      	str	r0, [sp, #32]
100072ba:	9109      	str	r1, [sp, #36]	; 0x24
100072bc:	2c02      	cmp	r4, #2
100072be:	d1e9      	bne.n	10007294 <sqrt+0x6c>
100072c0:	f005 fb7e 	bl	1000c9c0 <__errno>
100072c4:	2321      	movs	r3, #33	; 0x21
100072c6:	6003      	str	r3, [r0, #0]
100072c8:	e7e9      	b.n	1000729e <sqrt+0x76>
100072ca:	f005 fb79 	bl	1000c9c0 <__errno>
100072ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
100072d0:	9301      	str	r3, [sp, #4]
100072d2:	6003      	str	r3, [r0, #0]
100072d4:	e7e7      	b.n	100072a6 <sqrt+0x7e>
100072d6:	46c0      	nop			; (mov r8, r8)
100072d8:	20000864 	.word	0x20000864
100072dc:	1000cd9c 	.word	0x1000cd9c

100072e0 <__ieee754_atan2>:
100072e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100072e2:	464f      	mov	r7, r9
100072e4:	4646      	mov	r6, r8
100072e6:	1c0c      	adds	r4, r1, #0
100072e8:	4689      	mov	r9, r1
100072ea:	4251      	negs	r1, r2
100072ec:	b4c0      	push	{r6, r7}
100072ee:	1c05      	adds	r5, r0, #0
100072f0:	4311      	orrs	r1, r2
100072f2:	0058      	lsls	r0, r3, #1
100072f4:	4e56      	ldr	r6, [pc, #344]	; (10007450 <__ieee754_atan2+0x170>)
100072f6:	0840      	lsrs	r0, r0, #1
100072f8:	0fc9      	lsrs	r1, r1, #31
100072fa:	469c      	mov	ip, r3
100072fc:	4301      	orrs	r1, r0
100072fe:	42b1      	cmp	r1, r6
10007300:	d83d      	bhi.n	1000737e <__ieee754_atan2+0x9e>
10007302:	0061      	lsls	r1, r4, #1
10007304:	0849      	lsrs	r1, r1, #1
10007306:	4688      	mov	r8, r1
10007308:	4647      	mov	r7, r8
1000730a:	4269      	negs	r1, r5
1000730c:	4329      	orrs	r1, r5
1000730e:	0fc9      	lsrs	r1, r1, #31
10007310:	4339      	orrs	r1, r7
10007312:	42b1      	cmp	r1, r6
10007314:	d833      	bhi.n	1000737e <__ieee754_atan2+0x9e>
10007316:	494f      	ldr	r1, [pc, #316]	; (10007454 <__ieee754_atan2+0x174>)
10007318:	1859      	adds	r1, r3, r1
1000731a:	4311      	orrs	r1, r2
1000731c:	d047      	beq.n	100073ae <__ieee754_atan2+0xce>
1000731e:	2602      	movs	r6, #2
10007320:	1799      	asrs	r1, r3, #30
10007322:	400e      	ands	r6, r1
10007324:	0fe1      	lsrs	r1, r4, #31
10007326:	430e      	orrs	r6, r1
10007328:	4641      	mov	r1, r8
1000732a:	4329      	orrs	r1, r5
1000732c:	d031      	beq.n	10007392 <__ieee754_atan2+0xb2>
1000732e:	1c01      	adds	r1, r0, #0
10007330:	4311      	orrs	r1, r2
10007332:	d036      	beq.n	100073a2 <__ieee754_atan2+0xc2>
10007334:	4946      	ldr	r1, [pc, #280]	; (10007450 <__ieee754_atan2+0x170>)
10007336:	4288      	cmp	r0, r1
10007338:	d049      	beq.n	100073ce <__ieee754_atan2+0xee>
1000733a:	4945      	ldr	r1, [pc, #276]	; (10007450 <__ieee754_atan2+0x170>)
1000733c:	4588      	cmp	r8, r1
1000733e:	d030      	beq.n	100073a2 <__ieee754_atan2+0xc2>
10007340:	4641      	mov	r1, r8
10007342:	1a08      	subs	r0, r1, r0
10007344:	1500      	asrs	r0, r0, #20
10007346:	283c      	cmp	r0, #60	; 0x3c
10007348:	dc3b      	bgt.n	100073c2 <__ieee754_atan2+0xe2>
1000734a:	4661      	mov	r1, ip
1000734c:	2900      	cmp	r1, #0
1000734e:	db5a      	blt.n	10007406 <__ieee754_atan2+0x126>
10007350:	1c28      	adds	r0, r5, #0
10007352:	1c21      	adds	r1, r4, #0
10007354:	f003 fda8 	bl	1000aea8 <__aeabi_ddiv>
10007358:	f7ff fd34 	bl	10006dc4 <fabs>
1000735c:	f7ff fb3e 	bl	100069dc <atan>
10007360:	2e01      	cmp	r6, #1
10007362:	d040      	beq.n	100073e6 <__ieee754_atan2+0x106>
10007364:	2e02      	cmp	r6, #2
10007366:	d043      	beq.n	100073f0 <__ieee754_atan2+0x110>
10007368:	2e00      	cmp	r6, #0
1000736a:	d00e      	beq.n	1000738a <__ieee754_atan2+0xaa>
1000736c:	4a3a      	ldr	r2, [pc, #232]	; (10007458 <__ieee754_atan2+0x178>)
1000736e:	4b3b      	ldr	r3, [pc, #236]	; (1000745c <__ieee754_atan2+0x17c>)
10007370:	f004 fc72 	bl	1000bc58 <__aeabi_dsub>
10007374:	4a3a      	ldr	r2, [pc, #232]	; (10007460 <__ieee754_atan2+0x180>)
10007376:	4b3b      	ldr	r3, [pc, #236]	; (10007464 <__ieee754_atan2+0x184>)
10007378:	f004 fc6e 	bl	1000bc58 <__aeabi_dsub>
1000737c:	e005      	b.n	1000738a <__ieee754_atan2+0xaa>
1000737e:	1c10      	adds	r0, r2, #0
10007380:	1c19      	adds	r1, r3, #0
10007382:	1c2a      	adds	r2, r5, #0
10007384:	1c23      	adds	r3, r4, #0
10007386:	f003 fa67 	bl	1000a858 <__aeabi_dadd>
1000738a:	bc0c      	pop	{r2, r3}
1000738c:	4690      	mov	r8, r2
1000738e:	4699      	mov	r9, r3
10007390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10007392:	2e02      	cmp	r6, #2
10007394:	d018      	beq.n	100073c8 <__ieee754_atan2+0xe8>
10007396:	dc0f      	bgt.n	100073b8 <__ieee754_atan2+0xd8>
10007398:	2e00      	cmp	r6, #0
1000739a:	dbc8      	blt.n	1000732e <__ieee754_atan2+0x4e>
1000739c:	1c28      	adds	r0, r5, #0
1000739e:	1c21      	adds	r1, r4, #0
100073a0:	e7f3      	b.n	1000738a <__ieee754_atan2+0xaa>
100073a2:	464b      	mov	r3, r9
100073a4:	482e      	ldr	r0, [pc, #184]	; (10007460 <__ieee754_atan2+0x180>)
100073a6:	2b00      	cmp	r3, #0
100073a8:	db1b      	blt.n	100073e2 <__ieee754_atan2+0x102>
100073aa:	492f      	ldr	r1, [pc, #188]	; (10007468 <__ieee754_atan2+0x188>)
100073ac:	e7ed      	b.n	1000738a <__ieee754_atan2+0xaa>
100073ae:	1c28      	adds	r0, r5, #0
100073b0:	1c21      	adds	r1, r4, #0
100073b2:	f7ff fb13 	bl	100069dc <atan>
100073b6:	e7e8      	b.n	1000738a <__ieee754_atan2+0xaa>
100073b8:	2e03      	cmp	r6, #3
100073ba:	d1b8      	bne.n	1000732e <__ieee754_atan2+0x4e>
100073bc:	4828      	ldr	r0, [pc, #160]	; (10007460 <__ieee754_atan2+0x180>)
100073be:	492b      	ldr	r1, [pc, #172]	; (1000746c <__ieee754_atan2+0x18c>)
100073c0:	e7e3      	b.n	1000738a <__ieee754_atan2+0xaa>
100073c2:	4827      	ldr	r0, [pc, #156]	; (10007460 <__ieee754_atan2+0x180>)
100073c4:	4928      	ldr	r1, [pc, #160]	; (10007468 <__ieee754_atan2+0x188>)
100073c6:	e7cb      	b.n	10007360 <__ieee754_atan2+0x80>
100073c8:	4825      	ldr	r0, [pc, #148]	; (10007460 <__ieee754_atan2+0x180>)
100073ca:	4926      	ldr	r1, [pc, #152]	; (10007464 <__ieee754_atan2+0x184>)
100073cc:	e7dd      	b.n	1000738a <__ieee754_atan2+0xaa>
100073ce:	4580      	cmp	r8, r0
100073d0:	d01e      	beq.n	10007410 <__ieee754_atan2+0x130>
100073d2:	2e01      	cmp	r6, #1
100073d4:	d02c      	beq.n	10007430 <__ieee754_atan2+0x150>
100073d6:	dd25      	ble.n	10007424 <__ieee754_atan2+0x144>
100073d8:	2e02      	cmp	r6, #2
100073da:	d0f5      	beq.n	100073c8 <__ieee754_atan2+0xe8>
100073dc:	2e03      	cmp	r6, #3
100073de:	d0ed      	beq.n	100073bc <__ieee754_atan2+0xdc>
100073e0:	e7ab      	b.n	1000733a <__ieee754_atan2+0x5a>
100073e2:	4923      	ldr	r1, [pc, #140]	; (10007470 <__ieee754_atan2+0x190>)
100073e4:	e7d1      	b.n	1000738a <__ieee754_atan2+0xaa>
100073e6:	2480      	movs	r4, #128	; 0x80
100073e8:	0624      	lsls	r4, r4, #24
100073ea:	190b      	adds	r3, r1, r4
100073ec:	1c19      	adds	r1, r3, #0
100073ee:	e7cc      	b.n	1000738a <__ieee754_atan2+0xaa>
100073f0:	4a19      	ldr	r2, [pc, #100]	; (10007458 <__ieee754_atan2+0x178>)
100073f2:	4b1a      	ldr	r3, [pc, #104]	; (1000745c <__ieee754_atan2+0x17c>)
100073f4:	f004 fc30 	bl	1000bc58 <__aeabi_dsub>
100073f8:	1c02      	adds	r2, r0, #0
100073fa:	1c0b      	adds	r3, r1, #0
100073fc:	4818      	ldr	r0, [pc, #96]	; (10007460 <__ieee754_atan2+0x180>)
100073fe:	4919      	ldr	r1, [pc, #100]	; (10007464 <__ieee754_atan2+0x184>)
10007400:	f004 fc2a 	bl	1000bc58 <__aeabi_dsub>
10007404:	e7c1      	b.n	1000738a <__ieee754_atan2+0xaa>
10007406:	303c      	adds	r0, #60	; 0x3c
10007408:	daa2      	bge.n	10007350 <__ieee754_atan2+0x70>
1000740a:	2000      	movs	r0, #0
1000740c:	2100      	movs	r1, #0
1000740e:	e7a7      	b.n	10007360 <__ieee754_atan2+0x80>
10007410:	2e01      	cmp	r6, #1
10007412:	d019      	beq.n	10007448 <__ieee754_atan2+0x168>
10007414:	dd10      	ble.n	10007438 <__ieee754_atan2+0x158>
10007416:	2e02      	cmp	r6, #2
10007418:	d013      	beq.n	10007442 <__ieee754_atan2+0x162>
1000741a:	2e03      	cmp	r6, #3
1000741c:	d1c1      	bne.n	100073a2 <__ieee754_atan2+0xc2>
1000741e:	4815      	ldr	r0, [pc, #84]	; (10007474 <__ieee754_atan2+0x194>)
10007420:	4915      	ldr	r1, [pc, #84]	; (10007478 <__ieee754_atan2+0x198>)
10007422:	e7b2      	b.n	1000738a <__ieee754_atan2+0xaa>
10007424:	2e00      	cmp	r6, #0
10007426:	d000      	beq.n	1000742a <__ieee754_atan2+0x14a>
10007428:	e787      	b.n	1000733a <__ieee754_atan2+0x5a>
1000742a:	2000      	movs	r0, #0
1000742c:	2100      	movs	r1, #0
1000742e:	e7ac      	b.n	1000738a <__ieee754_atan2+0xaa>
10007430:	2180      	movs	r1, #128	; 0x80
10007432:	2000      	movs	r0, #0
10007434:	0609      	lsls	r1, r1, #24
10007436:	e7a8      	b.n	1000738a <__ieee754_atan2+0xaa>
10007438:	2e00      	cmp	r6, #0
1000743a:	d1b2      	bne.n	100073a2 <__ieee754_atan2+0xc2>
1000743c:	4808      	ldr	r0, [pc, #32]	; (10007460 <__ieee754_atan2+0x180>)
1000743e:	490f      	ldr	r1, [pc, #60]	; (1000747c <__ieee754_atan2+0x19c>)
10007440:	e7a3      	b.n	1000738a <__ieee754_atan2+0xaa>
10007442:	480c      	ldr	r0, [pc, #48]	; (10007474 <__ieee754_atan2+0x194>)
10007444:	490e      	ldr	r1, [pc, #56]	; (10007480 <__ieee754_atan2+0x1a0>)
10007446:	e7a0      	b.n	1000738a <__ieee754_atan2+0xaa>
10007448:	4805      	ldr	r0, [pc, #20]	; (10007460 <__ieee754_atan2+0x180>)
1000744a:	490e      	ldr	r1, [pc, #56]	; (10007484 <__ieee754_atan2+0x1a4>)
1000744c:	e79d      	b.n	1000738a <__ieee754_atan2+0xaa>
1000744e:	46c0      	nop			; (mov r8, r8)
10007450:	7ff00000 	.word	0x7ff00000
10007454:	c0100000 	.word	0xc0100000
10007458:	33145c07 	.word	0x33145c07
1000745c:	3ca1a626 	.word	0x3ca1a626
10007460:	54442d18 	.word	0x54442d18
10007464:	400921fb 	.word	0x400921fb
10007468:	3ff921fb 	.word	0x3ff921fb
1000746c:	c00921fb 	.word	0xc00921fb
10007470:	bff921fb 	.word	0xbff921fb
10007474:	7f3321d2 	.word	0x7f3321d2
10007478:	c002d97c 	.word	0xc002d97c
1000747c:	3fe921fb 	.word	0x3fe921fb
10007480:	4002d97c 	.word	0x4002d97c
10007484:	bfe921fb 	.word	0xbfe921fb

10007488 <__ieee754_pow>:
10007488:	b5f0      	push	{r4, r5, r6, r7, lr}
1000748a:	4656      	mov	r6, sl
1000748c:	464d      	mov	r5, r9
1000748e:	4644      	mov	r4, r8
10007490:	465f      	mov	r7, fp
10007492:	b4f0      	push	{r4, r5, r6, r7}
10007494:	1c1c      	adds	r4, r3, #0
10007496:	1c13      	adds	r3, r2, #0
10007498:	0067      	lsls	r7, r4, #1
1000749a:	b08d      	sub	sp, #52	; 0x34
1000749c:	087f      	lsrs	r7, r7, #1
1000749e:	9300      	str	r3, [sp, #0]
100074a0:	9401      	str	r4, [sp, #4]
100074a2:	1c06      	adds	r6, r0, #0
100074a4:	1c0d      	adds	r5, r1, #0
100074a6:	4680      	mov	r8, r0
100074a8:	4689      	mov	r9, r1
100074aa:	46a2      	mov	sl, r4
100074ac:	433b      	orrs	r3, r7
100074ae:	d031      	beq.n	10007514 <__ieee754_pow+0x8c>
100074b0:	4b61      	ldr	r3, [pc, #388]	; (10007638 <__ieee754_pow+0x1b0>)
100074b2:	006c      	lsls	r4, r5, #1
100074b4:	0864      	lsrs	r4, r4, #1
100074b6:	429c      	cmp	r4, r3
100074b8:	dc28      	bgt.n	1000750c <__ieee754_pow+0x84>
100074ba:	d025      	beq.n	10007508 <__ieee754_pow+0x80>
100074bc:	429f      	cmp	r7, r3
100074be:	dc25      	bgt.n	1000750c <__ieee754_pow+0x84>
100074c0:	4b5d      	ldr	r3, [pc, #372]	; (10007638 <__ieee754_pow+0x1b0>)
100074c2:	429f      	cmp	r7, r3
100074c4:	d100      	bne.n	100074c8 <__ieee754_pow+0x40>
100074c6:	e076      	b.n	100075b6 <__ieee754_pow+0x12e>
100074c8:	2300      	movs	r3, #0
100074ca:	469b      	mov	fp, r3
100074cc:	464b      	mov	r3, r9
100074ce:	2b00      	cmp	r3, #0
100074d0:	da00      	bge.n	100074d4 <__ieee754_pow+0x4c>
100074d2:	e074      	b.n	100075be <__ieee754_pow+0x136>
100074d4:	2a00      	cmp	r2, #0
100074d6:	d12c      	bne.n	10007532 <__ieee754_pow+0xaa>
100074d8:	4b57      	ldr	r3, [pc, #348]	; (10007638 <__ieee754_pow+0x1b0>)
100074da:	429f      	cmp	r7, r3
100074dc:	d100      	bne.n	100074e0 <__ieee754_pow+0x58>
100074de:	e08a      	b.n	100075f6 <__ieee754_pow+0x16e>
100074e0:	4b56      	ldr	r3, [pc, #344]	; (1000763c <__ieee754_pow+0x1b4>)
100074e2:	429f      	cmp	r7, r3
100074e4:	d05f      	beq.n	100075a6 <__ieee754_pow+0x11e>
100074e6:	2380      	movs	r3, #128	; 0x80
100074e8:	05db      	lsls	r3, r3, #23
100074ea:	459a      	cmp	sl, r3
100074ec:	d101      	bne.n	100074f2 <__ieee754_pow+0x6a>
100074ee:	f000 fbd1 	bl	10007c94 <__ieee754_pow+0x80c>
100074f2:	4b53      	ldr	r3, [pc, #332]	; (10007640 <__ieee754_pow+0x1b8>)
100074f4:	459a      	cmp	sl, r3
100074f6:	d11c      	bne.n	10007532 <__ieee754_pow+0xaa>
100074f8:	464b      	mov	r3, r9
100074fa:	2b00      	cmp	r3, #0
100074fc:	db19      	blt.n	10007532 <__ieee754_pow+0xaa>
100074fe:	1c30      	adds	r0, r6, #0
10007500:	1c29      	adds	r1, r5, #0
10007502:	f000 ff1f 	bl	10008344 <__ieee754_sqrt>
10007506:	e007      	b.n	10007518 <__ieee754_pow+0x90>
10007508:	2800      	cmp	r0, #0
1000750a:	d00c      	beq.n	10007526 <__ieee754_pow+0x9e>
1000750c:	4b4d      	ldr	r3, [pc, #308]	; (10007644 <__ieee754_pow+0x1bc>)
1000750e:	18e0      	adds	r0, r4, r3
10007510:	4330      	orrs	r0, r6
10007512:	d10a      	bne.n	1000752a <__ieee754_pow+0xa2>
10007514:	2000      	movs	r0, #0
10007516:	4949      	ldr	r1, [pc, #292]	; (1000763c <__ieee754_pow+0x1b4>)
10007518:	b00d      	add	sp, #52	; 0x34
1000751a:	bc3c      	pop	{r2, r3, r4, r5}
1000751c:	4690      	mov	r8, r2
1000751e:	4699      	mov	r9, r3
10007520:	46a2      	mov	sl, r4
10007522:	46ab      	mov	fp, r5
10007524:	bdf0      	pop	{r4, r5, r6, r7, pc}
10007526:	42a7      	cmp	r7, r4
10007528:	ddca      	ble.n	100074c0 <__ieee754_pow+0x38>
1000752a:	4847      	ldr	r0, [pc, #284]	; (10007648 <__ieee754_pow+0x1c0>)
1000752c:	f002 f8bc 	bl	100096a8 <nan>
10007530:	e7f2      	b.n	10007518 <__ieee754_pow+0x90>
10007532:	1c30      	adds	r0, r6, #0
10007534:	1c29      	adds	r1, r5, #0
10007536:	f7ff fc45 	bl	10006dc4 <fabs>
1000753a:	1c0b      	adds	r3, r1, #0
1000753c:	4641      	mov	r1, r8
1000753e:	1c02      	adds	r2, r0, #0
10007540:	2900      	cmp	r1, #0
10007542:	d01e      	beq.n	10007582 <__ieee754_pow+0xfa>
10007544:	0fe9      	lsrs	r1, r5, #31
10007546:	3901      	subs	r1, #1
10007548:	4688      	mov	r8, r1
1000754a:	4659      	mov	r1, fp
1000754c:	4640      	mov	r0, r8
1000754e:	4301      	orrs	r1, r0
10007550:	d066      	beq.n	10007620 <__ieee754_pow+0x198>
10007552:	493e      	ldr	r1, [pc, #248]	; (1000764c <__ieee754_pow+0x1c4>)
10007554:	428f      	cmp	r7, r1
10007556:	dc00      	bgt.n	1000755a <__ieee754_pow+0xd2>
10007558:	e088      	b.n	1000766c <__ieee754_pow+0x1e4>
1000755a:	493d      	ldr	r1, [pc, #244]	; (10007650 <__ieee754_pow+0x1c8>)
1000755c:	428f      	cmp	r7, r1
1000755e:	dc01      	bgt.n	10007564 <__ieee754_pow+0xdc>
10007560:	f000 fbe0 	bl	10007d24 <__ieee754_pow+0x89c>
10007564:	4b3b      	ldr	r3, [pc, #236]	; (10007654 <__ieee754_pow+0x1cc>)
10007566:	429c      	cmp	r4, r3
10007568:	dc00      	bgt.n	1000756c <__ieee754_pow+0xe4>
1000756a:	e382      	b.n	10007c72 <__ieee754_pow+0x7ea>
1000756c:	4653      	mov	r3, sl
1000756e:	2b00      	cmp	r3, #0
10007570:	dc00      	bgt.n	10007574 <__ieee754_pow+0xec>
10007572:	e382      	b.n	10007c7a <__ieee754_pow+0x7f2>
10007574:	4838      	ldr	r0, [pc, #224]	; (10007658 <__ieee754_pow+0x1d0>)
10007576:	4939      	ldr	r1, [pc, #228]	; (1000765c <__ieee754_pow+0x1d4>)
10007578:	1c02      	adds	r2, r0, #0
1000757a:	1c0b      	adds	r3, r1, #0
1000757c:	f004 f8d2 	bl	1000b724 <__aeabi_dmul>
10007580:	e7ca      	b.n	10007518 <__ieee754_pow+0x90>
10007582:	2c00      	cmp	r4, #0
10007584:	d004      	beq.n	10007590 <__ieee754_pow+0x108>
10007586:	482d      	ldr	r0, [pc, #180]	; (1000763c <__ieee754_pow+0x1b4>)
10007588:	00a9      	lsls	r1, r5, #2
1000758a:	0889      	lsrs	r1, r1, #2
1000758c:	4281      	cmp	r1, r0
1000758e:	d1d9      	bne.n	10007544 <__ieee754_pow+0xbc>
10007590:	4651      	mov	r1, sl
10007592:	2900      	cmp	r1, #0
10007594:	da00      	bge.n	10007598 <__ieee754_pow+0x110>
10007596:	e3bb      	b.n	10007d10 <__ieee754_pow+0x888>
10007598:	4649      	mov	r1, r9
1000759a:	2900      	cmp	r1, #0
1000759c:	da00      	bge.n	100075a0 <__ieee754_pow+0x118>
1000759e:	e36f      	b.n	10007c80 <__ieee754_pow+0x7f8>
100075a0:	1c10      	adds	r0, r2, #0
100075a2:	1c19      	adds	r1, r3, #0
100075a4:	e7b8      	b.n	10007518 <__ieee754_pow+0x90>
100075a6:	4653      	mov	r3, sl
100075a8:	2b00      	cmp	r3, #0
100075aa:	da01      	bge.n	100075b0 <__ieee754_pow+0x128>
100075ac:	f000 fc20 	bl	10007df0 <__ieee754_pow+0x968>
100075b0:	1c30      	adds	r0, r6, #0
100075b2:	1c29      	adds	r1, r5, #0
100075b4:	e7b0      	b.n	10007518 <__ieee754_pow+0x90>
100075b6:	2a00      	cmp	r2, #0
100075b8:	d100      	bne.n	100075bc <__ieee754_pow+0x134>
100075ba:	e785      	b.n	100074c8 <__ieee754_pow+0x40>
100075bc:	e7a6      	b.n	1000750c <__ieee754_pow+0x84>
100075be:	4b28      	ldr	r3, [pc, #160]	; (10007660 <__ieee754_pow+0x1d8>)
100075c0:	429f      	cmp	r7, r3
100075c2:	dc2a      	bgt.n	1000761a <__ieee754_pow+0x192>
100075c4:	4b23      	ldr	r3, [pc, #140]	; (10007654 <__ieee754_pow+0x1cc>)
100075c6:	429f      	cmp	r7, r3
100075c8:	dc00      	bgt.n	100075cc <__ieee754_pow+0x144>
100075ca:	e783      	b.n	100074d4 <__ieee754_pow+0x4c>
100075cc:	4925      	ldr	r1, [pc, #148]	; (10007664 <__ieee754_pow+0x1dc>)
100075ce:	1538      	asrs	r0, r7, #20
100075d0:	4288      	cmp	r0, r1
100075d2:	dc01      	bgt.n	100075d8 <__ieee754_pow+0x150>
100075d4:	f000 fc27 	bl	10007e26 <__ieee754_pow+0x99e>
100075d8:	4b23      	ldr	r3, [pc, #140]	; (10007668 <__ieee754_pow+0x1e0>)
100075da:	9900      	ldr	r1, [sp, #0]
100075dc:	1a1b      	subs	r3, r3, r0
100075de:	40d9      	lsrs	r1, r3
100075e0:	1c08      	adds	r0, r1, #0
100075e2:	4098      	lsls	r0, r3
100075e4:	4290      	cmp	r0, r2
100075e6:	d000      	beq.n	100075ea <__ieee754_pow+0x162>
100075e8:	e774      	b.n	100074d4 <__ieee754_pow+0x4c>
100075ea:	2301      	movs	r3, #1
100075ec:	4019      	ands	r1, r3
100075ee:	3301      	adds	r3, #1
100075f0:	1a5b      	subs	r3, r3, r1
100075f2:	469b      	mov	fp, r3
100075f4:	e76e      	b.n	100074d4 <__ieee754_pow+0x4c>
100075f6:	4b13      	ldr	r3, [pc, #76]	; (10007644 <__ieee754_pow+0x1bc>)
100075f8:	18e0      	adds	r0, r4, r3
100075fa:	4306      	orrs	r6, r0
100075fc:	d100      	bne.n	10007600 <__ieee754_pow+0x178>
100075fe:	e789      	b.n	10007514 <__ieee754_pow+0x8c>
10007600:	4b14      	ldr	r3, [pc, #80]	; (10007654 <__ieee754_pow+0x1cc>)
10007602:	429c      	cmp	r4, r3
10007604:	dc00      	bgt.n	10007608 <__ieee754_pow+0x180>
10007606:	e375      	b.n	10007cf4 <__ieee754_pow+0x86c>
10007608:	4653      	mov	r3, sl
1000760a:	2b00      	cmp	r3, #0
1000760c:	da00      	bge.n	10007610 <__ieee754_pow+0x188>
1000760e:	e334      	b.n	10007c7a <__ieee754_pow+0x7f2>
10007610:	9b00      	ldr	r3, [sp, #0]
10007612:	9c01      	ldr	r4, [sp, #4]
10007614:	1c18      	adds	r0, r3, #0
10007616:	1c21      	adds	r1, r4, #0
10007618:	e77e      	b.n	10007518 <__ieee754_pow+0x90>
1000761a:	2302      	movs	r3, #2
1000761c:	469b      	mov	fp, r3
1000761e:	e759      	b.n	100074d4 <__ieee754_pow+0x4c>
10007620:	1c30      	adds	r0, r6, #0
10007622:	1c29      	adds	r1, r5, #0
10007624:	1c32      	adds	r2, r6, #0
10007626:	1c2b      	adds	r3, r5, #0
10007628:	f004 fb16 	bl	1000bc58 <__aeabi_dsub>
1000762c:	1c02      	adds	r2, r0, #0
1000762e:	1c0b      	adds	r3, r1, #0
10007630:	f003 fc3a 	bl	1000aea8 <__aeabi_ddiv>
10007634:	e770      	b.n	10007518 <__ieee754_pow+0x90>
10007636:	46c0      	nop			; (mov r8, r8)
10007638:	7ff00000 	.word	0x7ff00000
1000763c:	3ff00000 	.word	0x3ff00000
10007640:	3fe00000 	.word	0x3fe00000
10007644:	c0100000 	.word	0xc0100000
10007648:	1000cda0 	.word	0x1000cda0
1000764c:	41e00000 	.word	0x41e00000
10007650:	43f00000 	.word	0x43f00000
10007654:	3fefffff 	.word	0x3fefffff
10007658:	8800759c 	.word	0x8800759c
1000765c:	7e37e43c 	.word	0x7e37e43c
10007660:	433fffff 	.word	0x433fffff
10007664:	00000413 	.word	0x00000413
10007668:	00000433 	.word	0x00000433
1000766c:	49e9      	ldr	r1, [pc, #932]	; (10007a14 <__ieee754_pow+0x58c>)
1000766e:	2000      	movs	r0, #0
10007670:	428c      	cmp	r4, r1
10007672:	dc09      	bgt.n	10007688 <__ieee754_pow+0x200>
10007674:	1c10      	adds	r0, r2, #0
10007676:	1c19      	adds	r1, r3, #0
10007678:	2200      	movs	r2, #0
1000767a:	4be7      	ldr	r3, [pc, #924]	; (10007a18 <__ieee754_pow+0x590>)
1000767c:	f004 f852 	bl	1000b724 <__aeabi_dmul>
10007680:	1c02      	adds	r2, r0, #0
10007682:	2035      	movs	r0, #53	; 0x35
10007684:	1c0c      	adds	r4, r1, #0
10007686:	4240      	negs	r0, r0
10007688:	4de4      	ldr	r5, [pc, #912]	; (10007a1c <__ieee754_pow+0x594>)
1000768a:	1521      	asrs	r1, r4, #20
1000768c:	46ac      	mov	ip, r5
1000768e:	4461      	add	r1, ip
10007690:	468a      	mov	sl, r1
10007692:	0324      	lsls	r4, r4, #12
10007694:	4de2      	ldr	r5, [pc, #904]	; (10007a20 <__ieee754_pow+0x598>)
10007696:	49e3      	ldr	r1, [pc, #908]	; (10007a24 <__ieee754_pow+0x59c>)
10007698:	0b24      	lsrs	r4, r4, #12
1000769a:	4482      	add	sl, r0
1000769c:	4325      	orrs	r5, r4
1000769e:	428c      	cmp	r4, r1
100076a0:	dc00      	bgt.n	100076a4 <__ieee754_pow+0x21c>
100076a2:	e33c      	b.n	10007d1e <__ieee754_pow+0x896>
100076a4:	49e0      	ldr	r1, [pc, #896]	; (10007a28 <__ieee754_pow+0x5a0>)
100076a6:	428c      	cmp	r4, r1
100076a8:	dc01      	bgt.n	100076ae <__ieee754_pow+0x226>
100076aa:	f000 fc21 	bl	10007ef0 <__ieee754_pow+0xa68>
100076ae:	2101      	movs	r1, #1
100076b0:	468c      	mov	ip, r1
100076b2:	49de      	ldr	r1, [pc, #888]	; (10007a2c <__ieee754_pow+0x5a4>)
100076b4:	44e2      	add	sl, ip
100076b6:	468c      	mov	ip, r1
100076b8:	2400      	movs	r4, #0
100076ba:	2100      	movs	r1, #0
100076bc:	4465      	add	r5, ip
100076be:	00cb      	lsls	r3, r1, #3
100076c0:	4699      	mov	r9, r3
100076c2:	1c16      	adds	r6, r2, #0
100076c4:	1c2f      	adds	r7, r5, #0
100076c6:	4bda      	ldr	r3, [pc, #872]	; (10007a30 <__ieee754_pow+0x5a8>)
100076c8:	1c30      	adds	r0, r6, #0
100076ca:	444b      	add	r3, r9
100076cc:	681a      	ldr	r2, [r3, #0]
100076ce:	685b      	ldr	r3, [r3, #4]
100076d0:	1c29      	adds	r1, r5, #0
100076d2:	9606      	str	r6, [sp, #24]
100076d4:	9707      	str	r7, [sp, #28]
100076d6:	9208      	str	r2, [sp, #32]
100076d8:	9309      	str	r3, [sp, #36]	; 0x24
100076da:	f004 fabd 	bl	1000bc58 <__aeabi_dsub>
100076de:	9a08      	ldr	r2, [sp, #32]
100076e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
100076e2:	1c06      	adds	r6, r0, #0
100076e4:	1c0f      	adds	r7, r1, #0
100076e6:	9806      	ldr	r0, [sp, #24]
100076e8:	9907      	ldr	r1, [sp, #28]
100076ea:	f003 f8b5 	bl	1000a858 <__aeabi_dadd>
100076ee:	1c02      	adds	r2, r0, #0
100076f0:	1c0b      	adds	r3, r1, #0
100076f2:	2000      	movs	r0, #0
100076f4:	49ca      	ldr	r1, [pc, #808]	; (10007a20 <__ieee754_pow+0x598>)
100076f6:	f003 fbd7 	bl	1000aea8 <__aeabi_ddiv>
100076fa:	1c02      	adds	r2, r0, #0
100076fc:	1c0b      	adds	r3, r1, #0
100076fe:	1c30      	adds	r0, r6, #0
10007700:	1c39      	adds	r1, r7, #0
10007702:	920a      	str	r2, [sp, #40]	; 0x28
10007704:	930b      	str	r3, [sp, #44]	; 0x2c
10007706:	f004 f80d 	bl	1000b724 <__aeabi_dmul>
1000770a:	1c0a      	adds	r2, r1, #0
1000770c:	1c01      	adds	r1, r0, #0
1000770e:	1c13      	adds	r3, r2, #0
10007710:	9104      	str	r1, [sp, #16]
10007712:	9205      	str	r2, [sp, #20]
10007714:	2200      	movs	r2, #0
10007716:	9202      	str	r2, [sp, #8]
10007718:	9303      	str	r3, [sp, #12]
1000771a:	2380      	movs	r3, #128	; 0x80
1000771c:	106d      	asrs	r5, r5, #1
1000771e:	059b      	lsls	r3, r3, #22
10007720:	431d      	orrs	r5, r3
10007722:	2380      	movs	r3, #128	; 0x80
10007724:	2000      	movs	r0, #0
10007726:	031b      	lsls	r3, r3, #12
10007728:	18eb      	adds	r3, r5, r3
1000772a:	1919      	adds	r1, r3, r4
1000772c:	1c0d      	adds	r5, r1, #0
1000772e:	1c04      	adds	r4, r0, #0
10007730:	9802      	ldr	r0, [sp, #8]
10007732:	9903      	ldr	r1, [sp, #12]
10007734:	1c22      	adds	r2, r4, #0
10007736:	1c2b      	adds	r3, r5, #0
10007738:	f003 fff4 	bl	1000b724 <__aeabi_dmul>
1000773c:	1c02      	adds	r2, r0, #0
1000773e:	1c0b      	adds	r3, r1, #0
10007740:	1c30      	adds	r0, r6, #0
10007742:	1c39      	adds	r1, r7, #0
10007744:	f004 fa88 	bl	1000bc58 <__aeabi_dsub>
10007748:	9a08      	ldr	r2, [sp, #32]
1000774a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000774c:	1c06      	adds	r6, r0, #0
1000774e:	1c0f      	adds	r7, r1, #0
10007750:	1c20      	adds	r0, r4, #0
10007752:	1c29      	adds	r1, r5, #0
10007754:	f004 fa80 	bl	1000bc58 <__aeabi_dsub>
10007758:	1c02      	adds	r2, r0, #0
1000775a:	1c0b      	adds	r3, r1, #0
1000775c:	9806      	ldr	r0, [sp, #24]
1000775e:	9907      	ldr	r1, [sp, #28]
10007760:	f004 fa7a 	bl	1000bc58 <__aeabi_dsub>
10007764:	1c02      	adds	r2, r0, #0
10007766:	1c0b      	adds	r3, r1, #0
10007768:	9802      	ldr	r0, [sp, #8]
1000776a:	9903      	ldr	r1, [sp, #12]
1000776c:	f003 ffda 	bl	1000b724 <__aeabi_dmul>
10007770:	1c02      	adds	r2, r0, #0
10007772:	1c0b      	adds	r3, r1, #0
10007774:	1c30      	adds	r0, r6, #0
10007776:	1c39      	adds	r1, r7, #0
10007778:	f004 fa6e 	bl	1000bc58 <__aeabi_dsub>
1000777c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1000777e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10007780:	f003 ffd0 	bl	1000b724 <__aeabi_dmul>
10007784:	9a04      	ldr	r2, [sp, #16]
10007786:	9b05      	ldr	r3, [sp, #20]
10007788:	9006      	str	r0, [sp, #24]
1000778a:	9107      	str	r1, [sp, #28]
1000778c:	1c10      	adds	r0, r2, #0
1000778e:	1c19      	adds	r1, r3, #0
10007790:	f003 ffc8 	bl	1000b724 <__aeabi_dmul>
10007794:	1c04      	adds	r4, r0, #0
10007796:	1c0d      	adds	r5, r1, #0
10007798:	1c22      	adds	r2, r4, #0
1000779a:	1c2b      	adds	r3, r5, #0
1000779c:	f003 ffc2 	bl	1000b724 <__aeabi_dmul>
100077a0:	4aa4      	ldr	r2, [pc, #656]	; (10007a34 <__ieee754_pow+0x5ac>)
100077a2:	1c06      	adds	r6, r0, #0
100077a4:	1c0f      	adds	r7, r1, #0
100077a6:	1c20      	adds	r0, r4, #0
100077a8:	1c29      	adds	r1, r5, #0
100077aa:	4ba3      	ldr	r3, [pc, #652]	; (10007a38 <__ieee754_pow+0x5b0>)
100077ac:	f003 ffba 	bl	1000b724 <__aeabi_dmul>
100077b0:	4aa2      	ldr	r2, [pc, #648]	; (10007a3c <__ieee754_pow+0x5b4>)
100077b2:	4ba3      	ldr	r3, [pc, #652]	; (10007a40 <__ieee754_pow+0x5b8>)
100077b4:	f003 f850 	bl	1000a858 <__aeabi_dadd>
100077b8:	1c22      	adds	r2, r4, #0
100077ba:	1c2b      	adds	r3, r5, #0
100077bc:	f003 ffb2 	bl	1000b724 <__aeabi_dmul>
100077c0:	4aa0      	ldr	r2, [pc, #640]	; (10007a44 <__ieee754_pow+0x5bc>)
100077c2:	4ba1      	ldr	r3, [pc, #644]	; (10007a48 <__ieee754_pow+0x5c0>)
100077c4:	f003 f848 	bl	1000a858 <__aeabi_dadd>
100077c8:	1c22      	adds	r2, r4, #0
100077ca:	1c2b      	adds	r3, r5, #0
100077cc:	f003 ffaa 	bl	1000b724 <__aeabi_dmul>
100077d0:	4a9e      	ldr	r2, [pc, #632]	; (10007a4c <__ieee754_pow+0x5c4>)
100077d2:	4b9f      	ldr	r3, [pc, #636]	; (10007a50 <__ieee754_pow+0x5c8>)
100077d4:	f003 f840 	bl	1000a858 <__aeabi_dadd>
100077d8:	1c22      	adds	r2, r4, #0
100077da:	1c2b      	adds	r3, r5, #0
100077dc:	f003 ffa2 	bl	1000b724 <__aeabi_dmul>
100077e0:	4a9c      	ldr	r2, [pc, #624]	; (10007a54 <__ieee754_pow+0x5cc>)
100077e2:	4b9d      	ldr	r3, [pc, #628]	; (10007a58 <__ieee754_pow+0x5d0>)
100077e4:	f003 f838 	bl	1000a858 <__aeabi_dadd>
100077e8:	1c22      	adds	r2, r4, #0
100077ea:	1c2b      	adds	r3, r5, #0
100077ec:	f003 ff9a 	bl	1000b724 <__aeabi_dmul>
100077f0:	4a9a      	ldr	r2, [pc, #616]	; (10007a5c <__ieee754_pow+0x5d4>)
100077f2:	4b9b      	ldr	r3, [pc, #620]	; (10007a60 <__ieee754_pow+0x5d8>)
100077f4:	f003 f830 	bl	1000a858 <__aeabi_dadd>
100077f8:	1c02      	adds	r2, r0, #0
100077fa:	1c0b      	adds	r3, r1, #0
100077fc:	1c30      	adds	r0, r6, #0
100077fe:	1c39      	adds	r1, r7, #0
10007800:	f003 ff90 	bl	1000b724 <__aeabi_dmul>
10007804:	9a04      	ldr	r2, [sp, #16]
10007806:	9b05      	ldr	r3, [sp, #20]
10007808:	1c04      	adds	r4, r0, #0
1000780a:	1c0d      	adds	r5, r1, #0
1000780c:	9802      	ldr	r0, [sp, #8]
1000780e:	9903      	ldr	r1, [sp, #12]
10007810:	f003 f822 	bl	1000a858 <__aeabi_dadd>
10007814:	9a06      	ldr	r2, [sp, #24]
10007816:	9b07      	ldr	r3, [sp, #28]
10007818:	f003 ff84 	bl	1000b724 <__aeabi_dmul>
1000781c:	1c22      	adds	r2, r4, #0
1000781e:	1c2b      	adds	r3, r5, #0
10007820:	f003 f81a 	bl	1000a858 <__aeabi_dadd>
10007824:	9b02      	ldr	r3, [sp, #8]
10007826:	9c03      	ldr	r4, [sp, #12]
10007828:	1c06      	adds	r6, r0, #0
1000782a:	1c0f      	adds	r7, r1, #0
1000782c:	1c1a      	adds	r2, r3, #0
1000782e:	1c18      	adds	r0, r3, #0
10007830:	1c21      	adds	r1, r4, #0
10007832:	1c23      	adds	r3, r4, #0
10007834:	f003 ff76 	bl	1000b724 <__aeabi_dmul>
10007838:	1c0a      	adds	r2, r1, #0
1000783a:	1c01      	adds	r1, r0, #0
1000783c:	4b89      	ldr	r3, [pc, #548]	; (10007a64 <__ieee754_pow+0x5dc>)
1000783e:	9108      	str	r1, [sp, #32]
10007840:	9209      	str	r2, [sp, #36]	; 0x24
10007842:	1c11      	adds	r1, r2, #0
10007844:	2200      	movs	r2, #0
10007846:	f003 f807 	bl	1000a858 <__aeabi_dadd>
1000784a:	1c32      	adds	r2, r6, #0
1000784c:	1c3b      	adds	r3, r7, #0
1000784e:	f003 f803 	bl	1000a858 <__aeabi_dadd>
10007852:	2400      	movs	r4, #0
10007854:	1c0d      	adds	r5, r1, #0
10007856:	9802      	ldr	r0, [sp, #8]
10007858:	9903      	ldr	r1, [sp, #12]
1000785a:	1c22      	adds	r2, r4, #0
1000785c:	1c2b      	adds	r3, r5, #0
1000785e:	f003 ff61 	bl	1000b724 <__aeabi_dmul>
10007862:	1c22      	adds	r2, r4, #0
10007864:	1c2b      	adds	r3, r5, #0
10007866:	9002      	str	r0, [sp, #8]
10007868:	9103      	str	r1, [sp, #12]
1000786a:	9806      	ldr	r0, [sp, #24]
1000786c:	9907      	ldr	r1, [sp, #28]
1000786e:	f003 ff59 	bl	1000b724 <__aeabi_dmul>
10007872:	2200      	movs	r2, #0
10007874:	9006      	str	r0, [sp, #24]
10007876:	9107      	str	r1, [sp, #28]
10007878:	4b7a      	ldr	r3, [pc, #488]	; (10007a64 <__ieee754_pow+0x5dc>)
1000787a:	1c20      	adds	r0, r4, #0
1000787c:	1c29      	adds	r1, r5, #0
1000787e:	f004 f9eb 	bl	1000bc58 <__aeabi_dsub>
10007882:	9a08      	ldr	r2, [sp, #32]
10007884:	9b09      	ldr	r3, [sp, #36]	; 0x24
10007886:	f004 f9e7 	bl	1000bc58 <__aeabi_dsub>
1000788a:	1c02      	adds	r2, r0, #0
1000788c:	1c0b      	adds	r3, r1, #0
1000788e:	1c30      	adds	r0, r6, #0
10007890:	1c39      	adds	r1, r7, #0
10007892:	f004 f9e1 	bl	1000bc58 <__aeabi_dsub>
10007896:	9a04      	ldr	r2, [sp, #16]
10007898:	9b05      	ldr	r3, [sp, #20]
1000789a:	f003 ff43 	bl	1000b724 <__aeabi_dmul>
1000789e:	1c02      	adds	r2, r0, #0
100078a0:	1c0b      	adds	r3, r1, #0
100078a2:	9806      	ldr	r0, [sp, #24]
100078a4:	9907      	ldr	r1, [sp, #28]
100078a6:	f002 ffd7 	bl	1000a858 <__aeabi_dadd>
100078aa:	1c06      	adds	r6, r0, #0
100078ac:	1c0f      	adds	r7, r1, #0
100078ae:	9802      	ldr	r0, [sp, #8]
100078b0:	9903      	ldr	r1, [sp, #12]
100078b2:	1c32      	adds	r2, r6, #0
100078b4:	1c3b      	adds	r3, r7, #0
100078b6:	f002 ffcf 	bl	1000a858 <__aeabi_dadd>
100078ba:	2400      	movs	r4, #0
100078bc:	22e0      	movs	r2, #224	; 0xe0
100078be:	1c20      	adds	r0, r4, #0
100078c0:	0612      	lsls	r2, r2, #24
100078c2:	4b69      	ldr	r3, [pc, #420]	; (10007a68 <__ieee754_pow+0x5e0>)
100078c4:	1c0d      	adds	r5, r1, #0
100078c6:	f003 ff2d 	bl	1000b724 <__aeabi_dmul>
100078ca:	4a68      	ldr	r2, [pc, #416]	; (10007a6c <__ieee754_pow+0x5e4>)
100078cc:	9006      	str	r0, [sp, #24]
100078ce:	9107      	str	r1, [sp, #28]
100078d0:	4b67      	ldr	r3, [pc, #412]	; (10007a70 <__ieee754_pow+0x5e8>)
100078d2:	1c20      	adds	r0, r4, #0
100078d4:	1c29      	adds	r1, r5, #0
100078d6:	f003 ff25 	bl	1000b724 <__aeabi_dmul>
100078da:	9a02      	ldr	r2, [sp, #8]
100078dc:	9b03      	ldr	r3, [sp, #12]
100078de:	9004      	str	r0, [sp, #16]
100078e0:	9105      	str	r1, [sp, #20]
100078e2:	1c20      	adds	r0, r4, #0
100078e4:	1c29      	adds	r1, r5, #0
100078e6:	f004 f9b7 	bl	1000bc58 <__aeabi_dsub>
100078ea:	1c02      	adds	r2, r0, #0
100078ec:	1c0b      	adds	r3, r1, #0
100078ee:	1c30      	adds	r0, r6, #0
100078f0:	1c39      	adds	r1, r7, #0
100078f2:	f004 f9b1 	bl	1000bc58 <__aeabi_dsub>
100078f6:	4a5f      	ldr	r2, [pc, #380]	; (10007a74 <__ieee754_pow+0x5ec>)
100078f8:	4b5b      	ldr	r3, [pc, #364]	; (10007a68 <__ieee754_pow+0x5e0>)
100078fa:	f003 ff13 	bl	1000b724 <__aeabi_dmul>
100078fe:	1c02      	adds	r2, r0, #0
10007900:	1c0b      	adds	r3, r1, #0
10007902:	9804      	ldr	r0, [sp, #16]
10007904:	9905      	ldr	r1, [sp, #20]
10007906:	f002 ffa7 	bl	1000a858 <__aeabi_dadd>
1000790a:	4b5b      	ldr	r3, [pc, #364]	; (10007a78 <__ieee754_pow+0x5f0>)
1000790c:	444b      	add	r3, r9
1000790e:	681a      	ldr	r2, [r3, #0]
10007910:	685b      	ldr	r3, [r3, #4]
10007912:	f002 ffa1 	bl	1000a858 <__aeabi_dadd>
10007916:	1c06      	adds	r6, r0, #0
10007918:	4650      	mov	r0, sl
1000791a:	1c0f      	adds	r7, r1, #0
1000791c:	f004 fd4c 	bl	1000c3b8 <__aeabi_i2d>
10007920:	1c04      	adds	r4, r0, #0
10007922:	1c0d      	adds	r5, r1, #0
10007924:	9806      	ldr	r0, [sp, #24]
10007926:	9907      	ldr	r1, [sp, #28]
10007928:	4b54      	ldr	r3, [pc, #336]	; (10007a7c <__ieee754_pow+0x5f4>)
1000792a:	444b      	add	r3, r9
1000792c:	681a      	ldr	r2, [r3, #0]
1000792e:	685b      	ldr	r3, [r3, #4]
10007930:	9204      	str	r2, [sp, #16]
10007932:	9305      	str	r3, [sp, #20]
10007934:	1c32      	adds	r2, r6, #0
10007936:	1c3b      	adds	r3, r7, #0
10007938:	f002 ff8e 	bl	1000a858 <__aeabi_dadd>
1000793c:	9a04      	ldr	r2, [sp, #16]
1000793e:	9b05      	ldr	r3, [sp, #20]
10007940:	f002 ff8a 	bl	1000a858 <__aeabi_dadd>
10007944:	1c22      	adds	r2, r4, #0
10007946:	1c2b      	adds	r3, r5, #0
10007948:	f002 ff86 	bl	1000a858 <__aeabi_dadd>
1000794c:	2000      	movs	r0, #0
1000794e:	1c22      	adds	r2, r4, #0
10007950:	1c2b      	adds	r3, r5, #0
10007952:	9002      	str	r0, [sp, #8]
10007954:	9103      	str	r1, [sp, #12]
10007956:	f004 f97f 	bl	1000bc58 <__aeabi_dsub>
1000795a:	9a04      	ldr	r2, [sp, #16]
1000795c:	9b05      	ldr	r3, [sp, #20]
1000795e:	f004 f97b 	bl	1000bc58 <__aeabi_dsub>
10007962:	9a06      	ldr	r2, [sp, #24]
10007964:	9b07      	ldr	r3, [sp, #28]
10007966:	f004 f977 	bl	1000bc58 <__aeabi_dsub>
1000796a:	1c02      	adds	r2, r0, #0
1000796c:	1c0b      	adds	r3, r1, #0
1000796e:	1c30      	adds	r0, r6, #0
10007970:	1c39      	adds	r1, r7, #0
10007972:	f004 f971 	bl	1000bc58 <__aeabi_dsub>
10007976:	9004      	str	r0, [sp, #16]
10007978:	9105      	str	r1, [sp, #20]
1000797a:	465b      	mov	r3, fp
1000797c:	4642      	mov	r2, r8
1000797e:	3b01      	subs	r3, #1
10007980:	4313      	orrs	r3, r2
10007982:	d000      	beq.n	10007986 <__ieee754_pow+0x4fe>
10007984:	e1b1      	b.n	10007cea <__ieee754_pow+0x862>
10007986:	2300      	movs	r3, #0
10007988:	4c3d      	ldr	r4, [pc, #244]	; (10007a80 <__ieee754_pow+0x5f8>)
1000798a:	9306      	str	r3, [sp, #24]
1000798c:	9407      	str	r4, [sp, #28]
1000798e:	9b00      	ldr	r3, [sp, #0]
10007990:	9c01      	ldr	r4, [sp, #4]
10007992:	2600      	movs	r6, #0
10007994:	1c18      	adds	r0, r3, #0
10007996:	1c21      	adds	r1, r4, #0
10007998:	1c23      	adds	r3, r4, #0
1000799a:	1c32      	adds	r2, r6, #0
1000799c:	f004 f95c 	bl	1000bc58 <__aeabi_dsub>
100079a0:	9a02      	ldr	r2, [sp, #8]
100079a2:	9b03      	ldr	r3, [sp, #12]
100079a4:	f003 febe 	bl	1000b724 <__aeabi_dmul>
100079a8:	9a04      	ldr	r2, [sp, #16]
100079aa:	9b05      	ldr	r3, [sp, #20]
100079ac:	1c0d      	adds	r5, r1, #0
100079ae:	1c27      	adds	r7, r4, #0
100079b0:	1c04      	adds	r4, r0, #0
100079b2:	9800      	ldr	r0, [sp, #0]
100079b4:	9901      	ldr	r1, [sp, #4]
100079b6:	f003 feb5 	bl	1000b724 <__aeabi_dmul>
100079ba:	1c02      	adds	r2, r0, #0
100079bc:	1c0b      	adds	r3, r1, #0
100079be:	1c20      	adds	r0, r4, #0
100079c0:	1c29      	adds	r1, r5, #0
100079c2:	f002 ff49 	bl	1000a858 <__aeabi_dadd>
100079c6:	9a02      	ldr	r2, [sp, #8]
100079c8:	9b03      	ldr	r3, [sp, #12]
100079ca:	9000      	str	r0, [sp, #0]
100079cc:	9101      	str	r1, [sp, #4]
100079ce:	1c30      	adds	r0, r6, #0
100079d0:	1c39      	adds	r1, r7, #0
100079d2:	f003 fea7 	bl	1000b724 <__aeabi_dmul>
100079d6:	1c04      	adds	r4, r0, #0
100079d8:	1c0d      	adds	r5, r1, #0
100079da:	9800      	ldr	r0, [sp, #0]
100079dc:	9901      	ldr	r1, [sp, #4]
100079de:	1c2b      	adds	r3, r5, #0
100079e0:	1c22      	adds	r2, r4, #0
100079e2:	f002 ff39 	bl	1000a858 <__aeabi_dadd>
100079e6:	4b27      	ldr	r3, [pc, #156]	; (10007a84 <__ieee754_pow+0x5fc>)
100079e8:	4682      	mov	sl, r0
100079ea:	4689      	mov	r9, r1
100079ec:	4299      	cmp	r1, r3
100079ee:	dc00      	bgt.n	100079f2 <__ieee754_pow+0x56a>
100079f0:	e158      	b.n	10007ca4 <__ieee754_pow+0x81c>
100079f2:	4b25      	ldr	r3, [pc, #148]	; (10007a88 <__ieee754_pow+0x600>)
100079f4:	444b      	add	r3, r9
100079f6:	4303      	orrs	r3, r0
100079f8:	d000      	beq.n	100079fc <__ieee754_pow+0x574>
100079fa:	e201      	b.n	10007e00 <__ieee754_pow+0x978>
100079fc:	9800      	ldr	r0, [sp, #0]
100079fe:	9901      	ldr	r1, [sp, #4]
10007a00:	4a22      	ldr	r2, [pc, #136]	; (10007a8c <__ieee754_pow+0x604>)
10007a02:	4b23      	ldr	r3, [pc, #140]	; (10007a90 <__ieee754_pow+0x608>)
10007a04:	f002 ff28 	bl	1000a858 <__aeabi_dadd>
10007a08:	1c22      	adds	r2, r4, #0
10007a0a:	1c06      	adds	r6, r0, #0
10007a0c:	1c0f      	adds	r7, r1, #0
10007a0e:	1c2b      	adds	r3, r5, #0
10007a10:	e040      	b.n	10007a94 <__ieee754_pow+0x60c>
10007a12:	46c0      	nop			; (mov r8, r8)
10007a14:	000fffff 	.word	0x000fffff
10007a18:	43400000 	.word	0x43400000
10007a1c:	fffffc01 	.word	0xfffffc01
10007a20:	3ff00000 	.word	0x3ff00000
10007a24:	0003988e 	.word	0x0003988e
10007a28:	000bb679 	.word	0x000bb679
10007a2c:	fff00000 	.word	0xfff00000
10007a30:	1000cdc8 	.word	0x1000cdc8
10007a34:	4a454eef 	.word	0x4a454eef
10007a38:	3fca7e28 	.word	0x3fca7e28
10007a3c:	93c9db65 	.word	0x93c9db65
10007a40:	3fcd864a 	.word	0x3fcd864a
10007a44:	a91d4101 	.word	0xa91d4101
10007a48:	3fd17460 	.word	0x3fd17460
10007a4c:	518f264d 	.word	0x518f264d
10007a50:	3fd55555 	.word	0x3fd55555
10007a54:	db6fabff 	.word	0xdb6fabff
10007a58:	3fdb6db6 	.word	0x3fdb6db6
10007a5c:	33333303 	.word	0x33333303
10007a60:	3fe33333 	.word	0x3fe33333
10007a64:	40080000 	.word	0x40080000
10007a68:	3feec709 	.word	0x3feec709
10007a6c:	145b01f5 	.word	0x145b01f5
10007a70:	be3e2fe0 	.word	0xbe3e2fe0
10007a74:	dc3a03fd 	.word	0xdc3a03fd
10007a78:	1000cdb8 	.word	0x1000cdb8
10007a7c:	1000cda8 	.word	0x1000cda8
10007a80:	bff00000 	.word	0xbff00000
10007a84:	408fffff 	.word	0x408fffff
10007a88:	bf700000 	.word	0xbf700000
10007a8c:	652b82fe 	.word	0x652b82fe
10007a90:	3c971547 	.word	0x3c971547
10007a94:	4650      	mov	r0, sl
10007a96:	4649      	mov	r1, r9
10007a98:	f004 f8de 	bl	1000bc58 <__aeabi_dsub>
10007a9c:	1c02      	adds	r2, r0, #0
10007a9e:	1c0b      	adds	r3, r1, #0
10007aa0:	1c30      	adds	r0, r6, #0
10007aa2:	1c39      	adds	r1, r7, #0
10007aa4:	f001 ff4e 	bl	10009944 <__aeabi_dcmpgt>
10007aa8:	464e      	mov	r6, r9
10007aaa:	2800      	cmp	r0, #0
10007aac:	d000      	beq.n	10007ab0 <__ieee754_pow+0x628>
10007aae:	e1a7      	b.n	10007e00 <__ieee754_pow+0x978>
10007ab0:	4be7      	ldr	r3, [pc, #924]	; (10007e50 <__ieee754_pow+0x9c8>)
10007ab2:	1536      	asrs	r6, r6, #20
10007ab4:	18f1      	adds	r1, r6, r3
10007ab6:	2380      	movs	r3, #128	; 0x80
10007ab8:	035b      	lsls	r3, r3, #13
10007aba:	4698      	mov	r8, r3
10007abc:	410b      	asrs	r3, r1
10007abe:	1c19      	adds	r1, r3, #0
10007ac0:	48e4      	ldr	r0, [pc, #912]	; (10007e54 <__ieee754_pow+0x9cc>)
10007ac2:	4449      	add	r1, r9
10007ac4:	4684      	mov	ip, r0
10007ac6:	004f      	lsls	r7, r1, #1
10007ac8:	0d7f      	lsrs	r7, r7, #21
10007aca:	44bc      	add	ip, r7
10007acc:	4666      	mov	r6, ip
10007ace:	48e2      	ldr	r0, [pc, #904]	; (10007e58 <__ieee754_pow+0x9d0>)
10007ad0:	2200      	movs	r2, #0
10007ad2:	4130      	asrs	r0, r6
10007ad4:	1c0e      	adds	r6, r1, #0
10007ad6:	4386      	bics	r6, r0
10007ad8:	4640      	mov	r0, r8
10007ada:	0309      	lsls	r1, r1, #12
10007adc:	0b09      	lsrs	r1, r1, #12
10007ade:	4308      	orrs	r0, r1
10007ae0:	4649      	mov	r1, r9
10007ae2:	1c33      	adds	r3, r6, #0
10007ae4:	0fce      	lsrs	r6, r1, #31
10007ae6:	49dd      	ldr	r1, [pc, #884]	; (10007e5c <__ieee754_pow+0x9d4>)
10007ae8:	1bc9      	subs	r1, r1, r7
10007aea:	4108      	asrs	r0, r1
10007aec:	1c01      	adds	r1, r0, #0
10007aee:	4270      	negs	r0, r6
10007af0:	4041      	eors	r1, r0
10007af2:	4689      	mov	r9, r1
10007af4:	1c20      	adds	r0, r4, #0
10007af6:	1c29      	adds	r1, r5, #0
10007af8:	f004 f8ae 	bl	1000bc58 <__aeabi_dsub>
10007afc:	1c04      	adds	r4, r0, #0
10007afe:	1c0d      	adds	r5, r1, #0
10007b00:	9800      	ldr	r0, [sp, #0]
10007b02:	9901      	ldr	r1, [sp, #4]
10007b04:	1c2b      	adds	r3, r5, #0
10007b06:	44b1      	add	r9, r6
10007b08:	1c22      	adds	r2, r4, #0
10007b0a:	f002 fea5 	bl	1000a858 <__aeabi_dadd>
10007b0e:	464b      	mov	r3, r9
10007b10:	051b      	lsls	r3, r3, #20
10007b12:	4698      	mov	r8, r3
10007b14:	2000      	movs	r0, #0
10007b16:	2200      	movs	r2, #0
10007b18:	4bd1      	ldr	r3, [pc, #836]	; (10007e60 <__ieee754_pow+0x9d8>)
10007b1a:	1c06      	adds	r6, r0, #0
10007b1c:	1c0f      	adds	r7, r1, #0
10007b1e:	f003 fe01 	bl	1000b724 <__aeabi_dmul>
10007b22:	1c22      	adds	r2, r4, #0
10007b24:	9002      	str	r0, [sp, #8]
10007b26:	9103      	str	r1, [sp, #12]
10007b28:	1c2b      	adds	r3, r5, #0
10007b2a:	1c30      	adds	r0, r6, #0
10007b2c:	1c39      	adds	r1, r7, #0
10007b2e:	f004 f893 	bl	1000bc58 <__aeabi_dsub>
10007b32:	1c02      	adds	r2, r0, #0
10007b34:	1c0b      	adds	r3, r1, #0
10007b36:	9800      	ldr	r0, [sp, #0]
10007b38:	9901      	ldr	r1, [sp, #4]
10007b3a:	f004 f88d 	bl	1000bc58 <__aeabi_dsub>
10007b3e:	4ac9      	ldr	r2, [pc, #804]	; (10007e64 <__ieee754_pow+0x9dc>)
10007b40:	4bc9      	ldr	r3, [pc, #804]	; (10007e68 <__ieee754_pow+0x9e0>)
10007b42:	f003 fdef 	bl	1000b724 <__aeabi_dmul>
10007b46:	4ac9      	ldr	r2, [pc, #804]	; (10007e6c <__ieee754_pow+0x9e4>)
10007b48:	1c04      	adds	r4, r0, #0
10007b4a:	1c0d      	adds	r5, r1, #0
10007b4c:	1c30      	adds	r0, r6, #0
10007b4e:	1c39      	adds	r1, r7, #0
10007b50:	4bc7      	ldr	r3, [pc, #796]	; (10007e70 <__ieee754_pow+0x9e8>)
10007b52:	f003 fde7 	bl	1000b724 <__aeabi_dmul>
10007b56:	1c02      	adds	r2, r0, #0
10007b58:	1c0b      	adds	r3, r1, #0
10007b5a:	1c20      	adds	r0, r4, #0
10007b5c:	1c29      	adds	r1, r5, #0
10007b5e:	f002 fe7b 	bl	1000a858 <__aeabi_dadd>
10007b62:	1c04      	adds	r4, r0, #0
10007b64:	1c0d      	adds	r5, r1, #0
10007b66:	9802      	ldr	r0, [sp, #8]
10007b68:	9903      	ldr	r1, [sp, #12]
10007b6a:	1c22      	adds	r2, r4, #0
10007b6c:	1c2b      	adds	r3, r5, #0
10007b6e:	f002 fe73 	bl	1000a858 <__aeabi_dadd>
10007b72:	9a02      	ldr	r2, [sp, #8]
10007b74:	9b03      	ldr	r3, [sp, #12]
10007b76:	1c06      	adds	r6, r0, #0
10007b78:	1c0f      	adds	r7, r1, #0
10007b7a:	f004 f86d 	bl	1000bc58 <__aeabi_dsub>
10007b7e:	1c02      	adds	r2, r0, #0
10007b80:	1c0b      	adds	r3, r1, #0
10007b82:	1c20      	adds	r0, r4, #0
10007b84:	1c29      	adds	r1, r5, #0
10007b86:	f004 f867 	bl	1000bc58 <__aeabi_dsub>
10007b8a:	1c32      	adds	r2, r6, #0
10007b8c:	9000      	str	r0, [sp, #0]
10007b8e:	9101      	str	r1, [sp, #4]
10007b90:	1c3b      	adds	r3, r7, #0
10007b92:	1c30      	adds	r0, r6, #0
10007b94:	1c39      	adds	r1, r7, #0
10007b96:	f003 fdc5 	bl	1000b724 <__aeabi_dmul>
10007b9a:	1c04      	adds	r4, r0, #0
10007b9c:	1c0d      	adds	r5, r1, #0
10007b9e:	4ab5      	ldr	r2, [pc, #724]	; (10007e74 <__ieee754_pow+0x9ec>)
10007ba0:	4bb5      	ldr	r3, [pc, #724]	; (10007e78 <__ieee754_pow+0x9f0>)
10007ba2:	f003 fdbf 	bl	1000b724 <__aeabi_dmul>
10007ba6:	4ab5      	ldr	r2, [pc, #724]	; (10007e7c <__ieee754_pow+0x9f4>)
10007ba8:	4bb5      	ldr	r3, [pc, #724]	; (10007e80 <__ieee754_pow+0x9f8>)
10007baa:	f004 f855 	bl	1000bc58 <__aeabi_dsub>
10007bae:	1c22      	adds	r2, r4, #0
10007bb0:	1c2b      	adds	r3, r5, #0
10007bb2:	f003 fdb7 	bl	1000b724 <__aeabi_dmul>
10007bb6:	4ab3      	ldr	r2, [pc, #716]	; (10007e84 <__ieee754_pow+0x9fc>)
10007bb8:	4bb3      	ldr	r3, [pc, #716]	; (10007e88 <__ieee754_pow+0xa00>)
10007bba:	f002 fe4d 	bl	1000a858 <__aeabi_dadd>
10007bbe:	1c22      	adds	r2, r4, #0
10007bc0:	1c2b      	adds	r3, r5, #0
10007bc2:	f003 fdaf 	bl	1000b724 <__aeabi_dmul>
10007bc6:	4ab1      	ldr	r2, [pc, #708]	; (10007e8c <__ieee754_pow+0xa04>)
10007bc8:	4bb1      	ldr	r3, [pc, #708]	; (10007e90 <__ieee754_pow+0xa08>)
10007bca:	f004 f845 	bl	1000bc58 <__aeabi_dsub>
10007bce:	1c22      	adds	r2, r4, #0
10007bd0:	1c2b      	adds	r3, r5, #0
10007bd2:	f003 fda7 	bl	1000b724 <__aeabi_dmul>
10007bd6:	4aaf      	ldr	r2, [pc, #700]	; (10007e94 <__ieee754_pow+0xa0c>)
10007bd8:	4baf      	ldr	r3, [pc, #700]	; (10007e98 <__ieee754_pow+0xa10>)
10007bda:	f002 fe3d 	bl	1000a858 <__aeabi_dadd>
10007bde:	1c22      	adds	r2, r4, #0
10007be0:	1c2b      	adds	r3, r5, #0
10007be2:	f003 fd9f 	bl	1000b724 <__aeabi_dmul>
10007be6:	1c02      	adds	r2, r0, #0
10007be8:	1c0b      	adds	r3, r1, #0
10007bea:	1c30      	adds	r0, r6, #0
10007bec:	1c39      	adds	r1, r7, #0
10007bee:	f004 f833 	bl	1000bc58 <__aeabi_dsub>
10007bf2:	1c04      	adds	r4, r0, #0
10007bf4:	1c0d      	adds	r5, r1, #0
10007bf6:	1c22      	adds	r2, r4, #0
10007bf8:	1c2b      	adds	r3, r5, #0
10007bfa:	1c30      	adds	r0, r6, #0
10007bfc:	1c39      	adds	r1, r7, #0
10007bfe:	f003 fd91 	bl	1000b724 <__aeabi_dmul>
10007c02:	2380      	movs	r3, #128	; 0x80
10007c04:	9002      	str	r0, [sp, #8]
10007c06:	9103      	str	r1, [sp, #12]
10007c08:	2200      	movs	r2, #0
10007c0a:	1c20      	adds	r0, r4, #0
10007c0c:	1c29      	adds	r1, r5, #0
10007c0e:	05db      	lsls	r3, r3, #23
10007c10:	f004 f822 	bl	1000bc58 <__aeabi_dsub>
10007c14:	1c02      	adds	r2, r0, #0
10007c16:	1c0b      	adds	r3, r1, #0
10007c18:	9802      	ldr	r0, [sp, #8]
10007c1a:	9903      	ldr	r1, [sp, #12]
10007c1c:	f003 f944 	bl	1000aea8 <__aeabi_ddiv>
10007c20:	9a00      	ldr	r2, [sp, #0]
10007c22:	9b01      	ldr	r3, [sp, #4]
10007c24:	1c04      	adds	r4, r0, #0
10007c26:	1c0d      	adds	r5, r1, #0
10007c28:	1c30      	adds	r0, r6, #0
10007c2a:	1c39      	adds	r1, r7, #0
10007c2c:	f003 fd7a 	bl	1000b724 <__aeabi_dmul>
10007c30:	9a00      	ldr	r2, [sp, #0]
10007c32:	9b01      	ldr	r3, [sp, #4]
10007c34:	f002 fe10 	bl	1000a858 <__aeabi_dadd>
10007c38:	1c02      	adds	r2, r0, #0
10007c3a:	1c0b      	adds	r3, r1, #0
10007c3c:	1c20      	adds	r0, r4, #0
10007c3e:	1c29      	adds	r1, r5, #0
10007c40:	f004 f80a 	bl	1000bc58 <__aeabi_dsub>
10007c44:	1c32      	adds	r2, r6, #0
10007c46:	1c3b      	adds	r3, r7, #0
10007c48:	f004 f806 	bl	1000bc58 <__aeabi_dsub>
10007c4c:	1c0b      	adds	r3, r1, #0
10007c4e:	1c02      	adds	r2, r0, #0
10007c50:	4992      	ldr	r1, [pc, #584]	; (10007e9c <__ieee754_pow+0xa14>)
10007c52:	2000      	movs	r0, #0
10007c54:	f004 f800 	bl	1000bc58 <__aeabi_dsub>
10007c58:	4643      	mov	r3, r8
10007c5a:	185c      	adds	r4, r3, r1
10007c5c:	1523      	asrs	r3, r4, #20
10007c5e:	2b00      	cmp	r3, #0
10007c60:	dc00      	bgt.n	10007c64 <__ieee754_pow+0x7dc>
10007c62:	e14f      	b.n	10007f04 <__ieee754_pow+0xa7c>
10007c64:	1c02      	adds	r2, r0, #0
10007c66:	1c23      	adds	r3, r4, #0
10007c68:	9806      	ldr	r0, [sp, #24]
10007c6a:	9907      	ldr	r1, [sp, #28]
10007c6c:	f003 fd5a 	bl	1000b724 <__aeabi_dmul>
10007c70:	e452      	b.n	10007518 <__ieee754_pow+0x90>
10007c72:	4653      	mov	r3, sl
10007c74:	2b00      	cmp	r3, #0
10007c76:	da00      	bge.n	10007c7a <__ieee754_pow+0x7f2>
10007c78:	e47c      	b.n	10007574 <__ieee754_pow+0xec>
10007c7a:	2000      	movs	r0, #0
10007c7c:	2100      	movs	r1, #0
10007c7e:	e44b      	b.n	10007518 <__ieee754_pow+0x90>
10007c80:	4987      	ldr	r1, [pc, #540]	; (10007ea0 <__ieee754_pow+0xa18>)
10007c82:	468c      	mov	ip, r1
10007c84:	4659      	mov	r1, fp
10007c86:	4464      	add	r4, ip
10007c88:	430c      	orrs	r4, r1
10007c8a:	d000      	beq.n	10007c8e <__ieee754_pow+0x806>
10007c8c:	e0c4      	b.n	10007e18 <__ieee754_pow+0x990>
10007c8e:	1c10      	adds	r0, r2, #0
10007c90:	1c19      	adds	r1, r3, #0
10007c92:	e4c9      	b.n	10007628 <__ieee754_pow+0x1a0>
10007c94:	1c30      	adds	r0, r6, #0
10007c96:	1c29      	adds	r1, r5, #0
10007c98:	1c32      	adds	r2, r6, #0
10007c9a:	1c2b      	adds	r3, r5, #0
10007c9c:	f003 fd42 	bl	1000b724 <__aeabi_dmul>
10007ca0:	f7ff fc3a 	bl	10007518 <__ieee754_pow+0x90>
10007ca4:	4b7f      	ldr	r3, [pc, #508]	; (10007ea4 <__ieee754_pow+0xa1c>)
10007ca6:	004e      	lsls	r6, r1, #1
10007ca8:	0876      	lsrs	r6, r6, #1
10007caa:	429e      	cmp	r6, r3
10007cac:	dc00      	bgt.n	10007cb0 <__ieee754_pow+0x828>
10007cae:	e117      	b.n	10007ee0 <__ieee754_pow+0xa58>
10007cb0:	4b7d      	ldr	r3, [pc, #500]	; (10007ea8 <__ieee754_pow+0xa20>)
10007cb2:	444b      	add	r3, r9
10007cb4:	4303      	orrs	r3, r0
10007cb6:	d10c      	bne.n	10007cd2 <__ieee754_pow+0x84a>
10007cb8:	1c22      	adds	r2, r4, #0
10007cba:	1c2b      	adds	r3, r5, #0
10007cbc:	f003 ffcc 	bl	1000bc58 <__aeabi_dsub>
10007cc0:	1c02      	adds	r2, r0, #0
10007cc2:	1c0b      	adds	r3, r1, #0
10007cc4:	9800      	ldr	r0, [sp, #0]
10007cc6:	9901      	ldr	r1, [sp, #4]
10007cc8:	f001 fe32 	bl	10009930 <__aeabi_dcmple>
10007ccc:	2800      	cmp	r0, #0
10007cce:	d100      	bne.n	10007cd2 <__ieee754_pow+0x84a>
10007cd0:	e6ee      	b.n	10007ab0 <__ieee754_pow+0x628>
10007cd2:	9806      	ldr	r0, [sp, #24]
10007cd4:	9907      	ldr	r1, [sp, #28]
10007cd6:	4a75      	ldr	r2, [pc, #468]	; (10007eac <__ieee754_pow+0xa24>)
10007cd8:	4b75      	ldr	r3, [pc, #468]	; (10007eb0 <__ieee754_pow+0xa28>)
10007cda:	f003 fd23 	bl	1000b724 <__aeabi_dmul>
10007cde:	4a73      	ldr	r2, [pc, #460]	; (10007eac <__ieee754_pow+0xa24>)
10007ce0:	4b73      	ldr	r3, [pc, #460]	; (10007eb0 <__ieee754_pow+0xa28>)
10007ce2:	f003 fd1f 	bl	1000b724 <__aeabi_dmul>
10007ce6:	f7ff fc17 	bl	10007518 <__ieee754_pow+0x90>
10007cea:	2300      	movs	r3, #0
10007cec:	4c6b      	ldr	r4, [pc, #428]	; (10007e9c <__ieee754_pow+0xa14>)
10007cee:	9306      	str	r3, [sp, #24]
10007cf0:	9407      	str	r4, [sp, #28]
10007cf2:	e64c      	b.n	1000798e <__ieee754_pow+0x506>
10007cf4:	4653      	mov	r3, sl
10007cf6:	2b00      	cmp	r3, #0
10007cf8:	dabf      	bge.n	10007c7a <__ieee754_pow+0x7f2>
10007cfa:	9b00      	ldr	r3, [sp, #0]
10007cfc:	9c01      	ldr	r4, [sp, #4]
10007cfe:	2280      	movs	r2, #128	; 0x80
10007d00:	0612      	lsls	r2, r2, #24
10007d02:	1c18      	adds	r0, r3, #0
10007d04:	4694      	mov	ip, r2
10007d06:	1c23      	adds	r3, r4, #0
10007d08:	4463      	add	r3, ip
10007d0a:	1c19      	adds	r1, r3, #0
10007d0c:	f7ff fc04 	bl	10007518 <__ieee754_pow+0x90>
10007d10:	2000      	movs	r0, #0
10007d12:	4962      	ldr	r1, [pc, #392]	; (10007e9c <__ieee754_pow+0xa14>)
10007d14:	f003 f8c8 	bl	1000aea8 <__aeabi_ddiv>
10007d18:	1c02      	adds	r2, r0, #0
10007d1a:	1c0b      	adds	r3, r1, #0
10007d1c:	e43c      	b.n	10007598 <__ieee754_pow+0x110>
10007d1e:	2400      	movs	r4, #0
10007d20:	2100      	movs	r1, #0
10007d22:	e4cc      	b.n	100076be <__ieee754_pow+0x236>
10007d24:	4963      	ldr	r1, [pc, #396]	; (10007eb4 <__ieee754_pow+0xa2c>)
10007d26:	428c      	cmp	r4, r1
10007d28:	dda3      	ble.n	10007c72 <__ieee754_pow+0x7ea>
10007d2a:	495c      	ldr	r1, [pc, #368]	; (10007e9c <__ieee754_pow+0xa14>)
10007d2c:	428c      	cmp	r4, r1
10007d2e:	dd01      	ble.n	10007d34 <__ieee754_pow+0x8ac>
10007d30:	f7ff fc1c 	bl	1000756c <__ieee754_pow+0xe4>
10007d34:	1c10      	adds	r0, r2, #0
10007d36:	1c19      	adds	r1, r3, #0
10007d38:	2200      	movs	r2, #0
10007d3a:	4b58      	ldr	r3, [pc, #352]	; (10007e9c <__ieee754_pow+0xa14>)
10007d3c:	f003 ff8c 	bl	1000bc58 <__aeabi_dsub>
10007d40:	22c0      	movs	r2, #192	; 0xc0
10007d42:	4b5d      	ldr	r3, [pc, #372]	; (10007eb8 <__ieee754_pow+0xa30>)
10007d44:	05d2      	lsls	r2, r2, #23
10007d46:	1c04      	adds	r4, r0, #0
10007d48:	1c0d      	adds	r5, r1, #0
10007d4a:	f003 fceb 	bl	1000b724 <__aeabi_dmul>
10007d4e:	4a5b      	ldr	r2, [pc, #364]	; (10007ebc <__ieee754_pow+0xa34>)
10007d50:	1c06      	adds	r6, r0, #0
10007d52:	1c0f      	adds	r7, r1, #0
10007d54:	1c20      	adds	r0, r4, #0
10007d56:	1c29      	adds	r1, r5, #0
10007d58:	4b59      	ldr	r3, [pc, #356]	; (10007ec0 <__ieee754_pow+0xa38>)
10007d5a:	f003 fce3 	bl	1000b724 <__aeabi_dmul>
10007d5e:	1c22      	adds	r2, r4, #0
10007d60:	9002      	str	r0, [sp, #8]
10007d62:	9103      	str	r1, [sp, #12]
10007d64:	1c2b      	adds	r3, r5, #0
10007d66:	1c20      	adds	r0, r4, #0
10007d68:	1c29      	adds	r1, r5, #0
10007d6a:	f003 fcdb 	bl	1000b724 <__aeabi_dmul>
10007d6e:	2200      	movs	r2, #0
10007d70:	9004      	str	r0, [sp, #16]
10007d72:	9105      	str	r1, [sp, #20]
10007d74:	4b53      	ldr	r3, [pc, #332]	; (10007ec4 <__ieee754_pow+0xa3c>)
10007d76:	1c20      	adds	r0, r4, #0
10007d78:	1c29      	adds	r1, r5, #0
10007d7a:	f003 fcd3 	bl	1000b724 <__aeabi_dmul>
10007d7e:	1c02      	adds	r2, r0, #0
10007d80:	1c0b      	adds	r3, r1, #0
10007d82:	4851      	ldr	r0, [pc, #324]	; (10007ec8 <__ieee754_pow+0xa40>)
10007d84:	4951      	ldr	r1, [pc, #324]	; (10007ecc <__ieee754_pow+0xa44>)
10007d86:	f003 ff67 	bl	1000bc58 <__aeabi_dsub>
10007d8a:	1c22      	adds	r2, r4, #0
10007d8c:	1c2b      	adds	r3, r5, #0
10007d8e:	f003 fcc9 	bl	1000b724 <__aeabi_dmul>
10007d92:	1c02      	adds	r2, r0, #0
10007d94:	1c0b      	adds	r3, r1, #0
10007d96:	2000      	movs	r0, #0
10007d98:	494d      	ldr	r1, [pc, #308]	; (10007ed0 <__ieee754_pow+0xa48>)
10007d9a:	f003 ff5d 	bl	1000bc58 <__aeabi_dsub>
10007d9e:	1c02      	adds	r2, r0, #0
10007da0:	1c0b      	adds	r3, r1, #0
10007da2:	9804      	ldr	r0, [sp, #16]
10007da4:	9905      	ldr	r1, [sp, #20]
10007da6:	f003 fcbd 	bl	1000b724 <__aeabi_dmul>
10007daa:	4a4a      	ldr	r2, [pc, #296]	; (10007ed4 <__ieee754_pow+0xa4c>)
10007dac:	4b42      	ldr	r3, [pc, #264]	; (10007eb8 <__ieee754_pow+0xa30>)
10007dae:	f003 fcb9 	bl	1000b724 <__aeabi_dmul>
10007db2:	1c02      	adds	r2, r0, #0
10007db4:	1c0b      	adds	r3, r1, #0
10007db6:	9802      	ldr	r0, [sp, #8]
10007db8:	9903      	ldr	r1, [sp, #12]
10007dba:	f003 ff4d 	bl	1000bc58 <__aeabi_dsub>
10007dbe:	1c04      	adds	r4, r0, #0
10007dc0:	1c0d      	adds	r5, r1, #0
10007dc2:	1c22      	adds	r2, r4, #0
10007dc4:	1c2b      	adds	r3, r5, #0
10007dc6:	1c30      	adds	r0, r6, #0
10007dc8:	1c39      	adds	r1, r7, #0
10007dca:	f002 fd45 	bl	1000a858 <__aeabi_dadd>
10007dce:	2200      	movs	r2, #0
10007dd0:	1c10      	adds	r0, r2, #0
10007dd2:	1c3b      	adds	r3, r7, #0
10007dd4:	1c32      	adds	r2, r6, #0
10007dd6:	9002      	str	r0, [sp, #8]
10007dd8:	9103      	str	r1, [sp, #12]
10007dda:	f003 ff3d 	bl	1000bc58 <__aeabi_dsub>
10007dde:	1c02      	adds	r2, r0, #0
10007de0:	1c0b      	adds	r3, r1, #0
10007de2:	1c20      	adds	r0, r4, #0
10007de4:	1c29      	adds	r1, r5, #0
10007de6:	f003 ff37 	bl	1000bc58 <__aeabi_dsub>
10007dea:	9004      	str	r0, [sp, #16]
10007dec:	9105      	str	r1, [sp, #20]
10007dee:	e5c4      	b.n	1000797a <__ieee754_pow+0x4f2>
10007df0:	1c32      	adds	r2, r6, #0
10007df2:	1c2b      	adds	r3, r5, #0
10007df4:	2000      	movs	r0, #0
10007df6:	4929      	ldr	r1, [pc, #164]	; (10007e9c <__ieee754_pow+0xa14>)
10007df8:	f003 f856 	bl	1000aea8 <__aeabi_ddiv>
10007dfc:	f7ff fb8c 	bl	10007518 <__ieee754_pow+0x90>
10007e00:	9806      	ldr	r0, [sp, #24]
10007e02:	9907      	ldr	r1, [sp, #28]
10007e04:	4a34      	ldr	r2, [pc, #208]	; (10007ed8 <__ieee754_pow+0xa50>)
10007e06:	4b35      	ldr	r3, [pc, #212]	; (10007edc <__ieee754_pow+0xa54>)
10007e08:	f003 fc8c 	bl	1000b724 <__aeabi_dmul>
10007e0c:	4a32      	ldr	r2, [pc, #200]	; (10007ed8 <__ieee754_pow+0xa50>)
10007e0e:	4b33      	ldr	r3, [pc, #204]	; (10007edc <__ieee754_pow+0xa54>)
10007e10:	f003 fc88 	bl	1000b724 <__aeabi_dmul>
10007e14:	f7ff fb80 	bl	10007518 <__ieee754_pow+0x90>
10007e18:	4659      	mov	r1, fp
10007e1a:	1c10      	adds	r0, r2, #0
10007e1c:	2901      	cmp	r1, #1
10007e1e:	d06c      	beq.n	10007efa <__ieee754_pow+0xa72>
10007e20:	1c19      	adds	r1, r3, #0
10007e22:	f7ff fb79 	bl	10007518 <__ieee754_pow+0x90>
10007e26:	2a00      	cmp	r2, #0
10007e28:	d001      	beq.n	10007e2e <__ieee754_pow+0x9a6>
10007e2a:	f7ff fb82 	bl	10007532 <__ieee754_pow+0xaa>
10007e2e:	1c3a      	adds	r2, r7, #0
10007e30:	1a09      	subs	r1, r1, r0
10007e32:	410a      	asrs	r2, r1
10007e34:	1c13      	adds	r3, r2, #0
10007e36:	408b      	lsls	r3, r1
10007e38:	42bb      	cmp	r3, r7
10007e3a:	d001      	beq.n	10007e40 <__ieee754_pow+0x9b8>
10007e3c:	f7ff fb50 	bl	100074e0 <__ieee754_pow+0x58>
10007e40:	2301      	movs	r3, #1
10007e42:	4013      	ands	r3, r2
10007e44:	2202      	movs	r2, #2
10007e46:	1ad3      	subs	r3, r2, r3
10007e48:	469b      	mov	fp, r3
10007e4a:	f7ff fb49 	bl	100074e0 <__ieee754_pow+0x58>
10007e4e:	46c0      	nop			; (mov r8, r8)
10007e50:	fffffc02 	.word	0xfffffc02
10007e54:	fffffc01 	.word	0xfffffc01
10007e58:	000fffff 	.word	0x000fffff
10007e5c:	00000413 	.word	0x00000413
10007e60:	3fe62e43 	.word	0x3fe62e43
10007e64:	fefa39ef 	.word	0xfefa39ef
10007e68:	3fe62e42 	.word	0x3fe62e42
10007e6c:	0ca86c39 	.word	0x0ca86c39
10007e70:	be205c61 	.word	0xbe205c61
10007e74:	72bea4d0 	.word	0x72bea4d0
10007e78:	3e663769 	.word	0x3e663769
10007e7c:	c5d26bf1 	.word	0xc5d26bf1
10007e80:	3ebbbd41 	.word	0x3ebbbd41
10007e84:	af25de2c 	.word	0xaf25de2c
10007e88:	3f11566a 	.word	0x3f11566a
10007e8c:	16bebd93 	.word	0x16bebd93
10007e90:	3f66c16c 	.word	0x3f66c16c
10007e94:	5555553e 	.word	0x5555553e
10007e98:	3fc55555 	.word	0x3fc55555
10007e9c:	3ff00000 	.word	0x3ff00000
10007ea0:	c0100000 	.word	0xc0100000
10007ea4:	4090cbff 	.word	0x4090cbff
10007ea8:	3f6f3400 	.word	0x3f6f3400
10007eac:	c2f8f359 	.word	0xc2f8f359
10007eb0:	01a56e1f 	.word	0x01a56e1f
10007eb4:	3feffffe 	.word	0x3feffffe
10007eb8:	3ff71547 	.word	0x3ff71547
10007ebc:	f85ddf44 	.word	0xf85ddf44
10007ec0:	3e54ae0b 	.word	0x3e54ae0b
10007ec4:	3fd00000 	.word	0x3fd00000
10007ec8:	55555555 	.word	0x55555555
10007ecc:	3fd55555 	.word	0x3fd55555
10007ed0:	3fe00000 	.word	0x3fe00000
10007ed4:	652b82fe 	.word	0x652b82fe
10007ed8:	8800759c 	.word	0x8800759c
10007edc:	7e37e43c 	.word	0x7e37e43c
10007ee0:	4b0b      	ldr	r3, [pc, #44]	; (10007f10 <__ieee754_pow+0xa88>)
10007ee2:	429e      	cmp	r6, r3
10007ee4:	dd00      	ble.n	10007ee8 <__ieee754_pow+0xa60>
10007ee6:	e5e3      	b.n	10007ab0 <__ieee754_pow+0x628>
10007ee8:	2300      	movs	r3, #0
10007eea:	4698      	mov	r8, r3
10007eec:	4699      	mov	r9, r3
10007eee:	e611      	b.n	10007b14 <__ieee754_pow+0x68c>
10007ef0:	2480      	movs	r4, #128	; 0x80
10007ef2:	2101      	movs	r1, #1
10007ef4:	02e4      	lsls	r4, r4, #11
10007ef6:	f7ff fbe2 	bl	100076be <__ieee754_pow+0x236>
10007efa:	2180      	movs	r1, #128	; 0x80
10007efc:	0609      	lsls	r1, r1, #24
10007efe:	1859      	adds	r1, r3, r1
10007f00:	f7ff fb0a 	bl	10007518 <__ieee754_pow+0x90>
10007f04:	464a      	mov	r2, r9
10007f06:	f001 fc77 	bl	100097f8 <scalbn>
10007f0a:	1c02      	adds	r2, r0, #0
10007f0c:	1c0b      	adds	r3, r1, #0
10007f0e:	e6ab      	b.n	10007c68 <__ieee754_pow+0x7e0>
10007f10:	3fe00000 	.word	0x3fe00000

10007f14 <__ieee754_rem_pio2>:
10007f14:	b5f0      	push	{r4, r5, r6, r7, lr}
10007f16:	4656      	mov	r6, sl
10007f18:	465f      	mov	r7, fp
10007f1a:	464d      	mov	r5, r9
10007f1c:	b4e0      	push	{r5, r6, r7}
10007f1e:	004b      	lsls	r3, r1, #1
10007f20:	085e      	lsrs	r6, r3, #1
10007f22:	4bd4      	ldr	r3, [pc, #848]	; (10008274 <__ieee754_rem_pio2+0x360>)
10007f24:	b090      	sub	sp, #64	; 0x40
10007f26:	468a      	mov	sl, r1
10007f28:	429e      	cmp	r6, r3
10007f2a:	dc00      	bgt.n	10007f2e <__ieee754_rem_pio2+0x1a>
10007f2c:	e089      	b.n	10008042 <__ieee754_rem_pio2+0x12e>
10007f2e:	4bd2      	ldr	r3, [pc, #840]	; (10008278 <__ieee754_rem_pio2+0x364>)
10007f30:	4691      	mov	r9, r2
10007f32:	1c0c      	adds	r4, r1, #0
10007f34:	1c05      	adds	r5, r0, #0
10007f36:	429e      	cmp	r6, r3
10007f38:	dc22      	bgt.n	10007f80 <__ieee754_rem_pio2+0x6c>
10007f3a:	4ad0      	ldr	r2, [pc, #832]	; (1000827c <__ieee754_rem_pio2+0x368>)
10007f3c:	2c00      	cmp	r4, #0
10007f3e:	dc00      	bgt.n	10007f42 <__ieee754_rem_pio2+0x2e>
10007f40:	e1be      	b.n	100082c0 <__ieee754_rem_pio2+0x3ac>
10007f42:	4bcf      	ldr	r3, [pc, #828]	; (10008280 <__ieee754_rem_pio2+0x36c>)
10007f44:	f003 fe88 	bl	1000bc58 <__aeabi_dsub>
10007f48:	4bcd      	ldr	r3, [pc, #820]	; (10008280 <__ieee754_rem_pio2+0x36c>)
10007f4a:	1c04      	adds	r4, r0, #0
10007f4c:	1c0d      	adds	r5, r1, #0
10007f4e:	429e      	cmp	r6, r3
10007f50:	d100      	bne.n	10007f54 <__ieee754_rem_pio2+0x40>
10007f52:	e090      	b.n	10008076 <__ieee754_rem_pio2+0x162>
10007f54:	4acb      	ldr	r2, [pc, #812]	; (10008284 <__ieee754_rem_pio2+0x370>)
10007f56:	4bcc      	ldr	r3, [pc, #816]	; (10008288 <__ieee754_rem_pio2+0x374>)
10007f58:	f003 fe7e 	bl	1000bc58 <__aeabi_dsub>
10007f5c:	1c02      	adds	r2, r0, #0
10007f5e:	1c0b      	adds	r3, r1, #0
10007f60:	4649      	mov	r1, r9
10007f62:	1c20      	adds	r0, r4, #0
10007f64:	600a      	str	r2, [r1, #0]
10007f66:	604b      	str	r3, [r1, #4]
10007f68:	1c29      	adds	r1, r5, #0
10007f6a:	f003 fe75 	bl	1000bc58 <__aeabi_dsub>
10007f6e:	4bc6      	ldr	r3, [pc, #792]	; (10008288 <__ieee754_rem_pio2+0x374>)
10007f70:	4ac4      	ldr	r2, [pc, #784]	; (10008284 <__ieee754_rem_pio2+0x370>)
10007f72:	f003 fe71 	bl	1000bc58 <__aeabi_dsub>
10007f76:	464b      	mov	r3, r9
10007f78:	6098      	str	r0, [r3, #8]
10007f7a:	60d9      	str	r1, [r3, #12]
10007f7c:	2001      	movs	r0, #1
10007f7e:	e069      	b.n	10008054 <__ieee754_rem_pio2+0x140>
10007f80:	4bc2      	ldr	r3, [pc, #776]	; (1000828c <__ieee754_rem_pio2+0x378>)
10007f82:	429e      	cmp	r6, r3
10007f84:	dc00      	bgt.n	10007f88 <__ieee754_rem_pio2+0x74>
10007f86:	e093      	b.n	100080b0 <__ieee754_rem_pio2+0x19c>
10007f88:	4bc1      	ldr	r3, [pc, #772]	; (10008290 <__ieee754_rem_pio2+0x37c>)
10007f8a:	429e      	cmp	r6, r3
10007f8c:	dc68      	bgt.n	10008060 <__ieee754_rem_pio2+0x14c>
10007f8e:	49c1      	ldr	r1, [pc, #772]	; (10008294 <__ieee754_rem_pio2+0x380>)
10007f90:	1532      	asrs	r2, r6, #20
10007f92:	468b      	mov	fp, r1
10007f94:	4493      	add	fp, r2
10007f96:	465b      	mov	r3, fp
10007f98:	051b      	lsls	r3, r3, #20
10007f9a:	1af5      	subs	r5, r6, r3
10007f9c:	1c29      	adds	r1, r5, #0
10007f9e:	1c04      	adds	r4, r0, #0
10007fa0:	f004 f9d4 	bl	1000c34c <__aeabi_d2iz>
10007fa4:	f004 fa08 	bl	1000c3b8 <__aeabi_i2d>
10007fa8:	1c02      	adds	r2, r0, #0
10007faa:	1c0b      	adds	r3, r1, #0
10007fac:	1c20      	adds	r0, r4, #0
10007fae:	1c29      	adds	r1, r5, #0
10007fb0:	920a      	str	r2, [sp, #40]	; 0x28
10007fb2:	930b      	str	r3, [sp, #44]	; 0x2c
10007fb4:	f003 fe50 	bl	1000bc58 <__aeabi_dsub>
10007fb8:	2200      	movs	r2, #0
10007fba:	4bb7      	ldr	r3, [pc, #732]	; (10008298 <__ieee754_rem_pio2+0x384>)
10007fbc:	f003 fbb2 	bl	1000b724 <__aeabi_dmul>
10007fc0:	1c0f      	adds	r7, r1, #0
10007fc2:	1c06      	adds	r6, r0, #0
10007fc4:	f004 f9c2 	bl	1000c34c <__aeabi_d2iz>
10007fc8:	f004 f9f6 	bl	1000c3b8 <__aeabi_i2d>
10007fcc:	1c04      	adds	r4, r0, #0
10007fce:	1c0d      	adds	r5, r1, #0
10007fd0:	1c22      	adds	r2, r4, #0
10007fd2:	1c2b      	adds	r3, r5, #0
10007fd4:	1c30      	adds	r0, r6, #0
10007fd6:	1c39      	adds	r1, r7, #0
10007fd8:	940c      	str	r4, [sp, #48]	; 0x30
10007fda:	950d      	str	r5, [sp, #52]	; 0x34
10007fdc:	f003 fe3c 	bl	1000bc58 <__aeabi_dsub>
10007fe0:	2200      	movs	r2, #0
10007fe2:	4bad      	ldr	r3, [pc, #692]	; (10008298 <__ieee754_rem_pio2+0x384>)
10007fe4:	f003 fb9e 	bl	1000b724 <__aeabi_dmul>
10007fe8:	2200      	movs	r2, #0
10007fea:	2300      	movs	r3, #0
10007fec:	900e      	str	r0, [sp, #56]	; 0x38
10007fee:	910f      	str	r1, [sp, #60]	; 0x3c
10007ff0:	f001 fc8e 	bl	10009910 <__aeabi_dcmpeq>
10007ff4:	2800      	cmp	r0, #0
10007ff6:	d100      	bne.n	10007ffa <__ieee754_rem_pio2+0xe6>
10007ff8:	e181      	b.n	100082fe <__ieee754_rem_pio2+0x3ea>
10007ffa:	2300      	movs	r3, #0
10007ffc:	2200      	movs	r2, #0
10007ffe:	1c20      	adds	r0, r4, #0
10008000:	1c29      	adds	r1, r5, #0
10008002:	f001 fc85 	bl	10009910 <__aeabi_dcmpeq>
10008006:	2202      	movs	r2, #2
10008008:	1e43      	subs	r3, r0, #1
1000800a:	4198      	sbcs	r0, r3
1000800c:	1a13      	subs	r3, r2, r0
1000800e:	2202      	movs	r2, #2
10008010:	9200      	str	r2, [sp, #0]
10008012:	4aa2      	ldr	r2, [pc, #648]	; (1000829c <__ieee754_rem_pio2+0x388>)
10008014:	a80a      	add	r0, sp, #40	; 0x28
10008016:	9201      	str	r2, [sp, #4]
10008018:	4649      	mov	r1, r9
1000801a:	465a      	mov	r2, fp
1000801c:	f000 fba2 	bl	10008764 <__kernel_rem_pio2>
10008020:	4653      	mov	r3, sl
10008022:	2b00      	cmp	r3, #0
10008024:	da16      	bge.n	10008054 <__ieee754_rem_pio2+0x140>
10008026:	2280      	movs	r2, #128	; 0x80
10008028:	464b      	mov	r3, r9
1000802a:	0612      	lsls	r2, r2, #24
1000802c:	4694      	mov	ip, r2
1000802e:	464a      	mov	r2, r9
10008030:	685b      	ldr	r3, [r3, #4]
10008032:	4240      	negs	r0, r0
10008034:	4463      	add	r3, ip
10008036:	6053      	str	r3, [r2, #4]
10008038:	68d3      	ldr	r3, [r2, #12]
1000803a:	464a      	mov	r2, r9
1000803c:	4463      	add	r3, ip
1000803e:	60d3      	str	r3, [r2, #12]
10008040:	e008      	b.n	10008054 <__ieee754_rem_pio2+0x140>
10008042:	1c04      	adds	r4, r0, #0
10008044:	1c0d      	adds	r5, r1, #0
10008046:	2000      	movs	r0, #0
10008048:	2100      	movs	r1, #0
1000804a:	6090      	str	r0, [r2, #8]
1000804c:	60d1      	str	r1, [r2, #12]
1000804e:	2000      	movs	r0, #0
10008050:	6014      	str	r4, [r2, #0]
10008052:	6055      	str	r5, [r2, #4]
10008054:	b010      	add	sp, #64	; 0x40
10008056:	bc1c      	pop	{r2, r3, r4}
10008058:	4691      	mov	r9, r2
1000805a:	469a      	mov	sl, r3
1000805c:	46a3      	mov	fp, r4
1000805e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008060:	4653      	mov	r3, sl
10008062:	1c2a      	adds	r2, r5, #0
10008064:	f003 fdf8 	bl	1000bc58 <__aeabi_dsub>
10008068:	464b      	mov	r3, r9
1000806a:	6098      	str	r0, [r3, #8]
1000806c:	60d9      	str	r1, [r3, #12]
1000806e:	6018      	str	r0, [r3, #0]
10008070:	6059      	str	r1, [r3, #4]
10008072:	2000      	movs	r0, #0
10008074:	e7ee      	b.n	10008054 <__ieee754_rem_pio2+0x140>
10008076:	22d3      	movs	r2, #211	; 0xd3
10008078:	4b83      	ldr	r3, [pc, #524]	; (10008288 <__ieee754_rem_pio2+0x374>)
1000807a:	0552      	lsls	r2, r2, #21
1000807c:	f003 fdec 	bl	1000bc58 <__aeabi_dsub>
10008080:	4a87      	ldr	r2, [pc, #540]	; (100082a0 <__ieee754_rem_pio2+0x38c>)
10008082:	4b88      	ldr	r3, [pc, #544]	; (100082a4 <__ieee754_rem_pio2+0x390>)
10008084:	1c04      	adds	r4, r0, #0
10008086:	1c0d      	adds	r5, r1, #0
10008088:	f003 fde6 	bl	1000bc58 <__aeabi_dsub>
1000808c:	1c02      	adds	r2, r0, #0
1000808e:	1c0b      	adds	r3, r1, #0
10008090:	4649      	mov	r1, r9
10008092:	1c20      	adds	r0, r4, #0
10008094:	600a      	str	r2, [r1, #0]
10008096:	604b      	str	r3, [r1, #4]
10008098:	1c29      	adds	r1, r5, #0
1000809a:	f003 fddd 	bl	1000bc58 <__aeabi_dsub>
1000809e:	4b81      	ldr	r3, [pc, #516]	; (100082a4 <__ieee754_rem_pio2+0x390>)
100080a0:	4a7f      	ldr	r2, [pc, #508]	; (100082a0 <__ieee754_rem_pio2+0x38c>)
100080a2:	f003 fdd9 	bl	1000bc58 <__aeabi_dsub>
100080a6:	464b      	mov	r3, r9
100080a8:	6098      	str	r0, [r3, #8]
100080aa:	60d9      	str	r1, [r3, #12]
100080ac:	2001      	movs	r0, #1
100080ae:	e7d1      	b.n	10008054 <__ieee754_rem_pio2+0x140>
100080b0:	f7fe fe88 	bl	10006dc4 <fabs>
100080b4:	4a7c      	ldr	r2, [pc, #496]	; (100082a8 <__ieee754_rem_pio2+0x394>)
100080b6:	4b7d      	ldr	r3, [pc, #500]	; (100082ac <__ieee754_rem_pio2+0x398>)
100080b8:	1c04      	adds	r4, r0, #0
100080ba:	1c0d      	adds	r5, r1, #0
100080bc:	f003 fb32 	bl	1000b724 <__aeabi_dmul>
100080c0:	2200      	movs	r2, #0
100080c2:	4b7b      	ldr	r3, [pc, #492]	; (100082b0 <__ieee754_rem_pio2+0x39c>)
100080c4:	f002 fbc8 	bl	1000a858 <__aeabi_dadd>
100080c8:	f004 f940 	bl	1000c34c <__aeabi_d2iz>
100080cc:	1c07      	adds	r7, r0, #0
100080ce:	f004 f973 	bl	1000c3b8 <__aeabi_i2d>
100080d2:	4a6a      	ldr	r2, [pc, #424]	; (1000827c <__ieee754_rem_pio2+0x368>)
100080d4:	4b6a      	ldr	r3, [pc, #424]	; (10008280 <__ieee754_rem_pio2+0x36c>)
100080d6:	9004      	str	r0, [sp, #16]
100080d8:	9105      	str	r1, [sp, #20]
100080da:	f003 fb23 	bl	1000b724 <__aeabi_dmul>
100080de:	1c02      	adds	r2, r0, #0
100080e0:	1c0b      	adds	r3, r1, #0
100080e2:	1c20      	adds	r0, r4, #0
100080e4:	1c29      	adds	r1, r5, #0
100080e6:	f003 fdb7 	bl	1000bc58 <__aeabi_dsub>
100080ea:	4a66      	ldr	r2, [pc, #408]	; (10008284 <__ieee754_rem_pio2+0x370>)
100080ec:	9002      	str	r0, [sp, #8]
100080ee:	9103      	str	r1, [sp, #12]
100080f0:	9804      	ldr	r0, [sp, #16]
100080f2:	9905      	ldr	r1, [sp, #20]
100080f4:	4b64      	ldr	r3, [pc, #400]	; (10008288 <__ieee754_rem_pio2+0x374>)
100080f6:	f003 fb15 	bl	1000b724 <__aeabi_dmul>
100080fa:	9006      	str	r0, [sp, #24]
100080fc:	9107      	str	r1, [sp, #28]
100080fe:	9802      	ldr	r0, [sp, #8]
10008100:	9903      	ldr	r1, [sp, #12]
10008102:	2f1f      	cmp	r7, #31
10008104:	dc33      	bgt.n	1000816e <__ieee754_rem_pio2+0x25a>
10008106:	1e7b      	subs	r3, r7, #1
10008108:	4a6a      	ldr	r2, [pc, #424]	; (100082b4 <__ieee754_rem_pio2+0x3a0>)
1000810a:	009b      	lsls	r3, r3, #2
1000810c:	589b      	ldr	r3, [r3, r2]
1000810e:	42b3      	cmp	r3, r6
10008110:	d02d      	beq.n	1000816e <__ieee754_rem_pio2+0x25a>
10008112:	9a06      	ldr	r2, [sp, #24]
10008114:	9b07      	ldr	r3, [sp, #28]
10008116:	f003 fd9f 	bl	1000bc58 <__aeabi_dsub>
1000811a:	1c0b      	adds	r3, r1, #0
1000811c:	1c0c      	adds	r4, r1, #0
1000811e:	1c02      	adds	r2, r0, #0
10008120:	4649      	mov	r1, r9
10008122:	1c05      	adds	r5, r0, #0
10008124:	600a      	str	r2, [r1, #0]
10008126:	604b      	str	r3, [r1, #4]
10008128:	9802      	ldr	r0, [sp, #8]
1000812a:	9903      	ldr	r1, [sp, #12]
1000812c:	1c2a      	adds	r2, r5, #0
1000812e:	1c23      	adds	r3, r4, #0
10008130:	f003 fd92 	bl	1000bc58 <__aeabi_dsub>
10008134:	9a06      	ldr	r2, [sp, #24]
10008136:	9b07      	ldr	r3, [sp, #28]
10008138:	f003 fd8e 	bl	1000bc58 <__aeabi_dsub>
1000813c:	1c06      	adds	r6, r0, #0
1000813e:	1c0b      	adds	r3, r1, #0
10008140:	4648      	mov	r0, r9
10008142:	1c32      	adds	r2, r6, #0
10008144:	6082      	str	r2, [r0, #8]
10008146:	60c3      	str	r3, [r0, #12]
10008148:	4653      	mov	r3, sl
1000814a:	1c38      	adds	r0, r7, #0
1000814c:	2b00      	cmp	r3, #0
1000814e:	db00      	blt.n	10008152 <__ieee754_rem_pio2+0x23e>
10008150:	e780      	b.n	10008054 <__ieee754_rem_pio2+0x140>
10008152:	464b      	mov	r3, r9
10008154:	601d      	str	r5, [r3, #0]
10008156:	2380      	movs	r3, #128	; 0x80
10008158:	061b      	lsls	r3, r3, #24
1000815a:	469c      	mov	ip, r3
1000815c:	464b      	mov	r3, r9
1000815e:	4464      	add	r4, ip
10008160:	605c      	str	r4, [r3, #4]
10008162:	609e      	str	r6, [r3, #8]
10008164:	464b      	mov	r3, r9
10008166:	4461      	add	r1, ip
10008168:	60d9      	str	r1, [r3, #12]
1000816a:	4278      	negs	r0, r7
1000816c:	e772      	b.n	10008054 <__ieee754_rem_pio2+0x140>
1000816e:	9a06      	ldr	r2, [sp, #24]
10008170:	9b07      	ldr	r3, [sp, #28]
10008172:	f003 fd71 	bl	1000bc58 <__aeabi_dsub>
10008176:	1c0b      	adds	r3, r1, #0
10008178:	1c0c      	adds	r4, r1, #0
1000817a:	1c02      	adds	r2, r0, #0
1000817c:	4649      	mov	r1, r9
1000817e:	600a      	str	r2, [r1, #0]
10008180:	604b      	str	r3, [r1, #4]
10008182:	0063      	lsls	r3, r4, #1
10008184:	1536      	asrs	r6, r6, #20
10008186:	0d5b      	lsrs	r3, r3, #21
10008188:	1c05      	adds	r5, r0, #0
1000818a:	1af3      	subs	r3, r6, r3
1000818c:	2b10      	cmp	r3, #16
1000818e:	ddcb      	ble.n	10008128 <__ieee754_rem_pio2+0x214>
10008190:	9804      	ldr	r0, [sp, #16]
10008192:	9905      	ldr	r1, [sp, #20]
10008194:	22d3      	movs	r2, #211	; 0xd3
10008196:	4b3c      	ldr	r3, [pc, #240]	; (10008288 <__ieee754_rem_pio2+0x374>)
10008198:	0552      	lsls	r2, r2, #21
1000819a:	f003 fac3 	bl	1000b724 <__aeabi_dmul>
1000819e:	1c04      	adds	r4, r0, #0
100081a0:	1c0d      	adds	r5, r1, #0
100081a2:	9802      	ldr	r0, [sp, #8]
100081a4:	9903      	ldr	r1, [sp, #12]
100081a6:	1c22      	adds	r2, r4, #0
100081a8:	1c2b      	adds	r3, r5, #0
100081aa:	f003 fd55 	bl	1000bc58 <__aeabi_dsub>
100081ae:	1c02      	adds	r2, r0, #0
100081b0:	1c0b      	adds	r3, r1, #0
100081b2:	9802      	ldr	r0, [sp, #8]
100081b4:	9903      	ldr	r1, [sp, #12]
100081b6:	9208      	str	r2, [sp, #32]
100081b8:	9309      	str	r3, [sp, #36]	; 0x24
100081ba:	f003 fd4d 	bl	1000bc58 <__aeabi_dsub>
100081be:	1c22      	adds	r2, r4, #0
100081c0:	1c2b      	adds	r3, r5, #0
100081c2:	f003 fd49 	bl	1000bc58 <__aeabi_dsub>
100081c6:	1c04      	adds	r4, r0, #0
100081c8:	1c0d      	adds	r5, r1, #0
100081ca:	9804      	ldr	r0, [sp, #16]
100081cc:	9905      	ldr	r1, [sp, #20]
100081ce:	4a34      	ldr	r2, [pc, #208]	; (100082a0 <__ieee754_rem_pio2+0x38c>)
100081d0:	4b34      	ldr	r3, [pc, #208]	; (100082a4 <__ieee754_rem_pio2+0x390>)
100081d2:	f003 faa7 	bl	1000b724 <__aeabi_dmul>
100081d6:	1c22      	adds	r2, r4, #0
100081d8:	1c2b      	adds	r3, r5, #0
100081da:	f003 fd3d 	bl	1000bc58 <__aeabi_dsub>
100081de:	1c03      	adds	r3, r0, #0
100081e0:	1c0c      	adds	r4, r1, #0
100081e2:	9808      	ldr	r0, [sp, #32]
100081e4:	9909      	ldr	r1, [sp, #36]	; 0x24
100081e6:	9306      	str	r3, [sp, #24]
100081e8:	9407      	str	r4, [sp, #28]
100081ea:	1c1a      	adds	r2, r3, #0
100081ec:	1c23      	adds	r3, r4, #0
100081ee:	f003 fd33 	bl	1000bc58 <__aeabi_dsub>
100081f2:	1c02      	adds	r2, r0, #0
100081f4:	1c0b      	adds	r3, r1, #0
100081f6:	1c05      	adds	r5, r0, #0
100081f8:	4648      	mov	r0, r9
100081fa:	6002      	str	r2, [r0, #0]
100081fc:	6043      	str	r3, [r0, #4]
100081fe:	004b      	lsls	r3, r1, #1
10008200:	0d5b      	lsrs	r3, r3, #21
10008202:	1c0c      	adds	r4, r1, #0
10008204:	9908      	ldr	r1, [sp, #32]
10008206:	9a09      	ldr	r2, [sp, #36]	; 0x24
10008208:	1af3      	subs	r3, r6, r3
1000820a:	9102      	str	r1, [sp, #8]
1000820c:	9203      	str	r2, [sp, #12]
1000820e:	2b31      	cmp	r3, #49	; 0x31
10008210:	dd8a      	ble.n	10008128 <__ieee754_rem_pio2+0x214>
10008212:	9804      	ldr	r0, [sp, #16]
10008214:	9905      	ldr	r1, [sp, #20]
10008216:	22b8      	movs	r2, #184	; 0xb8
10008218:	4b22      	ldr	r3, [pc, #136]	; (100082a4 <__ieee754_rem_pio2+0x390>)
1000821a:	0592      	lsls	r2, r2, #22
1000821c:	f003 fa82 	bl	1000b724 <__aeabi_dmul>
10008220:	1c04      	adds	r4, r0, #0
10008222:	1c0d      	adds	r5, r1, #0
10008224:	9802      	ldr	r0, [sp, #8]
10008226:	9903      	ldr	r1, [sp, #12]
10008228:	1c22      	adds	r2, r4, #0
1000822a:	1c2b      	adds	r3, r5, #0
1000822c:	f003 fd14 	bl	1000bc58 <__aeabi_dsub>
10008230:	1c02      	adds	r2, r0, #0
10008232:	1c0b      	adds	r3, r1, #0
10008234:	9808      	ldr	r0, [sp, #32]
10008236:	9909      	ldr	r1, [sp, #36]	; 0x24
10008238:	9202      	str	r2, [sp, #8]
1000823a:	9303      	str	r3, [sp, #12]
1000823c:	f003 fd0c 	bl	1000bc58 <__aeabi_dsub>
10008240:	1c22      	adds	r2, r4, #0
10008242:	1c2b      	adds	r3, r5, #0
10008244:	f003 fd08 	bl	1000bc58 <__aeabi_dsub>
10008248:	1c04      	adds	r4, r0, #0
1000824a:	1c0d      	adds	r5, r1, #0
1000824c:	9804      	ldr	r0, [sp, #16]
1000824e:	9905      	ldr	r1, [sp, #20]
10008250:	4a19      	ldr	r2, [pc, #100]	; (100082b8 <__ieee754_rem_pio2+0x3a4>)
10008252:	4b1a      	ldr	r3, [pc, #104]	; (100082bc <__ieee754_rem_pio2+0x3a8>)
10008254:	f003 fa66 	bl	1000b724 <__aeabi_dmul>
10008258:	1c22      	adds	r2, r4, #0
1000825a:	1c2b      	adds	r3, r5, #0
1000825c:	f003 fcfc 	bl	1000bc58 <__aeabi_dsub>
10008260:	1c03      	adds	r3, r0, #0
10008262:	1c0c      	adds	r4, r1, #0
10008264:	9802      	ldr	r0, [sp, #8]
10008266:	9903      	ldr	r1, [sp, #12]
10008268:	9306      	str	r3, [sp, #24]
1000826a:	9407      	str	r4, [sp, #28]
1000826c:	1c1a      	adds	r2, r3, #0
1000826e:	1c23      	adds	r3, r4, #0
10008270:	e751      	b.n	10008116 <__ieee754_rem_pio2+0x202>
10008272:	46c0      	nop			; (mov r8, r8)
10008274:	3fe921fb 	.word	0x3fe921fb
10008278:	4002d97b 	.word	0x4002d97b
1000827c:	54400000 	.word	0x54400000
10008280:	3ff921fb 	.word	0x3ff921fb
10008284:	1a626331 	.word	0x1a626331
10008288:	3dd0b461 	.word	0x3dd0b461
1000828c:	413921fb 	.word	0x413921fb
10008290:	7fefffff 	.word	0x7fefffff
10008294:	fffffbea 	.word	0xfffffbea
10008298:	41700000 	.word	0x41700000
1000829c:	1000ce58 	.word	0x1000ce58
100082a0:	2e037073 	.word	0x2e037073
100082a4:	3ba3198a 	.word	0x3ba3198a
100082a8:	6dc9c883 	.word	0x6dc9c883
100082ac:	3fe45f30 	.word	0x3fe45f30
100082b0:	3fe00000 	.word	0x3fe00000
100082b4:	1000cdd8 	.word	0x1000cdd8
100082b8:	252049c1 	.word	0x252049c1
100082bc:	397b839a 	.word	0x397b839a
100082c0:	4b1b      	ldr	r3, [pc, #108]	; (10008330 <__ieee754_rem_pio2+0x41c>)
100082c2:	f002 fac9 	bl	1000a858 <__aeabi_dadd>
100082c6:	4b1a      	ldr	r3, [pc, #104]	; (10008330 <__ieee754_rem_pio2+0x41c>)
100082c8:	1c04      	adds	r4, r0, #0
100082ca:	1c0d      	adds	r5, r1, #0
100082cc:	429e      	cmp	r6, r3
100082ce:	d018      	beq.n	10008302 <__ieee754_rem_pio2+0x3ee>
100082d0:	4a18      	ldr	r2, [pc, #96]	; (10008334 <__ieee754_rem_pio2+0x420>)
100082d2:	4b19      	ldr	r3, [pc, #100]	; (10008338 <__ieee754_rem_pio2+0x424>)
100082d4:	f002 fac0 	bl	1000a858 <__aeabi_dadd>
100082d8:	1c02      	adds	r2, r0, #0
100082da:	1c0b      	adds	r3, r1, #0
100082dc:	4649      	mov	r1, r9
100082de:	1c20      	adds	r0, r4, #0
100082e0:	600a      	str	r2, [r1, #0]
100082e2:	604b      	str	r3, [r1, #4]
100082e4:	1c29      	adds	r1, r5, #0
100082e6:	f003 fcb7 	bl	1000bc58 <__aeabi_dsub>
100082ea:	4a12      	ldr	r2, [pc, #72]	; (10008334 <__ieee754_rem_pio2+0x420>)
100082ec:	4b12      	ldr	r3, [pc, #72]	; (10008338 <__ieee754_rem_pio2+0x424>)
100082ee:	f002 fab3 	bl	1000a858 <__aeabi_dadd>
100082f2:	464b      	mov	r3, r9
100082f4:	6098      	str	r0, [r3, #8]
100082f6:	60d9      	str	r1, [r3, #12]
100082f8:	2001      	movs	r0, #1
100082fa:	4240      	negs	r0, r0
100082fc:	e6aa      	b.n	10008054 <__ieee754_rem_pio2+0x140>
100082fe:	2303      	movs	r3, #3
10008300:	e685      	b.n	1000800e <__ieee754_rem_pio2+0xfa>
10008302:	22d3      	movs	r2, #211	; 0xd3
10008304:	4b0c      	ldr	r3, [pc, #48]	; (10008338 <__ieee754_rem_pio2+0x424>)
10008306:	0552      	lsls	r2, r2, #21
10008308:	f002 faa6 	bl	1000a858 <__aeabi_dadd>
1000830c:	4a0b      	ldr	r2, [pc, #44]	; (1000833c <__ieee754_rem_pio2+0x428>)
1000830e:	4b0c      	ldr	r3, [pc, #48]	; (10008340 <__ieee754_rem_pio2+0x42c>)
10008310:	1c04      	adds	r4, r0, #0
10008312:	1c0d      	adds	r5, r1, #0
10008314:	f002 faa0 	bl	1000a858 <__aeabi_dadd>
10008318:	1c02      	adds	r2, r0, #0
1000831a:	1c0b      	adds	r3, r1, #0
1000831c:	4649      	mov	r1, r9
1000831e:	1c20      	adds	r0, r4, #0
10008320:	600a      	str	r2, [r1, #0]
10008322:	604b      	str	r3, [r1, #4]
10008324:	1c29      	adds	r1, r5, #0
10008326:	f003 fc97 	bl	1000bc58 <__aeabi_dsub>
1000832a:	4a04      	ldr	r2, [pc, #16]	; (1000833c <__ieee754_rem_pio2+0x428>)
1000832c:	4b04      	ldr	r3, [pc, #16]	; (10008340 <__ieee754_rem_pio2+0x42c>)
1000832e:	e7de      	b.n	100082ee <__ieee754_rem_pio2+0x3da>
10008330:	3ff921fb 	.word	0x3ff921fb
10008334:	1a626331 	.word	0x1a626331
10008338:	3dd0b461 	.word	0x3dd0b461
1000833c:	2e037073 	.word	0x2e037073
10008340:	3ba3198a 	.word	0x3ba3198a

10008344 <__ieee754_sqrt>:
10008344:	b5f0      	push	{r4, r5, r6, r7, lr}
10008346:	4656      	mov	r6, sl
10008348:	464d      	mov	r5, r9
1000834a:	4644      	mov	r4, r8
1000834c:	465f      	mov	r7, fp
1000834e:	4b75      	ldr	r3, [pc, #468]	; (10008524 <__ieee754_sqrt+0x1e0>)
10008350:	b4f0      	push	{r4, r5, r6, r7}
10008352:	1c0a      	adds	r2, r1, #0
10008354:	1c0e      	adds	r6, r1, #0
10008356:	1c19      	adds	r1, r3, #0
10008358:	b083      	sub	sp, #12
1000835a:	1c05      	adds	r5, r0, #0
1000835c:	1c04      	adds	r4, r0, #0
1000835e:	4031      	ands	r1, r6
10008360:	4299      	cmp	r1, r3
10008362:	d100      	bne.n	10008366 <__ieee754_sqrt+0x22>
10008364:	e0b7      	b.n	100084d6 <__ieee754_sqrt+0x192>
10008366:	2e00      	cmp	r6, #0
10008368:	dc00      	bgt.n	1000836c <__ieee754_sqrt+0x28>
1000836a:	e093      	b.n	10008494 <__ieee754_sqrt+0x150>
1000836c:	1531      	asrs	r1, r6, #20
1000836e:	d100      	bne.n	10008372 <__ieee754_sqrt+0x2e>
10008370:	e0a0      	b.n	100084b4 <__ieee754_sqrt+0x170>
10008372:	4b6d      	ldr	r3, [pc, #436]	; (10008528 <__ieee754_sqrt+0x1e4>)
10008374:	0312      	lsls	r2, r2, #12
10008376:	18ce      	adds	r6, r1, r3
10008378:	2380      	movs	r3, #128	; 0x80
1000837a:	0b12      	lsrs	r2, r2, #12
1000837c:	035b      	lsls	r3, r3, #13
1000837e:	431a      	orrs	r2, r3
10008380:	07f3      	lsls	r3, r6, #31
10008382:	d500      	bpl.n	10008386 <__ieee754_sqrt+0x42>
10008384:	e077      	b.n	10008476 <__ieee754_sqrt+0x132>
10008386:	1073      	asrs	r3, r6, #1
10008388:	0052      	lsls	r2, r2, #1
1000838a:	4698      	mov	r8, r3
1000838c:	0fe3      	lsrs	r3, r4, #31
1000838e:	18d3      	adds	r3, r2, r3
10008390:	2280      	movs	r2, #128	; 0x80
10008392:	2116      	movs	r1, #22
10008394:	2700      	movs	r7, #0
10008396:	2500      	movs	r5, #0
10008398:	0064      	lsls	r4, r4, #1
1000839a:	0392      	lsls	r2, r2, #14
1000839c:	18a8      	adds	r0, r5, r2
1000839e:	4298      	cmp	r0, r3
100083a0:	dc02      	bgt.n	100083a8 <__ieee754_sqrt+0x64>
100083a2:	1885      	adds	r5, r0, r2
100083a4:	1a1b      	subs	r3, r3, r0
100083a6:	18bf      	adds	r7, r7, r2
100083a8:	0fe0      	lsrs	r0, r4, #31
100083aa:	005b      	lsls	r3, r3, #1
100083ac:	3901      	subs	r1, #1
100083ae:	181b      	adds	r3, r3, r0
100083b0:	0064      	lsls	r4, r4, #1
100083b2:	0852      	lsrs	r2, r2, #1
100083b4:	2900      	cmp	r1, #0
100083b6:	d1f1      	bne.n	1000839c <__ieee754_sqrt+0x58>
100083b8:	2200      	movs	r2, #0
100083ba:	9201      	str	r2, [sp, #4]
100083bc:	4694      	mov	ip, r2
100083be:	2280      	movs	r2, #128	; 0x80
100083c0:	0612      	lsls	r2, r2, #24
100083c2:	2020      	movs	r0, #32
100083c4:	4692      	mov	sl, r2
100083c6:	e009      	b.n	100083dc <__ieee754_sqrt+0x98>
100083c8:	42ab      	cmp	r3, r5
100083ca:	d047      	beq.n	1000845c <__ieee754_sqrt+0x118>
100083cc:	0fe1      	lsrs	r1, r4, #31
100083ce:	005b      	lsls	r3, r3, #1
100083d0:	3801      	subs	r0, #1
100083d2:	185b      	adds	r3, r3, r1
100083d4:	0064      	lsls	r4, r4, #1
100083d6:	0852      	lsrs	r2, r2, #1
100083d8:	2800      	cmp	r0, #0
100083da:	d01e      	beq.n	1000841a <__ieee754_sqrt+0xd6>
100083dc:	4661      	mov	r1, ip
100083de:	1889      	adds	r1, r1, r2
100083e0:	429d      	cmp	r5, r3
100083e2:	daf1      	bge.n	100083c8 <__ieee754_sqrt+0x84>
100083e4:	188e      	adds	r6, r1, r2
100083e6:	46b4      	mov	ip, r6
100083e8:	0fce      	lsrs	r6, r1, #31
100083ea:	07f6      	lsls	r6, r6, #31
100083ec:	46a9      	mov	r9, r5
100083ee:	4556      	cmp	r6, sl
100083f0:	d02e      	beq.n	10008450 <__ieee754_sqrt+0x10c>
100083f2:	1b5b      	subs	r3, r3, r5
100083f4:	428c      	cmp	r4, r1
100083f6:	41ad      	sbcs	r5, r5
100083f8:	426d      	negs	r5, r5
100083fa:	1b5b      	subs	r3, r3, r5
100083fc:	1a64      	subs	r4, r4, r1
100083fe:	9901      	ldr	r1, [sp, #4]
10008400:	005b      	lsls	r3, r3, #1
10008402:	468b      	mov	fp, r1
10008404:	4493      	add	fp, r2
10008406:	4659      	mov	r1, fp
10008408:	3801      	subs	r0, #1
1000840a:	9101      	str	r1, [sp, #4]
1000840c:	0fe1      	lsrs	r1, r4, #31
1000840e:	464d      	mov	r5, r9
10008410:	185b      	adds	r3, r3, r1
10008412:	0064      	lsls	r4, r4, #1
10008414:	0852      	lsrs	r2, r2, #1
10008416:	2800      	cmp	r0, #0
10008418:	d1e0      	bne.n	100083dc <__ieee754_sqrt+0x98>
1000841a:	4323      	orrs	r3, r4
1000841c:	d130      	bne.n	10008480 <__ieee754_sqrt+0x13c>
1000841e:	9b01      	ldr	r3, [sp, #4]
10008420:	085b      	lsrs	r3, r3, #1
10008422:	4942      	ldr	r1, [pc, #264]	; (1000852c <__ieee754_sqrt+0x1e8>)
10008424:	107a      	asrs	r2, r7, #1
10008426:	468c      	mov	ip, r1
10008428:	4462      	add	r2, ip
1000842a:	07f9      	lsls	r1, r7, #31
1000842c:	d502      	bpl.n	10008434 <__ieee754_sqrt+0xf0>
1000842e:	2180      	movs	r1, #128	; 0x80
10008430:	0609      	lsls	r1, r1, #24
10008432:	430b      	orrs	r3, r1
10008434:	4641      	mov	r1, r8
10008436:	050e      	lsls	r6, r1, #20
10008438:	18b1      	adds	r1, r6, r2
1000843a:	1c1d      	adds	r5, r3, #0
1000843c:	1c0e      	adds	r6, r1, #0
1000843e:	1c28      	adds	r0, r5, #0
10008440:	1c31      	adds	r1, r6, #0
10008442:	b003      	add	sp, #12
10008444:	bc3c      	pop	{r2, r3, r4, r5}
10008446:	4690      	mov	r8, r2
10008448:	4699      	mov	r9, r3
1000844a:	46a2      	mov	sl, r4
1000844c:	46ab      	mov	fp, r5
1000844e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008450:	4666      	mov	r6, ip
10008452:	2e00      	cmp	r6, #0
10008454:	dbcd      	blt.n	100083f2 <__ieee754_sqrt+0xae>
10008456:	1c6e      	adds	r6, r5, #1
10008458:	46b1      	mov	r9, r6
1000845a:	e7ca      	b.n	100083f2 <__ieee754_sqrt+0xae>
1000845c:	42a1      	cmp	r1, r4
1000845e:	d808      	bhi.n	10008472 <__ieee754_sqrt+0x12e>
10008460:	188e      	adds	r6, r1, r2
10008462:	46b4      	mov	ip, r6
10008464:	0fce      	lsrs	r6, r1, #31
10008466:	07f6      	lsls	r6, r6, #31
10008468:	4556      	cmp	r6, sl
1000846a:	d041      	beq.n	100084f0 <__ieee754_sqrt+0x1ac>
1000846c:	4699      	mov	r9, r3
1000846e:	2300      	movs	r3, #0
10008470:	e7c4      	b.n	100083fc <__ieee754_sqrt+0xb8>
10008472:	1c1d      	adds	r5, r3, #0
10008474:	e7aa      	b.n	100083cc <__ieee754_sqrt+0x88>
10008476:	0fe3      	lsrs	r3, r4, #31
10008478:	0052      	lsls	r2, r2, #1
1000847a:	18d2      	adds	r2, r2, r3
1000847c:	0064      	lsls	r4, r4, #1
1000847e:	e782      	b.n	10008386 <__ieee754_sqrt+0x42>
10008480:	9b01      	ldr	r3, [sp, #4]
10008482:	3301      	adds	r3, #1
10008484:	d03a      	beq.n	100084fc <__ieee754_sqrt+0x1b8>
10008486:	9a01      	ldr	r2, [sp, #4]
10008488:	2301      	movs	r3, #1
1000848a:	4694      	mov	ip, r2
1000848c:	4013      	ands	r3, r2
1000848e:	4463      	add	r3, ip
10008490:	085b      	lsrs	r3, r3, #1
10008492:	e7c6      	b.n	10008422 <__ieee754_sqrt+0xde>
10008494:	0073      	lsls	r3, r6, #1
10008496:	085b      	lsrs	r3, r3, #1
10008498:	4303      	orrs	r3, r0
1000849a:	d0d0      	beq.n	1000843e <__ieee754_sqrt+0xfa>
1000849c:	2100      	movs	r1, #0
1000849e:	2e00      	cmp	r6, #0
100084a0:	d133      	bne.n	1000850a <__ieee754_sqrt+0x1c6>
100084a2:	0ae2      	lsrs	r2, r4, #11
100084a4:	3915      	subs	r1, #21
100084a6:	0564      	lsls	r4, r4, #21
100084a8:	2a00      	cmp	r2, #0
100084aa:	d0fa      	beq.n	100084a2 <__ieee754_sqrt+0x15e>
100084ac:	2380      	movs	r3, #128	; 0x80
100084ae:	035b      	lsls	r3, r3, #13
100084b0:	421a      	tst	r2, r3
100084b2:	d126      	bne.n	10008502 <__ieee754_sqrt+0x1be>
100084b4:	2080      	movs	r0, #128	; 0x80
100084b6:	2300      	movs	r3, #0
100084b8:	0340      	lsls	r0, r0, #13
100084ba:	0052      	lsls	r2, r2, #1
100084bc:	3301      	adds	r3, #1
100084be:	4202      	tst	r2, r0
100084c0:	d0fb      	beq.n	100084ba <__ieee754_sqrt+0x176>
100084c2:	2501      	movs	r5, #1
100084c4:	2020      	movs	r0, #32
100084c6:	1aed      	subs	r5, r5, r3
100084c8:	1ac0      	subs	r0, r0, r3
100084ca:	1949      	adds	r1, r1, r5
100084cc:	1c25      	adds	r5, r4, #0
100084ce:	40c5      	lsrs	r5, r0
100084d0:	409c      	lsls	r4, r3
100084d2:	432a      	orrs	r2, r5
100084d4:	e74d      	b.n	10008372 <__ieee754_sqrt+0x2e>
100084d6:	1c2a      	adds	r2, r5, #0
100084d8:	1c33      	adds	r3, r6, #0
100084da:	1c28      	adds	r0, r5, #0
100084dc:	1c31      	adds	r1, r6, #0
100084de:	f003 f921 	bl	1000b724 <__aeabi_dmul>
100084e2:	1c2a      	adds	r2, r5, #0
100084e4:	1c33      	adds	r3, r6, #0
100084e6:	f002 f9b7 	bl	1000a858 <__aeabi_dadd>
100084ea:	1c05      	adds	r5, r0, #0
100084ec:	1c0e      	adds	r6, r1, #0
100084ee:	e7a6      	b.n	1000843e <__ieee754_sqrt+0xfa>
100084f0:	4666      	mov	r6, ip
100084f2:	2e00      	cmp	r6, #0
100084f4:	daaf      	bge.n	10008456 <__ieee754_sqrt+0x112>
100084f6:	2300      	movs	r3, #0
100084f8:	46a9      	mov	r9, r5
100084fa:	e77f      	b.n	100083fc <__ieee754_sqrt+0xb8>
100084fc:	3701      	adds	r7, #1
100084fe:	2300      	movs	r3, #0
10008500:	e78f      	b.n	10008422 <__ieee754_sqrt+0xde>
10008502:	2020      	movs	r0, #32
10008504:	2501      	movs	r5, #1
10008506:	2300      	movs	r3, #0
10008508:	e7df      	b.n	100084ca <__ieee754_sqrt+0x186>
1000850a:	1c2a      	adds	r2, r5, #0
1000850c:	1c33      	adds	r3, r6, #0
1000850e:	1c28      	adds	r0, r5, #0
10008510:	1c31      	adds	r1, r6, #0
10008512:	f003 fba1 	bl	1000bc58 <__aeabi_dsub>
10008516:	1c02      	adds	r2, r0, #0
10008518:	1c0b      	adds	r3, r1, #0
1000851a:	f002 fcc5 	bl	1000aea8 <__aeabi_ddiv>
1000851e:	1c05      	adds	r5, r0, #0
10008520:	1c0e      	adds	r6, r1, #0
10008522:	e78c      	b.n	1000843e <__ieee754_sqrt+0xfa>
10008524:	7ff00000 	.word	0x7ff00000
10008528:	fffffc01 	.word	0xfffffc01
1000852c:	3fe00000 	.word	0x3fe00000

10008530 <__kernel_cos>:
10008530:	b5f0      	push	{r4, r5, r6, r7, lr}
10008532:	464f      	mov	r7, r9
10008534:	4646      	mov	r6, r8
10008536:	b4c0      	push	{r6, r7}
10008538:	b087      	sub	sp, #28
1000853a:	9200      	str	r2, [sp, #0]
1000853c:	9301      	str	r3, [sp, #4]
1000853e:	4b75      	ldr	r3, [pc, #468]	; (10008714 <__kernel_cos+0x1e4>)
10008540:	004f      	lsls	r7, r1, #1
10008542:	4681      	mov	r9, r0
10008544:	4688      	mov	r8, r1
10008546:	087f      	lsrs	r7, r7, #1
10008548:	429f      	cmp	r7, r3
1000854a:	dc63      	bgt.n	10008614 <__kernel_cos+0xe4>
1000854c:	f003 fefe 	bl	1000c34c <__aeabi_d2iz>
10008550:	2800      	cmp	r0, #0
10008552:	d100      	bne.n	10008556 <__kernel_cos+0x26>
10008554:	e0da      	b.n	1000870c <__kernel_cos+0x1dc>
10008556:	464a      	mov	r2, r9
10008558:	4643      	mov	r3, r8
1000855a:	4648      	mov	r0, r9
1000855c:	4641      	mov	r1, r8
1000855e:	f003 f8e1 	bl	1000b724 <__aeabi_dmul>
10008562:	1c04      	adds	r4, r0, #0
10008564:	1c0d      	adds	r5, r1, #0
10008566:	4a6c      	ldr	r2, [pc, #432]	; (10008718 <__kernel_cos+0x1e8>)
10008568:	4b6c      	ldr	r3, [pc, #432]	; (1000871c <__kernel_cos+0x1ec>)
1000856a:	f003 f8db 	bl	1000b724 <__aeabi_dmul>
1000856e:	4a6c      	ldr	r2, [pc, #432]	; (10008720 <__kernel_cos+0x1f0>)
10008570:	4b6c      	ldr	r3, [pc, #432]	; (10008724 <__kernel_cos+0x1f4>)
10008572:	f002 f971 	bl	1000a858 <__aeabi_dadd>
10008576:	1c22      	adds	r2, r4, #0
10008578:	1c2b      	adds	r3, r5, #0
1000857a:	f003 f8d3 	bl	1000b724 <__aeabi_dmul>
1000857e:	4a6a      	ldr	r2, [pc, #424]	; (10008728 <__kernel_cos+0x1f8>)
10008580:	4b6a      	ldr	r3, [pc, #424]	; (1000872c <__kernel_cos+0x1fc>)
10008582:	f003 fb69 	bl	1000bc58 <__aeabi_dsub>
10008586:	1c22      	adds	r2, r4, #0
10008588:	1c2b      	adds	r3, r5, #0
1000858a:	f003 f8cb 	bl	1000b724 <__aeabi_dmul>
1000858e:	4a68      	ldr	r2, [pc, #416]	; (10008730 <__kernel_cos+0x200>)
10008590:	4b68      	ldr	r3, [pc, #416]	; (10008734 <__kernel_cos+0x204>)
10008592:	f002 f961 	bl	1000a858 <__aeabi_dadd>
10008596:	1c22      	adds	r2, r4, #0
10008598:	1c2b      	adds	r3, r5, #0
1000859a:	f003 f8c3 	bl	1000b724 <__aeabi_dmul>
1000859e:	4a66      	ldr	r2, [pc, #408]	; (10008738 <__kernel_cos+0x208>)
100085a0:	4b66      	ldr	r3, [pc, #408]	; (1000873c <__kernel_cos+0x20c>)
100085a2:	f003 fb59 	bl	1000bc58 <__aeabi_dsub>
100085a6:	1c22      	adds	r2, r4, #0
100085a8:	1c2b      	adds	r3, r5, #0
100085aa:	f003 f8bb 	bl	1000b724 <__aeabi_dmul>
100085ae:	4a64      	ldr	r2, [pc, #400]	; (10008740 <__kernel_cos+0x210>)
100085b0:	4b64      	ldr	r3, [pc, #400]	; (10008744 <__kernel_cos+0x214>)
100085b2:	f002 f951 	bl	1000a858 <__aeabi_dadd>
100085b6:	1c22      	adds	r2, r4, #0
100085b8:	1c2b      	adds	r3, r5, #0
100085ba:	f003 f8b3 	bl	1000b724 <__aeabi_dmul>
100085be:	9002      	str	r0, [sp, #8]
100085c0:	9103      	str	r1, [sp, #12]
100085c2:	1c20      	adds	r0, r4, #0
100085c4:	1c29      	adds	r1, r5, #0
100085c6:	2200      	movs	r2, #0
100085c8:	4b5f      	ldr	r3, [pc, #380]	; (10008748 <__kernel_cos+0x218>)
100085ca:	f003 f8ab 	bl	1000b724 <__aeabi_dmul>
100085ce:	9a02      	ldr	r2, [sp, #8]
100085d0:	9b03      	ldr	r3, [sp, #12]
100085d2:	1c06      	adds	r6, r0, #0
100085d4:	1c0f      	adds	r7, r1, #0
100085d6:	1c20      	adds	r0, r4, #0
100085d8:	1c29      	adds	r1, r5, #0
100085da:	f003 f8a3 	bl	1000b724 <__aeabi_dmul>
100085de:	9a00      	ldr	r2, [sp, #0]
100085e0:	9b01      	ldr	r3, [sp, #4]
100085e2:	1c04      	adds	r4, r0, #0
100085e4:	1c0d      	adds	r5, r1, #0
100085e6:	4648      	mov	r0, r9
100085e8:	4641      	mov	r1, r8
100085ea:	f003 f89b 	bl	1000b724 <__aeabi_dmul>
100085ee:	1c02      	adds	r2, r0, #0
100085f0:	1c0b      	adds	r3, r1, #0
100085f2:	1c20      	adds	r0, r4, #0
100085f4:	1c29      	adds	r1, r5, #0
100085f6:	f003 fb2f 	bl	1000bc58 <__aeabi_dsub>
100085fa:	1c02      	adds	r2, r0, #0
100085fc:	1c0b      	adds	r3, r1, #0
100085fe:	1c30      	adds	r0, r6, #0
10008600:	1c39      	adds	r1, r7, #0
10008602:	f003 fb29 	bl	1000bc58 <__aeabi_dsub>
10008606:	1c02      	adds	r2, r0, #0
10008608:	1c0b      	adds	r3, r1, #0
1000860a:	2000      	movs	r0, #0
1000860c:	494f      	ldr	r1, [pc, #316]	; (1000874c <__kernel_cos+0x21c>)
1000860e:	f003 fb23 	bl	1000bc58 <__aeabi_dsub>
10008612:	e070      	b.n	100086f6 <__kernel_cos+0x1c6>
10008614:	464a      	mov	r2, r9
10008616:	4643      	mov	r3, r8
10008618:	f003 f884 	bl	1000b724 <__aeabi_dmul>
1000861c:	1c04      	adds	r4, r0, #0
1000861e:	1c0d      	adds	r5, r1, #0
10008620:	4a3d      	ldr	r2, [pc, #244]	; (10008718 <__kernel_cos+0x1e8>)
10008622:	4b3e      	ldr	r3, [pc, #248]	; (1000871c <__kernel_cos+0x1ec>)
10008624:	f003 f87e 	bl	1000b724 <__aeabi_dmul>
10008628:	4a3d      	ldr	r2, [pc, #244]	; (10008720 <__kernel_cos+0x1f0>)
1000862a:	4b3e      	ldr	r3, [pc, #248]	; (10008724 <__kernel_cos+0x1f4>)
1000862c:	f002 f914 	bl	1000a858 <__aeabi_dadd>
10008630:	1c22      	adds	r2, r4, #0
10008632:	1c2b      	adds	r3, r5, #0
10008634:	f003 f876 	bl	1000b724 <__aeabi_dmul>
10008638:	4a3b      	ldr	r2, [pc, #236]	; (10008728 <__kernel_cos+0x1f8>)
1000863a:	4b3c      	ldr	r3, [pc, #240]	; (1000872c <__kernel_cos+0x1fc>)
1000863c:	f003 fb0c 	bl	1000bc58 <__aeabi_dsub>
10008640:	1c22      	adds	r2, r4, #0
10008642:	1c2b      	adds	r3, r5, #0
10008644:	f003 f86e 	bl	1000b724 <__aeabi_dmul>
10008648:	4a39      	ldr	r2, [pc, #228]	; (10008730 <__kernel_cos+0x200>)
1000864a:	4b3a      	ldr	r3, [pc, #232]	; (10008734 <__kernel_cos+0x204>)
1000864c:	f002 f904 	bl	1000a858 <__aeabi_dadd>
10008650:	1c22      	adds	r2, r4, #0
10008652:	1c2b      	adds	r3, r5, #0
10008654:	f003 f866 	bl	1000b724 <__aeabi_dmul>
10008658:	4a37      	ldr	r2, [pc, #220]	; (10008738 <__kernel_cos+0x208>)
1000865a:	4b38      	ldr	r3, [pc, #224]	; (1000873c <__kernel_cos+0x20c>)
1000865c:	f003 fafc 	bl	1000bc58 <__aeabi_dsub>
10008660:	1c22      	adds	r2, r4, #0
10008662:	1c2b      	adds	r3, r5, #0
10008664:	f003 f85e 	bl	1000b724 <__aeabi_dmul>
10008668:	4a35      	ldr	r2, [pc, #212]	; (10008740 <__kernel_cos+0x210>)
1000866a:	4b36      	ldr	r3, [pc, #216]	; (10008744 <__kernel_cos+0x214>)
1000866c:	f002 f8f4 	bl	1000a858 <__aeabi_dadd>
10008670:	1c2b      	adds	r3, r5, #0
10008672:	1c22      	adds	r2, r4, #0
10008674:	f003 f856 	bl	1000b724 <__aeabi_dmul>
10008678:	4b35      	ldr	r3, [pc, #212]	; (10008750 <__kernel_cos+0x220>)
1000867a:	9002      	str	r0, [sp, #8]
1000867c:	9103      	str	r1, [sp, #12]
1000867e:	429f      	cmp	r7, r3
10008680:	dd9f      	ble.n	100085c2 <__kernel_cos+0x92>
10008682:	4b34      	ldr	r3, [pc, #208]	; (10008754 <__kernel_cos+0x224>)
10008684:	2200      	movs	r2, #0
10008686:	429f      	cmp	r7, r3
10008688:	dc3a      	bgt.n	10008700 <__kernel_cos+0x1d0>
1000868a:	4933      	ldr	r1, [pc, #204]	; (10008758 <__kernel_cos+0x228>)
1000868c:	2000      	movs	r0, #0
1000868e:	187b      	adds	r3, r7, r1
10008690:	492e      	ldr	r1, [pc, #184]	; (1000874c <__kernel_cos+0x21c>)
10008692:	1c16      	adds	r6, r2, #0
10008694:	1c1f      	adds	r7, r3, #0
10008696:	f003 fadf 	bl	1000bc58 <__aeabi_dsub>
1000869a:	9004      	str	r0, [sp, #16]
1000869c:	9105      	str	r1, [sp, #20]
1000869e:	1c20      	adds	r0, r4, #0
100086a0:	1c29      	adds	r1, r5, #0
100086a2:	2200      	movs	r2, #0
100086a4:	4b28      	ldr	r3, [pc, #160]	; (10008748 <__kernel_cos+0x218>)
100086a6:	f003 f83d 	bl	1000b724 <__aeabi_dmul>
100086aa:	1c32      	adds	r2, r6, #0
100086ac:	1c3b      	adds	r3, r7, #0
100086ae:	f003 fad3 	bl	1000bc58 <__aeabi_dsub>
100086b2:	9a02      	ldr	r2, [sp, #8]
100086b4:	9b03      	ldr	r3, [sp, #12]
100086b6:	1c06      	adds	r6, r0, #0
100086b8:	1c0f      	adds	r7, r1, #0
100086ba:	1c20      	adds	r0, r4, #0
100086bc:	1c29      	adds	r1, r5, #0
100086be:	f003 f831 	bl	1000b724 <__aeabi_dmul>
100086c2:	9a00      	ldr	r2, [sp, #0]
100086c4:	9b01      	ldr	r3, [sp, #4]
100086c6:	1c04      	adds	r4, r0, #0
100086c8:	1c0d      	adds	r5, r1, #0
100086ca:	4648      	mov	r0, r9
100086cc:	4641      	mov	r1, r8
100086ce:	f003 f829 	bl	1000b724 <__aeabi_dmul>
100086d2:	1c02      	adds	r2, r0, #0
100086d4:	1c0b      	adds	r3, r1, #0
100086d6:	1c20      	adds	r0, r4, #0
100086d8:	1c29      	adds	r1, r5, #0
100086da:	f003 fabd 	bl	1000bc58 <__aeabi_dsub>
100086de:	1c02      	adds	r2, r0, #0
100086e0:	1c0b      	adds	r3, r1, #0
100086e2:	1c30      	adds	r0, r6, #0
100086e4:	1c39      	adds	r1, r7, #0
100086e6:	f003 fab7 	bl	1000bc58 <__aeabi_dsub>
100086ea:	1c02      	adds	r2, r0, #0
100086ec:	1c0b      	adds	r3, r1, #0
100086ee:	9804      	ldr	r0, [sp, #16]
100086f0:	9905      	ldr	r1, [sp, #20]
100086f2:	f003 fab1 	bl	1000bc58 <__aeabi_dsub>
100086f6:	b007      	add	sp, #28
100086f8:	bc0c      	pop	{r2, r3}
100086fa:	4690      	mov	r8, r2
100086fc:	4699      	mov	r9, r3
100086fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008700:	4b16      	ldr	r3, [pc, #88]	; (1000875c <__kernel_cos+0x22c>)
10008702:	2600      	movs	r6, #0
10008704:	9204      	str	r2, [sp, #16]
10008706:	9305      	str	r3, [sp, #20]
10008708:	4f15      	ldr	r7, [pc, #84]	; (10008760 <__kernel_cos+0x230>)
1000870a:	e7c8      	b.n	1000869e <__kernel_cos+0x16e>
1000870c:	2000      	movs	r0, #0
1000870e:	490f      	ldr	r1, [pc, #60]	; (1000874c <__kernel_cos+0x21c>)
10008710:	e7f1      	b.n	100086f6 <__kernel_cos+0x1c6>
10008712:	46c0      	nop			; (mov r8, r8)
10008714:	3e3fffff 	.word	0x3e3fffff
10008718:	be8838d4 	.word	0xbe8838d4
1000871c:	bda8fae9 	.word	0xbda8fae9
10008720:	bdb4b1c4 	.word	0xbdb4b1c4
10008724:	3e21ee9e 	.word	0x3e21ee9e
10008728:	809c52ad 	.word	0x809c52ad
1000872c:	3e927e4f 	.word	0x3e927e4f
10008730:	19cb1590 	.word	0x19cb1590
10008734:	3efa01a0 	.word	0x3efa01a0
10008738:	16c15177 	.word	0x16c15177
1000873c:	3f56c16c 	.word	0x3f56c16c
10008740:	5555554c 	.word	0x5555554c
10008744:	3fa55555 	.word	0x3fa55555
10008748:	3fe00000 	.word	0x3fe00000
1000874c:	3ff00000 	.word	0x3ff00000
10008750:	3fd33332 	.word	0x3fd33332
10008754:	3fe90000 	.word	0x3fe90000
10008758:	ffe00000 	.word	0xffe00000
1000875c:	3fe70000 	.word	0x3fe70000
10008760:	3fd20000 	.word	0x3fd20000

10008764 <__kernel_rem_pio2>:
10008764:	b5f0      	push	{r4, r5, r6, r7, lr}
10008766:	4656      	mov	r6, sl
10008768:	464d      	mov	r5, r9
1000876a:	4644      	mov	r4, r8
1000876c:	465f      	mov	r7, fp
1000876e:	b4f0      	push	{r4, r5, r6, r7}
10008770:	4c8e      	ldr	r4, [pc, #568]	; (100089ac <__kernel_rem_pio2+0x248>)
10008772:	44a5      	add	sp, r4
10008774:	9108      	str	r1, [sp, #32]
10008776:	1c19      	adds	r1, r3, #0
10008778:	1c14      	adds	r4, r2, #0
1000877a:	9aa6      	ldr	r2, [sp, #664]	; 0x298
1000877c:	9309      	str	r3, [sp, #36]	; 0x24
1000877e:	4b8c      	ldr	r3, [pc, #560]	; (100089b0 <__kernel_rem_pio2+0x24c>)
10008780:	0092      	lsls	r2, r2, #2
10008782:	58d2      	ldr	r2, [r2, r3]
10008784:	1c0b      	adds	r3, r1, #0
10008786:	9002      	str	r0, [sp, #8]
10008788:	3b01      	subs	r3, #1
1000878a:	1ee0      	subs	r0, r4, #3
1000878c:	2118      	movs	r1, #24
1000878e:	1c1d      	adds	r5, r3, #0
10008790:	1c16      	adds	r6, r2, #0
10008792:	9207      	str	r2, [sp, #28]
10008794:	9300      	str	r3, [sp, #0]
10008796:	f7f9 ff67 	bl	10002668 <__aeabi_idiv>
1000879a:	43c3      	mvns	r3, r0
1000879c:	1c02      	adds	r2, r0, #0
1000879e:	17db      	asrs	r3, r3, #31
100087a0:	401a      	ands	r2, r3
100087a2:	43d3      	mvns	r3, r2
100087a4:	1c11      	adds	r1, r2, #0
100087a6:	920c      	str	r2, [sp, #48]	; 0x30
100087a8:	005a      	lsls	r2, r3, #1
100087aa:	18d3      	adds	r3, r2, r3
100087ac:	00db      	lsls	r3, r3, #3
100087ae:	191b      	adds	r3, r3, r4
100087b0:	9304      	str	r3, [sp, #16]
100087b2:	1b4c      	subs	r4, r1, r5
100087b4:	19ae      	adds	r6, r5, r6
100087b6:	d418      	bmi.n	100087ea <__kernel_rem_pio2+0x86>
100087b8:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
100087ba:	00a5      	lsls	r5, r4, #2
100087bc:	469c      	mov	ip, r3
100087be:	19a6      	adds	r6, r4, r6
100087c0:	af24      	add	r7, sp, #144	; 0x90
100087c2:	4465      	add	r5, ip
100087c4:	3601      	adds	r6, #1
100087c6:	e007      	b.n	100087d8 <__kernel_rem_pio2+0x74>
100087c8:	6828      	ldr	r0, [r5, #0]
100087ca:	f003 fdf5 	bl	1000c3b8 <__aeabi_i2d>
100087ce:	3401      	adds	r4, #1
100087d0:	c703      	stmia	r7!, {r0, r1}
100087d2:	3504      	adds	r5, #4
100087d4:	42b4      	cmp	r4, r6
100087d6:	d008      	beq.n	100087ea <__kernel_rem_pio2+0x86>
100087d8:	2c00      	cmp	r4, #0
100087da:	daf5      	bge.n	100087c8 <__kernel_rem_pio2+0x64>
100087dc:	2000      	movs	r0, #0
100087de:	2100      	movs	r1, #0
100087e0:	3401      	adds	r4, #1
100087e2:	c703      	stmia	r7!, {r0, r1}
100087e4:	3504      	adds	r5, #4
100087e6:	42b4      	cmp	r4, r6
100087e8:	d1f6      	bne.n	100087d8 <__kernel_rem_pio2+0x74>
100087ea:	9b07      	ldr	r3, [sp, #28]
100087ec:	2b00      	cmp	r3, #0
100087ee:	da01      	bge.n	100087f4 <__kernel_rem_pio2+0x90>
100087f0:	f000 fbec 	bl	10008fcc <__kernel_rem_pio2+0x868>
100087f4:	2200      	movs	r2, #0
100087f6:	9b07      	ldr	r3, [sp, #28]
100087f8:	4691      	mov	r9, r2
100087fa:	3301      	adds	r3, #1
100087fc:	00db      	lsls	r3, r3, #3
100087fe:	469a      	mov	sl, r3
10008800:	9b09      	ldr	r3, [sp, #36]	; 0x24
10008802:	aa74      	add	r2, sp, #464	; 0x1d0
10008804:	00db      	lsls	r3, r3, #3
10008806:	9206      	str	r2, [sp, #24]
10008808:	2208      	movs	r2, #8
1000880a:	469c      	mov	ip, r3
1000880c:	4252      	negs	r2, r2
1000880e:	4462      	add	r2, ip
10008810:	4693      	mov	fp, r2
10008812:	9303      	str	r3, [sp, #12]
10008814:	9b00      	ldr	r3, [sp, #0]
10008816:	2b00      	cmp	r3, #0
10008818:	da00      	bge.n	1000881c <__kernel_rem_pio2+0xb8>
1000881a:	e290      	b.n	10008d3e <__kernel_rem_pio2+0x5da>
1000881c:	ab24      	add	r3, sp, #144	; 0x90
1000881e:	469c      	mov	ip, r3
10008820:	465c      	mov	r4, fp
10008822:	464b      	mov	r3, r9
10008824:	46e0      	mov	r8, ip
10008826:	2600      	movs	r6, #0
10008828:	2700      	movs	r7, #0
1000882a:	444c      	add	r4, r9
1000882c:	3b08      	subs	r3, #8
1000882e:	9d02      	ldr	r5, [sp, #8]
10008830:	4464      	add	r4, ip
10008832:	4498      	add	r8, r3
10008834:	6822      	ldr	r2, [r4, #0]
10008836:	6863      	ldr	r3, [r4, #4]
10008838:	cd03      	ldmia	r5!, {r0, r1}
1000883a:	f002 ff73 	bl	1000b724 <__aeabi_dmul>
1000883e:	1c02      	adds	r2, r0, #0
10008840:	1c0b      	adds	r3, r1, #0
10008842:	1c30      	adds	r0, r6, #0
10008844:	1c39      	adds	r1, r7, #0
10008846:	f002 f807 	bl	1000a858 <__aeabi_dadd>
1000884a:	3c08      	subs	r4, #8
1000884c:	1c06      	adds	r6, r0, #0
1000884e:	1c0f      	adds	r7, r1, #0
10008850:	4544      	cmp	r4, r8
10008852:	d1ef      	bne.n	10008834 <__kernel_rem_pio2+0xd0>
10008854:	9b06      	ldr	r3, [sp, #24]
10008856:	444b      	add	r3, r9
10008858:	601e      	str	r6, [r3, #0]
1000885a:	605f      	str	r7, [r3, #4]
1000885c:	2308      	movs	r3, #8
1000885e:	469c      	mov	ip, r3
10008860:	44e1      	add	r9, ip
10008862:	45d1      	cmp	r9, sl
10008864:	d1d6      	bne.n	10008814 <__kernel_rem_pio2+0xb0>
10008866:	9a07      	ldr	r2, [sp, #28]
10008868:	4952      	ldr	r1, [pc, #328]	; (100089b4 <__kernel_rem_pio2+0x250>)
1000886a:	1c13      	adds	r3, r2, #0
1000886c:	468c      	mov	ip, r1
1000886e:	4463      	add	r3, ip
10008870:	009b      	lsls	r3, r3, #2
10008872:	a810      	add	r0, sp, #64	; 0x40
10008874:	1c19      	adds	r1, r3, #0
10008876:	4684      	mov	ip, r0
10008878:	4691      	mov	r9, r2
1000887a:	3304      	adds	r3, #4
1000887c:	4461      	add	r1, ip
1000887e:	4463      	add	r3, ip
10008880:	910b      	str	r1, [sp, #44]	; 0x2c
10008882:	930d      	str	r3, [sp, #52]	; 0x34
10008884:	464b      	mov	r3, r9
10008886:	00db      	lsls	r3, r3, #3
10008888:	1c1a      	adds	r2, r3, #0
1000888a:	9906      	ldr	r1, [sp, #24]
1000888c:	930a      	str	r3, [sp, #40]	; 0x28
1000888e:	4694      	mov	ip, r2
10008890:	1c0b      	adds	r3, r1, #0
10008892:	4463      	add	r3, ip
10008894:	681e      	ldr	r6, [r3, #0]
10008896:	685f      	ldr	r7, [r3, #4]
10008898:	464b      	mov	r3, r9
1000889a:	2b00      	cmp	r3, #0
1000889c:	dd32      	ble.n	10008904 <__kernel_rem_pio2+0x1a0>
1000889e:	4688      	mov	r8, r1
100088a0:	ab10      	add	r3, sp, #64	; 0x40
100088a2:	469a      	mov	sl, r3
100088a4:	4b44      	ldr	r3, [pc, #272]	; (100089b8 <__kernel_rem_pio2+0x254>)
100088a6:	444b      	add	r3, r9
100088a8:	00db      	lsls	r3, r3, #3
100088aa:	4498      	add	r8, r3
100088ac:	ab72      	add	r3, sp, #456	; 0x1c8
100088ae:	469b      	mov	fp, r3
100088b0:	2200      	movs	r2, #0
100088b2:	4b42      	ldr	r3, [pc, #264]	; (100089bc <__kernel_rem_pio2+0x258>)
100088b4:	1c30      	adds	r0, r6, #0
100088b6:	1c39      	adds	r1, r7, #0
100088b8:	f002 ff34 	bl	1000b724 <__aeabi_dmul>
100088bc:	f003 fd46 	bl	1000c34c <__aeabi_d2iz>
100088c0:	f003 fd7a 	bl	1000c3b8 <__aeabi_i2d>
100088c4:	2200      	movs	r2, #0
100088c6:	4b3e      	ldr	r3, [pc, #248]	; (100089c0 <__kernel_rem_pio2+0x25c>)
100088c8:	1c04      	adds	r4, r0, #0
100088ca:	1c0d      	adds	r5, r1, #0
100088cc:	f002 ff2a 	bl	1000b724 <__aeabi_dmul>
100088d0:	1c02      	adds	r2, r0, #0
100088d2:	1c0b      	adds	r3, r1, #0
100088d4:	1c30      	adds	r0, r6, #0
100088d6:	1c39      	adds	r1, r7, #0
100088d8:	f003 f9be 	bl	1000bc58 <__aeabi_dsub>
100088dc:	f003 fd36 	bl	1000c34c <__aeabi_d2iz>
100088e0:	4653      	mov	r3, sl
100088e2:	c301      	stmia	r3!, {r0}
100088e4:	469a      	mov	sl, r3
100088e6:	4643      	mov	r3, r8
100088e8:	1c20      	adds	r0, r4, #0
100088ea:	681a      	ldr	r2, [r3, #0]
100088ec:	685b      	ldr	r3, [r3, #4]
100088ee:	1c29      	adds	r1, r5, #0
100088f0:	f001 ffb2 	bl	1000a858 <__aeabi_dadd>
100088f4:	2308      	movs	r3, #8
100088f6:	425b      	negs	r3, r3
100088f8:	469c      	mov	ip, r3
100088fa:	44e0      	add	r8, ip
100088fc:	1c06      	adds	r6, r0, #0
100088fe:	1c0f      	adds	r7, r1, #0
10008900:	45d8      	cmp	r8, fp
10008902:	d1d5      	bne.n	100088b0 <__kernel_rem_pio2+0x14c>
10008904:	9b04      	ldr	r3, [sp, #16]
10008906:	1c30      	adds	r0, r6, #0
10008908:	1c1a      	adds	r2, r3, #0
1000890a:	1c39      	adds	r1, r7, #0
1000890c:	4698      	mov	r8, r3
1000890e:	f000 ff73 	bl	100097f8 <scalbn>
10008912:	23ff      	movs	r3, #255	; 0xff
10008914:	2200      	movs	r2, #0
10008916:	059b      	lsls	r3, r3, #22
10008918:	1c04      	adds	r4, r0, #0
1000891a:	1c0d      	adds	r5, r1, #0
1000891c:	f002 ff02 	bl	1000b724 <__aeabi_dmul>
10008920:	f000 fdec 	bl	100094fc <floor>
10008924:	2200      	movs	r2, #0
10008926:	4b27      	ldr	r3, [pc, #156]	; (100089c4 <__kernel_rem_pio2+0x260>)
10008928:	f002 fefc 	bl	1000b724 <__aeabi_dmul>
1000892c:	1c02      	adds	r2, r0, #0
1000892e:	1c0b      	adds	r3, r1, #0
10008930:	1c20      	adds	r0, r4, #0
10008932:	1c29      	adds	r1, r5, #0
10008934:	f003 f990 	bl	1000bc58 <__aeabi_dsub>
10008938:	1c0d      	adds	r5, r1, #0
1000893a:	1c04      	adds	r4, r0, #0
1000893c:	f003 fd06 	bl	1000c34c <__aeabi_d2iz>
10008940:	4682      	mov	sl, r0
10008942:	f003 fd39 	bl	1000c3b8 <__aeabi_i2d>
10008946:	1c02      	adds	r2, r0, #0
10008948:	1c0b      	adds	r3, r1, #0
1000894a:	1c20      	adds	r0, r4, #0
1000894c:	1c29      	adds	r1, r5, #0
1000894e:	f003 f983 	bl	1000bc58 <__aeabi_dsub>
10008952:	1c06      	adds	r6, r0, #0
10008954:	4640      	mov	r0, r8
10008956:	1c0f      	adds	r7, r1, #0
10008958:	2800      	cmp	r0, #0
1000895a:	dc00      	bgt.n	1000895e <__kernel_rem_pio2+0x1fa>
1000895c:	e1cf      	b.n	10008cfe <__kernel_rem_pio2+0x59a>
1000895e:	464b      	mov	r3, r9
10008960:	1e5a      	subs	r2, r3, #1
10008962:	0092      	lsls	r2, r2, #2
10008964:	ab10      	add	r3, sp, #64	; 0x40
10008966:	589b      	ldr	r3, [r3, r2]
10008968:	2518      	movs	r5, #24
1000896a:	1c19      	adds	r1, r3, #0
1000896c:	1a2d      	subs	r5, r5, r0
1000896e:	4129      	asrs	r1, r5
10008970:	448a      	add	sl, r1
10008972:	40a9      	lsls	r1, r5
10008974:	2517      	movs	r5, #23
10008976:	1a5b      	subs	r3, r3, r1
10008978:	1a2d      	subs	r5, r5, r0
1000897a:	a910      	add	r1, sp, #64	; 0x40
1000897c:	508b      	str	r3, [r1, r2]
1000897e:	412b      	asrs	r3, r5
10008980:	9305      	str	r3, [sp, #20]
10008982:	9b05      	ldr	r3, [sp, #20]
10008984:	2b00      	cmp	r3, #0
10008986:	dd4c      	ble.n	10008a22 <__kernel_rem_pio2+0x2be>
10008988:	2301      	movs	r3, #1
1000898a:	469c      	mov	ip, r3
1000898c:	464b      	mov	r3, r9
1000898e:	44e2      	add	sl, ip
10008990:	2b00      	cmp	r3, #0
10008992:	dc00      	bgt.n	10008996 <__kernel_rem_pio2+0x232>
10008994:	e318      	b.n	10008fc8 <__kernel_rem_pio2+0x864>
10008996:	2580      	movs	r5, #128	; 0x80
10008998:	960e      	str	r6, [sp, #56]	; 0x38
1000899a:	970f      	str	r7, [sp, #60]	; 0x3c
1000899c:	ab10      	add	r3, sp, #64	; 0x40
1000899e:	2100      	movs	r1, #0
100089a0:	2400      	movs	r4, #0
100089a2:	4809      	ldr	r0, [pc, #36]	; (100089c8 <__kernel_rem_pio2+0x264>)
100089a4:	046d      	lsls	r5, r5, #17
100089a6:	464e      	mov	r6, r9
100089a8:	e019      	b.n	100089de <__kernel_rem_pio2+0x27a>
100089aa:	46c0      	nop			; (mov r8, r8)
100089ac:	fffffd8c 	.word	0xfffffd8c
100089b0:	1000cf60 	.word	0x1000cf60
100089b4:	3ffffffe 	.word	0x3ffffffe
100089b8:	1fffffff 	.word	0x1fffffff
100089bc:	3e700000 	.word	0x3e700000
100089c0:	41700000 	.word	0x41700000
100089c4:	40200000 	.word	0x40200000
100089c8:	00ffffff 	.word	0x00ffffff
100089cc:	2a00      	cmp	r2, #0
100089ce:	d002      	beq.n	100089d6 <__kernel_rem_pio2+0x272>
100089d0:	1aaa      	subs	r2, r5, r2
100089d2:	601a      	str	r2, [r3, #0]
100089d4:	3401      	adds	r4, #1
100089d6:	3101      	adds	r1, #1
100089d8:	3304      	adds	r3, #4
100089da:	428e      	cmp	r6, r1
100089dc:	dd09      	ble.n	100089f2 <__kernel_rem_pio2+0x28e>
100089de:	681a      	ldr	r2, [r3, #0]
100089e0:	2c00      	cmp	r4, #0
100089e2:	d0f3      	beq.n	100089cc <__kernel_rem_pio2+0x268>
100089e4:	1a82      	subs	r2, r0, r2
100089e6:	3101      	adds	r1, #1
100089e8:	601a      	str	r2, [r3, #0]
100089ea:	2401      	movs	r4, #1
100089ec:	3304      	adds	r3, #4
100089ee:	428e      	cmp	r6, r1
100089f0:	dcf5      	bgt.n	100089de <__kernel_rem_pio2+0x27a>
100089f2:	46b1      	mov	r9, r6
100089f4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
100089f6:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
100089f8:	9b04      	ldr	r3, [sp, #16]
100089fa:	2b00      	cmp	r3, #0
100089fc:	dd0e      	ble.n	10008a1c <__kernel_rem_pio2+0x2b8>
100089fe:	2b01      	cmp	r3, #1
10008a00:	d100      	bne.n	10008a04 <__kernel_rem_pio2+0x2a0>
10008a02:	e187      	b.n	10008d14 <__kernel_rem_pio2+0x5b0>
10008a04:	2b02      	cmp	r3, #2
10008a06:	d109      	bne.n	10008a1c <__kernel_rem_pio2+0x2b8>
10008a08:	464b      	mov	r3, r9
10008a0a:	1e5a      	subs	r2, r3, #1
10008a0c:	0092      	lsls	r2, r2, #2
10008a0e:	ab10      	add	r3, sp, #64	; 0x40
10008a10:	589b      	ldr	r3, [r3, r2]
10008a12:	a910      	add	r1, sp, #64	; 0x40
10008a14:	930e      	str	r3, [sp, #56]	; 0x38
10008a16:	029b      	lsls	r3, r3, #10
10008a18:	0a9b      	lsrs	r3, r3, #10
10008a1a:	508b      	str	r3, [r1, r2]
10008a1c:	9b05      	ldr	r3, [sp, #20]
10008a1e:	2b02      	cmp	r3, #2
10008a20:	d07a      	beq.n	10008b18 <__kernel_rem_pio2+0x3b4>
10008a22:	1c30      	adds	r0, r6, #0
10008a24:	1c39      	adds	r1, r7, #0
10008a26:	2200      	movs	r2, #0
10008a28:	2300      	movs	r3, #0
10008a2a:	f000 ff71 	bl	10009910 <__aeabi_dcmpeq>
10008a2e:	2800      	cmp	r0, #0
10008a30:	d100      	bne.n	10008a34 <__kernel_rem_pio2+0x2d0>
10008a32:	e092      	b.n	10008b5a <__kernel_rem_pio2+0x3f6>
10008a34:	464b      	mov	r3, r9
10008a36:	1e59      	subs	r1, r3, #1
10008a38:	9b07      	ldr	r3, [sp, #28]
10008a3a:	428b      	cmp	r3, r1
10008a3c:	dc0f      	bgt.n	10008a5e <__kernel_rem_pio2+0x2fa>
10008a3e:	aa10      	add	r2, sp, #64	; 0x40
10008a40:	4694      	mov	ip, r2
10008a42:	2200      	movs	r2, #0
10008a44:	4bce      	ldr	r3, [pc, #824]	; (10008d80 <__kernel_rem_pio2+0x61c>)
10008a46:	980d      	ldr	r0, [sp, #52]	; 0x34
10008a48:	444b      	add	r3, r9
10008a4a:	009b      	lsls	r3, r3, #2
10008a4c:	4463      	add	r3, ip
10008a4e:	681c      	ldr	r4, [r3, #0]
10008a50:	3b04      	subs	r3, #4
10008a52:	4322      	orrs	r2, r4
10008a54:	4283      	cmp	r3, r0
10008a56:	d1fa      	bne.n	10008a4e <__kernel_rem_pio2+0x2ea>
10008a58:	2a00      	cmp	r2, #0
10008a5a:	d000      	beq.n	10008a5e <__kernel_rem_pio2+0x2fa>
10008a5c:	e1e5      	b.n	10008e2a <__kernel_rem_pio2+0x6c6>
10008a5e:	9b07      	ldr	r3, [sp, #28]
10008a60:	aa10      	add	r2, sp, #64	; 0x40
10008a62:	3b01      	subs	r3, #1
10008a64:	009b      	lsls	r3, r3, #2
10008a66:	58d3      	ldr	r3, [r2, r3]
10008a68:	2b00      	cmp	r3, #0
10008a6a:	d000      	beq.n	10008a6e <__kernel_rem_pio2+0x30a>
10008a6c:	e2aa      	b.n	10008fc4 <__kernel_rem_pio2+0x860>
10008a6e:	2201      	movs	r2, #1
10008a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10008a72:	3b04      	subs	r3, #4
10008a74:	6859      	ldr	r1, [r3, #4]
10008a76:	3201      	adds	r2, #1
10008a78:	2900      	cmp	r1, #0
10008a7a:	d0fa      	beq.n	10008a72 <__kernel_rem_pio2+0x30e>
10008a7c:	464b      	mov	r3, r9
10008a7e:	444a      	add	r2, r9
10008a80:	3301      	adds	r3, #1
10008a82:	9205      	str	r2, [sp, #20]
10008a84:	4293      	cmp	r3, r2
10008a86:	dc41      	bgt.n	10008b0c <__kernel_rem_pio2+0x3a8>
10008a88:	99a7      	ldr	r1, [sp, #668]	; 0x29c
10008a8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
10008a8c:	468a      	mov	sl, r1
10008a8e:	189a      	adds	r2, r3, r2
10008a90:	0092      	lsls	r2, r2, #2
10008a92:	4492      	add	sl, r2
10008a94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10008a96:	9906      	ldr	r1, [sp, #24]
10008a98:	4691      	mov	r9, r2
10008a9a:	9a00      	ldr	r2, [sp, #0]
10008a9c:	468b      	mov	fp, r1
10008a9e:	4694      	mov	ip, r2
10008aa0:	9a09      	ldr	r2, [sp, #36]	; 0x24
10008aa2:	4463      	add	r3, ip
10008aa4:	1a9b      	subs	r3, r3, r2
10008aa6:	aa24      	add	r2, sp, #144	; 0x90
10008aa8:	4690      	mov	r8, r2
10008aaa:	00db      	lsls	r3, r3, #3
10008aac:	4498      	add	r8, r3
10008aae:	9b05      	ldr	r3, [sp, #20]
10008ab0:	44d9      	add	r9, fp
10008ab2:	00db      	lsls	r3, r3, #3
10008ab4:	449b      	add	fp, r3
10008ab6:	9b03      	ldr	r3, [sp, #12]
10008ab8:	4443      	add	r3, r8
10008aba:	1c1c      	adds	r4, r3, #0
10008abc:	4653      	mov	r3, sl
10008abe:	6818      	ldr	r0, [r3, #0]
10008ac0:	f003 fc7a 	bl	1000c3b8 <__aeabi_i2d>
10008ac4:	9b00      	ldr	r3, [sp, #0]
10008ac6:	6020      	str	r0, [r4, #0]
10008ac8:	6061      	str	r1, [r4, #4]
10008aca:	2b00      	cmp	r3, #0
10008acc:	db21      	blt.n	10008b12 <__kernel_rem_pio2+0x3ae>
10008ace:	2600      	movs	r6, #0
10008ad0:	2700      	movs	r7, #0
10008ad2:	9d02      	ldr	r5, [sp, #8]
10008ad4:	6822      	ldr	r2, [r4, #0]
10008ad6:	6863      	ldr	r3, [r4, #4]
10008ad8:	cd03      	ldmia	r5!, {r0, r1}
10008ada:	f002 fe23 	bl	1000b724 <__aeabi_dmul>
10008ade:	1c02      	adds	r2, r0, #0
10008ae0:	1c0b      	adds	r3, r1, #0
10008ae2:	1c30      	adds	r0, r6, #0
10008ae4:	1c39      	adds	r1, r7, #0
10008ae6:	f001 feb7 	bl	1000a858 <__aeabi_dadd>
10008aea:	3c08      	subs	r4, #8
10008aec:	1c06      	adds	r6, r0, #0
10008aee:	1c0f      	adds	r7, r1, #0
10008af0:	4544      	cmp	r4, r8
10008af2:	d1ef      	bne.n	10008ad4 <__kernel_rem_pio2+0x370>
10008af4:	464b      	mov	r3, r9
10008af6:	609e      	str	r6, [r3, #8]
10008af8:	60df      	str	r7, [r3, #12]
10008afa:	2304      	movs	r3, #4
10008afc:	469c      	mov	ip, r3
10008afe:	3304      	adds	r3, #4
10008b00:	44e2      	add	sl, ip
10008b02:	469c      	mov	ip, r3
10008b04:	44e1      	add	r9, ip
10008b06:	44e0      	add	r8, ip
10008b08:	45d9      	cmp	r9, fp
10008b0a:	d1d4      	bne.n	10008ab6 <__kernel_rem_pio2+0x352>
10008b0c:	9b05      	ldr	r3, [sp, #20]
10008b0e:	4699      	mov	r9, r3
10008b10:	e6b8      	b.n	10008884 <__kernel_rem_pio2+0x120>
10008b12:	2600      	movs	r6, #0
10008b14:	2700      	movs	r7, #0
10008b16:	e7ed      	b.n	10008af4 <__kernel_rem_pio2+0x390>
10008b18:	1c32      	adds	r2, r6, #0
10008b1a:	1c3b      	adds	r3, r7, #0
10008b1c:	2000      	movs	r0, #0
10008b1e:	4999      	ldr	r1, [pc, #612]	; (10008d84 <__kernel_rem_pio2+0x620>)
10008b20:	f003 f89a 	bl	1000bc58 <__aeabi_dsub>
10008b24:	1c06      	adds	r6, r0, #0
10008b26:	1c0f      	adds	r7, r1, #0
10008b28:	2c00      	cmp	r4, #0
10008b2a:	d100      	bne.n	10008b2e <__kernel_rem_pio2+0x3ca>
10008b2c:	e779      	b.n	10008a22 <__kernel_rem_pio2+0x2be>
10008b2e:	9a04      	ldr	r2, [sp, #16]
10008b30:	2000      	movs	r0, #0
10008b32:	4994      	ldr	r1, [pc, #592]	; (10008d84 <__kernel_rem_pio2+0x620>)
10008b34:	f000 fe60 	bl	100097f8 <scalbn>
10008b38:	1c02      	adds	r2, r0, #0
10008b3a:	1c0b      	adds	r3, r1, #0
10008b3c:	1c30      	adds	r0, r6, #0
10008b3e:	1c39      	adds	r1, r7, #0
10008b40:	f003 f88a 	bl	1000bc58 <__aeabi_dsub>
10008b44:	1c06      	adds	r6, r0, #0
10008b46:	1c0f      	adds	r7, r1, #0
10008b48:	1c30      	adds	r0, r6, #0
10008b4a:	1c39      	adds	r1, r7, #0
10008b4c:	2200      	movs	r2, #0
10008b4e:	2300      	movs	r3, #0
10008b50:	f000 fede 	bl	10009910 <__aeabi_dcmpeq>
10008b54:	2800      	cmp	r0, #0
10008b56:	d000      	beq.n	10008b5a <__kernel_rem_pio2+0x3f6>
10008b58:	e76c      	b.n	10008a34 <__kernel_rem_pio2+0x2d0>
10008b5a:	4653      	mov	r3, sl
10008b5c:	9309      	str	r3, [sp, #36]	; 0x24
10008b5e:	9b04      	ldr	r3, [sp, #16]
10008b60:	1c30      	adds	r0, r6, #0
10008b62:	425a      	negs	r2, r3
10008b64:	1c39      	adds	r1, r7, #0
10008b66:	f000 fe47 	bl	100097f8 <scalbn>
10008b6a:	2200      	movs	r2, #0
10008b6c:	4b86      	ldr	r3, [pc, #536]	; (10008d88 <__kernel_rem_pio2+0x624>)
10008b6e:	1c04      	adds	r4, r0, #0
10008b70:	1c0d      	adds	r5, r1, #0
10008b72:	f000 fef1 	bl	10009958 <__aeabi_dcmpge>
10008b76:	2800      	cmp	r0, #0
10008b78:	d100      	bne.n	10008b7c <__kernel_rem_pio2+0x418>
10008b7a:	e22d      	b.n	10008fd8 <__kernel_rem_pio2+0x874>
10008b7c:	2200      	movs	r2, #0
10008b7e:	4b83      	ldr	r3, [pc, #524]	; (10008d8c <__kernel_rem_pio2+0x628>)
10008b80:	1c20      	adds	r0, r4, #0
10008b82:	1c29      	adds	r1, r5, #0
10008b84:	f002 fdce 	bl	1000b724 <__aeabi_dmul>
10008b88:	f003 fbe0 	bl	1000c34c <__aeabi_d2iz>
10008b8c:	464b      	mov	r3, r9
10008b8e:	1c06      	adds	r6, r0, #0
10008b90:	009f      	lsls	r7, r3, #2
10008b92:	f003 fc11 	bl	1000c3b8 <__aeabi_i2d>
10008b96:	2200      	movs	r2, #0
10008b98:	4b7b      	ldr	r3, [pc, #492]	; (10008d88 <__kernel_rem_pio2+0x624>)
10008b9a:	f002 fdc3 	bl	1000b724 <__aeabi_dmul>
10008b9e:	1c02      	adds	r2, r0, #0
10008ba0:	1c0b      	adds	r3, r1, #0
10008ba2:	1c20      	adds	r0, r4, #0
10008ba4:	1c29      	adds	r1, r5, #0
10008ba6:	f003 f857 	bl	1000bc58 <__aeabi_dsub>
10008baa:	f003 fbcf 	bl	1000c34c <__aeabi_d2iz>
10008bae:	ab10      	add	r3, sp, #64	; 0x40
10008bb0:	51d8      	str	r0, [r3, r7]
10008bb2:	2301      	movs	r3, #1
10008bb4:	444b      	add	r3, r9
10008bb6:	4698      	mov	r8, r3
10008bb8:	9b04      	ldr	r3, [sp, #16]
10008bba:	aa10      	add	r2, sp, #64	; 0x40
10008bbc:	3318      	adds	r3, #24
10008bbe:	9304      	str	r3, [sp, #16]
10008bc0:	4643      	mov	r3, r8
10008bc2:	009b      	lsls	r3, r3, #2
10008bc4:	50d6      	str	r6, [r2, r3]
10008bc6:	2000      	movs	r0, #0
10008bc8:	496e      	ldr	r1, [pc, #440]	; (10008d84 <__kernel_rem_pio2+0x620>)
10008bca:	9a04      	ldr	r2, [sp, #16]
10008bcc:	f000 fe14 	bl	100097f8 <scalbn>
10008bd0:	4643      	mov	r3, r8
10008bd2:	1c04      	adds	r4, r0, #0
10008bd4:	1c0d      	adds	r5, r1, #0
10008bd6:	2b00      	cmp	r3, #0
10008bd8:	da00      	bge.n	10008bdc <__kernel_rem_pio2+0x478>
10008bda:	e0c8      	b.n	10008d6e <__kernel_rem_pio2+0x60a>
10008bdc:	009f      	lsls	r7, r3, #2
10008bde:	ab10      	add	r3, sp, #64	; 0x40
10008be0:	469c      	mov	ip, r3
10008be2:	4643      	mov	r3, r8
10008be4:	00db      	lsls	r3, r3, #3
10008be6:	4467      	add	r7, ip
10008be8:	469c      	mov	ip, r3
10008bea:	9303      	str	r3, [sp, #12]
10008bec:	ab72      	add	r3, sp, #456	; 0x1c8
10008bee:	4699      	mov	r9, r3
10008bf0:	9e06      	ldr	r6, [sp, #24]
10008bf2:	4466      	add	r6, ip
10008bf4:	9600      	str	r6, [sp, #0]
10008bf6:	6838      	ldr	r0, [r7, #0]
10008bf8:	f003 fbde 	bl	1000c3b8 <__aeabi_i2d>
10008bfc:	1c22      	adds	r2, r4, #0
10008bfe:	1c2b      	adds	r3, r5, #0
10008c00:	f002 fd90 	bl	1000b724 <__aeabi_dmul>
10008c04:	2200      	movs	r2, #0
10008c06:	6030      	str	r0, [r6, #0]
10008c08:	6071      	str	r1, [r6, #4]
10008c0a:	4b60      	ldr	r3, [pc, #384]	; (10008d8c <__kernel_rem_pio2+0x628>)
10008c0c:	1c20      	adds	r0, r4, #0
10008c0e:	1c29      	adds	r1, r5, #0
10008c10:	f002 fd88 	bl	1000b724 <__aeabi_dmul>
10008c14:	3e08      	subs	r6, #8
10008c16:	1c04      	adds	r4, r0, #0
10008c18:	1c0d      	adds	r5, r1, #0
10008c1a:	3f04      	subs	r7, #4
10008c1c:	454e      	cmp	r6, r9
10008c1e:	d1ea      	bne.n	10008bf6 <__kernel_rem_pio2+0x492>
10008c20:	4643      	mov	r3, r8
10008c22:	3301      	adds	r3, #1
10008c24:	9302      	str	r3, [sp, #8]
10008c26:	2300      	movs	r3, #0
10008c28:	469b      	mov	fp, r3
10008c2a:	ab4c      	add	r3, sp, #304	; 0x130
10008c2c:	4699      	mov	r9, r3
10008c2e:	9b07      	ldr	r3, [sp, #28]
10008c30:	469a      	mov	sl, r3
10008c32:	4643      	mov	r3, r8
10008c34:	9304      	str	r3, [sp, #16]
10008c36:	4653      	mov	r3, sl
10008c38:	2b00      	cmp	r3, #0
10008c3a:	da00      	bge.n	10008c3e <__kernel_rem_pio2+0x4da>
10008c3c:	e094      	b.n	10008d68 <__kernel_rem_pio2+0x604>
10008c3e:	465b      	mov	r3, fp
10008c40:	2b00      	cmp	r3, #0
10008c42:	da00      	bge.n	10008c46 <__kernel_rem_pio2+0x4e2>
10008c44:	e090      	b.n	10008d68 <__kernel_rem_pio2+0x604>
10008c46:	4b52      	ldr	r3, [pc, #328]	; (10008d90 <__kernel_rem_pio2+0x62c>)
10008c48:	9d00      	ldr	r5, [sp, #0]
10008c4a:	4698      	mov	r8, r3
10008c4c:	2600      	movs	r6, #0
10008c4e:	2700      	movs	r7, #0
10008c50:	2400      	movs	r4, #0
10008c52:	e005      	b.n	10008c60 <__kernel_rem_pio2+0x4fc>
10008c54:	2308      	movs	r3, #8
10008c56:	469c      	mov	ip, r3
10008c58:	3508      	adds	r5, #8
10008c5a:	44e0      	add	r8, ip
10008c5c:	455c      	cmp	r4, fp
10008c5e:	dc11      	bgt.n	10008c84 <__kernel_rem_pio2+0x520>
10008c60:	4643      	mov	r3, r8
10008c62:	6818      	ldr	r0, [r3, #0]
10008c64:	6859      	ldr	r1, [r3, #4]
10008c66:	682a      	ldr	r2, [r5, #0]
10008c68:	686b      	ldr	r3, [r5, #4]
10008c6a:	f002 fd5b 	bl	1000b724 <__aeabi_dmul>
10008c6e:	1c02      	adds	r2, r0, #0
10008c70:	1c0b      	adds	r3, r1, #0
10008c72:	1c30      	adds	r0, r6, #0
10008c74:	1c39      	adds	r1, r7, #0
10008c76:	f001 fdef 	bl	1000a858 <__aeabi_dadd>
10008c7a:	3401      	adds	r4, #1
10008c7c:	1c06      	adds	r6, r0, #0
10008c7e:	1c0f      	adds	r7, r1, #0
10008c80:	45a2      	cmp	sl, r4
10008c82:	dae7      	bge.n	10008c54 <__kernel_rem_pio2+0x4f0>
10008c84:	465b      	mov	r3, fp
10008c86:	00db      	lsls	r3, r3, #3
10008c88:	444b      	add	r3, r9
10008c8a:	601e      	str	r6, [r3, #0]
10008c8c:	605f      	str	r7, [r3, #4]
10008c8e:	2301      	movs	r3, #1
10008c90:	469c      	mov	ip, r3
10008c92:	9b00      	ldr	r3, [sp, #0]
10008c94:	44e3      	add	fp, ip
10008c96:	3b08      	subs	r3, #8
10008c98:	9300      	str	r3, [sp, #0]
10008c9a:	9b02      	ldr	r3, [sp, #8]
10008c9c:	459b      	cmp	fp, r3
10008c9e:	d1ca      	bne.n	10008c36 <__kernel_rem_pio2+0x4d2>
10008ca0:	9b04      	ldr	r3, [sp, #16]
10008ca2:	4698      	mov	r8, r3
10008ca4:	9ba6      	ldr	r3, [sp, #664]	; 0x298
10008ca6:	2b02      	cmp	r3, #2
10008ca8:	dd00      	ble.n	10008cac <__kernel_rem_pio2+0x548>
10008caa:	e100      	b.n	10008eae <__kernel_rem_pio2+0x74a>
10008cac:	2b00      	cmp	r3, #0
10008cae:	dd00      	ble.n	10008cb2 <__kernel_rem_pio2+0x54e>
10008cb0:	e0d7      	b.n	10008e62 <__kernel_rem_pio2+0x6fe>
10008cb2:	d118      	bne.n	10008ce6 <__kernel_rem_pio2+0x582>
10008cb4:	9b03      	ldr	r3, [sp, #12]
10008cb6:	2000      	movs	r0, #0
10008cb8:	444b      	add	r3, r9
10008cba:	1c1c      	adds	r4, r3, #0
10008cbc:	2100      	movs	r1, #0
10008cbe:	4645      	mov	r5, r8
10008cc0:	6822      	ldr	r2, [r4, #0]
10008cc2:	6863      	ldr	r3, [r4, #4]
10008cc4:	f001 fdc8 	bl	1000a858 <__aeabi_dadd>
10008cc8:	3c08      	subs	r4, #8
10008cca:	3d01      	subs	r5, #1
10008ccc:	d2f8      	bcs.n	10008cc0 <__kernel_rem_pio2+0x55c>
10008cce:	9b05      	ldr	r3, [sp, #20]
10008cd0:	2b00      	cmp	r3, #0
10008cd2:	d003      	beq.n	10008cdc <__kernel_rem_pio2+0x578>
10008cd4:	2380      	movs	r3, #128	; 0x80
10008cd6:	061b      	lsls	r3, r3, #24
10008cd8:	469c      	mov	ip, r3
10008cda:	4461      	add	r1, ip
10008cdc:	1c0b      	adds	r3, r1, #0
10008cde:	1c02      	adds	r2, r0, #0
10008ce0:	9908      	ldr	r1, [sp, #32]
10008ce2:	600a      	str	r2, [r1, #0]
10008ce4:	604b      	str	r3, [r1, #4]
10008ce6:	2007      	movs	r0, #7
10008ce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
10008cea:	4018      	ands	r0, r3
10008cec:	239d      	movs	r3, #157	; 0x9d
10008cee:	009b      	lsls	r3, r3, #2
10008cf0:	449d      	add	sp, r3
10008cf2:	bc3c      	pop	{r2, r3, r4, r5}
10008cf4:	4690      	mov	r8, r2
10008cf6:	4699      	mov	r9, r3
10008cf8:	46a2      	mov	sl, r4
10008cfa:	46ab      	mov	fp, r5
10008cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008cfe:	9b04      	ldr	r3, [sp, #16]
10008d00:	2b00      	cmp	r3, #0
10008d02:	d112      	bne.n	10008d2a <__kernel_rem_pio2+0x5c6>
10008d04:	464b      	mov	r3, r9
10008d06:	3b01      	subs	r3, #1
10008d08:	009b      	lsls	r3, r3, #2
10008d0a:	aa10      	add	r2, sp, #64	; 0x40
10008d0c:	58d5      	ldr	r5, [r2, r3]
10008d0e:	15eb      	asrs	r3, r5, #23
10008d10:	9305      	str	r3, [sp, #20]
10008d12:	e636      	b.n	10008982 <__kernel_rem_pio2+0x21e>
10008d14:	464b      	mov	r3, r9
10008d16:	1e5a      	subs	r2, r3, #1
10008d18:	0092      	lsls	r2, r2, #2
10008d1a:	ab10      	add	r3, sp, #64	; 0x40
10008d1c:	589b      	ldr	r3, [r3, r2]
10008d1e:	a910      	add	r1, sp, #64	; 0x40
10008d20:	930e      	str	r3, [sp, #56]	; 0x38
10008d22:	025b      	lsls	r3, r3, #9
10008d24:	0a5b      	lsrs	r3, r3, #9
10008d26:	508b      	str	r3, [r1, r2]
10008d28:	e678      	b.n	10008a1c <__kernel_rem_pio2+0x2b8>
10008d2a:	1c30      	adds	r0, r6, #0
10008d2c:	2200      	movs	r2, #0
10008d2e:	4b19      	ldr	r3, [pc, #100]	; (10008d94 <__kernel_rem_pio2+0x630>)
10008d30:	f000 fe12 	bl	10009958 <__aeabi_dcmpge>
10008d34:	2800      	cmp	r0, #0
10008d36:	d105      	bne.n	10008d44 <__kernel_rem_pio2+0x5e0>
10008d38:	2300      	movs	r3, #0
10008d3a:	9305      	str	r3, [sp, #20]
10008d3c:	e671      	b.n	10008a22 <__kernel_rem_pio2+0x2be>
10008d3e:	2600      	movs	r6, #0
10008d40:	2700      	movs	r7, #0
10008d42:	e587      	b.n	10008854 <__kernel_rem_pio2+0xf0>
10008d44:	2301      	movs	r3, #1
10008d46:	469c      	mov	ip, r3
10008d48:	3301      	adds	r3, #1
10008d4a:	9305      	str	r3, [sp, #20]
10008d4c:	464b      	mov	r3, r9
10008d4e:	44e2      	add	sl, ip
10008d50:	2b00      	cmp	r3, #0
10008d52:	dd00      	ble.n	10008d56 <__kernel_rem_pio2+0x5f2>
10008d54:	e61f      	b.n	10008996 <__kernel_rem_pio2+0x232>
10008d56:	1c32      	adds	r2, r6, #0
10008d58:	1c3b      	adds	r3, r7, #0
10008d5a:	2000      	movs	r0, #0
10008d5c:	4909      	ldr	r1, [pc, #36]	; (10008d84 <__kernel_rem_pio2+0x620>)
10008d5e:	f002 ff7b 	bl	1000bc58 <__aeabi_dsub>
10008d62:	1c06      	adds	r6, r0, #0
10008d64:	1c0f      	adds	r7, r1, #0
10008d66:	e65c      	b.n	10008a22 <__kernel_rem_pio2+0x2be>
10008d68:	2600      	movs	r6, #0
10008d6a:	2700      	movs	r7, #0
10008d6c:	e78a      	b.n	10008c84 <__kernel_rem_pio2+0x520>
10008d6e:	9ba6      	ldr	r3, [sp, #664]	; 0x298
10008d70:	2b02      	cmp	r3, #2
10008d72:	dc39      	bgt.n	10008de8 <__kernel_rem_pio2+0x684>
10008d74:	2b00      	cmp	r3, #0
10008d76:	dc0f      	bgt.n	10008d98 <__kernel_rem_pio2+0x634>
10008d78:	d1b5      	bne.n	10008ce6 <__kernel_rem_pio2+0x582>
10008d7a:	2000      	movs	r0, #0
10008d7c:	2100      	movs	r1, #0
10008d7e:	e7a6      	b.n	10008cce <__kernel_rem_pio2+0x56a>
10008d80:	3fffffff 	.word	0x3fffffff
10008d84:	3ff00000 	.word	0x3ff00000
10008d88:	41700000 	.word	0x41700000
10008d8c:	3e700000 	.word	0x3e700000
10008d90:	1000cf70 	.word	0x1000cf70
10008d94:	3fe00000 	.word	0x3fe00000
10008d98:	9905      	ldr	r1, [sp, #20]
10008d9a:	2200      	movs	r2, #0
10008d9c:	2300      	movs	r3, #0
10008d9e:	2900      	cmp	r1, #0
10008da0:	d073      	beq.n	10008e8a <__kernel_rem_pio2+0x726>
10008da2:	2180      	movs	r1, #128	; 0x80
10008da4:	9808      	ldr	r0, [sp, #32]
10008da6:	0609      	lsls	r1, r1, #24
10008da8:	1859      	adds	r1, r3, r1
10008daa:	6002      	str	r2, [r0, #0]
10008dac:	6041      	str	r1, [r0, #4]
10008dae:	984c      	ldr	r0, [sp, #304]	; 0x130
10008db0:	994d      	ldr	r1, [sp, #308]	; 0x134
10008db2:	f002 ff51 	bl	1000bc58 <__aeabi_dsub>
10008db6:	4643      	mov	r3, r8
10008db8:	2b00      	cmp	r3, #0
10008dba:	dd0b      	ble.n	10008dd4 <__kernel_rem_pio2+0x670>
10008dbc:	2401      	movs	r4, #1
10008dbe:	4646      	mov	r6, r8
10008dc0:	ad4e      	add	r5, sp, #312	; 0x138
10008dc2:	cd0c      	ldmia	r5!, {r2, r3}
10008dc4:	3401      	adds	r4, #1
10008dc6:	f001 fd47 	bl	1000a858 <__aeabi_dadd>
10008dca:	42a6      	cmp	r6, r4
10008dcc:	daf9      	bge.n	10008dc2 <__kernel_rem_pio2+0x65e>
10008dce:	9b05      	ldr	r3, [sp, #20]
10008dd0:	2b00      	cmp	r3, #0
10008dd2:	d003      	beq.n	10008ddc <__kernel_rem_pio2+0x678>
10008dd4:	2380      	movs	r3, #128	; 0x80
10008dd6:	061b      	lsls	r3, r3, #24
10008dd8:	469c      	mov	ip, r3
10008dda:	4461      	add	r1, ip
10008ddc:	1c0b      	adds	r3, r1, #0
10008dde:	1c02      	adds	r2, r0, #0
10008de0:	9908      	ldr	r1, [sp, #32]
10008de2:	608a      	str	r2, [r1, #8]
10008de4:	60cb      	str	r3, [r1, #12]
10008de6:	e77e      	b.n	10008ce6 <__kernel_rem_pio2+0x582>
10008de8:	ab4c      	add	r3, sp, #304	; 0x130
10008dea:	4699      	mov	r9, r3
10008dec:	9ba6      	ldr	r3, [sp, #664]	; 0x298
10008dee:	2b03      	cmp	r3, #3
10008df0:	d000      	beq.n	10008df4 <__kernel_rem_pio2+0x690>
10008df2:	e778      	b.n	10008ce6 <__kernel_rem_pio2+0x582>
10008df4:	9b05      	ldr	r3, [sp, #20]
10008df6:	2000      	movs	r0, #0
10008df8:	2100      	movs	r1, #0
10008dfa:	2b00      	cmp	r3, #0
10008dfc:	d100      	bne.n	10008e00 <__kernel_rem_pio2+0x69c>
10008dfe:	e0d0      	b.n	10008fa2 <__kernel_rem_pio2+0x83e>
10008e00:	2480      	movs	r4, #128	; 0x80
10008e02:	9a08      	ldr	r2, [sp, #32]
10008e04:	9b4c      	ldr	r3, [sp, #304]	; 0x130
10008e06:	0624      	lsls	r4, r4, #24
10008e08:	6013      	str	r3, [r2, #0]
10008e0a:	464b      	mov	r3, r9
10008e0c:	46a4      	mov	ip, r4
10008e0e:	685b      	ldr	r3, [r3, #4]
10008e10:	4461      	add	r1, ip
10008e12:	4463      	add	r3, ip
10008e14:	6053      	str	r3, [r2, #4]
10008e16:	464b      	mov	r3, r9
10008e18:	689b      	ldr	r3, [r3, #8]
10008e1a:	6110      	str	r0, [r2, #16]
10008e1c:	6093      	str	r3, [r2, #8]
10008e1e:	464b      	mov	r3, r9
10008e20:	68db      	ldr	r3, [r3, #12]
10008e22:	6151      	str	r1, [r2, #20]
10008e24:	4463      	add	r3, ip
10008e26:	60d3      	str	r3, [r2, #12]
10008e28:	e75d      	b.n	10008ce6 <__kernel_rem_pio2+0x582>
10008e2a:	4653      	mov	r3, sl
10008e2c:	4688      	mov	r8, r1
10008e2e:	9309      	str	r3, [sp, #36]	; 0x24
10008e30:	4643      	mov	r3, r8
10008e32:	9904      	ldr	r1, [sp, #16]
10008e34:	009b      	lsls	r3, r3, #2
10008e36:	aa10      	add	r2, sp, #64	; 0x40
10008e38:	58d3      	ldr	r3, [r2, r3]
10008e3a:	3918      	subs	r1, #24
10008e3c:	9104      	str	r1, [sp, #16]
10008e3e:	2b00      	cmp	r3, #0
10008e40:	d000      	beq.n	10008e44 <__kernel_rem_pio2+0x6e0>
10008e42:	e6c0      	b.n	10008bc6 <__kernel_rem_pio2+0x462>
10008e44:	4694      	mov	ip, r2
10008e46:	4642      	mov	r2, r8
10008e48:	4b68      	ldr	r3, [pc, #416]	; (10008fec <__kernel_rem_pio2+0x888>)
10008e4a:	4443      	add	r3, r8
10008e4c:	009b      	lsls	r3, r3, #2
10008e4e:	4463      	add	r3, ip
10008e50:	3b04      	subs	r3, #4
10008e52:	6858      	ldr	r0, [r3, #4]
10008e54:	3a01      	subs	r2, #1
10008e56:	3918      	subs	r1, #24
10008e58:	2800      	cmp	r0, #0
10008e5a:	d0f9      	beq.n	10008e50 <__kernel_rem_pio2+0x6ec>
10008e5c:	4690      	mov	r8, r2
10008e5e:	9104      	str	r1, [sp, #16]
10008e60:	e6b1      	b.n	10008bc6 <__kernel_rem_pio2+0x462>
10008e62:	9b03      	ldr	r3, [sp, #12]
10008e64:	2200      	movs	r2, #0
10008e66:	444b      	add	r3, r9
10008e68:	1c1c      	adds	r4, r3, #0
10008e6a:	2300      	movs	r3, #0
10008e6c:	ad4a      	add	r5, sp, #296	; 0x128
10008e6e:	1c10      	adds	r0, r2, #0
10008e70:	1c19      	adds	r1, r3, #0
10008e72:	6822      	ldr	r2, [r4, #0]
10008e74:	6863      	ldr	r3, [r4, #4]
10008e76:	f001 fcef 	bl	1000a858 <__aeabi_dadd>
10008e7a:	3c08      	subs	r4, #8
10008e7c:	1c02      	adds	r2, r0, #0
10008e7e:	1c0b      	adds	r3, r1, #0
10008e80:	42ac      	cmp	r4, r5
10008e82:	d1f4      	bne.n	10008e6e <__kernel_rem_pio2+0x70a>
10008e84:	9905      	ldr	r1, [sp, #20]
10008e86:	2900      	cmp	r1, #0
10008e88:	d18b      	bne.n	10008da2 <__kernel_rem_pio2+0x63e>
10008e8a:	1c19      	adds	r1, r3, #0
10008e8c:	1c10      	adds	r0, r2, #0
10008e8e:	9c08      	ldr	r4, [sp, #32]
10008e90:	6020      	str	r0, [r4, #0]
10008e92:	6061      	str	r1, [r4, #4]
10008e94:	984c      	ldr	r0, [sp, #304]	; 0x130
10008e96:	994d      	ldr	r1, [sp, #308]	; 0x134
10008e98:	f002 fede 	bl	1000bc58 <__aeabi_dsub>
10008e9c:	4643      	mov	r3, r8
10008e9e:	2b00      	cmp	r3, #0
10008ea0:	dc8c      	bgt.n	10008dbc <__kernel_rem_pio2+0x658>
10008ea2:	1c0b      	adds	r3, r1, #0
10008ea4:	1c02      	adds	r2, r0, #0
10008ea6:	9908      	ldr	r1, [sp, #32]
10008ea8:	608a      	str	r2, [r1, #8]
10008eaa:	60cb      	str	r3, [r1, #12]
10008eac:	e71b      	b.n	10008ce6 <__kernel_rem_pio2+0x582>
10008eae:	9ba6      	ldr	r3, [sp, #664]	; 0x298
10008eb0:	2b03      	cmp	r3, #3
10008eb2:	d000      	beq.n	10008eb6 <__kernel_rem_pio2+0x752>
10008eb4:	e717      	b.n	10008ce6 <__kernel_rem_pio2+0x582>
10008eb6:	4643      	mov	r3, r8
10008eb8:	2b00      	cmp	r3, #0
10008eba:	dd9b      	ble.n	10008df4 <__kernel_rem_pio2+0x690>
10008ebc:	9b03      	ldr	r3, [sp, #12]
10008ebe:	444b      	add	r3, r9
10008ec0:	681e      	ldr	r6, [r3, #0]
10008ec2:	685f      	ldr	r7, [r3, #4]
10008ec4:	4b4a      	ldr	r3, [pc, #296]	; (10008ff0 <__kernel_rem_pio2+0x88c>)
10008ec6:	4443      	add	r3, r8
10008ec8:	469b      	mov	fp, r3
10008eca:	00db      	lsls	r3, r3, #3
10008ecc:	444b      	add	r3, r9
10008ece:	469a      	mov	sl, r3
10008ed0:	4653      	mov	r3, sl
10008ed2:	1c30      	adds	r0, r6, #0
10008ed4:	685c      	ldr	r4, [r3, #4]
10008ed6:	681b      	ldr	r3, [r3, #0]
10008ed8:	1c39      	adds	r1, r7, #0
10008eda:	9300      	str	r3, [sp, #0]
10008edc:	9401      	str	r4, [sp, #4]
10008ede:	1c1a      	adds	r2, r3, #0
10008ee0:	1c23      	adds	r3, r4, #0
10008ee2:	f001 fcb9 	bl	1000a858 <__aeabi_dadd>
10008ee6:	1c04      	adds	r4, r0, #0
10008ee8:	1c0d      	adds	r5, r1, #0
10008eea:	9800      	ldr	r0, [sp, #0]
10008eec:	9901      	ldr	r1, [sp, #4]
10008eee:	1c22      	adds	r2, r4, #0
10008ef0:	1c2b      	adds	r3, r5, #0
10008ef2:	f002 feb1 	bl	1000bc58 <__aeabi_dsub>
10008ef6:	1c0b      	adds	r3, r1, #0
10008ef8:	1c02      	adds	r2, r0, #0
10008efa:	1c39      	adds	r1, r7, #0
10008efc:	1c30      	adds	r0, r6, #0
10008efe:	f001 fcab 	bl	1000a858 <__aeabi_dadd>
10008f02:	4653      	mov	r3, sl
10008f04:	6098      	str	r0, [r3, #8]
10008f06:	60d9      	str	r1, [r3, #12]
10008f08:	601c      	str	r4, [r3, #0]
10008f0a:	605d      	str	r5, [r3, #4]
10008f0c:	2308      	movs	r3, #8
10008f0e:	425b      	negs	r3, r3
10008f10:	469c      	mov	ip, r3
10008f12:	ab4a      	add	r3, sp, #296	; 0x128
10008f14:	44e2      	add	sl, ip
10008f16:	1c26      	adds	r6, r4, #0
10008f18:	1c2f      	adds	r7, r5, #0
10008f1a:	459a      	cmp	sl, r3
10008f1c:	d1d8      	bne.n	10008ed0 <__kernel_rem_pio2+0x76c>
10008f1e:	4643      	mov	r3, r8
10008f20:	2b01      	cmp	r3, #1
10008f22:	dc00      	bgt.n	10008f26 <__kernel_rem_pio2+0x7c2>
10008f24:	e766      	b.n	10008df4 <__kernel_rem_pio2+0x690>
10008f26:	9b03      	ldr	r3, [sp, #12]
10008f28:	46ca      	mov	sl, r9
10008f2a:	444b      	add	r3, r9
10008f2c:	681e      	ldr	r6, [r3, #0]
10008f2e:	685f      	ldr	r7, [r3, #4]
10008f30:	465b      	mov	r3, fp
10008f32:	00db      	lsls	r3, r3, #3
10008f34:	4698      	mov	r8, r3
10008f36:	44c2      	add	sl, r8
10008f38:	4653      	mov	r3, sl
10008f3a:	1c32      	adds	r2, r6, #0
10008f3c:	685c      	ldr	r4, [r3, #4]
10008f3e:	681b      	ldr	r3, [r3, #0]
10008f40:	9300      	str	r3, [sp, #0]
10008f42:	9401      	str	r4, [sp, #4]
10008f44:	1c18      	adds	r0, r3, #0
10008f46:	1c21      	adds	r1, r4, #0
10008f48:	1c3b      	adds	r3, r7, #0
10008f4a:	f001 fc85 	bl	1000a858 <__aeabi_dadd>
10008f4e:	1c04      	adds	r4, r0, #0
10008f50:	1c0d      	adds	r5, r1, #0
10008f52:	9800      	ldr	r0, [sp, #0]
10008f54:	9901      	ldr	r1, [sp, #4]
10008f56:	1c22      	adds	r2, r4, #0
10008f58:	1c2b      	adds	r3, r5, #0
10008f5a:	f002 fe7d 	bl	1000bc58 <__aeabi_dsub>
10008f5e:	1c3b      	adds	r3, r7, #0
10008f60:	1c32      	adds	r2, r6, #0
10008f62:	f001 fc79 	bl	1000a858 <__aeabi_dadd>
10008f66:	4653      	mov	r3, sl
10008f68:	6098      	str	r0, [r3, #8]
10008f6a:	60d9      	str	r1, [r3, #12]
10008f6c:	601c      	str	r4, [r3, #0]
10008f6e:	605d      	str	r5, [r3, #4]
10008f70:	2308      	movs	r3, #8
10008f72:	425b      	negs	r3, r3
10008f74:	469c      	mov	ip, r3
10008f76:	44e2      	add	sl, ip
10008f78:	1c26      	adds	r6, r4, #0
10008f7a:	1c2f      	adds	r7, r5, #0
10008f7c:	45d1      	cmp	r9, sl
10008f7e:	d1db      	bne.n	10008f38 <__kernel_rem_pio2+0x7d4>
10008f80:	4644      	mov	r4, r8
10008f82:	2000      	movs	r0, #0
10008f84:	2100      	movs	r1, #0
10008f86:	3408      	adds	r4, #8
10008f88:	444c      	add	r4, r9
10008f8a:	ad4e      	add	r5, sp, #312	; 0x138
10008f8c:	6822      	ldr	r2, [r4, #0]
10008f8e:	6863      	ldr	r3, [r4, #4]
10008f90:	3c08      	subs	r4, #8
10008f92:	f001 fc61 	bl	1000a858 <__aeabi_dadd>
10008f96:	42ac      	cmp	r4, r5
10008f98:	d1f8      	bne.n	10008f8c <__kernel_rem_pio2+0x828>
10008f9a:	9b05      	ldr	r3, [sp, #20]
10008f9c:	2b00      	cmp	r3, #0
10008f9e:	d000      	beq.n	10008fa2 <__kernel_rem_pio2+0x83e>
10008fa0:	e72e      	b.n	10008e00 <__kernel_rem_pio2+0x69c>
10008fa2:	9a4c      	ldr	r2, [sp, #304]	; 0x130
10008fa4:	9b4d      	ldr	r3, [sp, #308]	; 0x134
10008fa6:	9c08      	ldr	r4, [sp, #32]
10008fa8:	6022      	str	r2, [r4, #0]
10008faa:	6063      	str	r3, [r4, #4]
10008fac:	464b      	mov	r3, r9
10008fae:	689a      	ldr	r2, [r3, #8]
10008fb0:	68db      	ldr	r3, [r3, #12]
10008fb2:	9200      	str	r2, [sp, #0]
10008fb4:	9301      	str	r3, [sp, #4]
10008fb6:	60a2      	str	r2, [r4, #8]
10008fb8:	60e3      	str	r3, [r4, #12]
10008fba:	1c02      	adds	r2, r0, #0
10008fbc:	1c0b      	adds	r3, r1, #0
10008fbe:	6122      	str	r2, [r4, #16]
10008fc0:	6163      	str	r3, [r4, #20]
10008fc2:	e690      	b.n	10008ce6 <__kernel_rem_pio2+0x582>
10008fc4:	2201      	movs	r2, #1
10008fc6:	e559      	b.n	10008a7c <__kernel_rem_pio2+0x318>
10008fc8:	2400      	movs	r4, #0
10008fca:	e515      	b.n	100089f8 <__kernel_rem_pio2+0x294>
10008fcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
10008fce:	00db      	lsls	r3, r3, #3
10008fd0:	9303      	str	r3, [sp, #12]
10008fd2:	ab74      	add	r3, sp, #464	; 0x1d0
10008fd4:	9306      	str	r3, [sp, #24]
10008fd6:	e446      	b.n	10008866 <__kernel_rem_pio2+0x102>
10008fd8:	464b      	mov	r3, r9
10008fda:	1c20      	adds	r0, r4, #0
10008fdc:	1c29      	adds	r1, r5, #0
10008fde:	009e      	lsls	r6, r3, #2
10008fe0:	f003 f9b4 	bl	1000c34c <__aeabi_d2iz>
10008fe4:	ab10      	add	r3, sp, #64	; 0x40
10008fe6:	5198      	str	r0, [r3, r6]
10008fe8:	46c8      	mov	r8, r9
10008fea:	e5ec      	b.n	10008bc6 <__kernel_rem_pio2+0x462>
10008fec:	3fffffff 	.word	0x3fffffff
10008ff0:	1fffffff 	.word	0x1fffffff

10008ff4 <__kernel_sin>:
10008ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
10008ff6:	464f      	mov	r7, r9
10008ff8:	4646      	mov	r6, r8
10008ffa:	b4c0      	push	{r6, r7}
10008ffc:	b087      	sub	sp, #28
10008ffe:	9200      	str	r2, [sp, #0]
10009000:	9301      	str	r3, [sp, #4]
10009002:	4a46      	ldr	r2, [pc, #280]	; (1000911c <__kernel_sin+0x128>)
10009004:	004b      	lsls	r3, r1, #1
10009006:	4681      	mov	r9, r0
10009008:	4688      	mov	r8, r1
1000900a:	085b      	lsrs	r3, r3, #1
1000900c:	4293      	cmp	r3, r2
1000900e:	dc07      	bgt.n	10009020 <__kernel_sin+0x2c>
10009010:	4641      	mov	r1, r8
10009012:	4648      	mov	r0, r9
10009014:	f003 f99a 	bl	1000c34c <__aeabi_d2iz>
10009018:	4641      	mov	r1, r8
1000901a:	1e03      	subs	r3, r0, #0
1000901c:	4648      	mov	r0, r9
1000901e:	d064      	beq.n	100090ea <__kernel_sin+0xf6>
10009020:	464a      	mov	r2, r9
10009022:	4643      	mov	r3, r8
10009024:	4648      	mov	r0, r9
10009026:	4641      	mov	r1, r8
10009028:	f002 fb7c 	bl	1000b724 <__aeabi_dmul>
1000902c:	464a      	mov	r2, r9
1000902e:	4643      	mov	r3, r8
10009030:	1c04      	adds	r4, r0, #0
10009032:	1c0d      	adds	r5, r1, #0
10009034:	f002 fb76 	bl	1000b724 <__aeabi_dmul>
10009038:	4a39      	ldr	r2, [pc, #228]	; (10009120 <__kernel_sin+0x12c>)
1000903a:	4b3a      	ldr	r3, [pc, #232]	; (10009124 <__kernel_sin+0x130>)
1000903c:	1c06      	adds	r6, r0, #0
1000903e:	1c0f      	adds	r7, r1, #0
10009040:	1c20      	adds	r0, r4, #0
10009042:	1c29      	adds	r1, r5, #0
10009044:	f002 fb6e 	bl	1000b724 <__aeabi_dmul>
10009048:	4a37      	ldr	r2, [pc, #220]	; (10009128 <__kernel_sin+0x134>)
1000904a:	4b38      	ldr	r3, [pc, #224]	; (1000912c <__kernel_sin+0x138>)
1000904c:	f002 fe04 	bl	1000bc58 <__aeabi_dsub>
10009050:	1c22      	adds	r2, r4, #0
10009052:	1c2b      	adds	r3, r5, #0
10009054:	f002 fb66 	bl	1000b724 <__aeabi_dmul>
10009058:	4a35      	ldr	r2, [pc, #212]	; (10009130 <__kernel_sin+0x13c>)
1000905a:	4b36      	ldr	r3, [pc, #216]	; (10009134 <__kernel_sin+0x140>)
1000905c:	f001 fbfc 	bl	1000a858 <__aeabi_dadd>
10009060:	1c22      	adds	r2, r4, #0
10009062:	1c2b      	adds	r3, r5, #0
10009064:	f002 fb5e 	bl	1000b724 <__aeabi_dmul>
10009068:	4a33      	ldr	r2, [pc, #204]	; (10009138 <__kernel_sin+0x144>)
1000906a:	4b34      	ldr	r3, [pc, #208]	; (1000913c <__kernel_sin+0x148>)
1000906c:	f002 fdf4 	bl	1000bc58 <__aeabi_dsub>
10009070:	1c22      	adds	r2, r4, #0
10009072:	1c2b      	adds	r3, r5, #0
10009074:	f002 fb56 	bl	1000b724 <__aeabi_dmul>
10009078:	4b31      	ldr	r3, [pc, #196]	; (10009140 <__kernel_sin+0x14c>)
1000907a:	4a32      	ldr	r2, [pc, #200]	; (10009144 <__kernel_sin+0x150>)
1000907c:	f001 fbec 	bl	1000a858 <__aeabi_dadd>
10009080:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10009082:	9002      	str	r0, [sp, #8]
10009084:	9103      	str	r1, [sp, #12]
10009086:	2b00      	cmp	r3, #0
10009088:	d034      	beq.n	100090f4 <__kernel_sin+0x100>
1000908a:	9800      	ldr	r0, [sp, #0]
1000908c:	9901      	ldr	r1, [sp, #4]
1000908e:	2200      	movs	r2, #0
10009090:	4b2d      	ldr	r3, [pc, #180]	; (10009148 <__kernel_sin+0x154>)
10009092:	f002 fb47 	bl	1000b724 <__aeabi_dmul>
10009096:	9a02      	ldr	r2, [sp, #8]
10009098:	9b03      	ldr	r3, [sp, #12]
1000909a:	9004      	str	r0, [sp, #16]
1000909c:	9105      	str	r1, [sp, #20]
1000909e:	1c30      	adds	r0, r6, #0
100090a0:	1c39      	adds	r1, r7, #0
100090a2:	f002 fb3f 	bl	1000b724 <__aeabi_dmul>
100090a6:	1c02      	adds	r2, r0, #0
100090a8:	1c0b      	adds	r3, r1, #0
100090aa:	9804      	ldr	r0, [sp, #16]
100090ac:	9905      	ldr	r1, [sp, #20]
100090ae:	f002 fdd3 	bl	1000bc58 <__aeabi_dsub>
100090b2:	1c22      	adds	r2, r4, #0
100090b4:	1c2b      	adds	r3, r5, #0
100090b6:	f002 fb35 	bl	1000b724 <__aeabi_dmul>
100090ba:	9a00      	ldr	r2, [sp, #0]
100090bc:	9b01      	ldr	r3, [sp, #4]
100090be:	f002 fdcb 	bl	1000bc58 <__aeabi_dsub>
100090c2:	4a22      	ldr	r2, [pc, #136]	; (1000914c <__kernel_sin+0x158>)
100090c4:	1c04      	adds	r4, r0, #0
100090c6:	1c0d      	adds	r5, r1, #0
100090c8:	4b21      	ldr	r3, [pc, #132]	; (10009150 <__kernel_sin+0x15c>)
100090ca:	1c30      	adds	r0, r6, #0
100090cc:	1c39      	adds	r1, r7, #0
100090ce:	f002 fb29 	bl	1000b724 <__aeabi_dmul>
100090d2:	1c02      	adds	r2, r0, #0
100090d4:	1c0b      	adds	r3, r1, #0
100090d6:	1c20      	adds	r0, r4, #0
100090d8:	1c29      	adds	r1, r5, #0
100090da:	f001 fbbd 	bl	1000a858 <__aeabi_dadd>
100090de:	1c02      	adds	r2, r0, #0
100090e0:	1c0b      	adds	r3, r1, #0
100090e2:	4648      	mov	r0, r9
100090e4:	4641      	mov	r1, r8
100090e6:	f002 fdb7 	bl	1000bc58 <__aeabi_dsub>
100090ea:	b007      	add	sp, #28
100090ec:	bc0c      	pop	{r2, r3}
100090ee:	4690      	mov	r8, r2
100090f0:	4699      	mov	r9, r3
100090f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
100090f4:	9a02      	ldr	r2, [sp, #8]
100090f6:	9b03      	ldr	r3, [sp, #12]
100090f8:	1c20      	adds	r0, r4, #0
100090fa:	1c29      	adds	r1, r5, #0
100090fc:	f002 fb12 	bl	1000b724 <__aeabi_dmul>
10009100:	4a12      	ldr	r2, [pc, #72]	; (1000914c <__kernel_sin+0x158>)
10009102:	4b13      	ldr	r3, [pc, #76]	; (10009150 <__kernel_sin+0x15c>)
10009104:	f002 fda8 	bl	1000bc58 <__aeabi_dsub>
10009108:	1c32      	adds	r2, r6, #0
1000910a:	1c3b      	adds	r3, r7, #0
1000910c:	f002 fb0a 	bl	1000b724 <__aeabi_dmul>
10009110:	464a      	mov	r2, r9
10009112:	4643      	mov	r3, r8
10009114:	f001 fba0 	bl	1000a858 <__aeabi_dadd>
10009118:	e7e7      	b.n	100090ea <__kernel_sin+0xf6>
1000911a:	46c0      	nop			; (mov r8, r8)
1000911c:	3e3fffff 	.word	0x3e3fffff
10009120:	5acfd57c 	.word	0x5acfd57c
10009124:	3de5d93a 	.word	0x3de5d93a
10009128:	8a2b9ceb 	.word	0x8a2b9ceb
1000912c:	3e5ae5e6 	.word	0x3e5ae5e6
10009130:	57b1fe7d 	.word	0x57b1fe7d
10009134:	3ec71de3 	.word	0x3ec71de3
10009138:	19c161d5 	.word	0x19c161d5
1000913c:	3f2a01a0 	.word	0x3f2a01a0
10009140:	3f811111 	.word	0x3f811111
10009144:	1110f8a6 	.word	0x1110f8a6
10009148:	3fe00000 	.word	0x3fe00000
1000914c:	55555549 	.word	0x55555549
10009150:	3fc55555 	.word	0x3fc55555

10009154 <__kernel_tan>:
10009154:	b5f0      	push	{r4, r5, r6, r7, lr}
10009156:	465f      	mov	r7, fp
10009158:	4656      	mov	r6, sl
1000915a:	464d      	mov	r5, r9
1000915c:	4644      	mov	r4, r8
1000915e:	b4f0      	push	{r4, r5, r6, r7}
10009160:	b089      	sub	sp, #36	; 0x24
10009162:	9300      	str	r3, [sp, #0]
10009164:	004b      	lsls	r3, r1, #1
10009166:	085b      	lsrs	r3, r3, #1
10009168:	469a      	mov	sl, r3
1000916a:	4bbd      	ldr	r3, [pc, #756]	; (10009460 <__kernel_tan+0x30c>)
1000916c:	4681      	mov	r9, r0
1000916e:	4688      	mov	r8, r1
10009170:	9202      	str	r2, [sp, #8]
10009172:	468b      	mov	fp, r1
10009174:	459a      	cmp	sl, r3
10009176:	dc18      	bgt.n	100091aa <__kernel_tan+0x56>
10009178:	4648      	mov	r0, r9
1000917a:	4641      	mov	r1, r8
1000917c:	f003 f8e6 	bl	1000c34c <__aeabi_d2iz>
10009180:	2800      	cmp	r0, #0
10009182:	d131      	bne.n	100091e8 <__kernel_tan+0x94>
10009184:	464b      	mov	r3, r9
10009186:	4652      	mov	r2, sl
10009188:	431a      	orrs	r2, r3
1000918a:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000918c:	3301      	adds	r3, #1
1000918e:	4313      	orrs	r3, r2
10009190:	d100      	bne.n	10009194 <__kernel_tan+0x40>
10009192:	e14b      	b.n	1000942c <__kernel_tan+0x2d8>
10009194:	9b12      	ldr	r3, [sp, #72]	; 0x48
10009196:	2b01      	cmp	r3, #1
10009198:	d100      	bne.n	1000919c <__kernel_tan+0x48>
1000919a:	e15e      	b.n	1000945a <__kernel_tan+0x306>
1000919c:	464a      	mov	r2, r9
1000919e:	4643      	mov	r3, r8
100091a0:	2000      	movs	r0, #0
100091a2:	49b0      	ldr	r1, [pc, #704]	; (10009464 <__kernel_tan+0x310>)
100091a4:	f001 fe80 	bl	1000aea8 <__aeabi_ddiv>
100091a8:	e0fb      	b.n	100093a2 <__kernel_tan+0x24e>
100091aa:	4baf      	ldr	r3, [pc, #700]	; (10009468 <__kernel_tan+0x314>)
100091ac:	459a      	cmp	sl, r3
100091ae:	dd1b      	ble.n	100091e8 <__kernel_tan+0x94>
100091b0:	2900      	cmp	r1, #0
100091b2:	da00      	bge.n	100091b6 <__kernel_tan+0x62>
100091b4:	e145      	b.n	10009442 <__kernel_tan+0x2ee>
100091b6:	464a      	mov	r2, r9
100091b8:	4643      	mov	r3, r8
100091ba:	48ac      	ldr	r0, [pc, #688]	; (1000946c <__kernel_tan+0x318>)
100091bc:	49ac      	ldr	r1, [pc, #688]	; (10009470 <__kernel_tan+0x31c>)
100091be:	f002 fd4b 	bl	1000bc58 <__aeabi_dsub>
100091c2:	9a02      	ldr	r2, [sp, #8]
100091c4:	9b00      	ldr	r3, [sp, #0]
100091c6:	1c04      	adds	r4, r0, #0
100091c8:	1c0d      	adds	r5, r1, #0
100091ca:	48aa      	ldr	r0, [pc, #680]	; (10009474 <__kernel_tan+0x320>)
100091cc:	49aa      	ldr	r1, [pc, #680]	; (10009478 <__kernel_tan+0x324>)
100091ce:	f002 fd43 	bl	1000bc58 <__aeabi_dsub>
100091d2:	1c0b      	adds	r3, r1, #0
100091d4:	1c02      	adds	r2, r0, #0
100091d6:	1c29      	adds	r1, r5, #0
100091d8:	1c20      	adds	r0, r4, #0
100091da:	f001 fb3d 	bl	1000a858 <__aeabi_dadd>
100091de:	2300      	movs	r3, #0
100091e0:	4681      	mov	r9, r0
100091e2:	4688      	mov	r8, r1
100091e4:	9302      	str	r3, [sp, #8]
100091e6:	9300      	str	r3, [sp, #0]
100091e8:	464a      	mov	r2, r9
100091ea:	4643      	mov	r3, r8
100091ec:	4648      	mov	r0, r9
100091ee:	4641      	mov	r1, r8
100091f0:	f002 fa98 	bl	1000b724 <__aeabi_dmul>
100091f4:	1c06      	adds	r6, r0, #0
100091f6:	1c0f      	adds	r7, r1, #0
100091f8:	1c32      	adds	r2, r6, #0
100091fa:	1c3b      	adds	r3, r7, #0
100091fc:	f002 fa92 	bl	1000b724 <__aeabi_dmul>
10009200:	464a      	mov	r2, r9
10009202:	1c04      	adds	r4, r0, #0
10009204:	1c0d      	adds	r5, r1, #0
10009206:	4643      	mov	r3, r8
10009208:	1c30      	adds	r0, r6, #0
1000920a:	1c39      	adds	r1, r7, #0
1000920c:	f002 fa8a 	bl	1000b724 <__aeabi_dmul>
10009210:	4a9a      	ldr	r2, [pc, #616]	; (1000947c <__kernel_tan+0x328>)
10009212:	9004      	str	r0, [sp, #16]
10009214:	9105      	str	r1, [sp, #20]
10009216:	4b9a      	ldr	r3, [pc, #616]	; (10009480 <__kernel_tan+0x32c>)
10009218:	1c20      	adds	r0, r4, #0
1000921a:	1c29      	adds	r1, r5, #0
1000921c:	f002 fa82 	bl	1000b724 <__aeabi_dmul>
10009220:	4a98      	ldr	r2, [pc, #608]	; (10009484 <__kernel_tan+0x330>)
10009222:	4b99      	ldr	r3, [pc, #612]	; (10009488 <__kernel_tan+0x334>)
10009224:	f001 fb18 	bl	1000a858 <__aeabi_dadd>
10009228:	1c22      	adds	r2, r4, #0
1000922a:	1c2b      	adds	r3, r5, #0
1000922c:	f002 fa7a 	bl	1000b724 <__aeabi_dmul>
10009230:	4a96      	ldr	r2, [pc, #600]	; (1000948c <__kernel_tan+0x338>)
10009232:	4b97      	ldr	r3, [pc, #604]	; (10009490 <__kernel_tan+0x33c>)
10009234:	f001 fb10 	bl	1000a858 <__aeabi_dadd>
10009238:	1c22      	adds	r2, r4, #0
1000923a:	1c2b      	adds	r3, r5, #0
1000923c:	f002 fa72 	bl	1000b724 <__aeabi_dmul>
10009240:	4a94      	ldr	r2, [pc, #592]	; (10009494 <__kernel_tan+0x340>)
10009242:	4b95      	ldr	r3, [pc, #596]	; (10009498 <__kernel_tan+0x344>)
10009244:	f001 fb08 	bl	1000a858 <__aeabi_dadd>
10009248:	1c22      	adds	r2, r4, #0
1000924a:	1c2b      	adds	r3, r5, #0
1000924c:	f002 fa6a 	bl	1000b724 <__aeabi_dmul>
10009250:	4a92      	ldr	r2, [pc, #584]	; (1000949c <__kernel_tan+0x348>)
10009252:	4b93      	ldr	r3, [pc, #588]	; (100094a0 <__kernel_tan+0x34c>)
10009254:	f001 fb00 	bl	1000a858 <__aeabi_dadd>
10009258:	1c22      	adds	r2, r4, #0
1000925a:	1c2b      	adds	r3, r5, #0
1000925c:	f002 fa62 	bl	1000b724 <__aeabi_dmul>
10009260:	4a90      	ldr	r2, [pc, #576]	; (100094a4 <__kernel_tan+0x350>)
10009262:	4b91      	ldr	r3, [pc, #580]	; (100094a8 <__kernel_tan+0x354>)
10009264:	f001 faf8 	bl	1000a858 <__aeabi_dadd>
10009268:	4a90      	ldr	r2, [pc, #576]	; (100094ac <__kernel_tan+0x358>)
1000926a:	9006      	str	r0, [sp, #24]
1000926c:	9107      	str	r1, [sp, #28]
1000926e:	4b90      	ldr	r3, [pc, #576]	; (100094b0 <__kernel_tan+0x35c>)
10009270:	1c20      	adds	r0, r4, #0
10009272:	1c29      	adds	r1, r5, #0
10009274:	f002 fa56 	bl	1000b724 <__aeabi_dmul>
10009278:	4a8e      	ldr	r2, [pc, #568]	; (100094b4 <__kernel_tan+0x360>)
1000927a:	4b8f      	ldr	r3, [pc, #572]	; (100094b8 <__kernel_tan+0x364>)
1000927c:	f001 faec 	bl	1000a858 <__aeabi_dadd>
10009280:	1c22      	adds	r2, r4, #0
10009282:	1c2b      	adds	r3, r5, #0
10009284:	f002 fa4e 	bl	1000b724 <__aeabi_dmul>
10009288:	4a8c      	ldr	r2, [pc, #560]	; (100094bc <__kernel_tan+0x368>)
1000928a:	4b8d      	ldr	r3, [pc, #564]	; (100094c0 <__kernel_tan+0x36c>)
1000928c:	f001 fae4 	bl	1000a858 <__aeabi_dadd>
10009290:	1c22      	adds	r2, r4, #0
10009292:	1c2b      	adds	r3, r5, #0
10009294:	f002 fa46 	bl	1000b724 <__aeabi_dmul>
10009298:	4a8a      	ldr	r2, [pc, #552]	; (100094c4 <__kernel_tan+0x370>)
1000929a:	4b8b      	ldr	r3, [pc, #556]	; (100094c8 <__kernel_tan+0x374>)
1000929c:	f001 fadc 	bl	1000a858 <__aeabi_dadd>
100092a0:	1c22      	adds	r2, r4, #0
100092a2:	1c2b      	adds	r3, r5, #0
100092a4:	f002 fa3e 	bl	1000b724 <__aeabi_dmul>
100092a8:	4a88      	ldr	r2, [pc, #544]	; (100094cc <__kernel_tan+0x378>)
100092aa:	4b89      	ldr	r3, [pc, #548]	; (100094d0 <__kernel_tan+0x37c>)
100092ac:	f001 fad4 	bl	1000a858 <__aeabi_dadd>
100092b0:	1c22      	adds	r2, r4, #0
100092b2:	1c2b      	adds	r3, r5, #0
100092b4:	f002 fa36 	bl	1000b724 <__aeabi_dmul>
100092b8:	4a86      	ldr	r2, [pc, #536]	; (100094d4 <__kernel_tan+0x380>)
100092ba:	4b87      	ldr	r3, [pc, #540]	; (100094d8 <__kernel_tan+0x384>)
100092bc:	f001 facc 	bl	1000a858 <__aeabi_dadd>
100092c0:	1c32      	adds	r2, r6, #0
100092c2:	1c3b      	adds	r3, r7, #0
100092c4:	f002 fa2e 	bl	1000b724 <__aeabi_dmul>
100092c8:	1c02      	adds	r2, r0, #0
100092ca:	1c0b      	adds	r3, r1, #0
100092cc:	9806      	ldr	r0, [sp, #24]
100092ce:	9907      	ldr	r1, [sp, #28]
100092d0:	f001 fac2 	bl	1000a858 <__aeabi_dadd>
100092d4:	9a04      	ldr	r2, [sp, #16]
100092d6:	9b05      	ldr	r3, [sp, #20]
100092d8:	f002 fa24 	bl	1000b724 <__aeabi_dmul>
100092dc:	9d02      	ldr	r5, [sp, #8]
100092de:	9c00      	ldr	r4, [sp, #0]
100092e0:	1c2a      	adds	r2, r5, #0
100092e2:	1c23      	adds	r3, r4, #0
100092e4:	f001 fab8 	bl	1000a858 <__aeabi_dadd>
100092e8:	1c32      	adds	r2, r6, #0
100092ea:	1c3b      	adds	r3, r7, #0
100092ec:	f002 fa1a 	bl	1000b724 <__aeabi_dmul>
100092f0:	1c2a      	adds	r2, r5, #0
100092f2:	1c23      	adds	r3, r4, #0
100092f4:	f001 fab0 	bl	1000a858 <__aeabi_dadd>
100092f8:	1c04      	adds	r4, r0, #0
100092fa:	1c0d      	adds	r5, r1, #0
100092fc:	9804      	ldr	r0, [sp, #16]
100092fe:	9905      	ldr	r1, [sp, #20]
10009300:	4a76      	ldr	r2, [pc, #472]	; (100094dc <__kernel_tan+0x388>)
10009302:	4b77      	ldr	r3, [pc, #476]	; (100094e0 <__kernel_tan+0x38c>)
10009304:	f002 fa0e 	bl	1000b724 <__aeabi_dmul>
10009308:	1c22      	adds	r2, r4, #0
1000930a:	1c2b      	adds	r3, r5, #0
1000930c:	f001 faa4 	bl	1000a858 <__aeabi_dadd>
10009310:	1c0b      	adds	r3, r1, #0
10009312:	1c02      	adds	r2, r0, #0
10009314:	4641      	mov	r1, r8
10009316:	4648      	mov	r0, r9
10009318:	9200      	str	r2, [sp, #0]
1000931a:	9301      	str	r3, [sp, #4]
1000931c:	f001 fa9c 	bl	1000a858 <__aeabi_dadd>
10009320:	4b51      	ldr	r3, [pc, #324]	; (10009468 <__kernel_tan+0x314>)
10009322:	1c04      	adds	r4, r0, #0
10009324:	1c0d      	adds	r5, r1, #0
10009326:	459a      	cmp	sl, r3
10009328:	dc42      	bgt.n	100093b0 <__kernel_tan+0x25c>
1000932a:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000932c:	2b01      	cmp	r3, #1
1000932e:	d038      	beq.n	100093a2 <__kernel_tan+0x24e>
10009330:	1c0b      	adds	r3, r1, #0
10009332:	2200      	movs	r2, #0
10009334:	2000      	movs	r0, #0
10009336:	9202      	str	r2, [sp, #8]
10009338:	9303      	str	r3, [sp, #12]
1000933a:	494a      	ldr	r1, [pc, #296]	; (10009464 <__kernel_tan+0x310>)
1000933c:	1c22      	adds	r2, r4, #0
1000933e:	1c2b      	adds	r3, r5, #0
10009340:	f001 fdb2 	bl	1000aea8 <__aeabi_ddiv>
10009344:	464a      	mov	r2, r9
10009346:	1c0d      	adds	r5, r1, #0
10009348:	1c04      	adds	r4, r0, #0
1000934a:	9802      	ldr	r0, [sp, #8]
1000934c:	9903      	ldr	r1, [sp, #12]
1000934e:	4643      	mov	r3, r8
10009350:	f002 fc82 	bl	1000bc58 <__aeabi_dsub>
10009354:	1c02      	adds	r2, r0, #0
10009356:	1c0b      	adds	r3, r1, #0
10009358:	9800      	ldr	r0, [sp, #0]
1000935a:	9901      	ldr	r1, [sp, #4]
1000935c:	f002 fc7c 	bl	1000bc58 <__aeabi_dsub>
10009360:	2600      	movs	r6, #0
10009362:	1c02      	adds	r2, r0, #0
10009364:	1c0b      	adds	r3, r1, #0
10009366:	1c30      	adds	r0, r6, #0
10009368:	1c29      	adds	r1, r5, #0
1000936a:	f002 f9db 	bl	1000b724 <__aeabi_dmul>
1000936e:	9a02      	ldr	r2, [sp, #8]
10009370:	9b03      	ldr	r3, [sp, #12]
10009372:	9000      	str	r0, [sp, #0]
10009374:	9101      	str	r1, [sp, #4]
10009376:	1c30      	adds	r0, r6, #0
10009378:	1c29      	adds	r1, r5, #0
1000937a:	f002 f9d3 	bl	1000b724 <__aeabi_dmul>
1000937e:	2200      	movs	r2, #0
10009380:	4b58      	ldr	r3, [pc, #352]	; (100094e4 <__kernel_tan+0x390>)
10009382:	f001 fa69 	bl	1000a858 <__aeabi_dadd>
10009386:	1c02      	adds	r2, r0, #0
10009388:	1c0b      	adds	r3, r1, #0
1000938a:	9800      	ldr	r0, [sp, #0]
1000938c:	9901      	ldr	r1, [sp, #4]
1000938e:	f001 fa63 	bl	1000a858 <__aeabi_dadd>
10009392:	1c22      	adds	r2, r4, #0
10009394:	1c2b      	adds	r3, r5, #0
10009396:	f002 f9c5 	bl	1000b724 <__aeabi_dmul>
1000939a:	1c32      	adds	r2, r6, #0
1000939c:	1c2b      	adds	r3, r5, #0
1000939e:	f001 fa5b 	bl	1000a858 <__aeabi_dadd>
100093a2:	b009      	add	sp, #36	; 0x24
100093a4:	bc3c      	pop	{r2, r3, r4, r5}
100093a6:	4690      	mov	r8, r2
100093a8:	4699      	mov	r9, r3
100093aa:	46a2      	mov	sl, r4
100093ac:	46ab      	mov	fp, r5
100093ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
100093b0:	9812      	ldr	r0, [sp, #72]	; 0x48
100093b2:	f003 f801 	bl	1000c3b8 <__aeabi_i2d>
100093b6:	465b      	mov	r3, fp
100093b8:	1c06      	adds	r6, r0, #0
100093ba:	1798      	asrs	r0, r3, #30
100093bc:	2302      	movs	r3, #2
100093be:	4018      	ands	r0, r3
100093c0:	3b01      	subs	r3, #1
100093c2:	1a18      	subs	r0, r3, r0
100093c4:	1c0f      	adds	r7, r1, #0
100093c6:	f002 fff7 	bl	1000c3b8 <__aeabi_i2d>
100093ca:	1c22      	adds	r2, r4, #0
100093cc:	9002      	str	r0, [sp, #8]
100093ce:	9103      	str	r1, [sp, #12]
100093d0:	1c2b      	adds	r3, r5, #0
100093d2:	1c20      	adds	r0, r4, #0
100093d4:	1c29      	adds	r1, r5, #0
100093d6:	f002 f9a5 	bl	1000b724 <__aeabi_dmul>
100093da:	1c32      	adds	r2, r6, #0
100093dc:	9004      	str	r0, [sp, #16]
100093de:	9105      	str	r1, [sp, #20]
100093e0:	1c3b      	adds	r3, r7, #0
100093e2:	1c20      	adds	r0, r4, #0
100093e4:	1c29      	adds	r1, r5, #0
100093e6:	f001 fa37 	bl	1000a858 <__aeabi_dadd>
100093ea:	1c02      	adds	r2, r0, #0
100093ec:	1c0b      	adds	r3, r1, #0
100093ee:	9804      	ldr	r0, [sp, #16]
100093f0:	9905      	ldr	r1, [sp, #20]
100093f2:	f001 fd59 	bl	1000aea8 <__aeabi_ddiv>
100093f6:	9a00      	ldr	r2, [sp, #0]
100093f8:	9b01      	ldr	r3, [sp, #4]
100093fa:	f002 fc2d 	bl	1000bc58 <__aeabi_dsub>
100093fe:	1c02      	adds	r2, r0, #0
10009400:	1c0b      	adds	r3, r1, #0
10009402:	4648      	mov	r0, r9
10009404:	4641      	mov	r1, r8
10009406:	f002 fc27 	bl	1000bc58 <__aeabi_dsub>
1000940a:	1c02      	adds	r2, r0, #0
1000940c:	1c0b      	adds	r3, r1, #0
1000940e:	f001 fa23 	bl	1000a858 <__aeabi_dadd>
10009412:	1c02      	adds	r2, r0, #0
10009414:	1c0b      	adds	r3, r1, #0
10009416:	1c30      	adds	r0, r6, #0
10009418:	1c39      	adds	r1, r7, #0
1000941a:	f002 fc1d 	bl	1000bc58 <__aeabi_dsub>
1000941e:	1c02      	adds	r2, r0, #0
10009420:	1c0b      	adds	r3, r1, #0
10009422:	9802      	ldr	r0, [sp, #8]
10009424:	9903      	ldr	r1, [sp, #12]
10009426:	f002 f97d 	bl	1000b724 <__aeabi_dmul>
1000942a:	e7ba      	b.n	100093a2 <__kernel_tan+0x24e>
1000942c:	4648      	mov	r0, r9
1000942e:	4641      	mov	r1, r8
10009430:	f7fd fcc8 	bl	10006dc4 <fabs>
10009434:	1c02      	adds	r2, r0, #0
10009436:	1c0b      	adds	r3, r1, #0
10009438:	2000      	movs	r0, #0
1000943a:	492a      	ldr	r1, [pc, #168]	; (100094e4 <__kernel_tan+0x390>)
1000943c:	f001 fd34 	bl	1000aea8 <__aeabi_ddiv>
10009440:	e7af      	b.n	100093a2 <__kernel_tan+0x24e>
10009442:	2280      	movs	r2, #128	; 0x80
10009444:	2180      	movs	r1, #128	; 0x80
10009446:	0612      	lsls	r2, r2, #24
10009448:	4694      	mov	ip, r2
1000944a:	9b00      	ldr	r3, [sp, #0]
1000944c:	0609      	lsls	r1, r1, #24
1000944e:	4441      	add	r1, r8
10009450:	4463      	add	r3, ip
10009452:	4681      	mov	r9, r0
10009454:	4688      	mov	r8, r1
10009456:	9300      	str	r3, [sp, #0]
10009458:	e6ad      	b.n	100091b6 <__kernel_tan+0x62>
1000945a:	4648      	mov	r0, r9
1000945c:	4641      	mov	r1, r8
1000945e:	e7a0      	b.n	100093a2 <__kernel_tan+0x24e>
10009460:	3e2fffff 	.word	0x3e2fffff
10009464:	bff00000 	.word	0xbff00000
10009468:	3fe59427 	.word	0x3fe59427
1000946c:	54442d18 	.word	0x54442d18
10009470:	3fe921fb 	.word	0x3fe921fb
10009474:	33145c07 	.word	0x33145c07
10009478:	3c81a626 	.word	0x3c81a626
1000947c:	db605373 	.word	0xdb605373
10009480:	bef375cb 	.word	0xbef375cb
10009484:	a03792a6 	.word	0xa03792a6
10009488:	3f147e88 	.word	0x3f147e88
1000948c:	f2f26501 	.word	0xf2f26501
10009490:	3f4344d8 	.word	0x3f4344d8
10009494:	c9560328 	.word	0xc9560328
10009498:	3f6d6d22 	.word	0x3f6d6d22
1000949c:	8406d637 	.word	0x8406d637
100094a0:	3f9664f4 	.word	0x3f9664f4
100094a4:	1110fe7a 	.word	0x1110fe7a
100094a8:	3fc11111 	.word	0x3fc11111
100094ac:	74bf7ad4 	.word	0x74bf7ad4
100094b0:	3efb2a70 	.word	0x3efb2a70
100094b4:	32f0a7e9 	.word	0x32f0a7e9
100094b8:	3f12b80f 	.word	0x3f12b80f
100094bc:	1a8d1068 	.word	0x1a8d1068
100094c0:	3f3026f7 	.word	0x3f3026f7
100094c4:	fee08315 	.word	0xfee08315
100094c8:	3f57dbc8 	.word	0x3f57dbc8
100094cc:	e96e8493 	.word	0xe96e8493
100094d0:	3f8226e3 	.word	0x3f8226e3
100094d4:	1bb341fe 	.word	0x1bb341fe
100094d8:	3faba1ba 	.word	0x3faba1ba
100094dc:	55555563 	.word	0x55555563
100094e0:	3fd55555 	.word	0x3fd55555
100094e4:	3ff00000 	.word	0x3ff00000

100094e8 <finite>:
100094e8:	4b03      	ldr	r3, [pc, #12]	; (100094f8 <finite+0x10>)
100094ea:	0048      	lsls	r0, r1, #1
100094ec:	469c      	mov	ip, r3
100094ee:	0840      	lsrs	r0, r0, #1
100094f0:	4460      	add	r0, ip
100094f2:	0fc0      	lsrs	r0, r0, #31
100094f4:	4770      	bx	lr
100094f6:	46c0      	nop			; (mov r8, r8)
100094f8:	80100000 	.word	0x80100000

100094fc <floor>:
100094fc:	b5f0      	push	{r4, r5, r6, r7, lr}
100094fe:	465f      	mov	r7, fp
10009500:	464d      	mov	r5, r9
10009502:	4644      	mov	r4, r8
10009504:	4656      	mov	r6, sl
10009506:	b4f0      	push	{r4, r5, r6, r7}
10009508:	4b48      	ldr	r3, [pc, #288]	; (1000962c <floor+0x130>)
1000950a:	004d      	lsls	r5, r1, #1
1000950c:	0d6d      	lsrs	r5, r5, #21
1000950e:	18ef      	adds	r7, r5, r3
10009510:	b083      	sub	sp, #12
10009512:	1c06      	adds	r6, r0, #0
10009514:	1c0c      	adds	r4, r1, #0
10009516:	4688      	mov	r8, r1
10009518:	468b      	mov	fp, r1
1000951a:	4681      	mov	r9, r0
1000951c:	2f13      	cmp	r7, #19
1000951e:	dc27      	bgt.n	10009570 <floor+0x74>
10009520:	2f00      	cmp	r7, #0
10009522:	db54      	blt.n	100095ce <floor+0xd2>
10009524:	4d42      	ldr	r5, [pc, #264]	; (10009630 <floor+0x134>)
10009526:	4641      	mov	r1, r8
10009528:	413d      	asrs	r5, r7
1000952a:	4029      	ands	r1, r5
1000952c:	4301      	orrs	r1, r0
1000952e:	1c02      	adds	r2, r0, #0
10009530:	1c23      	adds	r3, r4, #0
10009532:	2900      	cmp	r1, #0
10009534:	d013      	beq.n	1000955e <floor+0x62>
10009536:	4a3f      	ldr	r2, [pc, #252]	; (10009634 <floor+0x138>)
10009538:	4b3f      	ldr	r3, [pc, #252]	; (10009638 <floor+0x13c>)
1000953a:	1c21      	adds	r1, r4, #0
1000953c:	f001 f98c 	bl	1000a858 <__aeabi_dadd>
10009540:	2200      	movs	r2, #0
10009542:	2300      	movs	r3, #0
10009544:	f000 f9fe 	bl	10009944 <__aeabi_dcmpgt>
10009548:	2800      	cmp	r0, #0
1000954a:	d006      	beq.n	1000955a <floor+0x5e>
1000954c:	2c00      	cmp	r4, #0
1000954e:	db4e      	blt.n	100095ee <floor+0xf2>
10009550:	465b      	mov	r3, fp
10009552:	43ab      	bics	r3, r5
10009554:	4698      	mov	r8, r3
10009556:	2300      	movs	r3, #0
10009558:	4699      	mov	r9, r3
1000955a:	4643      	mov	r3, r8
1000955c:	464a      	mov	r2, r9
1000955e:	1c10      	adds	r0, r2, #0
10009560:	1c19      	adds	r1, r3, #0
10009562:	b003      	add	sp, #12
10009564:	bc3c      	pop	{r2, r3, r4, r5}
10009566:	4690      	mov	r8, r2
10009568:	4699      	mov	r9, r3
1000956a:	46a2      	mov	sl, r4
1000956c:	46ab      	mov	fp, r5
1000956e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009570:	2f33      	cmp	r7, #51	; 0x33
10009572:	dd0c      	ble.n	1000958e <floor+0x92>
10009574:	1c0b      	adds	r3, r1, #0
10009576:	2180      	movs	r1, #128	; 0x80
10009578:	1c02      	adds	r2, r0, #0
1000957a:	00c9      	lsls	r1, r1, #3
1000957c:	428f      	cmp	r7, r1
1000957e:	d1ee      	bne.n	1000955e <floor+0x62>
10009580:	1c32      	adds	r2, r6, #0
10009582:	1c21      	adds	r1, r4, #0
10009584:	f001 f968 	bl	1000a858 <__aeabi_dadd>
10009588:	1c02      	adds	r2, r0, #0
1000958a:	1c0b      	adds	r3, r1, #0
1000958c:	e7e7      	b.n	1000955e <floor+0x62>
1000958e:	2201      	movs	r2, #1
10009590:	4b2a      	ldr	r3, [pc, #168]	; (1000963c <floor+0x140>)
10009592:	4252      	negs	r2, r2
10009594:	18eb      	adds	r3, r5, r3
10009596:	40da      	lsrs	r2, r3
10009598:	1c11      	adds	r1, r2, #0
1000959a:	9201      	str	r2, [sp, #4]
1000959c:	1c23      	adds	r3, r4, #0
1000959e:	1c02      	adds	r2, r0, #0
100095a0:	4201      	tst	r1, r0
100095a2:	d0dc      	beq.n	1000955e <floor+0x62>
100095a4:	4a23      	ldr	r2, [pc, #140]	; (10009634 <floor+0x138>)
100095a6:	4b24      	ldr	r3, [pc, #144]	; (10009638 <floor+0x13c>)
100095a8:	1c21      	adds	r1, r4, #0
100095aa:	f001 f955 	bl	1000a858 <__aeabi_dadd>
100095ae:	2200      	movs	r2, #0
100095b0:	2300      	movs	r3, #0
100095b2:	f000 f9c7 	bl	10009944 <__aeabi_dcmpgt>
100095b6:	2800      	cmp	r0, #0
100095b8:	d0cf      	beq.n	1000955a <floor+0x5e>
100095ba:	2c00      	cmp	r4, #0
100095bc:	db1c      	blt.n	100095f8 <floor+0xfc>
100095be:	464b      	mov	r3, r9
100095c0:	9a01      	ldr	r2, [sp, #4]
100095c2:	46d8      	mov	r8, fp
100095c4:	4393      	bics	r3, r2
100095c6:	4699      	mov	r9, r3
100095c8:	4643      	mov	r3, r8
100095ca:	464a      	mov	r2, r9
100095cc:	e7c7      	b.n	1000955e <floor+0x62>
100095ce:	4a19      	ldr	r2, [pc, #100]	; (10009634 <floor+0x138>)
100095d0:	4b19      	ldr	r3, [pc, #100]	; (10009638 <floor+0x13c>)
100095d2:	f001 f941 	bl	1000a858 <__aeabi_dadd>
100095d6:	2200      	movs	r2, #0
100095d8:	2300      	movs	r3, #0
100095da:	f000 f9b3 	bl	10009944 <__aeabi_dcmpgt>
100095de:	2800      	cmp	r0, #0
100095e0:	d0bb      	beq.n	1000955a <floor+0x5e>
100095e2:	2c00      	cmp	r4, #0
100095e4:	db15      	blt.n	10009612 <floor+0x116>
100095e6:	2300      	movs	r3, #0
100095e8:	4699      	mov	r9, r3
100095ea:	4698      	mov	r8, r3
100095ec:	e7b5      	b.n	1000955a <floor+0x5e>
100095ee:	2380      	movs	r3, #128	; 0x80
100095f0:	035b      	lsls	r3, r3, #13
100095f2:	413b      	asrs	r3, r7
100095f4:	449b      	add	fp, r3
100095f6:	e7ab      	b.n	10009550 <floor+0x54>
100095f8:	2f14      	cmp	r7, #20
100095fa:	d013      	beq.n	10009624 <floor+0x128>
100095fc:	4b10      	ldr	r3, [pc, #64]	; (10009640 <floor+0x144>)
100095fe:	1b5d      	subs	r5, r3, r5
10009600:	2301      	movs	r3, #1
10009602:	40ab      	lsls	r3, r5
10009604:	4699      	mov	r9, r3
10009606:	44b1      	add	r9, r6
10009608:	45b1      	cmp	r9, r6
1000960a:	419b      	sbcs	r3, r3
1000960c:	425b      	negs	r3, r3
1000960e:	449b      	add	fp, r3
10009610:	e7d5      	b.n	100095be <floor+0xc2>
10009612:	2300      	movs	r3, #0
10009614:	0064      	lsls	r4, r4, #1
10009616:	0864      	lsrs	r4, r4, #1
10009618:	4326      	orrs	r6, r4
1000961a:	4699      	mov	r9, r3
1000961c:	d09d      	beq.n	1000955a <floor+0x5e>
1000961e:	4b09      	ldr	r3, [pc, #36]	; (10009644 <floor+0x148>)
10009620:	4698      	mov	r8, r3
10009622:	e79a      	b.n	1000955a <floor+0x5e>
10009624:	2301      	movs	r3, #1
10009626:	469c      	mov	ip, r3
10009628:	44e3      	add	fp, ip
1000962a:	e7c8      	b.n	100095be <floor+0xc2>
1000962c:	fffffc01 	.word	0xfffffc01
10009630:	000fffff 	.word	0x000fffff
10009634:	8800759c 	.word	0x8800759c
10009638:	7e37e43c 	.word	0x7e37e43c
1000963c:	fffffbed 	.word	0xfffffbed
10009640:	00000433 	.word	0x00000433
10009644:	bff00000 	.word	0xbff00000

10009648 <__fpclassifyd>:
10009648:	1c0a      	adds	r2, r1, #0
1000964a:	1c03      	adds	r3, r0, #0
1000964c:	4302      	orrs	r2, r0
1000964e:	b530      	push	{r4, r5, lr}
10009650:	2002      	movs	r0, #2
10009652:	2a00      	cmp	r2, #0
10009654:	d100      	bne.n	10009658 <__fpclassifyd+0x10>
10009656:	bd30      	pop	{r4, r5, pc}
10009658:	2280      	movs	r2, #128	; 0x80
1000965a:	0612      	lsls	r2, r2, #24
1000965c:	4291      	cmp	r1, r2
1000965e:	d016      	beq.n	1000968e <__fpclassifyd+0x46>
10009660:	4a0c      	ldr	r2, [pc, #48]	; (10009694 <__fpclassifyd+0x4c>)
10009662:	2004      	movs	r0, #4
10009664:	188c      	adds	r4, r1, r2
10009666:	4a0c      	ldr	r2, [pc, #48]	; (10009698 <__fpclassifyd+0x50>)
10009668:	4294      	cmp	r4, r2
1000966a:	d9f4      	bls.n	10009656 <__fpclassifyd+0xe>
1000966c:	4c0b      	ldr	r4, [pc, #44]	; (1000969c <__fpclassifyd+0x54>)
1000966e:	190c      	adds	r4, r1, r4
10009670:	4294      	cmp	r4, r2
10009672:	d9f0      	bls.n	10009656 <__fpclassifyd+0xe>
10009674:	4a0a      	ldr	r2, [pc, #40]	; (100096a0 <__fpclassifyd+0x58>)
10009676:	0049      	lsls	r1, r1, #1
10009678:	0849      	lsrs	r1, r1, #1
1000967a:	2003      	movs	r0, #3
1000967c:	4291      	cmp	r1, r2
1000967e:	d9ea      	bls.n	10009656 <__fpclassifyd+0xe>
10009680:	4a06      	ldr	r2, [pc, #24]	; (1000969c <__fpclassifyd+0x54>)
10009682:	2000      	movs	r0, #0
10009684:	4291      	cmp	r1, r2
10009686:	d1e6      	bne.n	10009656 <__fpclassifyd+0xe>
10009688:	4258      	negs	r0, r3
1000968a:	4158      	adcs	r0, r3
1000968c:	e7e3      	b.n	10009656 <__fpclassifyd+0xe>
1000968e:	2b00      	cmp	r3, #0
10009690:	d0e1      	beq.n	10009656 <__fpclassifyd+0xe>
10009692:	e7ef      	b.n	10009674 <__fpclassifyd+0x2c>
10009694:	fff00000 	.word	0xfff00000
10009698:	7fdfffff 	.word	0x7fdfffff
1000969c:	7ff00000 	.word	0x7ff00000
100096a0:	000fffff 	.word	0x000fffff

100096a4 <matherr>:
100096a4:	2000      	movs	r0, #0
100096a6:	4770      	bx	lr

100096a8 <nan>:
100096a8:	2000      	movs	r0, #0
100096aa:	4901      	ldr	r1, [pc, #4]	; (100096b0 <nan+0x8>)
100096ac:	4770      	bx	lr
100096ae:	46c0      	nop			; (mov r8, r8)
100096b0:	7ff80000 	.word	0x7ff80000

100096b4 <rint>:
100096b4:	b5f0      	push	{r4, r5, r6, r7, lr}
100096b6:	4647      	mov	r7, r8
100096b8:	b480      	push	{r7}
100096ba:	004b      	lsls	r3, r1, #1
100096bc:	4a4a      	ldr	r2, [pc, #296]	; (100097e8 <rint+0x134>)
100096be:	0d5b      	lsrs	r3, r3, #21
100096c0:	189d      	adds	r5, r3, r2
100096c2:	b082      	sub	sp, #8
100096c4:	1c07      	adds	r7, r0, #0
100096c6:	1c0c      	adds	r4, r1, #0
100096c8:	0fce      	lsrs	r6, r1, #31
100096ca:	2d13      	cmp	r5, #19
100096cc:	dc39      	bgt.n	10009742 <rint+0x8e>
100096ce:	2d00      	cmp	r5, #0
100096d0:	db59      	blt.n	10009786 <rint+0xd2>
100096d2:	4f46      	ldr	r7, [pc, #280]	; (100097ec <rint+0x138>)
100096d4:	1c02      	adds	r2, r0, #0
100096d6:	412f      	asrs	r7, r5
100096d8:	1c3b      	adds	r3, r7, #0
100096da:	400b      	ands	r3, r1
100096dc:	4303      	orrs	r3, r0
100096de:	469c      	mov	ip, r3
100096e0:	46b8      	mov	r8, r7
100096e2:	4667      	mov	r7, ip
100096e4:	1c0b      	adds	r3, r1, #0
100096e6:	2f00      	cmp	r7, #0
100096e8:	d025      	beq.n	10009736 <rint+0x82>
100096ea:	4643      	mov	r3, r8
100096ec:	085b      	lsrs	r3, r3, #1
100096ee:	1c1a      	adds	r2, r3, #0
100096f0:	400a      	ands	r2, r1
100096f2:	4310      	orrs	r0, r2
100096f4:	2700      	movs	r7, #0
100096f6:	2800      	cmp	r0, #0
100096f8:	d008      	beq.n	1000970c <rint+0x58>
100096fa:	2d13      	cmp	r5, #19
100096fc:	d100      	bne.n	10009700 <rint+0x4c>
100096fe:	e06f      	b.n	100097e0 <rint+0x12c>
10009700:	4399      	bics	r1, r3
10009702:	2380      	movs	r3, #128	; 0x80
10009704:	02db      	lsls	r3, r3, #11
10009706:	412b      	asrs	r3, r5
10009708:	4319      	orrs	r1, r3
1000970a:	1c0c      	adds	r4, r1, #0
1000970c:	4938      	ldr	r1, [pc, #224]	; (100097f0 <rint+0x13c>)
1000970e:	00f6      	lsls	r6, r6, #3
10009710:	198e      	adds	r6, r1, r6
10009712:	1c23      	adds	r3, r4, #0
10009714:	6834      	ldr	r4, [r6, #0]
10009716:	6875      	ldr	r5, [r6, #4]
10009718:	1c3a      	adds	r2, r7, #0
1000971a:	1c20      	adds	r0, r4, #0
1000971c:	1c29      	adds	r1, r5, #0
1000971e:	f001 f89b 	bl	1000a858 <__aeabi_dadd>
10009722:	9000      	str	r0, [sp, #0]
10009724:	9101      	str	r1, [sp, #4]
10009726:	9800      	ldr	r0, [sp, #0]
10009728:	9901      	ldr	r1, [sp, #4]
1000972a:	1c22      	adds	r2, r4, #0
1000972c:	1c2b      	adds	r3, r5, #0
1000972e:	f002 fa93 	bl	1000bc58 <__aeabi_dsub>
10009732:	1c02      	adds	r2, r0, #0
10009734:	1c0b      	adds	r3, r1, #0
10009736:	1c10      	adds	r0, r2, #0
10009738:	1c19      	adds	r1, r3, #0
1000973a:	b002      	add	sp, #8
1000973c:	bc04      	pop	{r2}
1000973e:	4690      	mov	r8, r2
10009740:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009742:	2d33      	cmp	r5, #51	; 0x33
10009744:	dd0b      	ble.n	1000975e <rint+0xaa>
10009746:	1c0b      	adds	r3, r1, #0
10009748:	2180      	movs	r1, #128	; 0x80
1000974a:	1c02      	adds	r2, r0, #0
1000974c:	00c9      	lsls	r1, r1, #3
1000974e:	428d      	cmp	r5, r1
10009750:	d1f1      	bne.n	10009736 <rint+0x82>
10009752:	1c21      	adds	r1, r4, #0
10009754:	f001 f880 	bl	1000a858 <__aeabi_dadd>
10009758:	1c02      	adds	r2, r0, #0
1000975a:	1c0b      	adds	r3, r1, #0
1000975c:	e7eb      	b.n	10009736 <rint+0x82>
1000975e:	4a25      	ldr	r2, [pc, #148]	; (100097f4 <rint+0x140>)
10009760:	189d      	adds	r5, r3, r2
10009762:	2301      	movs	r3, #1
10009764:	425b      	negs	r3, r3
10009766:	40eb      	lsrs	r3, r5
10009768:	469c      	mov	ip, r3
1000976a:	1c0b      	adds	r3, r1, #0
1000976c:	4661      	mov	r1, ip
1000976e:	1c02      	adds	r2, r0, #0
10009770:	4201      	tst	r1, r0
10009772:	d0e0      	beq.n	10009736 <rint+0x82>
10009774:	084b      	lsrs	r3, r1, #1
10009776:	4203      	tst	r3, r0
10009778:	d0c8      	beq.n	1000970c <rint+0x58>
1000977a:	2780      	movs	r7, #128	; 0x80
1000977c:	05ff      	lsls	r7, r7, #23
1000977e:	412f      	asrs	r7, r5
10009780:	4398      	bics	r0, r3
10009782:	4307      	orrs	r7, r0
10009784:	e7c2      	b.n	1000970c <rint+0x58>
10009786:	004c      	lsls	r4, r1, #1
10009788:	0864      	lsrs	r4, r4, #1
1000978a:	4304      	orrs	r4, r0
1000978c:	1c02      	adds	r2, r0, #0
1000978e:	1c0b      	adds	r3, r1, #0
10009790:	2c00      	cmp	r4, #0
10009792:	d0d0      	beq.n	10009736 <rint+0x82>
10009794:	0309      	lsls	r1, r1, #12
10009796:	0b09      	lsrs	r1, r1, #12
10009798:	4301      	orrs	r1, r0
1000979a:	424a      	negs	r2, r1
1000979c:	4311      	orrs	r1, r2
1000979e:	2280      	movs	r2, #128	; 0x80
100097a0:	0b09      	lsrs	r1, r1, #12
100097a2:	0312      	lsls	r2, r2, #12
100097a4:	0c5b      	lsrs	r3, r3, #17
100097a6:	4011      	ands	r1, r2
100097a8:	045b      	lsls	r3, r3, #17
100097aa:	1c02      	adds	r2, r0, #0
100097ac:	4319      	orrs	r1, r3
100097ae:	4810      	ldr	r0, [pc, #64]	; (100097f0 <rint+0x13c>)
100097b0:	1c0b      	adds	r3, r1, #0
100097b2:	00f1      	lsls	r1, r6, #3
100097b4:	1841      	adds	r1, r0, r1
100097b6:	680c      	ldr	r4, [r1, #0]
100097b8:	684d      	ldr	r5, [r1, #4]
100097ba:	1c20      	adds	r0, r4, #0
100097bc:	1c29      	adds	r1, r5, #0
100097be:	f001 f84b 	bl	1000a858 <__aeabi_dadd>
100097c2:	9000      	str	r0, [sp, #0]
100097c4:	9101      	str	r1, [sp, #4]
100097c6:	9800      	ldr	r0, [sp, #0]
100097c8:	9901      	ldr	r1, [sp, #4]
100097ca:	1c22      	adds	r2, r4, #0
100097cc:	1c2b      	adds	r3, r5, #0
100097ce:	f002 fa43 	bl	1000bc58 <__aeabi_dsub>
100097d2:	004b      	lsls	r3, r1, #1
100097d4:	085b      	lsrs	r3, r3, #1
100097d6:	07f6      	lsls	r6, r6, #31
100097d8:	431e      	orrs	r6, r3
100097da:	1c02      	adds	r2, r0, #0
100097dc:	1c33      	adds	r3, r6, #0
100097de:	e7aa      	b.n	10009736 <rint+0x82>
100097e0:	2780      	movs	r7, #128	; 0x80
100097e2:	063f      	lsls	r7, r7, #24
100097e4:	e78c      	b.n	10009700 <rint+0x4c>
100097e6:	46c0      	nop			; (mov r8, r8)
100097e8:	fffffc01 	.word	0xfffffc01
100097ec:	000fffff 	.word	0x000fffff
100097f0:	1000cfb0 	.word	0x1000cfb0
100097f4:	fffffbed 	.word	0xfffffbed

100097f8 <scalbn>:
100097f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100097fa:	4f31      	ldr	r7, [pc, #196]	; (100098c0 <scalbn+0xc8>)
100097fc:	1c16      	adds	r6, r2, #0
100097fe:	1c3b      	adds	r3, r7, #0
10009800:	400b      	ands	r3, r1
10009802:	1c04      	adds	r4, r0, #0
10009804:	1c0d      	adds	r5, r1, #0
10009806:	1c0a      	adds	r2, r1, #0
10009808:	151b      	asrs	r3, r3, #20
1000980a:	d120      	bne.n	1000984e <scalbn+0x56>
1000980c:	004b      	lsls	r3, r1, #1
1000980e:	085b      	lsrs	r3, r3, #1
10009810:	4303      	orrs	r3, r0
10009812:	d01b      	beq.n	1000984c <scalbn+0x54>
10009814:	2200      	movs	r2, #0
10009816:	4b2b      	ldr	r3, [pc, #172]	; (100098c4 <scalbn+0xcc>)
10009818:	f001 ff84 	bl	1000b724 <__aeabi_dmul>
1000981c:	4b2a      	ldr	r3, [pc, #168]	; (100098c8 <scalbn+0xd0>)
1000981e:	1c04      	adds	r4, r0, #0
10009820:	1c0d      	adds	r5, r1, #0
10009822:	1c0a      	adds	r2, r1, #0
10009824:	429e      	cmp	r6, r3
10009826:	db22      	blt.n	1000986e <scalbn+0x76>
10009828:	400f      	ands	r7, r1
1000982a:	153f      	asrs	r7, r7, #20
1000982c:	1c3b      	adds	r3, r7, #0
1000982e:	4927      	ldr	r1, [pc, #156]	; (100098cc <scalbn+0xd4>)
10009830:	3b36      	subs	r3, #54	; 0x36
10009832:	199b      	adds	r3, r3, r6
10009834:	428b      	cmp	r3, r1
10009836:	dd11      	ble.n	1000985c <scalbn+0x64>
10009838:	1c22      	adds	r2, r4, #0
1000983a:	1c2b      	adds	r3, r5, #0
1000983c:	4824      	ldr	r0, [pc, #144]	; (100098d0 <scalbn+0xd8>)
1000983e:	4925      	ldr	r1, [pc, #148]	; (100098d4 <scalbn+0xdc>)
10009840:	f7fd fa6a 	bl	10006d18 <copysign>
10009844:	4a22      	ldr	r2, [pc, #136]	; (100098d0 <scalbn+0xd8>)
10009846:	4b23      	ldr	r3, [pc, #140]	; (100098d4 <scalbn+0xdc>)
10009848:	f001 ff6c 	bl	1000b724 <__aeabi_dmul>
1000984c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000984e:	4922      	ldr	r1, [pc, #136]	; (100098d8 <scalbn+0xe0>)
10009850:	428b      	cmp	r3, r1
10009852:	d022      	beq.n	1000989a <scalbn+0xa2>
10009854:	491d      	ldr	r1, [pc, #116]	; (100098cc <scalbn+0xd4>)
10009856:	199b      	adds	r3, r3, r6
10009858:	428b      	cmp	r3, r1
1000985a:	dced      	bgt.n	10009838 <scalbn+0x40>
1000985c:	2b00      	cmp	r3, #0
1000985e:	dd0b      	ble.n	10009878 <scalbn+0x80>
10009860:	491e      	ldr	r1, [pc, #120]	; (100098dc <scalbn+0xe4>)
10009862:	051b      	lsls	r3, r3, #20
10009864:	400a      	ands	r2, r1
10009866:	4313      	orrs	r3, r2
10009868:	1c20      	adds	r0, r4, #0
1000986a:	1c19      	adds	r1, r3, #0
1000986c:	e7ee      	b.n	1000984c <scalbn+0x54>
1000986e:	4a1c      	ldr	r2, [pc, #112]	; (100098e0 <scalbn+0xe8>)
10009870:	4b1c      	ldr	r3, [pc, #112]	; (100098e4 <scalbn+0xec>)
10009872:	f001 ff57 	bl	1000b724 <__aeabi_dmul>
10009876:	e7e9      	b.n	1000984c <scalbn+0x54>
10009878:	1c19      	adds	r1, r3, #0
1000987a:	3135      	adds	r1, #53	; 0x35
1000987c:	da13      	bge.n	100098a6 <scalbn+0xae>
1000987e:	4b1a      	ldr	r3, [pc, #104]	; (100098e8 <scalbn+0xf0>)
10009880:	429e      	cmp	r6, r3
10009882:	dcd9      	bgt.n	10009838 <scalbn+0x40>
10009884:	1c22      	adds	r2, r4, #0
10009886:	1c2b      	adds	r3, r5, #0
10009888:	4815      	ldr	r0, [pc, #84]	; (100098e0 <scalbn+0xe8>)
1000988a:	4916      	ldr	r1, [pc, #88]	; (100098e4 <scalbn+0xec>)
1000988c:	f7fd fa44 	bl	10006d18 <copysign>
10009890:	4a13      	ldr	r2, [pc, #76]	; (100098e0 <scalbn+0xe8>)
10009892:	4b14      	ldr	r3, [pc, #80]	; (100098e4 <scalbn+0xec>)
10009894:	f001 ff46 	bl	1000b724 <__aeabi_dmul>
10009898:	e7d8      	b.n	1000984c <scalbn+0x54>
1000989a:	1c29      	adds	r1, r5, #0
1000989c:	1c22      	adds	r2, r4, #0
1000989e:	1c2b      	adds	r3, r5, #0
100098a0:	f000 ffda 	bl	1000a858 <__aeabi_dadd>
100098a4:	e7d2      	b.n	1000984c <scalbn+0x54>
100098a6:	490d      	ldr	r1, [pc, #52]	; (100098dc <scalbn+0xe4>)
100098a8:	3336      	adds	r3, #54	; 0x36
100098aa:	400a      	ands	r2, r1
100098ac:	051b      	lsls	r3, r3, #20
100098ae:	4313      	orrs	r3, r2
100098b0:	1c20      	adds	r0, r4, #0
100098b2:	1c19      	adds	r1, r3, #0
100098b4:	2200      	movs	r2, #0
100098b6:	4b0d      	ldr	r3, [pc, #52]	; (100098ec <scalbn+0xf4>)
100098b8:	f001 ff34 	bl	1000b724 <__aeabi_dmul>
100098bc:	e7c6      	b.n	1000984c <scalbn+0x54>
100098be:	46c0      	nop			; (mov r8, r8)
100098c0:	7ff00000 	.word	0x7ff00000
100098c4:	43500000 	.word	0x43500000
100098c8:	ffff3cb0 	.word	0xffff3cb0
100098cc:	000007fe 	.word	0x000007fe
100098d0:	8800759c 	.word	0x8800759c
100098d4:	7e37e43c 	.word	0x7e37e43c
100098d8:	000007ff 	.word	0x000007ff
100098dc:	800fffff 	.word	0x800fffff
100098e0:	c2f8f359 	.word	0xc2f8f359
100098e4:	01a56e1f 	.word	0x01a56e1f
100098e8:	0000c350 	.word	0x0000c350
100098ec:	3c900000 	.word	0x3c900000

100098f0 <__aeabi_cdrcmple>:
100098f0:	4684      	mov	ip, r0
100098f2:	1c10      	adds	r0, r2, #0
100098f4:	4662      	mov	r2, ip
100098f6:	468c      	mov	ip, r1
100098f8:	1c19      	adds	r1, r3, #0
100098fa:	4663      	mov	r3, ip
100098fc:	e000      	b.n	10009900 <__aeabi_cdcmpeq>
100098fe:	46c0      	nop			; (mov r8, r8)

10009900 <__aeabi_cdcmpeq>:
10009900:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10009902:	f001 fea9 	bl	1000b658 <__ledf2>
10009906:	2800      	cmp	r0, #0
10009908:	d401      	bmi.n	1000990e <__aeabi_cdcmpeq+0xe>
1000990a:	2100      	movs	r1, #0
1000990c:	42c8      	cmn	r0, r1
1000990e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10009910 <__aeabi_dcmpeq>:
10009910:	b510      	push	{r4, lr}
10009912:	f001 fded 	bl	1000b4f0 <__eqdf2>
10009916:	4240      	negs	r0, r0
10009918:	3001      	adds	r0, #1
1000991a:	bd10      	pop	{r4, pc}

1000991c <__aeabi_dcmplt>:
1000991c:	b510      	push	{r4, lr}
1000991e:	f001 fe9b 	bl	1000b658 <__ledf2>
10009922:	2800      	cmp	r0, #0
10009924:	db01      	blt.n	1000992a <__aeabi_dcmplt+0xe>
10009926:	2000      	movs	r0, #0
10009928:	bd10      	pop	{r4, pc}
1000992a:	2001      	movs	r0, #1
1000992c:	bd10      	pop	{r4, pc}
1000992e:	46c0      	nop			; (mov r8, r8)

10009930 <__aeabi_dcmple>:
10009930:	b510      	push	{r4, lr}
10009932:	f001 fe91 	bl	1000b658 <__ledf2>
10009936:	2800      	cmp	r0, #0
10009938:	dd01      	ble.n	1000993e <__aeabi_dcmple+0xe>
1000993a:	2000      	movs	r0, #0
1000993c:	bd10      	pop	{r4, pc}
1000993e:	2001      	movs	r0, #1
10009940:	bd10      	pop	{r4, pc}
10009942:	46c0      	nop			; (mov r8, r8)

10009944 <__aeabi_dcmpgt>:
10009944:	b510      	push	{r4, lr}
10009946:	f001 fe17 	bl	1000b578 <__gedf2>
1000994a:	2800      	cmp	r0, #0
1000994c:	dc01      	bgt.n	10009952 <__aeabi_dcmpgt+0xe>
1000994e:	2000      	movs	r0, #0
10009950:	bd10      	pop	{r4, pc}
10009952:	2001      	movs	r0, #1
10009954:	bd10      	pop	{r4, pc}
10009956:	46c0      	nop			; (mov r8, r8)

10009958 <__aeabi_dcmpge>:
10009958:	b510      	push	{r4, lr}
1000995a:	f001 fe0d 	bl	1000b578 <__gedf2>
1000995e:	2800      	cmp	r0, #0
10009960:	da01      	bge.n	10009966 <__aeabi_dcmpge+0xe>
10009962:	2000      	movs	r0, #0
10009964:	bd10      	pop	{r4, pc}
10009966:	2001      	movs	r0, #1
10009968:	bd10      	pop	{r4, pc}
1000996a:	46c0      	nop			; (mov r8, r8)

1000996c <__aeabi_cfrcmple>:
1000996c:	4684      	mov	ip, r0
1000996e:	1c08      	adds	r0, r1, #0
10009970:	4661      	mov	r1, ip
10009972:	e7ff      	b.n	10009974 <__aeabi_cfcmpeq>

10009974 <__aeabi_cfcmpeq>:
10009974:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10009976:	f000 fc11 	bl	1000a19c <__lesf2>
1000997a:	2800      	cmp	r0, #0
1000997c:	d401      	bmi.n	10009982 <__aeabi_cfcmpeq+0xe>
1000997e:	2100      	movs	r1, #0
10009980:	42c8      	cmn	r0, r1
10009982:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10009984 <__aeabi_fcmpeq>:
10009984:	b510      	push	{r4, lr}
10009986:	f000 fb95 	bl	1000a0b4 <__eqsf2>
1000998a:	4240      	negs	r0, r0
1000998c:	3001      	adds	r0, #1
1000998e:	bd10      	pop	{r4, pc}

10009990 <__aeabi_fcmplt>:
10009990:	b510      	push	{r4, lr}
10009992:	f000 fc03 	bl	1000a19c <__lesf2>
10009996:	2800      	cmp	r0, #0
10009998:	db01      	blt.n	1000999e <__aeabi_fcmplt+0xe>
1000999a:	2000      	movs	r0, #0
1000999c:	bd10      	pop	{r4, pc}
1000999e:	2001      	movs	r0, #1
100099a0:	bd10      	pop	{r4, pc}
100099a2:	46c0      	nop			; (mov r8, r8)

100099a4 <__aeabi_fcmple>:
100099a4:	b510      	push	{r4, lr}
100099a6:	f000 fbf9 	bl	1000a19c <__lesf2>
100099aa:	2800      	cmp	r0, #0
100099ac:	dd01      	ble.n	100099b2 <__aeabi_fcmple+0xe>
100099ae:	2000      	movs	r0, #0
100099b0:	bd10      	pop	{r4, pc}
100099b2:	2001      	movs	r0, #1
100099b4:	bd10      	pop	{r4, pc}
100099b6:	46c0      	nop			; (mov r8, r8)

100099b8 <__aeabi_fcmpgt>:
100099b8:	b510      	push	{r4, lr}
100099ba:	f000 fba5 	bl	1000a108 <__gesf2>
100099be:	2800      	cmp	r0, #0
100099c0:	dc01      	bgt.n	100099c6 <__aeabi_fcmpgt+0xe>
100099c2:	2000      	movs	r0, #0
100099c4:	bd10      	pop	{r4, pc}
100099c6:	2001      	movs	r0, #1
100099c8:	bd10      	pop	{r4, pc}
100099ca:	46c0      	nop			; (mov r8, r8)

100099cc <__aeabi_fcmpge>:
100099cc:	b510      	push	{r4, lr}
100099ce:	f000 fb9b 	bl	1000a108 <__gesf2>
100099d2:	2800      	cmp	r0, #0
100099d4:	da01      	bge.n	100099da <__aeabi_fcmpge+0xe>
100099d6:	2000      	movs	r0, #0
100099d8:	bd10      	pop	{r4, pc}
100099da:	2001      	movs	r0, #1
100099dc:	bd10      	pop	{r4, pc}
100099de:	46c0      	nop			; (mov r8, r8)

100099e0 <__clzsi2>:
100099e0:	211c      	movs	r1, #28
100099e2:	2301      	movs	r3, #1
100099e4:	041b      	lsls	r3, r3, #16
100099e6:	4298      	cmp	r0, r3
100099e8:	d301      	bcc.n	100099ee <__clzsi2+0xe>
100099ea:	0c00      	lsrs	r0, r0, #16
100099ec:	3910      	subs	r1, #16
100099ee:	0a1b      	lsrs	r3, r3, #8
100099f0:	4298      	cmp	r0, r3
100099f2:	d301      	bcc.n	100099f8 <__clzsi2+0x18>
100099f4:	0a00      	lsrs	r0, r0, #8
100099f6:	3908      	subs	r1, #8
100099f8:	091b      	lsrs	r3, r3, #4
100099fa:	4298      	cmp	r0, r3
100099fc:	d301      	bcc.n	10009a02 <__clzsi2+0x22>
100099fe:	0900      	lsrs	r0, r0, #4
10009a00:	3904      	subs	r1, #4
10009a02:	a202      	add	r2, pc, #8	; (adr r2, 10009a0c <__clzsi2+0x2c>)
10009a04:	5c10      	ldrb	r0, [r2, r0]
10009a06:	1840      	adds	r0, r0, r1
10009a08:	4770      	bx	lr
10009a0a:	46c0      	nop			; (mov r8, r8)
10009a0c:	02020304 	.word	0x02020304
10009a10:	01010101 	.word	0x01010101
	...

10009a1c <__aeabi_uldivmod>:
10009a1c:	2b00      	cmp	r3, #0
10009a1e:	d111      	bne.n	10009a44 <__aeabi_uldivmod+0x28>
10009a20:	2a00      	cmp	r2, #0
10009a22:	d10f      	bne.n	10009a44 <__aeabi_uldivmod+0x28>
10009a24:	2900      	cmp	r1, #0
10009a26:	d100      	bne.n	10009a2a <__aeabi_uldivmod+0xe>
10009a28:	2800      	cmp	r0, #0
10009a2a:	d002      	beq.n	10009a32 <__aeabi_uldivmod+0x16>
10009a2c:	2100      	movs	r1, #0
10009a2e:	43c9      	mvns	r1, r1
10009a30:	1c08      	adds	r0, r1, #0
10009a32:	b407      	push	{r0, r1, r2}
10009a34:	4802      	ldr	r0, [pc, #8]	; (10009a40 <__aeabi_uldivmod+0x24>)
10009a36:	a102      	add	r1, pc, #8	; (adr r1, 10009a40 <__aeabi_uldivmod+0x24>)
10009a38:	1840      	adds	r0, r0, r1
10009a3a:	9002      	str	r0, [sp, #8]
10009a3c:	bd03      	pop	{r0, r1, pc}
10009a3e:	46c0      	nop			; (mov r8, r8)
10009a40:	00002c1d 	.word	0x00002c1d
10009a44:	b403      	push	{r0, r1}
10009a46:	4668      	mov	r0, sp
10009a48:	b501      	push	{r0, lr}
10009a4a:	9802      	ldr	r0, [sp, #8]
10009a4c:	f000 f864 	bl	10009b18 <__gnu_uldivmod_helper>
10009a50:	9b01      	ldr	r3, [sp, #4]
10009a52:	469e      	mov	lr, r3
10009a54:	b002      	add	sp, #8
10009a56:	bc0c      	pop	{r2, r3}
10009a58:	4770      	bx	lr
10009a5a:	46c0      	nop			; (mov r8, r8)

10009a5c <__aeabi_lmul>:
10009a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
10009a5e:	464f      	mov	r7, r9
10009a60:	4646      	mov	r6, r8
10009a62:	0405      	lsls	r5, r0, #16
10009a64:	0c2d      	lsrs	r5, r5, #16
10009a66:	1c2c      	adds	r4, r5, #0
10009a68:	b4c0      	push	{r6, r7}
10009a6a:	0417      	lsls	r7, r2, #16
10009a6c:	0c16      	lsrs	r6, r2, #16
10009a6e:	0c3f      	lsrs	r7, r7, #16
10009a70:	4699      	mov	r9, r3
10009a72:	0c03      	lsrs	r3, r0, #16
10009a74:	437c      	muls	r4, r7
10009a76:	4375      	muls	r5, r6
10009a78:	435f      	muls	r7, r3
10009a7a:	4373      	muls	r3, r6
10009a7c:	197d      	adds	r5, r7, r5
10009a7e:	0c26      	lsrs	r6, r4, #16
10009a80:	19ad      	adds	r5, r5, r6
10009a82:	469c      	mov	ip, r3
10009a84:	42af      	cmp	r7, r5
10009a86:	d903      	bls.n	10009a90 <__aeabi_lmul+0x34>
10009a88:	2380      	movs	r3, #128	; 0x80
10009a8a:	025b      	lsls	r3, r3, #9
10009a8c:	4698      	mov	r8, r3
10009a8e:	44c4      	add	ip, r8
10009a90:	464b      	mov	r3, r9
10009a92:	4351      	muls	r1, r2
10009a94:	4343      	muls	r3, r0
10009a96:	0424      	lsls	r4, r4, #16
10009a98:	0c2e      	lsrs	r6, r5, #16
10009a9a:	0c24      	lsrs	r4, r4, #16
10009a9c:	042d      	lsls	r5, r5, #16
10009a9e:	4466      	add	r6, ip
10009aa0:	192c      	adds	r4, r5, r4
10009aa2:	1859      	adds	r1, r3, r1
10009aa4:	1989      	adds	r1, r1, r6
10009aa6:	1c20      	adds	r0, r4, #0
10009aa8:	bc0c      	pop	{r2, r3}
10009aaa:	4690      	mov	r8, r2
10009aac:	4699      	mov	r9, r3
10009aae:	bdf0      	pop	{r4, r5, r6, r7, pc}

10009ab0 <__aeabi_f2uiz>:
10009ab0:	219e      	movs	r1, #158	; 0x9e
10009ab2:	b510      	push	{r4, lr}
10009ab4:	05c9      	lsls	r1, r1, #23
10009ab6:	1c04      	adds	r4, r0, #0
10009ab8:	f7ff ff88 	bl	100099cc <__aeabi_fcmpge>
10009abc:	2800      	cmp	r0, #0
10009abe:	d103      	bne.n	10009ac8 <__aeabi_f2uiz+0x18>
10009ac0:	1c20      	adds	r0, r4, #0
10009ac2:	f000 fe61 	bl	1000a788 <__aeabi_f2iz>
10009ac6:	bd10      	pop	{r4, pc}
10009ac8:	219e      	movs	r1, #158	; 0x9e
10009aca:	1c20      	adds	r0, r4, #0
10009acc:	05c9      	lsls	r1, r1, #23
10009ace:	f000 fcdd 	bl	1000a48c <__aeabi_fsub>
10009ad2:	f000 fe59 	bl	1000a788 <__aeabi_f2iz>
10009ad6:	2380      	movs	r3, #128	; 0x80
10009ad8:	061b      	lsls	r3, r3, #24
10009ada:	469c      	mov	ip, r3
10009adc:	4460      	add	r0, ip
10009ade:	e7f2      	b.n	10009ac6 <__aeabi_f2uiz+0x16>

10009ae0 <__gnu_ldivmod_helper>:
10009ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
10009ae2:	b083      	sub	sp, #12
10009ae4:	1c16      	adds	r6, r2, #0
10009ae6:	1c1f      	adds	r7, r3, #0
10009ae8:	9000      	str	r0, [sp, #0]
10009aea:	9101      	str	r1, [sp, #4]
10009aec:	f002 fdb8 	bl	1000c660 <__divdi3>
10009af0:	1c04      	adds	r4, r0, #0
10009af2:	1c0d      	adds	r5, r1, #0
10009af4:	1c22      	adds	r2, r4, #0
10009af6:	1c2b      	adds	r3, r5, #0
10009af8:	1c30      	adds	r0, r6, #0
10009afa:	1c39      	adds	r1, r7, #0
10009afc:	f7ff ffae 	bl	10009a5c <__aeabi_lmul>
10009b00:	9a00      	ldr	r2, [sp, #0]
10009b02:	9b01      	ldr	r3, [sp, #4]
10009b04:	1a12      	subs	r2, r2, r0
10009b06:	418b      	sbcs	r3, r1
10009b08:	9908      	ldr	r1, [sp, #32]
10009b0a:	1c20      	adds	r0, r4, #0
10009b0c:	600a      	str	r2, [r1, #0]
10009b0e:	604b      	str	r3, [r1, #4]
10009b10:	1c29      	adds	r1, r5, #0
10009b12:	b003      	add	sp, #12
10009b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009b16:	46c0      	nop			; (mov r8, r8)

10009b18 <__gnu_uldivmod_helper>:
10009b18:	b5f0      	push	{r4, r5, r6, r7, lr}
10009b1a:	1c14      	adds	r4, r2, #0
10009b1c:	b083      	sub	sp, #12
10009b1e:	1c1d      	adds	r5, r3, #0
10009b20:	9000      	str	r0, [sp, #0]
10009b22:	9101      	str	r1, [sp, #4]
10009b24:	f002 fe94 	bl	1000c850 <__udivdi3>
10009b28:	1c22      	adds	r2, r4, #0
10009b2a:	1c2b      	adds	r3, r5, #0
10009b2c:	1c06      	adds	r6, r0, #0
10009b2e:	1c0f      	adds	r7, r1, #0
10009b30:	f7ff ff94 	bl	10009a5c <__aeabi_lmul>
10009b34:	9a00      	ldr	r2, [sp, #0]
10009b36:	9b01      	ldr	r3, [sp, #4]
10009b38:	1a12      	subs	r2, r2, r0
10009b3a:	418b      	sbcs	r3, r1
10009b3c:	9908      	ldr	r1, [sp, #32]
10009b3e:	1c30      	adds	r0, r6, #0
10009b40:	600a      	str	r2, [r1, #0]
10009b42:	604b      	str	r3, [r1, #4]
10009b44:	1c39      	adds	r1, r7, #0
10009b46:	b003      	add	sp, #12
10009b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009b4a:	46c0      	nop			; (mov r8, r8)

10009b4c <__aeabi_fadd>:
10009b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10009b4e:	004a      	lsls	r2, r1, #1
10009b50:	0243      	lsls	r3, r0, #9
10009b52:	0044      	lsls	r4, r0, #1
10009b54:	024e      	lsls	r6, r1, #9
10009b56:	0fc5      	lsrs	r5, r0, #31
10009b58:	0e24      	lsrs	r4, r4, #24
10009b5a:	1c28      	adds	r0, r5, #0
10009b5c:	099b      	lsrs	r3, r3, #6
10009b5e:	0e12      	lsrs	r2, r2, #24
10009b60:	0fc9      	lsrs	r1, r1, #31
10009b62:	09b7      	lsrs	r7, r6, #6
10009b64:	428d      	cmp	r5, r1
10009b66:	d040      	beq.n	10009bea <__aeabi_fadd+0x9e>
10009b68:	1aa0      	subs	r0, r4, r2
10009b6a:	2800      	cmp	r0, #0
10009b6c:	dc00      	bgt.n	10009b70 <__aeabi_fadd+0x24>
10009b6e:	e084      	b.n	10009c7a <__aeabi_fadd+0x12e>
10009b70:	2a00      	cmp	r2, #0
10009b72:	d11c      	bne.n	10009bae <__aeabi_fadd+0x62>
10009b74:	2f00      	cmp	r7, #0
10009b76:	d15c      	bne.n	10009c32 <__aeabi_fadd+0xe6>
10009b78:	075a      	lsls	r2, r3, #29
10009b7a:	d004      	beq.n	10009b86 <__aeabi_fadd+0x3a>
10009b7c:	220f      	movs	r2, #15
10009b7e:	401a      	ands	r2, r3
10009b80:	2a04      	cmp	r2, #4
10009b82:	d000      	beq.n	10009b86 <__aeabi_fadd+0x3a>
10009b84:	3304      	adds	r3, #4
10009b86:	2280      	movs	r2, #128	; 0x80
10009b88:	04d2      	lsls	r2, r2, #19
10009b8a:	401a      	ands	r2, r3
10009b8c:	1c28      	adds	r0, r5, #0
10009b8e:	2a00      	cmp	r2, #0
10009b90:	d024      	beq.n	10009bdc <__aeabi_fadd+0x90>
10009b92:	3401      	adds	r4, #1
10009b94:	2cff      	cmp	r4, #255	; 0xff
10009b96:	d100      	bne.n	10009b9a <__aeabi_fadd+0x4e>
10009b98:	e07b      	b.n	10009c92 <__aeabi_fadd+0x146>
10009b9a:	019b      	lsls	r3, r3, #6
10009b9c:	0a5b      	lsrs	r3, r3, #9
10009b9e:	b2e4      	uxtb	r4, r4
10009ba0:	025b      	lsls	r3, r3, #9
10009ba2:	05e4      	lsls	r4, r4, #23
10009ba4:	0a5b      	lsrs	r3, r3, #9
10009ba6:	4323      	orrs	r3, r4
10009ba8:	07c0      	lsls	r0, r0, #31
10009baa:	4318      	orrs	r0, r3
10009bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10009bae:	2cff      	cmp	r4, #255	; 0xff
10009bb0:	d0e2      	beq.n	10009b78 <__aeabi_fadd+0x2c>
10009bb2:	2280      	movs	r2, #128	; 0x80
10009bb4:	04d2      	lsls	r2, r2, #19
10009bb6:	4317      	orrs	r7, r2
10009bb8:	2601      	movs	r6, #1
10009bba:	281b      	cmp	r0, #27
10009bbc:	dc08      	bgt.n	10009bd0 <__aeabi_fadd+0x84>
10009bbe:	1c39      	adds	r1, r7, #0
10009bc0:	2220      	movs	r2, #32
10009bc2:	1c3e      	adds	r6, r7, #0
10009bc4:	40c1      	lsrs	r1, r0
10009bc6:	1a10      	subs	r0, r2, r0
10009bc8:	4086      	lsls	r6, r0
10009bca:	1e77      	subs	r7, r6, #1
10009bcc:	41be      	sbcs	r6, r7
10009bce:	430e      	orrs	r6, r1
10009bd0:	1b9b      	subs	r3, r3, r6
10009bd2:	015a      	lsls	r2, r3, #5
10009bd4:	d433      	bmi.n	10009c3e <__aeabi_fadd+0xf2>
10009bd6:	1c28      	adds	r0, r5, #0
10009bd8:	075a      	lsls	r2, r3, #29
10009bda:	d1cf      	bne.n	10009b7c <__aeabi_fadd+0x30>
10009bdc:	08db      	lsrs	r3, r3, #3
10009bde:	2cff      	cmp	r4, #255	; 0xff
10009be0:	d01e      	beq.n	10009c20 <__aeabi_fadd+0xd4>
10009be2:	025b      	lsls	r3, r3, #9
10009be4:	0a5b      	lsrs	r3, r3, #9
10009be6:	b2e4      	uxtb	r4, r4
10009be8:	e7da      	b.n	10009ba0 <__aeabi_fadd+0x54>
10009bea:	1aa1      	subs	r1, r4, r2
10009bec:	2900      	cmp	r1, #0
10009bee:	dd57      	ble.n	10009ca0 <__aeabi_fadd+0x154>
10009bf0:	2a00      	cmp	r2, #0
10009bf2:	d03a      	beq.n	10009c6a <__aeabi_fadd+0x11e>
10009bf4:	2cff      	cmp	r4, #255	; 0xff
10009bf6:	d0bf      	beq.n	10009b78 <__aeabi_fadd+0x2c>
10009bf8:	2280      	movs	r2, #128	; 0x80
10009bfa:	04d2      	lsls	r2, r2, #19
10009bfc:	4317      	orrs	r7, r2
10009bfe:	2601      	movs	r6, #1
10009c00:	291b      	cmp	r1, #27
10009c02:	dd72      	ble.n	10009cea <__aeabi_fadd+0x19e>
10009c04:	199b      	adds	r3, r3, r6
10009c06:	015a      	lsls	r2, r3, #5
10009c08:	d5e5      	bpl.n	10009bd6 <__aeabi_fadd+0x8a>
10009c0a:	3401      	adds	r4, #1
10009c0c:	2cff      	cmp	r4, #255	; 0xff
10009c0e:	d100      	bne.n	10009c12 <__aeabi_fadd+0xc6>
10009c10:	e087      	b.n	10009d22 <__aeabi_fadd+0x1d6>
10009c12:	2101      	movs	r1, #1
10009c14:	4a8a      	ldr	r2, [pc, #552]	; (10009e40 <__aeabi_fadd+0x2f4>)
10009c16:	4019      	ands	r1, r3
10009c18:	4013      	ands	r3, r2
10009c1a:	085b      	lsrs	r3, r3, #1
10009c1c:	430b      	orrs	r3, r1
10009c1e:	e7ab      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009c20:	2b00      	cmp	r3, #0
10009c22:	d036      	beq.n	10009c92 <__aeabi_fadd+0x146>
10009c24:	2280      	movs	r2, #128	; 0x80
10009c26:	03d2      	lsls	r2, r2, #15
10009c28:	4313      	orrs	r3, r2
10009c2a:	025b      	lsls	r3, r3, #9
10009c2c:	0a5b      	lsrs	r3, r3, #9
10009c2e:	24ff      	movs	r4, #255	; 0xff
10009c30:	e7b6      	b.n	10009ba0 <__aeabi_fadd+0x54>
10009c32:	3801      	subs	r0, #1
10009c34:	2800      	cmp	r0, #0
10009c36:	d13f      	bne.n	10009cb8 <__aeabi_fadd+0x16c>
10009c38:	1bdb      	subs	r3, r3, r7
10009c3a:	015a      	lsls	r2, r3, #5
10009c3c:	d5cb      	bpl.n	10009bd6 <__aeabi_fadd+0x8a>
10009c3e:	019b      	lsls	r3, r3, #6
10009c40:	099e      	lsrs	r6, r3, #6
10009c42:	1c30      	adds	r0, r6, #0
10009c44:	f7ff fecc 	bl	100099e0 <__clzsi2>
10009c48:	3805      	subs	r0, #5
10009c4a:	4086      	lsls	r6, r0
10009c4c:	4284      	cmp	r4, r0
10009c4e:	dc23      	bgt.n	10009c98 <__aeabi_fadd+0x14c>
10009c50:	1b00      	subs	r0, r0, r4
10009c52:	241f      	movs	r4, #31
10009c54:	1c32      	adds	r2, r6, #0
10009c56:	1c43      	adds	r3, r0, #1
10009c58:	1a20      	subs	r0, r4, r0
10009c5a:	40da      	lsrs	r2, r3
10009c5c:	4086      	lsls	r6, r0
10009c5e:	1c13      	adds	r3, r2, #0
10009c60:	1e74      	subs	r4, r6, #1
10009c62:	41a6      	sbcs	r6, r4
10009c64:	2400      	movs	r4, #0
10009c66:	4333      	orrs	r3, r6
10009c68:	e786      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009c6a:	2f00      	cmp	r7, #0
10009c6c:	d100      	bne.n	10009c70 <__aeabi_fadd+0x124>
10009c6e:	e783      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009c70:	3901      	subs	r1, #1
10009c72:	2900      	cmp	r1, #0
10009c74:	d150      	bne.n	10009d18 <__aeabi_fadd+0x1cc>
10009c76:	19db      	adds	r3, r3, r7
10009c78:	e7c5      	b.n	10009c06 <__aeabi_fadd+0xba>
10009c7a:	2800      	cmp	r0, #0
10009c7c:	d120      	bne.n	10009cc0 <__aeabi_fadd+0x174>
10009c7e:	1c62      	adds	r2, r4, #1
10009c80:	b2d2      	uxtb	r2, r2
10009c82:	2a01      	cmp	r2, #1
10009c84:	dd5e      	ble.n	10009d44 <__aeabi_fadd+0x1f8>
10009c86:	1bde      	subs	r6, r3, r7
10009c88:	0172      	lsls	r2, r6, #5
10009c8a:	d528      	bpl.n	10009cde <__aeabi_fadd+0x192>
10009c8c:	1afe      	subs	r6, r7, r3
10009c8e:	1c0d      	adds	r5, r1, #0
10009c90:	e7d7      	b.n	10009c42 <__aeabi_fadd+0xf6>
10009c92:	24ff      	movs	r4, #255	; 0xff
10009c94:	2300      	movs	r3, #0
10009c96:	e783      	b.n	10009ba0 <__aeabi_fadd+0x54>
10009c98:	4b69      	ldr	r3, [pc, #420]	; (10009e40 <__aeabi_fadd+0x2f4>)
10009c9a:	1a24      	subs	r4, r4, r0
10009c9c:	4033      	ands	r3, r6
10009c9e:	e76b      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009ca0:	2900      	cmp	r1, #0
10009ca2:	d158      	bne.n	10009d56 <__aeabi_fadd+0x20a>
10009ca4:	1c62      	adds	r2, r4, #1
10009ca6:	b2d1      	uxtb	r1, r2
10009ca8:	2901      	cmp	r1, #1
10009caa:	dd3c      	ble.n	10009d26 <__aeabi_fadd+0x1da>
10009cac:	2aff      	cmp	r2, #255	; 0xff
10009cae:	d037      	beq.n	10009d20 <__aeabi_fadd+0x1d4>
10009cb0:	18fb      	adds	r3, r7, r3
10009cb2:	085b      	lsrs	r3, r3, #1
10009cb4:	1c14      	adds	r4, r2, #0
10009cb6:	e75f      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009cb8:	2cff      	cmp	r4, #255	; 0xff
10009cba:	d000      	beq.n	10009cbe <__aeabi_fadd+0x172>
10009cbc:	e77c      	b.n	10009bb8 <__aeabi_fadd+0x6c>
10009cbe:	e75b      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009cc0:	2c00      	cmp	r4, #0
10009cc2:	d01e      	beq.n	10009d02 <__aeabi_fadd+0x1b6>
10009cc4:	2aff      	cmp	r2, #255	; 0xff
10009cc6:	d023      	beq.n	10009d10 <__aeabi_fadd+0x1c4>
10009cc8:	2480      	movs	r4, #128	; 0x80
10009cca:	04e4      	lsls	r4, r4, #19
10009ccc:	4240      	negs	r0, r0
10009cce:	4323      	orrs	r3, r4
10009cd0:	281b      	cmp	r0, #27
10009cd2:	dd5b      	ble.n	10009d8c <__aeabi_fadd+0x240>
10009cd4:	2301      	movs	r3, #1
10009cd6:	1afb      	subs	r3, r7, r3
10009cd8:	1c14      	adds	r4, r2, #0
10009cda:	1c0d      	adds	r5, r1, #0
10009cdc:	e7ad      	b.n	10009c3a <__aeabi_fadd+0xee>
10009cde:	2e00      	cmp	r6, #0
10009ce0:	d1af      	bne.n	10009c42 <__aeabi_fadd+0xf6>
10009ce2:	2300      	movs	r3, #0
10009ce4:	2000      	movs	r0, #0
10009ce6:	2400      	movs	r4, #0
10009ce8:	e778      	b.n	10009bdc <__aeabi_fadd+0x90>
10009cea:	1c3a      	adds	r2, r7, #0
10009cec:	40ca      	lsrs	r2, r1
10009cee:	4694      	mov	ip, r2
10009cf0:	2220      	movs	r2, #32
10009cf2:	1c3e      	adds	r6, r7, #0
10009cf4:	1a51      	subs	r1, r2, r1
10009cf6:	408e      	lsls	r6, r1
10009cf8:	4662      	mov	r2, ip
10009cfa:	1e77      	subs	r7, r6, #1
10009cfc:	41be      	sbcs	r6, r7
10009cfe:	4316      	orrs	r6, r2
10009d00:	e780      	b.n	10009c04 <__aeabi_fadd+0xb8>
10009d02:	2b00      	cmp	r3, #0
10009d04:	d03e      	beq.n	10009d84 <__aeabi_fadd+0x238>
10009d06:	43c0      	mvns	r0, r0
10009d08:	2800      	cmp	r0, #0
10009d0a:	d0e4      	beq.n	10009cd6 <__aeabi_fadd+0x18a>
10009d0c:	2aff      	cmp	r2, #255	; 0xff
10009d0e:	d1df      	bne.n	10009cd0 <__aeabi_fadd+0x184>
10009d10:	1c3b      	adds	r3, r7, #0
10009d12:	24ff      	movs	r4, #255	; 0xff
10009d14:	1c0d      	adds	r5, r1, #0
10009d16:	e72f      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009d18:	2cff      	cmp	r4, #255	; 0xff
10009d1a:	d000      	beq.n	10009d1e <__aeabi_fadd+0x1d2>
10009d1c:	e76f      	b.n	10009bfe <__aeabi_fadd+0xb2>
10009d1e:	e72b      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009d20:	24ff      	movs	r4, #255	; 0xff
10009d22:	2300      	movs	r3, #0
10009d24:	e75a      	b.n	10009bdc <__aeabi_fadd+0x90>
10009d26:	2c00      	cmp	r4, #0
10009d28:	d15a      	bne.n	10009de0 <__aeabi_fadd+0x294>
10009d2a:	2b00      	cmp	r3, #0
10009d2c:	d07f      	beq.n	10009e2e <__aeabi_fadd+0x2e2>
10009d2e:	2f00      	cmp	r7, #0
10009d30:	d100      	bne.n	10009d34 <__aeabi_fadd+0x1e8>
10009d32:	e721      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009d34:	19db      	adds	r3, r3, r7
10009d36:	015a      	lsls	r2, r3, #5
10009d38:	d400      	bmi.n	10009d3c <__aeabi_fadd+0x1f0>
10009d3a:	e74c      	b.n	10009bd6 <__aeabi_fadd+0x8a>
10009d3c:	4a40      	ldr	r2, [pc, #256]	; (10009e40 <__aeabi_fadd+0x2f4>)
10009d3e:	3401      	adds	r4, #1
10009d40:	4013      	ands	r3, r2
10009d42:	e719      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009d44:	2c00      	cmp	r4, #0
10009d46:	d115      	bne.n	10009d74 <__aeabi_fadd+0x228>
10009d48:	2b00      	cmp	r3, #0
10009d4a:	d12f      	bne.n	10009dac <__aeabi_fadd+0x260>
10009d4c:	2f00      	cmp	r7, #0
10009d4e:	d05d      	beq.n	10009e0c <__aeabi_fadd+0x2c0>
10009d50:	1c3b      	adds	r3, r7, #0
10009d52:	1c0d      	adds	r5, r1, #0
10009d54:	e710      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009d56:	2c00      	cmp	r4, #0
10009d58:	d121      	bne.n	10009d9e <__aeabi_fadd+0x252>
10009d5a:	2b00      	cmp	r3, #0
10009d5c:	d053      	beq.n	10009e06 <__aeabi_fadd+0x2ba>
10009d5e:	43c9      	mvns	r1, r1
10009d60:	2900      	cmp	r1, #0
10009d62:	d004      	beq.n	10009d6e <__aeabi_fadd+0x222>
10009d64:	2aff      	cmp	r2, #255	; 0xff
10009d66:	d04b      	beq.n	10009e00 <__aeabi_fadd+0x2b4>
10009d68:	291b      	cmp	r1, #27
10009d6a:	dd57      	ble.n	10009e1c <__aeabi_fadd+0x2d0>
10009d6c:	2301      	movs	r3, #1
10009d6e:	19db      	adds	r3, r3, r7
10009d70:	1c14      	adds	r4, r2, #0
10009d72:	e748      	b.n	10009c06 <__aeabi_fadd+0xba>
10009d74:	2b00      	cmp	r3, #0
10009d76:	d122      	bne.n	10009dbe <__aeabi_fadd+0x272>
10009d78:	2f00      	cmp	r7, #0
10009d7a:	d04a      	beq.n	10009e12 <__aeabi_fadd+0x2c6>
10009d7c:	1c3b      	adds	r3, r7, #0
10009d7e:	1c0d      	adds	r5, r1, #0
10009d80:	24ff      	movs	r4, #255	; 0xff
10009d82:	e6f9      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009d84:	1c3b      	adds	r3, r7, #0
10009d86:	1c14      	adds	r4, r2, #0
10009d88:	1c0d      	adds	r5, r1, #0
10009d8a:	e6f5      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009d8c:	1c1d      	adds	r5, r3, #0
10009d8e:	2420      	movs	r4, #32
10009d90:	40c5      	lsrs	r5, r0
10009d92:	1a20      	subs	r0, r4, r0
10009d94:	4083      	lsls	r3, r0
10009d96:	1e58      	subs	r0, r3, #1
10009d98:	4183      	sbcs	r3, r0
10009d9a:	432b      	orrs	r3, r5
10009d9c:	e79b      	b.n	10009cd6 <__aeabi_fadd+0x18a>
10009d9e:	2aff      	cmp	r2, #255	; 0xff
10009da0:	d02e      	beq.n	10009e00 <__aeabi_fadd+0x2b4>
10009da2:	2480      	movs	r4, #128	; 0x80
10009da4:	04e4      	lsls	r4, r4, #19
10009da6:	4249      	negs	r1, r1
10009da8:	4323      	orrs	r3, r4
10009daa:	e7dd      	b.n	10009d68 <__aeabi_fadd+0x21c>
10009dac:	2f00      	cmp	r7, #0
10009dae:	d100      	bne.n	10009db2 <__aeabi_fadd+0x266>
10009db0:	e6e2      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009db2:	1bda      	subs	r2, r3, r7
10009db4:	0150      	lsls	r0, r2, #5
10009db6:	d53c      	bpl.n	10009e32 <__aeabi_fadd+0x2e6>
10009db8:	1afb      	subs	r3, r7, r3
10009dba:	1c0d      	adds	r5, r1, #0
10009dbc:	e6dc      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009dbe:	24ff      	movs	r4, #255	; 0xff
10009dc0:	2f00      	cmp	r7, #0
10009dc2:	d100      	bne.n	10009dc6 <__aeabi_fadd+0x27a>
10009dc4:	e6d8      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009dc6:	2280      	movs	r2, #128	; 0x80
10009dc8:	08db      	lsrs	r3, r3, #3
10009dca:	03d2      	lsls	r2, r2, #15
10009dcc:	4213      	tst	r3, r2
10009dce:	d004      	beq.n	10009dda <__aeabi_fadd+0x28e>
10009dd0:	08fe      	lsrs	r6, r7, #3
10009dd2:	4216      	tst	r6, r2
10009dd4:	d101      	bne.n	10009dda <__aeabi_fadd+0x28e>
10009dd6:	1c33      	adds	r3, r6, #0
10009dd8:	1c0d      	adds	r5, r1, #0
10009dda:	00db      	lsls	r3, r3, #3
10009ddc:	24ff      	movs	r4, #255	; 0xff
10009dde:	e6cb      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009de0:	2b00      	cmp	r3, #0
10009de2:	d00d      	beq.n	10009e00 <__aeabi_fadd+0x2b4>
10009de4:	24ff      	movs	r4, #255	; 0xff
10009de6:	2f00      	cmp	r7, #0
10009de8:	d100      	bne.n	10009dec <__aeabi_fadd+0x2a0>
10009dea:	e6c5      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009dec:	2280      	movs	r2, #128	; 0x80
10009dee:	08db      	lsrs	r3, r3, #3
10009df0:	03d2      	lsls	r2, r2, #15
10009df2:	4213      	tst	r3, r2
10009df4:	d0f1      	beq.n	10009dda <__aeabi_fadd+0x28e>
10009df6:	08fe      	lsrs	r6, r7, #3
10009df8:	4216      	tst	r6, r2
10009dfa:	d1ee      	bne.n	10009dda <__aeabi_fadd+0x28e>
10009dfc:	1c33      	adds	r3, r6, #0
10009dfe:	e7ec      	b.n	10009dda <__aeabi_fadd+0x28e>
10009e00:	1c3b      	adds	r3, r7, #0
10009e02:	24ff      	movs	r4, #255	; 0xff
10009e04:	e6b8      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009e06:	1c3b      	adds	r3, r7, #0
10009e08:	1c14      	adds	r4, r2, #0
10009e0a:	e6b5      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009e0c:	1c23      	adds	r3, r4, #0
10009e0e:	2000      	movs	r0, #0
10009e10:	e6e4      	b.n	10009bdc <__aeabi_fadd+0x90>
10009e12:	2380      	movs	r3, #128	; 0x80
10009e14:	2000      	movs	r0, #0
10009e16:	049b      	lsls	r3, r3, #18
10009e18:	24ff      	movs	r4, #255	; 0xff
10009e1a:	e6df      	b.n	10009bdc <__aeabi_fadd+0x90>
10009e1c:	1c1e      	adds	r6, r3, #0
10009e1e:	2420      	movs	r4, #32
10009e20:	40ce      	lsrs	r6, r1
10009e22:	1a61      	subs	r1, r4, r1
10009e24:	408b      	lsls	r3, r1
10009e26:	1e59      	subs	r1, r3, #1
10009e28:	418b      	sbcs	r3, r1
10009e2a:	4333      	orrs	r3, r6
10009e2c:	e79f      	b.n	10009d6e <__aeabi_fadd+0x222>
10009e2e:	1c3b      	adds	r3, r7, #0
10009e30:	e6a2      	b.n	10009b78 <__aeabi_fadd+0x2c>
10009e32:	1e13      	subs	r3, r2, #0
10009e34:	d000      	beq.n	10009e38 <__aeabi_fadd+0x2ec>
10009e36:	e6ce      	b.n	10009bd6 <__aeabi_fadd+0x8a>
10009e38:	2300      	movs	r3, #0
10009e3a:	2000      	movs	r0, #0
10009e3c:	e6ce      	b.n	10009bdc <__aeabi_fadd+0x90>
10009e3e:	46c0      	nop			; (mov r8, r8)
10009e40:	fbffffff 	.word	0xfbffffff

10009e44 <__aeabi_fdiv>:
10009e44:	b5f0      	push	{r4, r5, r6, r7, lr}
10009e46:	4656      	mov	r6, sl
10009e48:	464d      	mov	r5, r9
10009e4a:	465f      	mov	r7, fp
10009e4c:	4644      	mov	r4, r8
10009e4e:	b4f0      	push	{r4, r5, r6, r7}
10009e50:	0243      	lsls	r3, r0, #9
10009e52:	0045      	lsls	r5, r0, #1
10009e54:	0fc7      	lsrs	r7, r0, #31
10009e56:	b083      	sub	sp, #12
10009e58:	468a      	mov	sl, r1
10009e5a:	0a5c      	lsrs	r4, r3, #9
10009e5c:	0e2e      	lsrs	r6, r5, #24
10009e5e:	46b9      	mov	r9, r7
10009e60:	d041      	beq.n	10009ee6 <__aeabi_fdiv+0xa2>
10009e62:	2eff      	cmp	r6, #255	; 0xff
10009e64:	d026      	beq.n	10009eb4 <__aeabi_fdiv+0x70>
10009e66:	2380      	movs	r3, #128	; 0x80
10009e68:	041b      	lsls	r3, r3, #16
10009e6a:	4323      	orrs	r3, r4
10009e6c:	00dc      	lsls	r4, r3, #3
10009e6e:	2300      	movs	r3, #0
10009e70:	4698      	mov	r8, r3
10009e72:	469b      	mov	fp, r3
10009e74:	3e7f      	subs	r6, #127	; 0x7f
10009e76:	4653      	mov	r3, sl
10009e78:	025b      	lsls	r3, r3, #9
10009e7a:	0a5d      	lsrs	r5, r3, #9
10009e7c:	4653      	mov	r3, sl
10009e7e:	005a      	lsls	r2, r3, #1
10009e80:	0fdb      	lsrs	r3, r3, #31
10009e82:	0e12      	lsrs	r2, r2, #24
10009e84:	469a      	mov	sl, r3
10009e86:	d039      	beq.n	10009efc <__aeabi_fdiv+0xb8>
10009e88:	2aff      	cmp	r2, #255	; 0xff
10009e8a:	d033      	beq.n	10009ef4 <__aeabi_fdiv+0xb0>
10009e8c:	2380      	movs	r3, #128	; 0x80
10009e8e:	041b      	lsls	r3, r3, #16
10009e90:	432b      	orrs	r3, r5
10009e92:	00dd      	lsls	r5, r3, #3
10009e94:	2300      	movs	r3, #0
10009e96:	3a7f      	subs	r2, #127	; 0x7f
10009e98:	4651      	mov	r1, sl
10009e9a:	1ab2      	subs	r2, r6, r2
10009e9c:	4646      	mov	r6, r8
10009e9e:	4079      	eors	r1, r7
10009ea0:	1c08      	adds	r0, r1, #0
10009ea2:	9201      	str	r2, [sp, #4]
10009ea4:	431e      	orrs	r6, r3
10009ea6:	2e0f      	cmp	r6, #15
10009ea8:	d900      	bls.n	10009eac <__aeabi_fdiv+0x68>
10009eaa:	e076      	b.n	10009f9a <__aeabi_fdiv+0x156>
10009eac:	4a7e      	ldr	r2, [pc, #504]	; (1000a0a8 <__aeabi_fdiv+0x264>)
10009eae:	00b6      	lsls	r6, r6, #2
10009eb0:	5996      	ldr	r6, [r2, r6]
10009eb2:	46b7      	mov	pc, r6
10009eb4:	2c00      	cmp	r4, #0
10009eb6:	d130      	bne.n	10009f1a <__aeabi_fdiv+0xd6>
10009eb8:	2308      	movs	r3, #8
10009eba:	4698      	mov	r8, r3
10009ebc:	3b06      	subs	r3, #6
10009ebe:	469b      	mov	fp, r3
10009ec0:	e7d9      	b.n	10009e76 <__aeabi_fdiv+0x32>
10009ec2:	2380      	movs	r3, #128	; 0x80
10009ec4:	2100      	movs	r1, #0
10009ec6:	03db      	lsls	r3, r3, #15
10009ec8:	24ff      	movs	r4, #255	; 0xff
10009eca:	025b      	lsls	r3, r3, #9
10009ecc:	05e4      	lsls	r4, r4, #23
10009ece:	0a5b      	lsrs	r3, r3, #9
10009ed0:	07c9      	lsls	r1, r1, #31
10009ed2:	4323      	orrs	r3, r4
10009ed4:	430b      	orrs	r3, r1
10009ed6:	1c18      	adds	r0, r3, #0
10009ed8:	b003      	add	sp, #12
10009eda:	bc3c      	pop	{r2, r3, r4, r5}
10009edc:	4690      	mov	r8, r2
10009ede:	4699      	mov	r9, r3
10009ee0:	46a2      	mov	sl, r4
10009ee2:	46ab      	mov	fp, r5
10009ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009ee6:	2c00      	cmp	r4, #0
10009ee8:	d128      	bne.n	10009f3c <__aeabi_fdiv+0xf8>
10009eea:	2304      	movs	r3, #4
10009eec:	4698      	mov	r8, r3
10009eee:	3b03      	subs	r3, #3
10009ef0:	469b      	mov	fp, r3
10009ef2:	e7c0      	b.n	10009e76 <__aeabi_fdiv+0x32>
10009ef4:	2d00      	cmp	r5, #0
10009ef6:	d11f      	bne.n	10009f38 <__aeabi_fdiv+0xf4>
10009ef8:	2302      	movs	r3, #2
10009efa:	e002      	b.n	10009f02 <__aeabi_fdiv+0xbe>
10009efc:	2d00      	cmp	r5, #0
10009efe:	d111      	bne.n	10009f24 <__aeabi_fdiv+0xe0>
10009f00:	2301      	movs	r3, #1
10009f02:	1ab2      	subs	r2, r6, r2
10009f04:	4650      	mov	r0, sl
10009f06:	4646      	mov	r6, r8
10009f08:	4078      	eors	r0, r7
10009f0a:	9201      	str	r2, [sp, #4]
10009f0c:	431e      	orrs	r6, r3
10009f0e:	2e0f      	cmp	r6, #15
10009f10:	d827      	bhi.n	10009f62 <__aeabi_fdiv+0x11e>
10009f12:	4966      	ldr	r1, [pc, #408]	; (1000a0ac <__aeabi_fdiv+0x268>)
10009f14:	00b6      	lsls	r6, r6, #2
10009f16:	5989      	ldr	r1, [r1, r6]
10009f18:	468f      	mov	pc, r1
10009f1a:	230c      	movs	r3, #12
10009f1c:	4698      	mov	r8, r3
10009f1e:	3b09      	subs	r3, #9
10009f20:	469b      	mov	fp, r3
10009f22:	e7a8      	b.n	10009e76 <__aeabi_fdiv+0x32>
10009f24:	1c28      	adds	r0, r5, #0
10009f26:	f7ff fd5b 	bl	100099e0 <__clzsi2>
10009f2a:	2276      	movs	r2, #118	; 0x76
10009f2c:	1f43      	subs	r3, r0, #5
10009f2e:	4252      	negs	r2, r2
10009f30:	409d      	lsls	r5, r3
10009f32:	1a12      	subs	r2, r2, r0
10009f34:	2300      	movs	r3, #0
10009f36:	e7af      	b.n	10009e98 <__aeabi_fdiv+0x54>
10009f38:	2303      	movs	r3, #3
10009f3a:	e7ad      	b.n	10009e98 <__aeabi_fdiv+0x54>
10009f3c:	1c20      	adds	r0, r4, #0
10009f3e:	f7ff fd4f 	bl	100099e0 <__clzsi2>
10009f42:	1f43      	subs	r3, r0, #5
10009f44:	409c      	lsls	r4, r3
10009f46:	2376      	movs	r3, #118	; 0x76
10009f48:	425b      	negs	r3, r3
10009f4a:	1a1e      	subs	r6, r3, r0
10009f4c:	2300      	movs	r3, #0
10009f4e:	4698      	mov	r8, r3
10009f50:	469b      	mov	fp, r3
10009f52:	e790      	b.n	10009e76 <__aeabi_fdiv+0x32>
10009f54:	2500      	movs	r5, #0
10009f56:	46d1      	mov	r9, sl
10009f58:	469b      	mov	fp, r3
10009f5a:	465b      	mov	r3, fp
10009f5c:	4648      	mov	r0, r9
10009f5e:	2b02      	cmp	r3, #2
10009f60:	d16f      	bne.n	1000a042 <__aeabi_fdiv+0x1fe>
10009f62:	2101      	movs	r1, #1
10009f64:	24ff      	movs	r4, #255	; 0xff
10009f66:	4001      	ands	r1, r0
10009f68:	2300      	movs	r3, #0
10009f6a:	e7ae      	b.n	10009eca <__aeabi_fdiv+0x86>
10009f6c:	237e      	movs	r3, #126	; 0x7e
10009f6e:	9a01      	ldr	r2, [sp, #4]
10009f70:	425b      	negs	r3, r3
10009f72:	1a9b      	subs	r3, r3, r2
10009f74:	2b1b      	cmp	r3, #27
10009f76:	dd6d      	ble.n	1000a054 <__aeabi_fdiv+0x210>
10009f78:	2101      	movs	r1, #1
10009f7a:	464b      	mov	r3, r9
10009f7c:	4019      	ands	r1, r3
10009f7e:	2400      	movs	r4, #0
10009f80:	2300      	movs	r3, #0
10009f82:	e7a2      	b.n	10009eca <__aeabi_fdiv+0x86>
10009f84:	2380      	movs	r3, #128	; 0x80
10009f86:	03db      	lsls	r3, r3, #15
10009f88:	421c      	tst	r4, r3
10009f8a:	d149      	bne.n	1000a020 <__aeabi_fdiv+0x1dc>
10009f8c:	2380      	movs	r3, #128	; 0x80
10009f8e:	03db      	lsls	r3, r3, #15
10009f90:	4323      	orrs	r3, r4
10009f92:	025b      	lsls	r3, r3, #9
10009f94:	0a5b      	lsrs	r3, r3, #9
10009f96:	1c39      	adds	r1, r7, #0
10009f98:	e796      	b.n	10009ec8 <__aeabi_fdiv+0x84>
10009f9a:	0163      	lsls	r3, r4, #5
10009f9c:	016d      	lsls	r5, r5, #5
10009f9e:	42ab      	cmp	r3, r5
10009fa0:	d337      	bcc.n	1000a012 <__aeabi_fdiv+0x1ce>
10009fa2:	4689      	mov	r9, r1
10009fa4:	201a      	movs	r0, #26
10009fa6:	2101      	movs	r1, #1
10009fa8:	1b5b      	subs	r3, r3, r5
10009faa:	2401      	movs	r4, #1
10009fac:	1c1e      	adds	r6, r3, #0
10009fae:	0049      	lsls	r1, r1, #1
10009fb0:	005b      	lsls	r3, r3, #1
10009fb2:	2e00      	cmp	r6, #0
10009fb4:	db01      	blt.n	10009fba <__aeabi_fdiv+0x176>
10009fb6:	42ab      	cmp	r3, r5
10009fb8:	d301      	bcc.n	10009fbe <__aeabi_fdiv+0x17a>
10009fba:	1b5b      	subs	r3, r3, r5
10009fbc:	4321      	orrs	r1, r4
10009fbe:	3801      	subs	r0, #1
10009fc0:	2800      	cmp	r0, #0
10009fc2:	d1f3      	bne.n	10009fac <__aeabi_fdiv+0x168>
10009fc4:	1e58      	subs	r0, r3, #1
10009fc6:	4183      	sbcs	r3, r0
10009fc8:	430b      	orrs	r3, r1
10009fca:	1c1d      	adds	r5, r3, #0
10009fcc:	9c01      	ldr	r4, [sp, #4]
10009fce:	347f      	adds	r4, #127	; 0x7f
10009fd0:	2c00      	cmp	r4, #0
10009fd2:	ddcb      	ble.n	10009f6c <__aeabi_fdiv+0x128>
10009fd4:	076b      	lsls	r3, r5, #29
10009fd6:	d004      	beq.n	10009fe2 <__aeabi_fdiv+0x19e>
10009fd8:	230f      	movs	r3, #15
10009fda:	402b      	ands	r3, r5
10009fdc:	2b04      	cmp	r3, #4
10009fde:	d000      	beq.n	10009fe2 <__aeabi_fdiv+0x19e>
10009fe0:	3504      	adds	r5, #4
10009fe2:	012b      	lsls	r3, r5, #4
10009fe4:	d504      	bpl.n	10009ff0 <__aeabi_fdiv+0x1ac>
10009fe6:	9a01      	ldr	r2, [sp, #4]
10009fe8:	4b31      	ldr	r3, [pc, #196]	; (1000a0b0 <__aeabi_fdiv+0x26c>)
10009fea:	3280      	adds	r2, #128	; 0x80
10009fec:	1c14      	adds	r4, r2, #0
10009fee:	401d      	ands	r5, r3
10009ff0:	2cfe      	cmp	r4, #254	; 0xfe
10009ff2:	dd07      	ble.n	1000a004 <__aeabi_fdiv+0x1c0>
10009ff4:	464b      	mov	r3, r9
10009ff6:	2101      	movs	r1, #1
10009ff8:	24ff      	movs	r4, #255	; 0xff
10009ffa:	4019      	ands	r1, r3
10009ffc:	2300      	movs	r3, #0
10009ffe:	e764      	b.n	10009eca <__aeabi_fdiv+0x86>
1000a000:	1c25      	adds	r5, r4, #0
1000a002:	e7aa      	b.n	10009f5a <__aeabi_fdiv+0x116>
1000a004:	2101      	movs	r1, #1
1000a006:	464a      	mov	r2, r9
1000a008:	01ab      	lsls	r3, r5, #6
1000a00a:	0a5b      	lsrs	r3, r3, #9
1000a00c:	b2e4      	uxtb	r4, r4
1000a00e:	4011      	ands	r1, r2
1000a010:	e75b      	b.n	10009eca <__aeabi_fdiv+0x86>
1000a012:	9a01      	ldr	r2, [sp, #4]
1000a014:	4689      	mov	r9, r1
1000a016:	3a01      	subs	r2, #1
1000a018:	9201      	str	r2, [sp, #4]
1000a01a:	201b      	movs	r0, #27
1000a01c:	2100      	movs	r1, #0
1000a01e:	e7c4      	b.n	10009faa <__aeabi_fdiv+0x166>
1000a020:	421d      	tst	r5, r3
1000a022:	d007      	beq.n	1000a034 <__aeabi_fdiv+0x1f0>
1000a024:	4323      	orrs	r3, r4
1000a026:	025b      	lsls	r3, r3, #9
1000a028:	0a5b      	lsrs	r3, r3, #9
1000a02a:	1c39      	adds	r1, r7, #0
1000a02c:	e74c      	b.n	10009ec8 <__aeabi_fdiv+0x84>
1000a02e:	2500      	movs	r5, #0
1000a030:	0263      	lsls	r3, r4, #9
1000a032:	d5ab      	bpl.n	10009f8c <__aeabi_fdiv+0x148>
1000a034:	2380      	movs	r3, #128	; 0x80
1000a036:	03db      	lsls	r3, r3, #15
1000a038:	432b      	orrs	r3, r5
1000a03a:	025b      	lsls	r3, r3, #9
1000a03c:	0a5b      	lsrs	r3, r3, #9
1000a03e:	4651      	mov	r1, sl
1000a040:	e742      	b.n	10009ec8 <__aeabi_fdiv+0x84>
1000a042:	2b03      	cmp	r3, #3
1000a044:	d025      	beq.n	1000a092 <__aeabi_fdiv+0x24e>
1000a046:	2b01      	cmp	r3, #1
1000a048:	d1c0      	bne.n	10009fcc <__aeabi_fdiv+0x188>
1000a04a:	2101      	movs	r1, #1
1000a04c:	2400      	movs	r4, #0
1000a04e:	4001      	ands	r1, r0
1000a050:	2300      	movs	r3, #0
1000a052:	e73a      	b.n	10009eca <__aeabi_fdiv+0x86>
1000a054:	1c29      	adds	r1, r5, #0
1000a056:	40d9      	lsrs	r1, r3
1000a058:	1c2b      	adds	r3, r5, #0
1000a05a:	9a01      	ldr	r2, [sp, #4]
1000a05c:	329e      	adds	r2, #158	; 0x9e
1000a05e:	4093      	lsls	r3, r2
1000a060:	1e5d      	subs	r5, r3, #1
1000a062:	41ab      	sbcs	r3, r5
1000a064:	430b      	orrs	r3, r1
1000a066:	075a      	lsls	r2, r3, #29
1000a068:	d004      	beq.n	1000a074 <__aeabi_fdiv+0x230>
1000a06a:	220f      	movs	r2, #15
1000a06c:	401a      	ands	r2, r3
1000a06e:	2a04      	cmp	r2, #4
1000a070:	d000      	beq.n	1000a074 <__aeabi_fdiv+0x230>
1000a072:	3304      	adds	r3, #4
1000a074:	015a      	lsls	r2, r3, #5
1000a076:	d505      	bpl.n	1000a084 <__aeabi_fdiv+0x240>
1000a078:	464b      	mov	r3, r9
1000a07a:	2101      	movs	r1, #1
1000a07c:	2401      	movs	r4, #1
1000a07e:	4019      	ands	r1, r3
1000a080:	2300      	movs	r3, #0
1000a082:	e722      	b.n	10009eca <__aeabi_fdiv+0x86>
1000a084:	2101      	movs	r1, #1
1000a086:	464a      	mov	r2, r9
1000a088:	019b      	lsls	r3, r3, #6
1000a08a:	0a5b      	lsrs	r3, r3, #9
1000a08c:	4011      	ands	r1, r2
1000a08e:	2400      	movs	r4, #0
1000a090:	e71b      	b.n	10009eca <__aeabi_fdiv+0x86>
1000a092:	2380      	movs	r3, #128	; 0x80
1000a094:	2101      	movs	r1, #1
1000a096:	464a      	mov	r2, r9
1000a098:	03db      	lsls	r3, r3, #15
1000a09a:	432b      	orrs	r3, r5
1000a09c:	025b      	lsls	r3, r3, #9
1000a09e:	400a      	ands	r2, r1
1000a0a0:	0a5b      	lsrs	r3, r3, #9
1000a0a2:	1c11      	adds	r1, r2, #0
1000a0a4:	e710      	b.n	10009ec8 <__aeabi_fdiv+0x84>
1000a0a6:	46c0      	nop			; (mov r8, r8)
1000a0a8:	1000cfc0 	.word	0x1000cfc0
1000a0ac:	1000d000 	.word	0x1000d000
1000a0b0:	f7ffffff 	.word	0xf7ffffff

1000a0b4 <__eqsf2>:
1000a0b4:	0243      	lsls	r3, r0, #9
1000a0b6:	b570      	push	{r4, r5, r6, lr}
1000a0b8:	0042      	lsls	r2, r0, #1
1000a0ba:	004c      	lsls	r4, r1, #1
1000a0bc:	0a5d      	lsrs	r5, r3, #9
1000a0be:	0fc3      	lsrs	r3, r0, #31
1000a0c0:	0248      	lsls	r0, r1, #9
1000a0c2:	0e12      	lsrs	r2, r2, #24
1000a0c4:	0a46      	lsrs	r6, r0, #9
1000a0c6:	0e24      	lsrs	r4, r4, #24
1000a0c8:	0fc9      	lsrs	r1, r1, #31
1000a0ca:	2aff      	cmp	r2, #255	; 0xff
1000a0cc:	d005      	beq.n	1000a0da <__eqsf2+0x26>
1000a0ce:	2cff      	cmp	r4, #255	; 0xff
1000a0d0:	d008      	beq.n	1000a0e4 <__eqsf2+0x30>
1000a0d2:	2001      	movs	r0, #1
1000a0d4:	42a2      	cmp	r2, r4
1000a0d6:	d00b      	beq.n	1000a0f0 <__eqsf2+0x3c>
1000a0d8:	bd70      	pop	{r4, r5, r6, pc}
1000a0da:	2001      	movs	r0, #1
1000a0dc:	2d00      	cmp	r5, #0
1000a0de:	d1fb      	bne.n	1000a0d8 <__eqsf2+0x24>
1000a0e0:	2cff      	cmp	r4, #255	; 0xff
1000a0e2:	d1f6      	bne.n	1000a0d2 <__eqsf2+0x1e>
1000a0e4:	2001      	movs	r0, #1
1000a0e6:	2e00      	cmp	r6, #0
1000a0e8:	d1f6      	bne.n	1000a0d8 <__eqsf2+0x24>
1000a0ea:	2001      	movs	r0, #1
1000a0ec:	42a2      	cmp	r2, r4
1000a0ee:	d1f3      	bne.n	1000a0d8 <__eqsf2+0x24>
1000a0f0:	42b5      	cmp	r5, r6
1000a0f2:	d1f1      	bne.n	1000a0d8 <__eqsf2+0x24>
1000a0f4:	428b      	cmp	r3, r1
1000a0f6:	d005      	beq.n	1000a104 <__eqsf2+0x50>
1000a0f8:	2a00      	cmp	r2, #0
1000a0fa:	d1ed      	bne.n	1000a0d8 <__eqsf2+0x24>
1000a0fc:	1c28      	adds	r0, r5, #0
1000a0fe:	1e43      	subs	r3, r0, #1
1000a100:	4198      	sbcs	r0, r3
1000a102:	e7e9      	b.n	1000a0d8 <__eqsf2+0x24>
1000a104:	2000      	movs	r0, #0
1000a106:	e7e7      	b.n	1000a0d8 <__eqsf2+0x24>

1000a108 <__gesf2>:
1000a108:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a10a:	0243      	lsls	r3, r0, #9
1000a10c:	024d      	lsls	r5, r1, #9
1000a10e:	004a      	lsls	r2, r1, #1
1000a110:	0044      	lsls	r4, r0, #1
1000a112:	0a5e      	lsrs	r6, r3, #9
1000a114:	0e24      	lsrs	r4, r4, #24
1000a116:	0fc3      	lsrs	r3, r0, #31
1000a118:	0a6d      	lsrs	r5, r5, #9
1000a11a:	0e12      	lsrs	r2, r2, #24
1000a11c:	0fc9      	lsrs	r1, r1, #31
1000a11e:	2cff      	cmp	r4, #255	; 0xff
1000a120:	d00d      	beq.n	1000a13e <__gesf2+0x36>
1000a122:	2aff      	cmp	r2, #255	; 0xff
1000a124:	d031      	beq.n	1000a18a <__gesf2+0x82>
1000a126:	2c00      	cmp	r4, #0
1000a128:	d10d      	bne.n	1000a146 <__gesf2+0x3e>
1000a12a:	4277      	negs	r7, r6
1000a12c:	4177      	adcs	r7, r6
1000a12e:	2a00      	cmp	r2, #0
1000a130:	d123      	bne.n	1000a17a <__gesf2+0x72>
1000a132:	2d00      	cmp	r5, #0
1000a134:	d121      	bne.n	1000a17a <__gesf2+0x72>
1000a136:	2000      	movs	r0, #0
1000a138:	2f00      	cmp	r7, #0
1000a13a:	d10b      	bne.n	1000a154 <__gesf2+0x4c>
1000a13c:	e007      	b.n	1000a14e <__gesf2+0x46>
1000a13e:	2e00      	cmp	r6, #0
1000a140:	d128      	bne.n	1000a194 <__gesf2+0x8c>
1000a142:	2aff      	cmp	r2, #255	; 0xff
1000a144:	d021      	beq.n	1000a18a <__gesf2+0x82>
1000a146:	2a00      	cmp	r2, #0
1000a148:	d005      	beq.n	1000a156 <__gesf2+0x4e>
1000a14a:	428b      	cmp	r3, r1
1000a14c:	d007      	beq.n	1000a15e <__gesf2+0x56>
1000a14e:	4258      	negs	r0, r3
1000a150:	2301      	movs	r3, #1
1000a152:	4318      	orrs	r0, r3
1000a154:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a156:	2d00      	cmp	r5, #0
1000a158:	d0f9      	beq.n	1000a14e <__gesf2+0x46>
1000a15a:	428b      	cmp	r3, r1
1000a15c:	d1f7      	bne.n	1000a14e <__gesf2+0x46>
1000a15e:	4294      	cmp	r4, r2
1000a160:	dcf5      	bgt.n	1000a14e <__gesf2+0x46>
1000a162:	db04      	blt.n	1000a16e <__gesf2+0x66>
1000a164:	42ae      	cmp	r6, r5
1000a166:	d8f2      	bhi.n	1000a14e <__gesf2+0x46>
1000a168:	2000      	movs	r0, #0
1000a16a:	42ae      	cmp	r6, r5
1000a16c:	d2f2      	bcs.n	1000a154 <__gesf2+0x4c>
1000a16e:	4258      	negs	r0, r3
1000a170:	4143      	adcs	r3, r0
1000a172:	2001      	movs	r0, #1
1000a174:	425b      	negs	r3, r3
1000a176:	4318      	orrs	r0, r3
1000a178:	e7ec      	b.n	1000a154 <__gesf2+0x4c>
1000a17a:	2f00      	cmp	r7, #0
1000a17c:	d0e5      	beq.n	1000a14a <__gesf2+0x42>
1000a17e:	4248      	negs	r0, r1
1000a180:	4141      	adcs	r1, r0
1000a182:	2001      	movs	r0, #1
1000a184:	4249      	negs	r1, r1
1000a186:	4308      	orrs	r0, r1
1000a188:	e7e4      	b.n	1000a154 <__gesf2+0x4c>
1000a18a:	2d00      	cmp	r5, #0
1000a18c:	d102      	bne.n	1000a194 <__gesf2+0x8c>
1000a18e:	2c00      	cmp	r4, #0
1000a190:	d0cb      	beq.n	1000a12a <__gesf2+0x22>
1000a192:	e7da      	b.n	1000a14a <__gesf2+0x42>
1000a194:	2002      	movs	r0, #2
1000a196:	4240      	negs	r0, r0
1000a198:	e7dc      	b.n	1000a154 <__gesf2+0x4c>
1000a19a:	46c0      	nop			; (mov r8, r8)

1000a19c <__lesf2>:
1000a19c:	0243      	lsls	r3, r0, #9
1000a19e:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a1a0:	0042      	lsls	r2, r0, #1
1000a1a2:	004c      	lsls	r4, r1, #1
1000a1a4:	0a5e      	lsrs	r6, r3, #9
1000a1a6:	0fc3      	lsrs	r3, r0, #31
1000a1a8:	0248      	lsls	r0, r1, #9
1000a1aa:	0e12      	lsrs	r2, r2, #24
1000a1ac:	0a45      	lsrs	r5, r0, #9
1000a1ae:	0e24      	lsrs	r4, r4, #24
1000a1b0:	0fc9      	lsrs	r1, r1, #31
1000a1b2:	2aff      	cmp	r2, #255	; 0xff
1000a1b4:	d00f      	beq.n	1000a1d6 <__lesf2+0x3a>
1000a1b6:	2cff      	cmp	r4, #255	; 0xff
1000a1b8:	d01a      	beq.n	1000a1f0 <__lesf2+0x54>
1000a1ba:	2a00      	cmp	r2, #0
1000a1bc:	d110      	bne.n	1000a1e0 <__lesf2+0x44>
1000a1be:	4277      	negs	r7, r6
1000a1c0:	4177      	adcs	r7, r6
1000a1c2:	2c00      	cmp	r4, #0
1000a1c4:	d029      	beq.n	1000a21a <__lesf2+0x7e>
1000a1c6:	2f00      	cmp	r7, #0
1000a1c8:	d017      	beq.n	1000a1fa <__lesf2+0x5e>
1000a1ca:	4248      	negs	r0, r1
1000a1cc:	4141      	adcs	r1, r0
1000a1ce:	2001      	movs	r0, #1
1000a1d0:	4249      	negs	r1, r1
1000a1d2:	4308      	orrs	r0, r1
1000a1d4:	e00b      	b.n	1000a1ee <__lesf2+0x52>
1000a1d6:	2002      	movs	r0, #2
1000a1d8:	2e00      	cmp	r6, #0
1000a1da:	d108      	bne.n	1000a1ee <__lesf2+0x52>
1000a1dc:	2cff      	cmp	r4, #255	; 0xff
1000a1de:	d007      	beq.n	1000a1f0 <__lesf2+0x54>
1000a1e0:	2c00      	cmp	r4, #0
1000a1e2:	d10a      	bne.n	1000a1fa <__lesf2+0x5e>
1000a1e4:	2d00      	cmp	r5, #0
1000a1e6:	d108      	bne.n	1000a1fa <__lesf2+0x5e>
1000a1e8:	4258      	negs	r0, r3
1000a1ea:	2301      	movs	r3, #1
1000a1ec:	4318      	orrs	r0, r3
1000a1ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a1f0:	2002      	movs	r0, #2
1000a1f2:	2d00      	cmp	r5, #0
1000a1f4:	d1fb      	bne.n	1000a1ee <__lesf2+0x52>
1000a1f6:	2a00      	cmp	r2, #0
1000a1f8:	d0e1      	beq.n	1000a1be <__lesf2+0x22>
1000a1fa:	428b      	cmp	r3, r1
1000a1fc:	d1f4      	bne.n	1000a1e8 <__lesf2+0x4c>
1000a1fe:	42a2      	cmp	r2, r4
1000a200:	dcf2      	bgt.n	1000a1e8 <__lesf2+0x4c>
1000a202:	db04      	blt.n	1000a20e <__lesf2+0x72>
1000a204:	42ae      	cmp	r6, r5
1000a206:	d8ef      	bhi.n	1000a1e8 <__lesf2+0x4c>
1000a208:	2000      	movs	r0, #0
1000a20a:	42ae      	cmp	r6, r5
1000a20c:	d2ef      	bcs.n	1000a1ee <__lesf2+0x52>
1000a20e:	4258      	negs	r0, r3
1000a210:	4143      	adcs	r3, r0
1000a212:	2001      	movs	r0, #1
1000a214:	425b      	negs	r3, r3
1000a216:	4318      	orrs	r0, r3
1000a218:	e7e9      	b.n	1000a1ee <__lesf2+0x52>
1000a21a:	2d00      	cmp	r5, #0
1000a21c:	d1d3      	bne.n	1000a1c6 <__lesf2+0x2a>
1000a21e:	2000      	movs	r0, #0
1000a220:	2f00      	cmp	r7, #0
1000a222:	d1e4      	bne.n	1000a1ee <__lesf2+0x52>
1000a224:	e7e0      	b.n	1000a1e8 <__lesf2+0x4c>
1000a226:	46c0      	nop			; (mov r8, r8)

1000a228 <__aeabi_fmul>:
1000a228:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a22a:	465f      	mov	r7, fp
1000a22c:	4656      	mov	r6, sl
1000a22e:	464d      	mov	r5, r9
1000a230:	4644      	mov	r4, r8
1000a232:	b4f0      	push	{r4, r5, r6, r7}
1000a234:	0245      	lsls	r5, r0, #9
1000a236:	0046      	lsls	r6, r0, #1
1000a238:	0fc4      	lsrs	r4, r0, #31
1000a23a:	b083      	sub	sp, #12
1000a23c:	1c0f      	adds	r7, r1, #0
1000a23e:	0a6d      	lsrs	r5, r5, #9
1000a240:	0e36      	lsrs	r6, r6, #24
1000a242:	46a3      	mov	fp, r4
1000a244:	d045      	beq.n	1000a2d2 <__aeabi_fmul+0xaa>
1000a246:	2eff      	cmp	r6, #255	; 0xff
1000a248:	d025      	beq.n	1000a296 <__aeabi_fmul+0x6e>
1000a24a:	2380      	movs	r3, #128	; 0x80
1000a24c:	041b      	lsls	r3, r3, #16
1000a24e:	431d      	orrs	r5, r3
1000a250:	2300      	movs	r3, #0
1000a252:	469a      	mov	sl, r3
1000a254:	00ed      	lsls	r5, r5, #3
1000a256:	3e7f      	subs	r6, #127	; 0x7f
1000a258:	9301      	str	r3, [sp, #4]
1000a25a:	027b      	lsls	r3, r7, #9
1000a25c:	0a5b      	lsrs	r3, r3, #9
1000a25e:	4698      	mov	r8, r3
1000a260:	0078      	lsls	r0, r7, #1
1000a262:	0ffb      	lsrs	r3, r7, #31
1000a264:	0e00      	lsrs	r0, r0, #24
1000a266:	4699      	mov	r9, r3
1000a268:	d040      	beq.n	1000a2ec <__aeabi_fmul+0xc4>
1000a26a:	28ff      	cmp	r0, #255	; 0xff
1000a26c:	d038      	beq.n	1000a2e0 <__aeabi_fmul+0xb8>
1000a26e:	2380      	movs	r3, #128	; 0x80
1000a270:	4642      	mov	r2, r8
1000a272:	041b      	lsls	r3, r3, #16
1000a274:	4313      	orrs	r3, r2
1000a276:	00db      	lsls	r3, r3, #3
1000a278:	4698      	mov	r8, r3
1000a27a:	2300      	movs	r3, #0
1000a27c:	387f      	subs	r0, #127	; 0x7f
1000a27e:	464a      	mov	r2, r9
1000a280:	9f01      	ldr	r7, [sp, #4]
1000a282:	1830      	adds	r0, r6, r0
1000a284:	4062      	eors	r2, r4
1000a286:	1c41      	adds	r1, r0, #1
1000a288:	431f      	orrs	r7, r3
1000a28a:	2f0f      	cmp	r7, #15
1000a28c:	d869      	bhi.n	1000a362 <__aeabi_fmul+0x13a>
1000a28e:	4e7d      	ldr	r6, [pc, #500]	; (1000a484 <__aeabi_fmul+0x25c>)
1000a290:	00bf      	lsls	r7, r7, #2
1000a292:	59f6      	ldr	r6, [r6, r7]
1000a294:	46b7      	mov	pc, r6
1000a296:	2d00      	cmp	r5, #0
1000a298:	d145      	bne.n	1000a326 <__aeabi_fmul+0xfe>
1000a29a:	2308      	movs	r3, #8
1000a29c:	9301      	str	r3, [sp, #4]
1000a29e:	3b06      	subs	r3, #6
1000a2a0:	469a      	mov	sl, r3
1000a2a2:	e7da      	b.n	1000a25a <__aeabi_fmul+0x32>
1000a2a4:	4693      	mov	fp, r2
1000a2a6:	4653      	mov	r3, sl
1000a2a8:	2b02      	cmp	r3, #2
1000a2aa:	d12f      	bne.n	1000a30c <__aeabi_fmul+0xe4>
1000a2ac:	465b      	mov	r3, fp
1000a2ae:	2401      	movs	r4, #1
1000a2b0:	2500      	movs	r5, #0
1000a2b2:	401c      	ands	r4, r3
1000a2b4:	23ff      	movs	r3, #255	; 0xff
1000a2b6:	026d      	lsls	r5, r5, #9
1000a2b8:	05db      	lsls	r3, r3, #23
1000a2ba:	0a6d      	lsrs	r5, r5, #9
1000a2bc:	07e4      	lsls	r4, r4, #31
1000a2be:	431d      	orrs	r5, r3
1000a2c0:	4325      	orrs	r5, r4
1000a2c2:	1c28      	adds	r0, r5, #0
1000a2c4:	b003      	add	sp, #12
1000a2c6:	bc3c      	pop	{r2, r3, r4, r5}
1000a2c8:	4690      	mov	r8, r2
1000a2ca:	4699      	mov	r9, r3
1000a2cc:	46a2      	mov	sl, r4
1000a2ce:	46ab      	mov	fp, r5
1000a2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a2d2:	2d00      	cmp	r5, #0
1000a2d4:	d12c      	bne.n	1000a330 <__aeabi_fmul+0x108>
1000a2d6:	2304      	movs	r3, #4
1000a2d8:	9301      	str	r3, [sp, #4]
1000a2da:	3b03      	subs	r3, #3
1000a2dc:	469a      	mov	sl, r3
1000a2de:	e7bc      	b.n	1000a25a <__aeabi_fmul+0x32>
1000a2e0:	4643      	mov	r3, r8
1000a2e2:	425a      	negs	r2, r3
1000a2e4:	4153      	adcs	r3, r2
1000a2e6:	2203      	movs	r2, #3
1000a2e8:	1ad3      	subs	r3, r2, r3
1000a2ea:	e7c8      	b.n	1000a27e <__aeabi_fmul+0x56>
1000a2ec:	4642      	mov	r2, r8
1000a2ee:	2301      	movs	r3, #1
1000a2f0:	2a00      	cmp	r2, #0
1000a2f2:	d0c4      	beq.n	1000a27e <__aeabi_fmul+0x56>
1000a2f4:	4640      	mov	r0, r8
1000a2f6:	f7ff fb73 	bl	100099e0 <__clzsi2>
1000a2fa:	4642      	mov	r2, r8
1000a2fc:	1f43      	subs	r3, r0, #5
1000a2fe:	409a      	lsls	r2, r3
1000a300:	2376      	movs	r3, #118	; 0x76
1000a302:	425b      	negs	r3, r3
1000a304:	1a18      	subs	r0, r3, r0
1000a306:	4690      	mov	r8, r2
1000a308:	2300      	movs	r3, #0
1000a30a:	e7b8      	b.n	1000a27e <__aeabi_fmul+0x56>
1000a30c:	2b03      	cmp	r3, #3
1000a30e:	d100      	bne.n	1000a312 <__aeabi_fmul+0xea>
1000a310:	e0ad      	b.n	1000a46e <__aeabi_fmul+0x246>
1000a312:	2b01      	cmp	r3, #1
1000a314:	d000      	beq.n	1000a318 <__aeabi_fmul+0xf0>
1000a316:	e08c      	b.n	1000a432 <__aeabi_fmul+0x20a>
1000a318:	465b      	mov	r3, fp
1000a31a:	4654      	mov	r4, sl
1000a31c:	401c      	ands	r4, r3
1000a31e:	b2e4      	uxtb	r4, r4
1000a320:	2300      	movs	r3, #0
1000a322:	2500      	movs	r5, #0
1000a324:	e7c7      	b.n	1000a2b6 <__aeabi_fmul+0x8e>
1000a326:	230c      	movs	r3, #12
1000a328:	9301      	str	r3, [sp, #4]
1000a32a:	3b09      	subs	r3, #9
1000a32c:	469a      	mov	sl, r3
1000a32e:	e794      	b.n	1000a25a <__aeabi_fmul+0x32>
1000a330:	1c28      	adds	r0, r5, #0
1000a332:	f7ff fb55 	bl	100099e0 <__clzsi2>
1000a336:	2676      	movs	r6, #118	; 0x76
1000a338:	1f43      	subs	r3, r0, #5
1000a33a:	409d      	lsls	r5, r3
1000a33c:	2300      	movs	r3, #0
1000a33e:	4276      	negs	r6, r6
1000a340:	1a36      	subs	r6, r6, r0
1000a342:	9301      	str	r3, [sp, #4]
1000a344:	469a      	mov	sl, r3
1000a346:	e788      	b.n	1000a25a <__aeabi_fmul+0x32>
1000a348:	2580      	movs	r5, #128	; 0x80
1000a34a:	2400      	movs	r4, #0
1000a34c:	03ed      	lsls	r5, r5, #15
1000a34e:	23ff      	movs	r3, #255	; 0xff
1000a350:	e7b1      	b.n	1000a2b6 <__aeabi_fmul+0x8e>
1000a352:	4645      	mov	r5, r8
1000a354:	46cb      	mov	fp, r9
1000a356:	469a      	mov	sl, r3
1000a358:	e7a5      	b.n	1000a2a6 <__aeabi_fmul+0x7e>
1000a35a:	4645      	mov	r5, r8
1000a35c:	4693      	mov	fp, r2
1000a35e:	469a      	mov	sl, r3
1000a360:	e7a1      	b.n	1000a2a6 <__aeabi_fmul+0x7e>
1000a362:	4643      	mov	r3, r8
1000a364:	042c      	lsls	r4, r5, #16
1000a366:	0c1b      	lsrs	r3, r3, #16
1000a368:	469c      	mov	ip, r3
1000a36a:	0c23      	lsrs	r3, r4, #16
1000a36c:	4644      	mov	r4, r8
1000a36e:	0426      	lsls	r6, r4, #16
1000a370:	1c1c      	adds	r4, r3, #0
1000a372:	0c36      	lsrs	r6, r6, #16
1000a374:	0c2f      	lsrs	r7, r5, #16
1000a376:	4374      	muls	r4, r6
1000a378:	1c35      	adds	r5, r6, #0
1000a37a:	4666      	mov	r6, ip
1000a37c:	437d      	muls	r5, r7
1000a37e:	4373      	muls	r3, r6
1000a380:	4377      	muls	r7, r6
1000a382:	18eb      	adds	r3, r5, r3
1000a384:	0c26      	lsrs	r6, r4, #16
1000a386:	199e      	adds	r6, r3, r6
1000a388:	42b5      	cmp	r5, r6
1000a38a:	d903      	bls.n	1000a394 <__aeabi_fmul+0x16c>
1000a38c:	2380      	movs	r3, #128	; 0x80
1000a38e:	025b      	lsls	r3, r3, #9
1000a390:	469c      	mov	ip, r3
1000a392:	4467      	add	r7, ip
1000a394:	0424      	lsls	r4, r4, #16
1000a396:	0433      	lsls	r3, r6, #16
1000a398:	0c24      	lsrs	r4, r4, #16
1000a39a:	191b      	adds	r3, r3, r4
1000a39c:	019d      	lsls	r5, r3, #6
1000a39e:	1e6c      	subs	r4, r5, #1
1000a3a0:	41a5      	sbcs	r5, r4
1000a3a2:	0e9b      	lsrs	r3, r3, #26
1000a3a4:	0c36      	lsrs	r6, r6, #16
1000a3a6:	432b      	orrs	r3, r5
1000a3a8:	19bd      	adds	r5, r7, r6
1000a3aa:	01ad      	lsls	r5, r5, #6
1000a3ac:	431d      	orrs	r5, r3
1000a3ae:	012b      	lsls	r3, r5, #4
1000a3b0:	d504      	bpl.n	1000a3bc <__aeabi_fmul+0x194>
1000a3b2:	2301      	movs	r3, #1
1000a3b4:	0868      	lsrs	r0, r5, #1
1000a3b6:	401d      	ands	r5, r3
1000a3b8:	4305      	orrs	r5, r0
1000a3ba:	1c08      	adds	r0, r1, #0
1000a3bc:	1c03      	adds	r3, r0, #0
1000a3be:	337f      	adds	r3, #127	; 0x7f
1000a3c0:	2b00      	cmp	r3, #0
1000a3c2:	dd2c      	ble.n	1000a41e <__aeabi_fmul+0x1f6>
1000a3c4:	0769      	lsls	r1, r5, #29
1000a3c6:	d004      	beq.n	1000a3d2 <__aeabi_fmul+0x1aa>
1000a3c8:	210f      	movs	r1, #15
1000a3ca:	4029      	ands	r1, r5
1000a3cc:	2904      	cmp	r1, #4
1000a3ce:	d000      	beq.n	1000a3d2 <__aeabi_fmul+0x1aa>
1000a3d0:	3504      	adds	r5, #4
1000a3d2:	0129      	lsls	r1, r5, #4
1000a3d4:	d503      	bpl.n	1000a3de <__aeabi_fmul+0x1b6>
1000a3d6:	4b2c      	ldr	r3, [pc, #176]	; (1000a488 <__aeabi_fmul+0x260>)
1000a3d8:	401d      	ands	r5, r3
1000a3da:	1c03      	adds	r3, r0, #0
1000a3dc:	3380      	adds	r3, #128	; 0x80
1000a3de:	2bfe      	cmp	r3, #254	; 0xfe
1000a3e0:	dd17      	ble.n	1000a412 <__aeabi_fmul+0x1ea>
1000a3e2:	2401      	movs	r4, #1
1000a3e4:	23ff      	movs	r3, #255	; 0xff
1000a3e6:	4014      	ands	r4, r2
1000a3e8:	2500      	movs	r5, #0
1000a3ea:	e764      	b.n	1000a2b6 <__aeabi_fmul+0x8e>
1000a3ec:	2080      	movs	r0, #128	; 0x80
1000a3ee:	03c0      	lsls	r0, r0, #15
1000a3f0:	4205      	tst	r5, r0
1000a3f2:	d009      	beq.n	1000a408 <__aeabi_fmul+0x1e0>
1000a3f4:	4643      	mov	r3, r8
1000a3f6:	4203      	tst	r3, r0
1000a3f8:	d106      	bne.n	1000a408 <__aeabi_fmul+0x1e0>
1000a3fa:	4645      	mov	r5, r8
1000a3fc:	4305      	orrs	r5, r0
1000a3fe:	026d      	lsls	r5, r5, #9
1000a400:	0a6d      	lsrs	r5, r5, #9
1000a402:	464c      	mov	r4, r9
1000a404:	23ff      	movs	r3, #255	; 0xff
1000a406:	e756      	b.n	1000a2b6 <__aeabi_fmul+0x8e>
1000a408:	4305      	orrs	r5, r0
1000a40a:	026d      	lsls	r5, r5, #9
1000a40c:	0a6d      	lsrs	r5, r5, #9
1000a40e:	23ff      	movs	r3, #255	; 0xff
1000a410:	e751      	b.n	1000a2b6 <__aeabi_fmul+0x8e>
1000a412:	2401      	movs	r4, #1
1000a414:	01ad      	lsls	r5, r5, #6
1000a416:	0a6d      	lsrs	r5, r5, #9
1000a418:	b2db      	uxtb	r3, r3
1000a41a:	4014      	ands	r4, r2
1000a41c:	e74b      	b.n	1000a2b6 <__aeabi_fmul+0x8e>
1000a41e:	237e      	movs	r3, #126	; 0x7e
1000a420:	425b      	negs	r3, r3
1000a422:	1a1b      	subs	r3, r3, r0
1000a424:	2b1b      	cmp	r3, #27
1000a426:	dd07      	ble.n	1000a438 <__aeabi_fmul+0x210>
1000a428:	2401      	movs	r4, #1
1000a42a:	2300      	movs	r3, #0
1000a42c:	4014      	ands	r4, r2
1000a42e:	2500      	movs	r5, #0
1000a430:	e741      	b.n	1000a2b6 <__aeabi_fmul+0x8e>
1000a432:	1c08      	adds	r0, r1, #0
1000a434:	465a      	mov	r2, fp
1000a436:	e7c1      	b.n	1000a3bc <__aeabi_fmul+0x194>
1000a438:	309e      	adds	r0, #158	; 0x9e
1000a43a:	1c29      	adds	r1, r5, #0
1000a43c:	4085      	lsls	r5, r0
1000a43e:	40d9      	lsrs	r1, r3
1000a440:	1e68      	subs	r0, r5, #1
1000a442:	4185      	sbcs	r5, r0
1000a444:	430d      	orrs	r5, r1
1000a446:	076b      	lsls	r3, r5, #29
1000a448:	d004      	beq.n	1000a454 <__aeabi_fmul+0x22c>
1000a44a:	230f      	movs	r3, #15
1000a44c:	402b      	ands	r3, r5
1000a44e:	2b04      	cmp	r3, #4
1000a450:	d000      	beq.n	1000a454 <__aeabi_fmul+0x22c>
1000a452:	3504      	adds	r5, #4
1000a454:	016b      	lsls	r3, r5, #5
1000a456:	d504      	bpl.n	1000a462 <__aeabi_fmul+0x23a>
1000a458:	2401      	movs	r4, #1
1000a45a:	2301      	movs	r3, #1
1000a45c:	4014      	ands	r4, r2
1000a45e:	2500      	movs	r5, #0
1000a460:	e729      	b.n	1000a2b6 <__aeabi_fmul+0x8e>
1000a462:	2401      	movs	r4, #1
1000a464:	01ad      	lsls	r5, r5, #6
1000a466:	0a6d      	lsrs	r5, r5, #9
1000a468:	4014      	ands	r4, r2
1000a46a:	2300      	movs	r3, #0
1000a46c:	e723      	b.n	1000a2b6 <__aeabi_fmul+0x8e>
1000a46e:	2380      	movs	r3, #128	; 0x80
1000a470:	03db      	lsls	r3, r3, #15
1000a472:	431d      	orrs	r5, r3
1000a474:	2401      	movs	r4, #1
1000a476:	465b      	mov	r3, fp
1000a478:	026d      	lsls	r5, r5, #9
1000a47a:	4023      	ands	r3, r4
1000a47c:	1c1c      	adds	r4, r3, #0
1000a47e:	0a6d      	lsrs	r5, r5, #9
1000a480:	23ff      	movs	r3, #255	; 0xff
1000a482:	e718      	b.n	1000a2b6 <__aeabi_fmul+0x8e>
1000a484:	1000d040 	.word	0x1000d040
1000a488:	f7ffffff 	.word	0xf7ffffff

1000a48c <__aeabi_fsub>:
1000a48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000a48e:	004a      	lsls	r2, r1, #1
1000a490:	0243      	lsls	r3, r0, #9
1000a492:	0044      	lsls	r4, r0, #1
1000a494:	024d      	lsls	r5, r1, #9
1000a496:	0fc0      	lsrs	r0, r0, #31
1000a498:	0e24      	lsrs	r4, r4, #24
1000a49a:	1c06      	adds	r6, r0, #0
1000a49c:	099b      	lsrs	r3, r3, #6
1000a49e:	0e12      	lsrs	r2, r2, #24
1000a4a0:	0fc9      	lsrs	r1, r1, #31
1000a4a2:	09ad      	lsrs	r5, r5, #6
1000a4a4:	2aff      	cmp	r2, #255	; 0xff
1000a4a6:	d100      	bne.n	1000a4aa <__aeabi_fsub+0x1e>
1000a4a8:	e075      	b.n	1000a596 <__aeabi_fsub+0x10a>
1000a4aa:	2701      	movs	r7, #1
1000a4ac:	4079      	eors	r1, r7
1000a4ae:	4288      	cmp	r0, r1
1000a4b0:	d050      	beq.n	1000a554 <__aeabi_fsub+0xc8>
1000a4b2:	1aa0      	subs	r0, r4, r2
1000a4b4:	2800      	cmp	r0, #0
1000a4b6:	dc00      	bgt.n	1000a4ba <__aeabi_fsub+0x2e>
1000a4b8:	e08f      	b.n	1000a5da <__aeabi_fsub+0x14e>
1000a4ba:	2a00      	cmp	r2, #0
1000a4bc:	d11e      	bne.n	1000a4fc <__aeabi_fsub+0x70>
1000a4be:	2d00      	cmp	r5, #0
1000a4c0:	d000      	beq.n	1000a4c4 <__aeabi_fsub+0x38>
1000a4c2:	e075      	b.n	1000a5b0 <__aeabi_fsub+0x124>
1000a4c4:	075a      	lsls	r2, r3, #29
1000a4c6:	d004      	beq.n	1000a4d2 <__aeabi_fsub+0x46>
1000a4c8:	220f      	movs	r2, #15
1000a4ca:	401a      	ands	r2, r3
1000a4cc:	2a04      	cmp	r2, #4
1000a4ce:	d000      	beq.n	1000a4d2 <__aeabi_fsub+0x46>
1000a4d0:	3304      	adds	r3, #4
1000a4d2:	2280      	movs	r2, #128	; 0x80
1000a4d4:	2001      	movs	r0, #1
1000a4d6:	04d2      	lsls	r2, r2, #19
1000a4d8:	401a      	ands	r2, r3
1000a4da:	4030      	ands	r0, r6
1000a4dc:	2a00      	cmp	r2, #0
1000a4de:	d032      	beq.n	1000a546 <__aeabi_fsub+0xba>
1000a4e0:	3401      	adds	r4, #1
1000a4e2:	2cff      	cmp	r4, #255	; 0xff
1000a4e4:	d100      	bne.n	1000a4e8 <__aeabi_fsub+0x5c>
1000a4e6:	e084      	b.n	1000a5f2 <__aeabi_fsub+0x166>
1000a4e8:	019b      	lsls	r3, r3, #6
1000a4ea:	0a5b      	lsrs	r3, r3, #9
1000a4ec:	b2e4      	uxtb	r4, r4
1000a4ee:	025b      	lsls	r3, r3, #9
1000a4f0:	05e4      	lsls	r4, r4, #23
1000a4f2:	0a5b      	lsrs	r3, r3, #9
1000a4f4:	4323      	orrs	r3, r4
1000a4f6:	07c0      	lsls	r0, r0, #31
1000a4f8:	4318      	orrs	r0, r3
1000a4fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000a4fc:	2cff      	cmp	r4, #255	; 0xff
1000a4fe:	d0e1      	beq.n	1000a4c4 <__aeabi_fsub+0x38>
1000a500:	2280      	movs	r2, #128	; 0x80
1000a502:	04d2      	lsls	r2, r2, #19
1000a504:	4315      	orrs	r5, r2
1000a506:	281b      	cmp	r0, #27
1000a508:	dd7a      	ble.n	1000a600 <__aeabi_fsub+0x174>
1000a50a:	2501      	movs	r5, #1
1000a50c:	1b5b      	subs	r3, r3, r5
1000a50e:	015a      	lsls	r2, r3, #5
1000a510:	d55d      	bpl.n	1000a5ce <__aeabi_fsub+0x142>
1000a512:	019b      	lsls	r3, r3, #6
1000a514:	099f      	lsrs	r7, r3, #6
1000a516:	1c38      	adds	r0, r7, #0
1000a518:	f7ff fa62 	bl	100099e0 <__clzsi2>
1000a51c:	3805      	subs	r0, #5
1000a51e:	4087      	lsls	r7, r0
1000a520:	4284      	cmp	r4, r0
1000a522:	dc69      	bgt.n	1000a5f8 <__aeabi_fsub+0x16c>
1000a524:	1b00      	subs	r0, r0, r4
1000a526:	241f      	movs	r4, #31
1000a528:	1c3a      	adds	r2, r7, #0
1000a52a:	1c43      	adds	r3, r0, #1
1000a52c:	1a20      	subs	r0, r4, r0
1000a52e:	40da      	lsrs	r2, r3
1000a530:	4087      	lsls	r7, r0
1000a532:	1c13      	adds	r3, r2, #0
1000a534:	1e7c      	subs	r4, r7, #1
1000a536:	41a7      	sbcs	r7, r4
1000a538:	2400      	movs	r4, #0
1000a53a:	433b      	orrs	r3, r7
1000a53c:	e7c2      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a53e:	1e13      	subs	r3, r2, #0
1000a540:	d145      	bne.n	1000a5ce <__aeabi_fsub+0x142>
1000a542:	2300      	movs	r3, #0
1000a544:	2000      	movs	r0, #0
1000a546:	08db      	lsrs	r3, r3, #3
1000a548:	2cff      	cmp	r4, #255	; 0xff
1000a54a:	d028      	beq.n	1000a59e <__aeabi_fsub+0x112>
1000a54c:	025b      	lsls	r3, r3, #9
1000a54e:	0a5b      	lsrs	r3, r3, #9
1000a550:	b2e4      	uxtb	r4, r4
1000a552:	e7cc      	b.n	1000a4ee <__aeabi_fsub+0x62>
1000a554:	1aa1      	subs	r1, r4, r2
1000a556:	2900      	cmp	r1, #0
1000a558:	dd5b      	ble.n	1000a612 <__aeabi_fsub+0x186>
1000a55a:	2a00      	cmp	r2, #0
1000a55c:	d02e      	beq.n	1000a5bc <__aeabi_fsub+0x130>
1000a55e:	2cff      	cmp	r4, #255	; 0xff
1000a560:	d0b0      	beq.n	1000a4c4 <__aeabi_fsub+0x38>
1000a562:	2280      	movs	r2, #128	; 0x80
1000a564:	04d2      	lsls	r2, r2, #19
1000a566:	4315      	orrs	r5, r2
1000a568:	291b      	cmp	r1, #27
1000a56a:	dc74      	bgt.n	1000a656 <__aeabi_fsub+0x1ca>
1000a56c:	1c2f      	adds	r7, r5, #0
1000a56e:	2220      	movs	r2, #32
1000a570:	40cf      	lsrs	r7, r1
1000a572:	1a51      	subs	r1, r2, r1
1000a574:	408d      	lsls	r5, r1
1000a576:	1e69      	subs	r1, r5, #1
1000a578:	418d      	sbcs	r5, r1
1000a57a:	433d      	orrs	r5, r7
1000a57c:	195b      	adds	r3, r3, r5
1000a57e:	015a      	lsls	r2, r3, #5
1000a580:	d525      	bpl.n	1000a5ce <__aeabi_fsub+0x142>
1000a582:	3401      	adds	r4, #1
1000a584:	2cff      	cmp	r4, #255	; 0xff
1000a586:	d074      	beq.n	1000a672 <__aeabi_fsub+0x1e6>
1000a588:	2101      	movs	r1, #1
1000a58a:	4a7e      	ldr	r2, [pc, #504]	; (1000a784 <__aeabi_fsub+0x2f8>)
1000a58c:	4019      	ands	r1, r3
1000a58e:	4013      	ands	r3, r2
1000a590:	085b      	lsrs	r3, r3, #1
1000a592:	430b      	orrs	r3, r1
1000a594:	e796      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a596:	2d00      	cmp	r5, #0
1000a598:	d000      	beq.n	1000a59c <__aeabi_fsub+0x110>
1000a59a:	e788      	b.n	1000a4ae <__aeabi_fsub+0x22>
1000a59c:	e785      	b.n	1000a4aa <__aeabi_fsub+0x1e>
1000a59e:	2b00      	cmp	r3, #0
1000a5a0:	d027      	beq.n	1000a5f2 <__aeabi_fsub+0x166>
1000a5a2:	2280      	movs	r2, #128	; 0x80
1000a5a4:	03d2      	lsls	r2, r2, #15
1000a5a6:	4313      	orrs	r3, r2
1000a5a8:	025b      	lsls	r3, r3, #9
1000a5aa:	0a5b      	lsrs	r3, r3, #9
1000a5ac:	24ff      	movs	r4, #255	; 0xff
1000a5ae:	e79e      	b.n	1000a4ee <__aeabi_fsub+0x62>
1000a5b0:	3801      	subs	r0, #1
1000a5b2:	2800      	cmp	r0, #0
1000a5b4:	d0aa      	beq.n	1000a50c <__aeabi_fsub+0x80>
1000a5b6:	2cff      	cmp	r4, #255	; 0xff
1000a5b8:	d1a5      	bne.n	1000a506 <__aeabi_fsub+0x7a>
1000a5ba:	e783      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a5bc:	2d00      	cmp	r5, #0
1000a5be:	d100      	bne.n	1000a5c2 <__aeabi_fsub+0x136>
1000a5c0:	e780      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a5c2:	3901      	subs	r1, #1
1000a5c4:	2900      	cmp	r1, #0
1000a5c6:	d0d9      	beq.n	1000a57c <__aeabi_fsub+0xf0>
1000a5c8:	2cff      	cmp	r4, #255	; 0xff
1000a5ca:	d1cd      	bne.n	1000a568 <__aeabi_fsub+0xdc>
1000a5cc:	e77a      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a5ce:	075a      	lsls	r2, r3, #29
1000a5d0:	d000      	beq.n	1000a5d4 <__aeabi_fsub+0x148>
1000a5d2:	e779      	b.n	1000a4c8 <__aeabi_fsub+0x3c>
1000a5d4:	2001      	movs	r0, #1
1000a5d6:	4030      	ands	r0, r6
1000a5d8:	e7b5      	b.n	1000a546 <__aeabi_fsub+0xba>
1000a5da:	2800      	cmp	r0, #0
1000a5dc:	d125      	bne.n	1000a62a <__aeabi_fsub+0x19e>
1000a5de:	1c62      	adds	r2, r4, #1
1000a5e0:	b2d2      	uxtb	r2, r2
1000a5e2:	2a01      	cmp	r2, #1
1000a5e4:	dd55      	ble.n	1000a692 <__aeabi_fsub+0x206>
1000a5e6:	1b5f      	subs	r7, r3, r5
1000a5e8:	017a      	lsls	r2, r7, #5
1000a5ea:	d52d      	bpl.n	1000a648 <__aeabi_fsub+0x1bc>
1000a5ec:	1aef      	subs	r7, r5, r3
1000a5ee:	1c0e      	adds	r6, r1, #0
1000a5f0:	e791      	b.n	1000a516 <__aeabi_fsub+0x8a>
1000a5f2:	24ff      	movs	r4, #255	; 0xff
1000a5f4:	2300      	movs	r3, #0
1000a5f6:	e77a      	b.n	1000a4ee <__aeabi_fsub+0x62>
1000a5f8:	4b62      	ldr	r3, [pc, #392]	; (1000a784 <__aeabi_fsub+0x2f8>)
1000a5fa:	1a24      	subs	r4, r4, r0
1000a5fc:	403b      	ands	r3, r7
1000a5fe:	e761      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a600:	1c29      	adds	r1, r5, #0
1000a602:	2220      	movs	r2, #32
1000a604:	40c1      	lsrs	r1, r0
1000a606:	1a10      	subs	r0, r2, r0
1000a608:	4085      	lsls	r5, r0
1000a60a:	1e68      	subs	r0, r5, #1
1000a60c:	4185      	sbcs	r5, r0
1000a60e:	430d      	orrs	r5, r1
1000a610:	e77c      	b.n	1000a50c <__aeabi_fsub+0x80>
1000a612:	2900      	cmp	r1, #0
1000a614:	d146      	bne.n	1000a6a4 <__aeabi_fsub+0x218>
1000a616:	1c62      	adds	r2, r4, #1
1000a618:	b2d1      	uxtb	r1, r2
1000a61a:	2901      	cmp	r1, #1
1000a61c:	dd2b      	ble.n	1000a676 <__aeabi_fsub+0x1ea>
1000a61e:	2aff      	cmp	r2, #255	; 0xff
1000a620:	d026      	beq.n	1000a670 <__aeabi_fsub+0x1e4>
1000a622:	18eb      	adds	r3, r5, r3
1000a624:	085b      	lsrs	r3, r3, #1
1000a626:	1c14      	adds	r4, r2, #0
1000a628:	e74c      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a62a:	2c00      	cmp	r4, #0
1000a62c:	d015      	beq.n	1000a65a <__aeabi_fsub+0x1ce>
1000a62e:	2aff      	cmp	r2, #255	; 0xff
1000a630:	d01a      	beq.n	1000a668 <__aeabi_fsub+0x1dc>
1000a632:	2480      	movs	r4, #128	; 0x80
1000a634:	04e4      	lsls	r4, r4, #19
1000a636:	4240      	negs	r0, r0
1000a638:	4323      	orrs	r3, r4
1000a63a:	281b      	cmp	r0, #27
1000a63c:	dd4d      	ble.n	1000a6da <__aeabi_fsub+0x24e>
1000a63e:	2301      	movs	r3, #1
1000a640:	1aeb      	subs	r3, r5, r3
1000a642:	1c14      	adds	r4, r2, #0
1000a644:	1c0e      	adds	r6, r1, #0
1000a646:	e762      	b.n	1000a50e <__aeabi_fsub+0x82>
1000a648:	2f00      	cmp	r7, #0
1000a64a:	d000      	beq.n	1000a64e <__aeabi_fsub+0x1c2>
1000a64c:	e763      	b.n	1000a516 <__aeabi_fsub+0x8a>
1000a64e:	2300      	movs	r3, #0
1000a650:	2000      	movs	r0, #0
1000a652:	2400      	movs	r4, #0
1000a654:	e777      	b.n	1000a546 <__aeabi_fsub+0xba>
1000a656:	2501      	movs	r5, #1
1000a658:	e790      	b.n	1000a57c <__aeabi_fsub+0xf0>
1000a65a:	2b00      	cmp	r3, #0
1000a65c:	d039      	beq.n	1000a6d2 <__aeabi_fsub+0x246>
1000a65e:	43c0      	mvns	r0, r0
1000a660:	2800      	cmp	r0, #0
1000a662:	d0ed      	beq.n	1000a640 <__aeabi_fsub+0x1b4>
1000a664:	2aff      	cmp	r2, #255	; 0xff
1000a666:	d1e8      	bne.n	1000a63a <__aeabi_fsub+0x1ae>
1000a668:	1c2b      	adds	r3, r5, #0
1000a66a:	24ff      	movs	r4, #255	; 0xff
1000a66c:	1c0e      	adds	r6, r1, #0
1000a66e:	e729      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a670:	24ff      	movs	r4, #255	; 0xff
1000a672:	2300      	movs	r3, #0
1000a674:	e767      	b.n	1000a546 <__aeabi_fsub+0xba>
1000a676:	2c00      	cmp	r4, #0
1000a678:	d15a      	bne.n	1000a730 <__aeabi_fsub+0x2a4>
1000a67a:	2b00      	cmp	r3, #0
1000a67c:	d07f      	beq.n	1000a77e <__aeabi_fsub+0x2f2>
1000a67e:	2d00      	cmp	r5, #0
1000a680:	d100      	bne.n	1000a684 <__aeabi_fsub+0x1f8>
1000a682:	e71f      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a684:	195b      	adds	r3, r3, r5
1000a686:	015a      	lsls	r2, r3, #5
1000a688:	d5a1      	bpl.n	1000a5ce <__aeabi_fsub+0x142>
1000a68a:	4a3e      	ldr	r2, [pc, #248]	; (1000a784 <__aeabi_fsub+0x2f8>)
1000a68c:	3401      	adds	r4, #1
1000a68e:	4013      	ands	r3, r2
1000a690:	e718      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a692:	2c00      	cmp	r4, #0
1000a694:	d115      	bne.n	1000a6c2 <__aeabi_fsub+0x236>
1000a696:	2b00      	cmp	r3, #0
1000a698:	d12f      	bne.n	1000a6fa <__aeabi_fsub+0x26e>
1000a69a:	2d00      	cmp	r5, #0
1000a69c:	d05e      	beq.n	1000a75c <__aeabi_fsub+0x2d0>
1000a69e:	1c2b      	adds	r3, r5, #0
1000a6a0:	1c0e      	adds	r6, r1, #0
1000a6a2:	e70f      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a6a4:	2c00      	cmp	r4, #0
1000a6a6:	d121      	bne.n	1000a6ec <__aeabi_fsub+0x260>
1000a6a8:	2b00      	cmp	r3, #0
1000a6aa:	d054      	beq.n	1000a756 <__aeabi_fsub+0x2ca>
1000a6ac:	43c9      	mvns	r1, r1
1000a6ae:	2900      	cmp	r1, #0
1000a6b0:	d004      	beq.n	1000a6bc <__aeabi_fsub+0x230>
1000a6b2:	2aff      	cmp	r2, #255	; 0xff
1000a6b4:	d04c      	beq.n	1000a750 <__aeabi_fsub+0x2c4>
1000a6b6:	291b      	cmp	r1, #27
1000a6b8:	dd58      	ble.n	1000a76c <__aeabi_fsub+0x2e0>
1000a6ba:	2301      	movs	r3, #1
1000a6bc:	195b      	adds	r3, r3, r5
1000a6be:	1c14      	adds	r4, r2, #0
1000a6c0:	e75d      	b.n	1000a57e <__aeabi_fsub+0xf2>
1000a6c2:	2b00      	cmp	r3, #0
1000a6c4:	d123      	bne.n	1000a70e <__aeabi_fsub+0x282>
1000a6c6:	2d00      	cmp	r5, #0
1000a6c8:	d04b      	beq.n	1000a762 <__aeabi_fsub+0x2d6>
1000a6ca:	1c2b      	adds	r3, r5, #0
1000a6cc:	1c0e      	adds	r6, r1, #0
1000a6ce:	24ff      	movs	r4, #255	; 0xff
1000a6d0:	e6f8      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a6d2:	1c2b      	adds	r3, r5, #0
1000a6d4:	1c14      	adds	r4, r2, #0
1000a6d6:	1c0e      	adds	r6, r1, #0
1000a6d8:	e6f4      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a6da:	1c1e      	adds	r6, r3, #0
1000a6dc:	2420      	movs	r4, #32
1000a6de:	40c6      	lsrs	r6, r0
1000a6e0:	1a20      	subs	r0, r4, r0
1000a6e2:	4083      	lsls	r3, r0
1000a6e4:	1e58      	subs	r0, r3, #1
1000a6e6:	4183      	sbcs	r3, r0
1000a6e8:	4333      	orrs	r3, r6
1000a6ea:	e7a9      	b.n	1000a640 <__aeabi_fsub+0x1b4>
1000a6ec:	2aff      	cmp	r2, #255	; 0xff
1000a6ee:	d02f      	beq.n	1000a750 <__aeabi_fsub+0x2c4>
1000a6f0:	2480      	movs	r4, #128	; 0x80
1000a6f2:	04e4      	lsls	r4, r4, #19
1000a6f4:	4249      	negs	r1, r1
1000a6f6:	4323      	orrs	r3, r4
1000a6f8:	e7dd      	b.n	1000a6b6 <__aeabi_fsub+0x22a>
1000a6fa:	2d00      	cmp	r5, #0
1000a6fc:	d100      	bne.n	1000a700 <__aeabi_fsub+0x274>
1000a6fe:	e6e1      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a700:	1b5a      	subs	r2, r3, r5
1000a702:	0150      	lsls	r0, r2, #5
1000a704:	d400      	bmi.n	1000a708 <__aeabi_fsub+0x27c>
1000a706:	e71a      	b.n	1000a53e <__aeabi_fsub+0xb2>
1000a708:	1aeb      	subs	r3, r5, r3
1000a70a:	1c0e      	adds	r6, r1, #0
1000a70c:	e6da      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a70e:	24ff      	movs	r4, #255	; 0xff
1000a710:	2d00      	cmp	r5, #0
1000a712:	d100      	bne.n	1000a716 <__aeabi_fsub+0x28a>
1000a714:	e6d6      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a716:	2280      	movs	r2, #128	; 0x80
1000a718:	08db      	lsrs	r3, r3, #3
1000a71a:	03d2      	lsls	r2, r2, #15
1000a71c:	4213      	tst	r3, r2
1000a71e:	d004      	beq.n	1000a72a <__aeabi_fsub+0x29e>
1000a720:	08ed      	lsrs	r5, r5, #3
1000a722:	4215      	tst	r5, r2
1000a724:	d101      	bne.n	1000a72a <__aeabi_fsub+0x29e>
1000a726:	1c2b      	adds	r3, r5, #0
1000a728:	1c0e      	adds	r6, r1, #0
1000a72a:	00db      	lsls	r3, r3, #3
1000a72c:	24ff      	movs	r4, #255	; 0xff
1000a72e:	e6c9      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a730:	2b00      	cmp	r3, #0
1000a732:	d00d      	beq.n	1000a750 <__aeabi_fsub+0x2c4>
1000a734:	24ff      	movs	r4, #255	; 0xff
1000a736:	2d00      	cmp	r5, #0
1000a738:	d100      	bne.n	1000a73c <__aeabi_fsub+0x2b0>
1000a73a:	e6c3      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a73c:	2280      	movs	r2, #128	; 0x80
1000a73e:	08db      	lsrs	r3, r3, #3
1000a740:	03d2      	lsls	r2, r2, #15
1000a742:	4213      	tst	r3, r2
1000a744:	d0f1      	beq.n	1000a72a <__aeabi_fsub+0x29e>
1000a746:	08ed      	lsrs	r5, r5, #3
1000a748:	4215      	tst	r5, r2
1000a74a:	d1ee      	bne.n	1000a72a <__aeabi_fsub+0x29e>
1000a74c:	1c2b      	adds	r3, r5, #0
1000a74e:	e7ec      	b.n	1000a72a <__aeabi_fsub+0x29e>
1000a750:	1c2b      	adds	r3, r5, #0
1000a752:	24ff      	movs	r4, #255	; 0xff
1000a754:	e6b6      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a756:	1c2b      	adds	r3, r5, #0
1000a758:	1c14      	adds	r4, r2, #0
1000a75a:	e6b3      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a75c:	1c23      	adds	r3, r4, #0
1000a75e:	2000      	movs	r0, #0
1000a760:	e6f1      	b.n	1000a546 <__aeabi_fsub+0xba>
1000a762:	2380      	movs	r3, #128	; 0x80
1000a764:	2000      	movs	r0, #0
1000a766:	049b      	lsls	r3, r3, #18
1000a768:	24ff      	movs	r4, #255	; 0xff
1000a76a:	e6ec      	b.n	1000a546 <__aeabi_fsub+0xba>
1000a76c:	1c1f      	adds	r7, r3, #0
1000a76e:	2420      	movs	r4, #32
1000a770:	40cf      	lsrs	r7, r1
1000a772:	1a61      	subs	r1, r4, r1
1000a774:	408b      	lsls	r3, r1
1000a776:	1e59      	subs	r1, r3, #1
1000a778:	418b      	sbcs	r3, r1
1000a77a:	433b      	orrs	r3, r7
1000a77c:	e79e      	b.n	1000a6bc <__aeabi_fsub+0x230>
1000a77e:	1c2b      	adds	r3, r5, #0
1000a780:	e6a0      	b.n	1000a4c4 <__aeabi_fsub+0x38>
1000a782:	46c0      	nop			; (mov r8, r8)
1000a784:	fbffffff 	.word	0xfbffffff

1000a788 <__aeabi_f2iz>:
1000a788:	0242      	lsls	r2, r0, #9
1000a78a:	0a51      	lsrs	r1, r2, #9
1000a78c:	0042      	lsls	r2, r0, #1
1000a78e:	0fc3      	lsrs	r3, r0, #31
1000a790:	0e12      	lsrs	r2, r2, #24
1000a792:	2000      	movs	r0, #0
1000a794:	2a7e      	cmp	r2, #126	; 0x7e
1000a796:	dd0d      	ble.n	1000a7b4 <__aeabi_f2iz+0x2c>
1000a798:	2a9d      	cmp	r2, #157	; 0x9d
1000a79a:	dc0c      	bgt.n	1000a7b6 <__aeabi_f2iz+0x2e>
1000a79c:	2080      	movs	r0, #128	; 0x80
1000a79e:	0400      	lsls	r0, r0, #16
1000a7a0:	4301      	orrs	r1, r0
1000a7a2:	2a95      	cmp	r2, #149	; 0x95
1000a7a4:	dc0a      	bgt.n	1000a7bc <__aeabi_f2iz+0x34>
1000a7a6:	2096      	movs	r0, #150	; 0x96
1000a7a8:	1a82      	subs	r2, r0, r2
1000a7aa:	40d1      	lsrs	r1, r2
1000a7ac:	1c0a      	adds	r2, r1, #0
1000a7ae:	4258      	negs	r0, r3
1000a7b0:	4042      	eors	r2, r0
1000a7b2:	18d0      	adds	r0, r2, r3
1000a7b4:	4770      	bx	lr
1000a7b6:	4a03      	ldr	r2, [pc, #12]	; (1000a7c4 <__aeabi_f2iz+0x3c>)
1000a7b8:	1898      	adds	r0, r3, r2
1000a7ba:	e7fb      	b.n	1000a7b4 <__aeabi_f2iz+0x2c>
1000a7bc:	3a96      	subs	r2, #150	; 0x96
1000a7be:	4091      	lsls	r1, r2
1000a7c0:	1c0a      	adds	r2, r1, #0
1000a7c2:	e7f4      	b.n	1000a7ae <__aeabi_f2iz+0x26>
1000a7c4:	7fffffff 	.word	0x7fffffff

1000a7c8 <__aeabi_i2f>:
1000a7c8:	b570      	push	{r4, r5, r6, lr}
1000a7ca:	1e04      	subs	r4, r0, #0
1000a7cc:	d039      	beq.n	1000a842 <__aeabi_i2f+0x7a>
1000a7ce:	0fc5      	lsrs	r5, r0, #31
1000a7d0:	d000      	beq.n	1000a7d4 <__aeabi_i2f+0xc>
1000a7d2:	4244      	negs	r4, r0
1000a7d4:	1c20      	adds	r0, r4, #0
1000a7d6:	f7ff f903 	bl	100099e0 <__clzsi2>
1000a7da:	239e      	movs	r3, #158	; 0x9e
1000a7dc:	1c26      	adds	r6, r4, #0
1000a7de:	1a1b      	subs	r3, r3, r0
1000a7e0:	2b96      	cmp	r3, #150	; 0x96
1000a7e2:	dc07      	bgt.n	1000a7f4 <__aeabi_i2f+0x2c>
1000a7e4:	2808      	cmp	r0, #8
1000a7e6:	dd01      	ble.n	1000a7ec <__aeabi_i2f+0x24>
1000a7e8:	3808      	subs	r0, #8
1000a7ea:	4084      	lsls	r4, r0
1000a7ec:	0264      	lsls	r4, r4, #9
1000a7ee:	0a64      	lsrs	r4, r4, #9
1000a7f0:	b2d8      	uxtb	r0, r3
1000a7f2:	e01e      	b.n	1000a832 <__aeabi_i2f+0x6a>
1000a7f4:	2b99      	cmp	r3, #153	; 0x99
1000a7f6:	dd0a      	ble.n	1000a80e <__aeabi_i2f+0x46>
1000a7f8:	2205      	movs	r2, #5
1000a7fa:	1c21      	adds	r1, r4, #0
1000a7fc:	1a12      	subs	r2, r2, r0
1000a7fe:	40d1      	lsrs	r1, r2
1000a800:	1c0a      	adds	r2, r1, #0
1000a802:	1c01      	adds	r1, r0, #0
1000a804:	311b      	adds	r1, #27
1000a806:	408e      	lsls	r6, r1
1000a808:	1e71      	subs	r1, r6, #1
1000a80a:	418e      	sbcs	r6, r1
1000a80c:	4316      	orrs	r6, r2
1000a80e:	2805      	cmp	r0, #5
1000a810:	dd01      	ble.n	1000a816 <__aeabi_i2f+0x4e>
1000a812:	1f42      	subs	r2, r0, #5
1000a814:	4096      	lsls	r6, r2
1000a816:	4c0f      	ldr	r4, [pc, #60]	; (1000a854 <__aeabi_i2f+0x8c>)
1000a818:	4034      	ands	r4, r6
1000a81a:	0772      	lsls	r2, r6, #29
1000a81c:	d004      	beq.n	1000a828 <__aeabi_i2f+0x60>
1000a81e:	220f      	movs	r2, #15
1000a820:	4016      	ands	r6, r2
1000a822:	2e04      	cmp	r6, #4
1000a824:	d000      	beq.n	1000a828 <__aeabi_i2f+0x60>
1000a826:	3404      	adds	r4, #4
1000a828:	0162      	lsls	r2, r4, #5
1000a82a:	d40e      	bmi.n	1000a84a <__aeabi_i2f+0x82>
1000a82c:	01a4      	lsls	r4, r4, #6
1000a82e:	0a64      	lsrs	r4, r4, #9
1000a830:	b2d8      	uxtb	r0, r3
1000a832:	0264      	lsls	r4, r4, #9
1000a834:	05c0      	lsls	r0, r0, #23
1000a836:	0a64      	lsrs	r4, r4, #9
1000a838:	07ed      	lsls	r5, r5, #31
1000a83a:	4304      	orrs	r4, r0
1000a83c:	432c      	orrs	r4, r5
1000a83e:	1c20      	adds	r0, r4, #0
1000a840:	bd70      	pop	{r4, r5, r6, pc}
1000a842:	2500      	movs	r5, #0
1000a844:	2000      	movs	r0, #0
1000a846:	2400      	movs	r4, #0
1000a848:	e7f3      	b.n	1000a832 <__aeabi_i2f+0x6a>
1000a84a:	4b02      	ldr	r3, [pc, #8]	; (1000a854 <__aeabi_i2f+0x8c>)
1000a84c:	401c      	ands	r4, r3
1000a84e:	239f      	movs	r3, #159	; 0x9f
1000a850:	1a1b      	subs	r3, r3, r0
1000a852:	e7eb      	b.n	1000a82c <__aeabi_i2f+0x64>
1000a854:	fbffffff 	.word	0xfbffffff

1000a858 <__aeabi_dadd>:
1000a858:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a85a:	4645      	mov	r5, r8
1000a85c:	4657      	mov	r7, sl
1000a85e:	464e      	mov	r6, r9
1000a860:	4694      	mov	ip, r2
1000a862:	004c      	lsls	r4, r1, #1
1000a864:	030a      	lsls	r2, r1, #12
1000a866:	0fc9      	lsrs	r1, r1, #31
1000a868:	b4e0      	push	{r5, r6, r7}
1000a86a:	4688      	mov	r8, r1
1000a86c:	1c0e      	adds	r6, r1, #0
1000a86e:	0319      	lsls	r1, r3, #12
1000a870:	0f47      	lsrs	r7, r0, #29
1000a872:	00c5      	lsls	r5, r0, #3
1000a874:	0a48      	lsrs	r0, r1, #9
1000a876:	4661      	mov	r1, ip
1000a878:	0f49      	lsrs	r1, r1, #29
1000a87a:	4301      	orrs	r1, r0
1000a87c:	4660      	mov	r0, ip
1000a87e:	0a52      	lsrs	r2, r2, #9
1000a880:	4317      	orrs	r7, r2
1000a882:	00c0      	lsls	r0, r0, #3
1000a884:	005a      	lsls	r2, r3, #1
1000a886:	0d64      	lsrs	r4, r4, #21
1000a888:	0d52      	lsrs	r2, r2, #21
1000a88a:	0fdb      	lsrs	r3, r3, #31
1000a88c:	4684      	mov	ip, r0
1000a88e:	4598      	cmp	r8, r3
1000a890:	d100      	bne.n	1000a894 <__aeabi_dadd+0x3c>
1000a892:	e0a7      	b.n	1000a9e4 <__aeabi_dadd+0x18c>
1000a894:	1aa0      	subs	r0, r4, r2
1000a896:	2800      	cmp	r0, #0
1000a898:	dc00      	bgt.n	1000a89c <__aeabi_dadd+0x44>
1000a89a:	e101      	b.n	1000aaa0 <__aeabi_dadd+0x248>
1000a89c:	2a00      	cmp	r2, #0
1000a89e:	d13d      	bne.n	1000a91c <__aeabi_dadd+0xc4>
1000a8a0:	4663      	mov	r3, ip
1000a8a2:	430b      	orrs	r3, r1
1000a8a4:	d000      	beq.n	1000a8a8 <__aeabi_dadd+0x50>
1000a8a6:	e0d4      	b.n	1000aa52 <__aeabi_dadd+0x1fa>
1000a8a8:	076b      	lsls	r3, r5, #29
1000a8aa:	d100      	bne.n	1000a8ae <__aeabi_dadd+0x56>
1000a8ac:	e088      	b.n	1000a9c0 <__aeabi_dadd+0x168>
1000a8ae:	230f      	movs	r3, #15
1000a8b0:	402b      	ands	r3, r5
1000a8b2:	2b04      	cmp	r3, #4
1000a8b4:	d100      	bne.n	1000a8b8 <__aeabi_dadd+0x60>
1000a8b6:	e083      	b.n	1000a9c0 <__aeabi_dadd+0x168>
1000a8b8:	1d2a      	adds	r2, r5, #4
1000a8ba:	42aa      	cmp	r2, r5
1000a8bc:	41ad      	sbcs	r5, r5
1000a8be:	2380      	movs	r3, #128	; 0x80
1000a8c0:	426d      	negs	r5, r5
1000a8c2:	197f      	adds	r7, r7, r5
1000a8c4:	041b      	lsls	r3, r3, #16
1000a8c6:	403b      	ands	r3, r7
1000a8c8:	4646      	mov	r6, r8
1000a8ca:	1c15      	adds	r5, r2, #0
1000a8cc:	2b00      	cmp	r3, #0
1000a8ce:	d100      	bne.n	1000a8d2 <__aeabi_dadd+0x7a>
1000a8d0:	e07c      	b.n	1000a9cc <__aeabi_dadd+0x174>
1000a8d2:	4bcc      	ldr	r3, [pc, #816]	; (1000ac04 <__aeabi_dadd+0x3ac>)
1000a8d4:	3401      	adds	r4, #1
1000a8d6:	429c      	cmp	r4, r3
1000a8d8:	d100      	bne.n	1000a8dc <__aeabi_dadd+0x84>
1000a8da:	e0fd      	b.n	1000aad8 <__aeabi_dadd+0x280>
1000a8dc:	1c3a      	adds	r2, r7, #0
1000a8de:	4bca      	ldr	r3, [pc, #808]	; (1000ac08 <__aeabi_dadd+0x3b0>)
1000a8e0:	08ed      	lsrs	r5, r5, #3
1000a8e2:	401a      	ands	r2, r3
1000a8e4:	0750      	lsls	r0, r2, #29
1000a8e6:	0564      	lsls	r4, r4, #21
1000a8e8:	0252      	lsls	r2, r2, #9
1000a8ea:	4305      	orrs	r5, r0
1000a8ec:	0b12      	lsrs	r2, r2, #12
1000a8ee:	0d64      	lsrs	r4, r4, #21
1000a8f0:	2100      	movs	r1, #0
1000a8f2:	0312      	lsls	r2, r2, #12
1000a8f4:	0d0b      	lsrs	r3, r1, #20
1000a8f6:	051b      	lsls	r3, r3, #20
1000a8f8:	0564      	lsls	r4, r4, #21
1000a8fa:	0b12      	lsrs	r2, r2, #12
1000a8fc:	431a      	orrs	r2, r3
1000a8fe:	0863      	lsrs	r3, r4, #1
1000a900:	4cc2      	ldr	r4, [pc, #776]	; (1000ac0c <__aeabi_dadd+0x3b4>)
1000a902:	07f6      	lsls	r6, r6, #31
1000a904:	4014      	ands	r4, r2
1000a906:	431c      	orrs	r4, r3
1000a908:	0064      	lsls	r4, r4, #1
1000a90a:	0864      	lsrs	r4, r4, #1
1000a90c:	4334      	orrs	r4, r6
1000a90e:	1c28      	adds	r0, r5, #0
1000a910:	1c21      	adds	r1, r4, #0
1000a912:	bc1c      	pop	{r2, r3, r4}
1000a914:	4690      	mov	r8, r2
1000a916:	4699      	mov	r9, r3
1000a918:	46a2      	mov	sl, r4
1000a91a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a91c:	4bb9      	ldr	r3, [pc, #740]	; (1000ac04 <__aeabi_dadd+0x3ac>)
1000a91e:	429c      	cmp	r4, r3
1000a920:	d0c2      	beq.n	1000a8a8 <__aeabi_dadd+0x50>
1000a922:	2380      	movs	r3, #128	; 0x80
1000a924:	041b      	lsls	r3, r3, #16
1000a926:	4319      	orrs	r1, r3
1000a928:	2838      	cmp	r0, #56	; 0x38
1000a92a:	dd00      	ble.n	1000a92e <__aeabi_dadd+0xd6>
1000a92c:	e0ec      	b.n	1000ab08 <__aeabi_dadd+0x2b0>
1000a92e:	281f      	cmp	r0, #31
1000a930:	dd00      	ble.n	1000a934 <__aeabi_dadd+0xdc>
1000a932:	e121      	b.n	1000ab78 <__aeabi_dadd+0x320>
1000a934:	2220      	movs	r2, #32
1000a936:	1c0e      	adds	r6, r1, #0
1000a938:	4663      	mov	r3, ip
1000a93a:	1a12      	subs	r2, r2, r0
1000a93c:	4096      	lsls	r6, r2
1000a93e:	40c3      	lsrs	r3, r0
1000a940:	4333      	orrs	r3, r6
1000a942:	4666      	mov	r6, ip
1000a944:	4096      	lsls	r6, r2
1000a946:	1c32      	adds	r2, r6, #0
1000a948:	1e56      	subs	r6, r2, #1
1000a94a:	41b2      	sbcs	r2, r6
1000a94c:	4313      	orrs	r3, r2
1000a94e:	1c0a      	adds	r2, r1, #0
1000a950:	40c2      	lsrs	r2, r0
1000a952:	1aeb      	subs	r3, r5, r3
1000a954:	429d      	cmp	r5, r3
1000a956:	41b6      	sbcs	r6, r6
1000a958:	1c1d      	adds	r5, r3, #0
1000a95a:	1aba      	subs	r2, r7, r2
1000a95c:	4276      	negs	r6, r6
1000a95e:	1b97      	subs	r7, r2, r6
1000a960:	023b      	lsls	r3, r7, #8
1000a962:	d400      	bmi.n	1000a966 <__aeabi_dadd+0x10e>
1000a964:	e097      	b.n	1000aa96 <__aeabi_dadd+0x23e>
1000a966:	027a      	lsls	r2, r7, #9
1000a968:	0a56      	lsrs	r6, r2, #9
1000a96a:	2e00      	cmp	r6, #0
1000a96c:	d100      	bne.n	1000a970 <__aeabi_dadd+0x118>
1000a96e:	e0b6      	b.n	1000aade <__aeabi_dadd+0x286>
1000a970:	1c30      	adds	r0, r6, #0
1000a972:	f7ff f835 	bl	100099e0 <__clzsi2>
1000a976:	1c03      	adds	r3, r0, #0
1000a978:	3b08      	subs	r3, #8
1000a97a:	2b1f      	cmp	r3, #31
1000a97c:	dd00      	ble.n	1000a980 <__aeabi_dadd+0x128>
1000a97e:	e0b7      	b.n	1000aaf0 <__aeabi_dadd+0x298>
1000a980:	409e      	lsls	r6, r3
1000a982:	1c37      	adds	r7, r6, #0
1000a984:	2628      	movs	r6, #40	; 0x28
1000a986:	1c2a      	adds	r2, r5, #0
1000a988:	1a36      	subs	r6, r6, r0
1000a98a:	40f2      	lsrs	r2, r6
1000a98c:	1c16      	adds	r6, r2, #0
1000a98e:	409d      	lsls	r5, r3
1000a990:	433e      	orrs	r6, r7
1000a992:	429c      	cmp	r4, r3
1000a994:	dd00      	ble.n	1000a998 <__aeabi_dadd+0x140>
1000a996:	e0b2      	b.n	1000aafe <__aeabi_dadd+0x2a6>
1000a998:	1b1c      	subs	r4, r3, r4
1000a99a:	1c62      	adds	r2, r4, #1
1000a99c:	2a1f      	cmp	r2, #31
1000a99e:	dd00      	ble.n	1000a9a2 <__aeabi_dadd+0x14a>
1000a9a0:	e0d8      	b.n	1000ab54 <__aeabi_dadd+0x2fc>
1000a9a2:	231f      	movs	r3, #31
1000a9a4:	1c29      	adds	r1, r5, #0
1000a9a6:	1b1c      	subs	r4, r3, r4
1000a9a8:	1c33      	adds	r3, r6, #0
1000a9aa:	40a5      	lsls	r5, r4
1000a9ac:	40a3      	lsls	r3, r4
1000a9ae:	40d1      	lsrs	r1, r2
1000a9b0:	1e6c      	subs	r4, r5, #1
1000a9b2:	41a5      	sbcs	r5, r4
1000a9b4:	40d6      	lsrs	r6, r2
1000a9b6:	4319      	orrs	r1, r3
1000a9b8:	430d      	orrs	r5, r1
1000a9ba:	1c37      	adds	r7, r6, #0
1000a9bc:	2400      	movs	r4, #0
1000a9be:	e773      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000a9c0:	2380      	movs	r3, #128	; 0x80
1000a9c2:	041b      	lsls	r3, r3, #16
1000a9c4:	403b      	ands	r3, r7
1000a9c6:	4646      	mov	r6, r8
1000a9c8:	d000      	beq.n	1000a9cc <__aeabi_dadd+0x174>
1000a9ca:	e782      	b.n	1000a8d2 <__aeabi_dadd+0x7a>
1000a9cc:	4b8d      	ldr	r3, [pc, #564]	; (1000ac04 <__aeabi_dadd+0x3ac>)
1000a9ce:	08ed      	lsrs	r5, r5, #3
1000a9d0:	0778      	lsls	r0, r7, #29
1000a9d2:	4305      	orrs	r5, r0
1000a9d4:	08fa      	lsrs	r2, r7, #3
1000a9d6:	429c      	cmp	r4, r3
1000a9d8:	d032      	beq.n	1000aa40 <__aeabi_dadd+0x1e8>
1000a9da:	0312      	lsls	r2, r2, #12
1000a9dc:	0564      	lsls	r4, r4, #21
1000a9de:	0b12      	lsrs	r2, r2, #12
1000a9e0:	0d64      	lsrs	r4, r4, #21
1000a9e2:	e785      	b.n	1000a8f0 <__aeabi_dadd+0x98>
1000a9e4:	1aa3      	subs	r3, r4, r2
1000a9e6:	2b00      	cmp	r3, #0
1000a9e8:	dc00      	bgt.n	1000a9ec <__aeabi_dadd+0x194>
1000a9ea:	e094      	b.n	1000ab16 <__aeabi_dadd+0x2be>
1000a9ec:	2a00      	cmp	r2, #0
1000a9ee:	d03c      	beq.n	1000aa6a <__aeabi_dadd+0x212>
1000a9f0:	4a84      	ldr	r2, [pc, #528]	; (1000ac04 <__aeabi_dadd+0x3ac>)
1000a9f2:	4294      	cmp	r4, r2
1000a9f4:	d100      	bne.n	1000a9f8 <__aeabi_dadd+0x1a0>
1000a9f6:	e757      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000a9f8:	2280      	movs	r2, #128	; 0x80
1000a9fa:	0412      	lsls	r2, r2, #16
1000a9fc:	4311      	orrs	r1, r2
1000a9fe:	2b38      	cmp	r3, #56	; 0x38
1000aa00:	dc00      	bgt.n	1000aa04 <__aeabi_dadd+0x1ac>
1000aa02:	e105      	b.n	1000ac10 <__aeabi_dadd+0x3b8>
1000aa04:	4663      	mov	r3, ip
1000aa06:	4319      	orrs	r1, r3
1000aa08:	1e48      	subs	r0, r1, #1
1000aa0a:	4181      	sbcs	r1, r0
1000aa0c:	2200      	movs	r2, #0
1000aa0e:	b2c8      	uxtb	r0, r1
1000aa10:	1940      	adds	r0, r0, r5
1000aa12:	42a8      	cmp	r0, r5
1000aa14:	419b      	sbcs	r3, r3
1000aa16:	1c05      	adds	r5, r0, #0
1000aa18:	19d2      	adds	r2, r2, r7
1000aa1a:	425b      	negs	r3, r3
1000aa1c:	18d7      	adds	r7, r2, r3
1000aa1e:	023b      	lsls	r3, r7, #8
1000aa20:	d539      	bpl.n	1000aa96 <__aeabi_dadd+0x23e>
1000aa22:	4b78      	ldr	r3, [pc, #480]	; (1000ac04 <__aeabi_dadd+0x3ac>)
1000aa24:	3401      	adds	r4, #1
1000aa26:	429c      	cmp	r4, r3
1000aa28:	d100      	bne.n	1000aa2c <__aeabi_dadd+0x1d4>
1000aa2a:	e14c      	b.n	1000acc6 <__aeabi_dadd+0x46e>
1000aa2c:	2001      	movs	r0, #1
1000aa2e:	4a76      	ldr	r2, [pc, #472]	; (1000ac08 <__aeabi_dadd+0x3b0>)
1000aa30:	086b      	lsrs	r3, r5, #1
1000aa32:	403a      	ands	r2, r7
1000aa34:	4028      	ands	r0, r5
1000aa36:	4318      	orrs	r0, r3
1000aa38:	07d5      	lsls	r5, r2, #31
1000aa3a:	4305      	orrs	r5, r0
1000aa3c:	0857      	lsrs	r7, r2, #1
1000aa3e:	e733      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000aa40:	1c2b      	adds	r3, r5, #0
1000aa42:	4313      	orrs	r3, r2
1000aa44:	d048      	beq.n	1000aad8 <__aeabi_dadd+0x280>
1000aa46:	2380      	movs	r3, #128	; 0x80
1000aa48:	031b      	lsls	r3, r3, #12
1000aa4a:	431a      	orrs	r2, r3
1000aa4c:	0312      	lsls	r2, r2, #12
1000aa4e:	0b12      	lsrs	r2, r2, #12
1000aa50:	e74e      	b.n	1000a8f0 <__aeabi_dadd+0x98>
1000aa52:	3801      	subs	r0, #1
1000aa54:	2800      	cmp	r0, #0
1000aa56:	d178      	bne.n	1000ab4a <__aeabi_dadd+0x2f2>
1000aa58:	4663      	mov	r3, ip
1000aa5a:	1aee      	subs	r6, r5, r3
1000aa5c:	42b5      	cmp	r5, r6
1000aa5e:	419b      	sbcs	r3, r3
1000aa60:	1a7a      	subs	r2, r7, r1
1000aa62:	425b      	negs	r3, r3
1000aa64:	1ad7      	subs	r7, r2, r3
1000aa66:	1c35      	adds	r5, r6, #0
1000aa68:	e77a      	b.n	1000a960 <__aeabi_dadd+0x108>
1000aa6a:	1c02      	adds	r2, r0, #0
1000aa6c:	430a      	orrs	r2, r1
1000aa6e:	d100      	bne.n	1000aa72 <__aeabi_dadd+0x21a>
1000aa70:	e71a      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000aa72:	3b01      	subs	r3, #1
1000aa74:	2b00      	cmp	r3, #0
1000aa76:	d000      	beq.n	1000aa7a <__aeabi_dadd+0x222>
1000aa78:	e0f2      	b.n	1000ac60 <__aeabi_dadd+0x408>
1000aa7a:	1940      	adds	r0, r0, r5
1000aa7c:	42a8      	cmp	r0, r5
1000aa7e:	419b      	sbcs	r3, r3
1000aa80:	19ca      	adds	r2, r1, r7
1000aa82:	425b      	negs	r3, r3
1000aa84:	18d7      	adds	r7, r2, r3
1000aa86:	1c05      	adds	r5, r0, #0
1000aa88:	e7c9      	b.n	1000aa1e <__aeabi_dadd+0x1c6>
1000aa8a:	1c13      	adds	r3, r2, #0
1000aa8c:	4333      	orrs	r3, r6
1000aa8e:	d100      	bne.n	1000aa92 <__aeabi_dadd+0x23a>
1000aa90:	e118      	b.n	1000acc4 <__aeabi_dadd+0x46c>
1000aa92:	1c17      	adds	r7, r2, #0
1000aa94:	1c35      	adds	r5, r6, #0
1000aa96:	4646      	mov	r6, r8
1000aa98:	076b      	lsls	r3, r5, #29
1000aa9a:	d000      	beq.n	1000aa9e <__aeabi_dadd+0x246>
1000aa9c:	e707      	b.n	1000a8ae <__aeabi_dadd+0x56>
1000aa9e:	e795      	b.n	1000a9cc <__aeabi_dadd+0x174>
1000aaa0:	2800      	cmp	r0, #0
1000aaa2:	d17a      	bne.n	1000ab9a <__aeabi_dadd+0x342>
1000aaa4:	1c62      	adds	r2, r4, #1
1000aaa6:	0552      	lsls	r2, r2, #21
1000aaa8:	0d52      	lsrs	r2, r2, #21
1000aaaa:	2a01      	cmp	r2, #1
1000aaac:	dc00      	bgt.n	1000aab0 <__aeabi_dadd+0x258>
1000aaae:	e0fb      	b.n	1000aca8 <__aeabi_dadd+0x450>
1000aab0:	4662      	mov	r2, ip
1000aab2:	1aaa      	subs	r2, r5, r2
1000aab4:	4295      	cmp	r5, r2
1000aab6:	41b6      	sbcs	r6, r6
1000aab8:	4691      	mov	r9, r2
1000aaba:	1a78      	subs	r0, r7, r1
1000aabc:	4272      	negs	r2, r6
1000aabe:	1a86      	subs	r6, r0, r2
1000aac0:	0232      	lsls	r2, r6, #8
1000aac2:	d400      	bmi.n	1000aac6 <__aeabi_dadd+0x26e>
1000aac4:	e093      	b.n	1000abee <__aeabi_dadd+0x396>
1000aac6:	4662      	mov	r2, ip
1000aac8:	1b55      	subs	r5, r2, r5
1000aaca:	45ac      	cmp	ip, r5
1000aacc:	4180      	sbcs	r0, r0
1000aace:	1bcf      	subs	r7, r1, r7
1000aad0:	4240      	negs	r0, r0
1000aad2:	1a3e      	subs	r6, r7, r0
1000aad4:	4698      	mov	r8, r3
1000aad6:	e748      	b.n	1000a96a <__aeabi_dadd+0x112>
1000aad8:	2200      	movs	r2, #0
1000aada:	2500      	movs	r5, #0
1000aadc:	e708      	b.n	1000a8f0 <__aeabi_dadd+0x98>
1000aade:	1c28      	adds	r0, r5, #0
1000aae0:	f7fe ff7e 	bl	100099e0 <__clzsi2>
1000aae4:	3020      	adds	r0, #32
1000aae6:	1c03      	adds	r3, r0, #0
1000aae8:	3b08      	subs	r3, #8
1000aaea:	2b1f      	cmp	r3, #31
1000aaec:	dc00      	bgt.n	1000aaf0 <__aeabi_dadd+0x298>
1000aaee:	e747      	b.n	1000a980 <__aeabi_dadd+0x128>
1000aaf0:	3828      	subs	r0, #40	; 0x28
1000aaf2:	4085      	lsls	r5, r0
1000aaf4:	1c2e      	adds	r6, r5, #0
1000aaf6:	2500      	movs	r5, #0
1000aaf8:	429c      	cmp	r4, r3
1000aafa:	dc00      	bgt.n	1000aafe <__aeabi_dadd+0x2a6>
1000aafc:	e74c      	b.n	1000a998 <__aeabi_dadd+0x140>
1000aafe:	4a42      	ldr	r2, [pc, #264]	; (1000ac08 <__aeabi_dadd+0x3b0>)
1000ab00:	1ae4      	subs	r4, r4, r3
1000ab02:	4016      	ands	r6, r2
1000ab04:	1c37      	adds	r7, r6, #0
1000ab06:	e6cf      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000ab08:	4663      	mov	r3, ip
1000ab0a:	4319      	orrs	r1, r3
1000ab0c:	1e4b      	subs	r3, r1, #1
1000ab0e:	4199      	sbcs	r1, r3
1000ab10:	2200      	movs	r2, #0
1000ab12:	b2cb      	uxtb	r3, r1
1000ab14:	e71d      	b.n	1000a952 <__aeabi_dadd+0xfa>
1000ab16:	2b00      	cmp	r3, #0
1000ab18:	d000      	beq.n	1000ab1c <__aeabi_dadd+0x2c4>
1000ab1a:	e0f2      	b.n	1000ad02 <__aeabi_dadd+0x4aa>
1000ab1c:	1c60      	adds	r0, r4, #1
1000ab1e:	0543      	lsls	r3, r0, #21
1000ab20:	0d5b      	lsrs	r3, r3, #21
1000ab22:	2b01      	cmp	r3, #1
1000ab24:	dc00      	bgt.n	1000ab28 <__aeabi_dadd+0x2d0>
1000ab26:	e0a4      	b.n	1000ac72 <__aeabi_dadd+0x41a>
1000ab28:	4b36      	ldr	r3, [pc, #216]	; (1000ac04 <__aeabi_dadd+0x3ac>)
1000ab2a:	4298      	cmp	r0, r3
1000ab2c:	d100      	bne.n	1000ab30 <__aeabi_dadd+0x2d8>
1000ab2e:	e121      	b.n	1000ad74 <__aeabi_dadd+0x51c>
1000ab30:	4663      	mov	r3, ip
1000ab32:	195c      	adds	r4, r3, r5
1000ab34:	42ac      	cmp	r4, r5
1000ab36:	419b      	sbcs	r3, r3
1000ab38:	19cf      	adds	r7, r1, r7
1000ab3a:	425b      	negs	r3, r3
1000ab3c:	18fa      	adds	r2, r7, r3
1000ab3e:	0864      	lsrs	r4, r4, #1
1000ab40:	07d5      	lsls	r5, r2, #31
1000ab42:	4325      	orrs	r5, r4
1000ab44:	0857      	lsrs	r7, r2, #1
1000ab46:	1c04      	adds	r4, r0, #0
1000ab48:	e6ae      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000ab4a:	4b2e      	ldr	r3, [pc, #184]	; (1000ac04 <__aeabi_dadd+0x3ac>)
1000ab4c:	429c      	cmp	r4, r3
1000ab4e:	d000      	beq.n	1000ab52 <__aeabi_dadd+0x2fa>
1000ab50:	e6ea      	b.n	1000a928 <__aeabi_dadd+0xd0>
1000ab52:	e6a9      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000ab54:	1c21      	adds	r1, r4, #0
1000ab56:	1c33      	adds	r3, r6, #0
1000ab58:	391f      	subs	r1, #31
1000ab5a:	40cb      	lsrs	r3, r1
1000ab5c:	1c19      	adds	r1, r3, #0
1000ab5e:	2a20      	cmp	r2, #32
1000ab60:	d100      	bne.n	1000ab64 <__aeabi_dadd+0x30c>
1000ab62:	e082      	b.n	1000ac6a <__aeabi_dadd+0x412>
1000ab64:	233f      	movs	r3, #63	; 0x3f
1000ab66:	1b1c      	subs	r4, r3, r4
1000ab68:	40a6      	lsls	r6, r4
1000ab6a:	4335      	orrs	r5, r6
1000ab6c:	1e6e      	subs	r6, r5, #1
1000ab6e:	41b5      	sbcs	r5, r6
1000ab70:	2700      	movs	r7, #0
1000ab72:	430d      	orrs	r5, r1
1000ab74:	2400      	movs	r4, #0
1000ab76:	e78e      	b.n	1000aa96 <__aeabi_dadd+0x23e>
1000ab78:	1c03      	adds	r3, r0, #0
1000ab7a:	1c0e      	adds	r6, r1, #0
1000ab7c:	3b20      	subs	r3, #32
1000ab7e:	40de      	lsrs	r6, r3
1000ab80:	2820      	cmp	r0, #32
1000ab82:	d074      	beq.n	1000ac6e <__aeabi_dadd+0x416>
1000ab84:	2340      	movs	r3, #64	; 0x40
1000ab86:	1a1b      	subs	r3, r3, r0
1000ab88:	4099      	lsls	r1, r3
1000ab8a:	1c0b      	adds	r3, r1, #0
1000ab8c:	4662      	mov	r2, ip
1000ab8e:	4313      	orrs	r3, r2
1000ab90:	1e59      	subs	r1, r3, #1
1000ab92:	418b      	sbcs	r3, r1
1000ab94:	2200      	movs	r2, #0
1000ab96:	4333      	orrs	r3, r6
1000ab98:	e6db      	b.n	1000a952 <__aeabi_dadd+0xfa>
1000ab9a:	2c00      	cmp	r4, #0
1000ab9c:	d050      	beq.n	1000ac40 <__aeabi_dadd+0x3e8>
1000ab9e:	4c19      	ldr	r4, [pc, #100]	; (1000ac04 <__aeabi_dadd+0x3ac>)
1000aba0:	42a2      	cmp	r2, r4
1000aba2:	d100      	bne.n	1000aba6 <__aeabi_dadd+0x34e>
1000aba4:	e0a8      	b.n	1000acf8 <__aeabi_dadd+0x4a0>
1000aba6:	2480      	movs	r4, #128	; 0x80
1000aba8:	0424      	lsls	r4, r4, #16
1000abaa:	4240      	negs	r0, r0
1000abac:	4327      	orrs	r7, r4
1000abae:	2838      	cmp	r0, #56	; 0x38
1000abb0:	dd00      	ble.n	1000abb4 <__aeabi_dadd+0x35c>
1000abb2:	e0d9      	b.n	1000ad68 <__aeabi_dadd+0x510>
1000abb4:	281f      	cmp	r0, #31
1000abb6:	dd00      	ble.n	1000abba <__aeabi_dadd+0x362>
1000abb8:	e139      	b.n	1000ae2e <__aeabi_dadd+0x5d6>
1000abba:	2420      	movs	r4, #32
1000abbc:	1c3e      	adds	r6, r7, #0
1000abbe:	1a24      	subs	r4, r4, r0
1000abc0:	40a6      	lsls	r6, r4
1000abc2:	46b0      	mov	r8, r6
1000abc4:	1c2e      	adds	r6, r5, #0
1000abc6:	46a1      	mov	r9, r4
1000abc8:	40c6      	lsrs	r6, r0
1000abca:	4644      	mov	r4, r8
1000abcc:	4326      	orrs	r6, r4
1000abce:	464c      	mov	r4, r9
1000abd0:	40a5      	lsls	r5, r4
1000abd2:	1e6c      	subs	r4, r5, #1
1000abd4:	41a5      	sbcs	r5, r4
1000abd6:	40c7      	lsrs	r7, r0
1000abd8:	4335      	orrs	r5, r6
1000abda:	4660      	mov	r0, ip
1000abdc:	1b45      	subs	r5, r0, r5
1000abde:	1bcf      	subs	r7, r1, r7
1000abe0:	45ac      	cmp	ip, r5
1000abe2:	4189      	sbcs	r1, r1
1000abe4:	4249      	negs	r1, r1
1000abe6:	1a7f      	subs	r7, r7, r1
1000abe8:	1c14      	adds	r4, r2, #0
1000abea:	4698      	mov	r8, r3
1000abec:	e6b8      	b.n	1000a960 <__aeabi_dadd+0x108>
1000abee:	464b      	mov	r3, r9
1000abf0:	464d      	mov	r5, r9
1000abf2:	4333      	orrs	r3, r6
1000abf4:	d000      	beq.n	1000abf8 <__aeabi_dadd+0x3a0>
1000abf6:	e6b8      	b.n	1000a96a <__aeabi_dadd+0x112>
1000abf8:	2600      	movs	r6, #0
1000abfa:	2700      	movs	r7, #0
1000abfc:	2400      	movs	r4, #0
1000abfe:	2500      	movs	r5, #0
1000ac00:	e6e4      	b.n	1000a9cc <__aeabi_dadd+0x174>
1000ac02:	46c0      	nop			; (mov r8, r8)
1000ac04:	000007ff 	.word	0x000007ff
1000ac08:	ff7fffff 	.word	0xff7fffff
1000ac0c:	800fffff 	.word	0x800fffff
1000ac10:	2b1f      	cmp	r3, #31
1000ac12:	dc5b      	bgt.n	1000accc <__aeabi_dadd+0x474>
1000ac14:	2220      	movs	r2, #32
1000ac16:	1c08      	adds	r0, r1, #0
1000ac18:	1ad2      	subs	r2, r2, r3
1000ac1a:	4090      	lsls	r0, r2
1000ac1c:	4681      	mov	r9, r0
1000ac1e:	4660      	mov	r0, ip
1000ac20:	4692      	mov	sl, r2
1000ac22:	40d8      	lsrs	r0, r3
1000ac24:	464a      	mov	r2, r9
1000ac26:	4310      	orrs	r0, r2
1000ac28:	4681      	mov	r9, r0
1000ac2a:	4652      	mov	r2, sl
1000ac2c:	4660      	mov	r0, ip
1000ac2e:	4090      	lsls	r0, r2
1000ac30:	1c02      	adds	r2, r0, #0
1000ac32:	1e50      	subs	r0, r2, #1
1000ac34:	4182      	sbcs	r2, r0
1000ac36:	4648      	mov	r0, r9
1000ac38:	4310      	orrs	r0, r2
1000ac3a:	1c0a      	adds	r2, r1, #0
1000ac3c:	40da      	lsrs	r2, r3
1000ac3e:	e6e7      	b.n	1000aa10 <__aeabi_dadd+0x1b8>
1000ac40:	1c3c      	adds	r4, r7, #0
1000ac42:	432c      	orrs	r4, r5
1000ac44:	d058      	beq.n	1000acf8 <__aeabi_dadd+0x4a0>
1000ac46:	43c0      	mvns	r0, r0
1000ac48:	2800      	cmp	r0, #0
1000ac4a:	d151      	bne.n	1000acf0 <__aeabi_dadd+0x498>
1000ac4c:	4660      	mov	r0, ip
1000ac4e:	1b45      	subs	r5, r0, r5
1000ac50:	45ac      	cmp	ip, r5
1000ac52:	4180      	sbcs	r0, r0
1000ac54:	1bcf      	subs	r7, r1, r7
1000ac56:	4240      	negs	r0, r0
1000ac58:	1a3f      	subs	r7, r7, r0
1000ac5a:	1c14      	adds	r4, r2, #0
1000ac5c:	4698      	mov	r8, r3
1000ac5e:	e67f      	b.n	1000a960 <__aeabi_dadd+0x108>
1000ac60:	4a8f      	ldr	r2, [pc, #572]	; (1000aea0 <__aeabi_dadd+0x648>)
1000ac62:	4294      	cmp	r4, r2
1000ac64:	d000      	beq.n	1000ac68 <__aeabi_dadd+0x410>
1000ac66:	e6ca      	b.n	1000a9fe <__aeabi_dadd+0x1a6>
1000ac68:	e61e      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000ac6a:	2600      	movs	r6, #0
1000ac6c:	e77d      	b.n	1000ab6a <__aeabi_dadd+0x312>
1000ac6e:	2300      	movs	r3, #0
1000ac70:	e78c      	b.n	1000ab8c <__aeabi_dadd+0x334>
1000ac72:	1c3b      	adds	r3, r7, #0
1000ac74:	432b      	orrs	r3, r5
1000ac76:	2c00      	cmp	r4, #0
1000ac78:	d000      	beq.n	1000ac7c <__aeabi_dadd+0x424>
1000ac7a:	e0bd      	b.n	1000adf8 <__aeabi_dadd+0x5a0>
1000ac7c:	2b00      	cmp	r3, #0
1000ac7e:	d100      	bne.n	1000ac82 <__aeabi_dadd+0x42a>
1000ac80:	e0f5      	b.n	1000ae6e <__aeabi_dadd+0x616>
1000ac82:	4663      	mov	r3, ip
1000ac84:	430b      	orrs	r3, r1
1000ac86:	d100      	bne.n	1000ac8a <__aeabi_dadd+0x432>
1000ac88:	e60e      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000ac8a:	4663      	mov	r3, ip
1000ac8c:	195b      	adds	r3, r3, r5
1000ac8e:	42ab      	cmp	r3, r5
1000ac90:	4180      	sbcs	r0, r0
1000ac92:	19ca      	adds	r2, r1, r7
1000ac94:	4240      	negs	r0, r0
1000ac96:	1817      	adds	r7, r2, r0
1000ac98:	023a      	lsls	r2, r7, #8
1000ac9a:	d400      	bmi.n	1000ac9e <__aeabi_dadd+0x446>
1000ac9c:	e0fc      	b.n	1000ae98 <__aeabi_dadd+0x640>
1000ac9e:	4a81      	ldr	r2, [pc, #516]	; (1000aea4 <__aeabi_dadd+0x64c>)
1000aca0:	1c1d      	adds	r5, r3, #0
1000aca2:	4017      	ands	r7, r2
1000aca4:	3401      	adds	r4, #1
1000aca6:	e5ff      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000aca8:	1c3a      	adds	r2, r7, #0
1000acaa:	432a      	orrs	r2, r5
1000acac:	2c00      	cmp	r4, #0
1000acae:	d151      	bne.n	1000ad54 <__aeabi_dadd+0x4fc>
1000acb0:	2a00      	cmp	r2, #0
1000acb2:	d000      	beq.n	1000acb6 <__aeabi_dadd+0x45e>
1000acb4:	e085      	b.n	1000adc2 <__aeabi_dadd+0x56a>
1000acb6:	4662      	mov	r2, ip
1000acb8:	430a      	orrs	r2, r1
1000acba:	d003      	beq.n	1000acc4 <__aeabi_dadd+0x46c>
1000acbc:	1c0f      	adds	r7, r1, #0
1000acbe:	4665      	mov	r5, ip
1000acc0:	4698      	mov	r8, r3
1000acc2:	e5f1      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000acc4:	2600      	movs	r6, #0
1000acc6:	2700      	movs	r7, #0
1000acc8:	2500      	movs	r5, #0
1000acca:	e67f      	b.n	1000a9cc <__aeabi_dadd+0x174>
1000accc:	1c18      	adds	r0, r3, #0
1000acce:	1c0a      	adds	r2, r1, #0
1000acd0:	3820      	subs	r0, #32
1000acd2:	40c2      	lsrs	r2, r0
1000acd4:	2b20      	cmp	r3, #32
1000acd6:	d100      	bne.n	1000acda <__aeabi_dadd+0x482>
1000acd8:	e0a7      	b.n	1000ae2a <__aeabi_dadd+0x5d2>
1000acda:	2040      	movs	r0, #64	; 0x40
1000acdc:	1ac0      	subs	r0, r0, r3
1000acde:	4081      	lsls	r1, r0
1000ace0:	1c08      	adds	r0, r1, #0
1000ace2:	4663      	mov	r3, ip
1000ace4:	4318      	orrs	r0, r3
1000ace6:	1e41      	subs	r1, r0, #1
1000ace8:	4188      	sbcs	r0, r1
1000acea:	4310      	orrs	r0, r2
1000acec:	2200      	movs	r2, #0
1000acee:	e68f      	b.n	1000aa10 <__aeabi_dadd+0x1b8>
1000acf0:	4c6b      	ldr	r4, [pc, #428]	; (1000aea0 <__aeabi_dadd+0x648>)
1000acf2:	42a2      	cmp	r2, r4
1000acf4:	d000      	beq.n	1000acf8 <__aeabi_dadd+0x4a0>
1000acf6:	e75a      	b.n	1000abae <__aeabi_dadd+0x356>
1000acf8:	1c0f      	adds	r7, r1, #0
1000acfa:	4665      	mov	r5, ip
1000acfc:	1c14      	adds	r4, r2, #0
1000acfe:	4698      	mov	r8, r3
1000ad00:	e5d2      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000ad02:	2c00      	cmp	r4, #0
1000ad04:	d13a      	bne.n	1000ad7c <__aeabi_dadd+0x524>
1000ad06:	1c38      	adds	r0, r7, #0
1000ad08:	4328      	orrs	r0, r5
1000ad0a:	d071      	beq.n	1000adf0 <__aeabi_dadd+0x598>
1000ad0c:	43db      	mvns	r3, r3
1000ad0e:	2b00      	cmp	r3, #0
1000ad10:	d018      	beq.n	1000ad44 <__aeabi_dadd+0x4ec>
1000ad12:	4863      	ldr	r0, [pc, #396]	; (1000aea0 <__aeabi_dadd+0x648>)
1000ad14:	4282      	cmp	r2, r0
1000ad16:	d06b      	beq.n	1000adf0 <__aeabi_dadd+0x598>
1000ad18:	2b38      	cmp	r3, #56	; 0x38
1000ad1a:	dd00      	ble.n	1000ad1e <__aeabi_dadd+0x4c6>
1000ad1c:	e09d      	b.n	1000ae5a <__aeabi_dadd+0x602>
1000ad1e:	2b1f      	cmp	r3, #31
1000ad20:	dd00      	ble.n	1000ad24 <__aeabi_dadd+0x4cc>
1000ad22:	e0a7      	b.n	1000ae74 <__aeabi_dadd+0x61c>
1000ad24:	2020      	movs	r0, #32
1000ad26:	1c3c      	adds	r4, r7, #0
1000ad28:	1ac0      	subs	r0, r0, r3
1000ad2a:	4084      	lsls	r4, r0
1000ad2c:	46a1      	mov	r9, r4
1000ad2e:	1c2c      	adds	r4, r5, #0
1000ad30:	4682      	mov	sl, r0
1000ad32:	40dc      	lsrs	r4, r3
1000ad34:	4648      	mov	r0, r9
1000ad36:	4304      	orrs	r4, r0
1000ad38:	4650      	mov	r0, sl
1000ad3a:	4085      	lsls	r5, r0
1000ad3c:	1e68      	subs	r0, r5, #1
1000ad3e:	4185      	sbcs	r5, r0
1000ad40:	40df      	lsrs	r7, r3
1000ad42:	4325      	orrs	r5, r4
1000ad44:	4465      	add	r5, ip
1000ad46:	4565      	cmp	r5, ip
1000ad48:	419b      	sbcs	r3, r3
1000ad4a:	187f      	adds	r7, r7, r1
1000ad4c:	425b      	negs	r3, r3
1000ad4e:	18ff      	adds	r7, r7, r3
1000ad50:	1c14      	adds	r4, r2, #0
1000ad52:	e664      	b.n	1000aa1e <__aeabi_dadd+0x1c6>
1000ad54:	2a00      	cmp	r2, #0
1000ad56:	d119      	bne.n	1000ad8c <__aeabi_dadd+0x534>
1000ad58:	4662      	mov	r2, ip
1000ad5a:	430a      	orrs	r2, r1
1000ad5c:	d077      	beq.n	1000ae4e <__aeabi_dadd+0x5f6>
1000ad5e:	1c0f      	adds	r7, r1, #0
1000ad60:	4665      	mov	r5, ip
1000ad62:	4698      	mov	r8, r3
1000ad64:	4c4e      	ldr	r4, [pc, #312]	; (1000aea0 <__aeabi_dadd+0x648>)
1000ad66:	e59f      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000ad68:	433d      	orrs	r5, r7
1000ad6a:	1e6f      	subs	r7, r5, #1
1000ad6c:	41bd      	sbcs	r5, r7
1000ad6e:	2700      	movs	r7, #0
1000ad70:	b2ed      	uxtb	r5, r5
1000ad72:	e732      	b.n	1000abda <__aeabi_dadd+0x382>
1000ad74:	1c04      	adds	r4, r0, #0
1000ad76:	2700      	movs	r7, #0
1000ad78:	2500      	movs	r5, #0
1000ad7a:	e627      	b.n	1000a9cc <__aeabi_dadd+0x174>
1000ad7c:	4848      	ldr	r0, [pc, #288]	; (1000aea0 <__aeabi_dadd+0x648>)
1000ad7e:	4282      	cmp	r2, r0
1000ad80:	d036      	beq.n	1000adf0 <__aeabi_dadd+0x598>
1000ad82:	2080      	movs	r0, #128	; 0x80
1000ad84:	0400      	lsls	r0, r0, #16
1000ad86:	425b      	negs	r3, r3
1000ad88:	4307      	orrs	r7, r0
1000ad8a:	e7c5      	b.n	1000ad18 <__aeabi_dadd+0x4c0>
1000ad8c:	4662      	mov	r2, ip
1000ad8e:	430a      	orrs	r2, r1
1000ad90:	d049      	beq.n	1000ae26 <__aeabi_dadd+0x5ce>
1000ad92:	2480      	movs	r4, #128	; 0x80
1000ad94:	08ed      	lsrs	r5, r5, #3
1000ad96:	0778      	lsls	r0, r7, #29
1000ad98:	08fa      	lsrs	r2, r7, #3
1000ad9a:	0324      	lsls	r4, r4, #12
1000ad9c:	4328      	orrs	r0, r5
1000ad9e:	4222      	tst	r2, r4
1000ada0:	d009      	beq.n	1000adb6 <__aeabi_dadd+0x55e>
1000ada2:	08ce      	lsrs	r6, r1, #3
1000ada4:	4226      	tst	r6, r4
1000ada6:	d106      	bne.n	1000adb6 <__aeabi_dadd+0x55e>
1000ada8:	4662      	mov	r2, ip
1000adaa:	074f      	lsls	r7, r1, #29
1000adac:	1c38      	adds	r0, r7, #0
1000adae:	08d2      	lsrs	r2, r2, #3
1000adb0:	4310      	orrs	r0, r2
1000adb2:	4698      	mov	r8, r3
1000adb4:	1c32      	adds	r2, r6, #0
1000adb6:	00d2      	lsls	r2, r2, #3
1000adb8:	0f47      	lsrs	r7, r0, #29
1000adba:	4317      	orrs	r7, r2
1000adbc:	00c5      	lsls	r5, r0, #3
1000adbe:	4c38      	ldr	r4, [pc, #224]	; (1000aea0 <__aeabi_dadd+0x648>)
1000adc0:	e572      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000adc2:	4662      	mov	r2, ip
1000adc4:	430a      	orrs	r2, r1
1000adc6:	d100      	bne.n	1000adca <__aeabi_dadd+0x572>
1000adc8:	e56e      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000adca:	4662      	mov	r2, ip
1000adcc:	1aae      	subs	r6, r5, r2
1000adce:	42b5      	cmp	r5, r6
1000add0:	4192      	sbcs	r2, r2
1000add2:	1a78      	subs	r0, r7, r1
1000add4:	4252      	negs	r2, r2
1000add6:	1a82      	subs	r2, r0, r2
1000add8:	0210      	lsls	r0, r2, #8
1000adda:	d400      	bmi.n	1000adde <__aeabi_dadd+0x586>
1000addc:	e655      	b.n	1000aa8a <__aeabi_dadd+0x232>
1000adde:	4662      	mov	r2, ip
1000ade0:	1b55      	subs	r5, r2, r5
1000ade2:	45ac      	cmp	ip, r5
1000ade4:	4180      	sbcs	r0, r0
1000ade6:	1bca      	subs	r2, r1, r7
1000ade8:	4240      	negs	r0, r0
1000adea:	1a17      	subs	r7, r2, r0
1000adec:	4698      	mov	r8, r3
1000adee:	e55b      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000adf0:	1c0f      	adds	r7, r1, #0
1000adf2:	4665      	mov	r5, ip
1000adf4:	1c14      	adds	r4, r2, #0
1000adf6:	e557      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000adf8:	2b00      	cmp	r3, #0
1000adfa:	d034      	beq.n	1000ae66 <__aeabi_dadd+0x60e>
1000adfc:	4663      	mov	r3, ip
1000adfe:	430b      	orrs	r3, r1
1000ae00:	d011      	beq.n	1000ae26 <__aeabi_dadd+0x5ce>
1000ae02:	2480      	movs	r4, #128	; 0x80
1000ae04:	08ed      	lsrs	r5, r5, #3
1000ae06:	0778      	lsls	r0, r7, #29
1000ae08:	08fa      	lsrs	r2, r7, #3
1000ae0a:	0324      	lsls	r4, r4, #12
1000ae0c:	4328      	orrs	r0, r5
1000ae0e:	4222      	tst	r2, r4
1000ae10:	d0d1      	beq.n	1000adb6 <__aeabi_dadd+0x55e>
1000ae12:	08cb      	lsrs	r3, r1, #3
1000ae14:	4223      	tst	r3, r4
1000ae16:	d1ce      	bne.n	1000adb6 <__aeabi_dadd+0x55e>
1000ae18:	4662      	mov	r2, ip
1000ae1a:	074f      	lsls	r7, r1, #29
1000ae1c:	1c38      	adds	r0, r7, #0
1000ae1e:	08d2      	lsrs	r2, r2, #3
1000ae20:	4310      	orrs	r0, r2
1000ae22:	1c1a      	adds	r2, r3, #0
1000ae24:	e7c7      	b.n	1000adb6 <__aeabi_dadd+0x55e>
1000ae26:	4c1e      	ldr	r4, [pc, #120]	; (1000aea0 <__aeabi_dadd+0x648>)
1000ae28:	e53e      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000ae2a:	2000      	movs	r0, #0
1000ae2c:	e759      	b.n	1000ace2 <__aeabi_dadd+0x48a>
1000ae2e:	1c04      	adds	r4, r0, #0
1000ae30:	1c3e      	adds	r6, r7, #0
1000ae32:	3c20      	subs	r4, #32
1000ae34:	40e6      	lsrs	r6, r4
1000ae36:	1c34      	adds	r4, r6, #0
1000ae38:	2820      	cmp	r0, #32
1000ae3a:	d02b      	beq.n	1000ae94 <__aeabi_dadd+0x63c>
1000ae3c:	2640      	movs	r6, #64	; 0x40
1000ae3e:	1a30      	subs	r0, r6, r0
1000ae40:	4087      	lsls	r7, r0
1000ae42:	433d      	orrs	r5, r7
1000ae44:	1e6f      	subs	r7, r5, #1
1000ae46:	41bd      	sbcs	r5, r7
1000ae48:	2700      	movs	r7, #0
1000ae4a:	4325      	orrs	r5, r4
1000ae4c:	e6c5      	b.n	1000abda <__aeabi_dadd+0x382>
1000ae4e:	2780      	movs	r7, #128	; 0x80
1000ae50:	2600      	movs	r6, #0
1000ae52:	03ff      	lsls	r7, r7, #15
1000ae54:	4c12      	ldr	r4, [pc, #72]	; (1000aea0 <__aeabi_dadd+0x648>)
1000ae56:	2500      	movs	r5, #0
1000ae58:	e5b8      	b.n	1000a9cc <__aeabi_dadd+0x174>
1000ae5a:	433d      	orrs	r5, r7
1000ae5c:	1e6f      	subs	r7, r5, #1
1000ae5e:	41bd      	sbcs	r5, r7
1000ae60:	2700      	movs	r7, #0
1000ae62:	b2ed      	uxtb	r5, r5
1000ae64:	e76e      	b.n	1000ad44 <__aeabi_dadd+0x4ec>
1000ae66:	1c0f      	adds	r7, r1, #0
1000ae68:	4665      	mov	r5, ip
1000ae6a:	4c0d      	ldr	r4, [pc, #52]	; (1000aea0 <__aeabi_dadd+0x648>)
1000ae6c:	e51c      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000ae6e:	1c0f      	adds	r7, r1, #0
1000ae70:	4665      	mov	r5, ip
1000ae72:	e519      	b.n	1000a8a8 <__aeabi_dadd+0x50>
1000ae74:	1c1c      	adds	r4, r3, #0
1000ae76:	1c38      	adds	r0, r7, #0
1000ae78:	3c20      	subs	r4, #32
1000ae7a:	40e0      	lsrs	r0, r4
1000ae7c:	1c04      	adds	r4, r0, #0
1000ae7e:	2b20      	cmp	r3, #32
1000ae80:	d00c      	beq.n	1000ae9c <__aeabi_dadd+0x644>
1000ae82:	2040      	movs	r0, #64	; 0x40
1000ae84:	1ac3      	subs	r3, r0, r3
1000ae86:	409f      	lsls	r7, r3
1000ae88:	433d      	orrs	r5, r7
1000ae8a:	1e6f      	subs	r7, r5, #1
1000ae8c:	41bd      	sbcs	r5, r7
1000ae8e:	2700      	movs	r7, #0
1000ae90:	4325      	orrs	r5, r4
1000ae92:	e757      	b.n	1000ad44 <__aeabi_dadd+0x4ec>
1000ae94:	2700      	movs	r7, #0
1000ae96:	e7d4      	b.n	1000ae42 <__aeabi_dadd+0x5ea>
1000ae98:	1c1d      	adds	r5, r3, #0
1000ae9a:	e5fc      	b.n	1000aa96 <__aeabi_dadd+0x23e>
1000ae9c:	2700      	movs	r7, #0
1000ae9e:	e7f3      	b.n	1000ae88 <__aeabi_dadd+0x630>
1000aea0:	000007ff 	.word	0x000007ff
1000aea4:	ff7fffff 	.word	0xff7fffff

1000aea8 <__aeabi_ddiv>:
1000aea8:	b5f0      	push	{r4, r5, r6, r7, lr}
1000aeaa:	465f      	mov	r7, fp
1000aeac:	4656      	mov	r6, sl
1000aeae:	464d      	mov	r5, r9
1000aeb0:	4644      	mov	r4, r8
1000aeb2:	b4f0      	push	{r4, r5, r6, r7}
1000aeb4:	030f      	lsls	r7, r1, #12
1000aeb6:	b087      	sub	sp, #28
1000aeb8:	4698      	mov	r8, r3
1000aeba:	004d      	lsls	r5, r1, #1
1000aebc:	0b3b      	lsrs	r3, r7, #12
1000aebe:	0fcc      	lsrs	r4, r1, #31
1000aec0:	1c06      	adds	r6, r0, #0
1000aec2:	4692      	mov	sl, r2
1000aec4:	4681      	mov	r9, r0
1000aec6:	469b      	mov	fp, r3
1000aec8:	0d6d      	lsrs	r5, r5, #21
1000aeca:	9401      	str	r4, [sp, #4]
1000aecc:	d06b      	beq.n	1000afa6 <__aeabi_ddiv+0xfe>
1000aece:	4b66      	ldr	r3, [pc, #408]	; (1000b068 <__aeabi_ddiv+0x1c0>)
1000aed0:	429d      	cmp	r5, r3
1000aed2:	d035      	beq.n	1000af40 <__aeabi_ddiv+0x98>
1000aed4:	2780      	movs	r7, #128	; 0x80
1000aed6:	465b      	mov	r3, fp
1000aed8:	037f      	lsls	r7, r7, #13
1000aeda:	431f      	orrs	r7, r3
1000aedc:	00f3      	lsls	r3, r6, #3
1000aede:	4699      	mov	r9, r3
1000aee0:	4b62      	ldr	r3, [pc, #392]	; (1000b06c <__aeabi_ddiv+0x1c4>)
1000aee2:	00ff      	lsls	r7, r7, #3
1000aee4:	0f40      	lsrs	r0, r0, #29
1000aee6:	469c      	mov	ip, r3
1000aee8:	4307      	orrs	r7, r0
1000aeea:	2300      	movs	r3, #0
1000aeec:	46bb      	mov	fp, r7
1000aeee:	2600      	movs	r6, #0
1000aef0:	4465      	add	r5, ip
1000aef2:	9300      	str	r3, [sp, #0]
1000aef4:	4642      	mov	r2, r8
1000aef6:	0317      	lsls	r7, r2, #12
1000aef8:	0050      	lsls	r0, r2, #1
1000aefa:	0fd2      	lsrs	r2, r2, #31
1000aefc:	4653      	mov	r3, sl
1000aefe:	0b3f      	lsrs	r7, r7, #12
1000af00:	0d40      	lsrs	r0, r0, #21
1000af02:	4690      	mov	r8, r2
1000af04:	d100      	bne.n	1000af08 <__aeabi_ddiv+0x60>
1000af06:	e072      	b.n	1000afee <__aeabi_ddiv+0x146>
1000af08:	4a57      	ldr	r2, [pc, #348]	; (1000b068 <__aeabi_ddiv+0x1c0>)
1000af0a:	4290      	cmp	r0, r2
1000af0c:	d067      	beq.n	1000afde <__aeabi_ddiv+0x136>
1000af0e:	2380      	movs	r3, #128	; 0x80
1000af10:	035b      	lsls	r3, r3, #13
1000af12:	431f      	orrs	r7, r3
1000af14:	4653      	mov	r3, sl
1000af16:	4a55      	ldr	r2, [pc, #340]	; (1000b06c <__aeabi_ddiv+0x1c4>)
1000af18:	0f5b      	lsrs	r3, r3, #29
1000af1a:	00ff      	lsls	r7, r7, #3
1000af1c:	431f      	orrs	r7, r3
1000af1e:	4694      	mov	ip, r2
1000af20:	4653      	mov	r3, sl
1000af22:	2100      	movs	r1, #0
1000af24:	00db      	lsls	r3, r3, #3
1000af26:	4460      	add	r0, ip
1000af28:	4642      	mov	r2, r8
1000af2a:	4062      	eors	r2, r4
1000af2c:	4692      	mov	sl, r2
1000af2e:	1a2d      	subs	r5, r5, r0
1000af30:	430e      	orrs	r6, r1
1000af32:	2e0f      	cmp	r6, #15
1000af34:	d900      	bls.n	1000af38 <__aeabi_ddiv+0x90>
1000af36:	e0a1      	b.n	1000b07c <__aeabi_ddiv+0x1d4>
1000af38:	484d      	ldr	r0, [pc, #308]	; (1000b070 <__aeabi_ddiv+0x1c8>)
1000af3a:	00b6      	lsls	r6, r6, #2
1000af3c:	5980      	ldr	r0, [r0, r6]
1000af3e:	4687      	mov	pc, r0
1000af40:	465b      	mov	r3, fp
1000af42:	431e      	orrs	r6, r3
1000af44:	d000      	beq.n	1000af48 <__aeabi_ddiv+0xa0>
1000af46:	e076      	b.n	1000b036 <__aeabi_ddiv+0x18e>
1000af48:	2300      	movs	r3, #0
1000af4a:	469b      	mov	fp, r3
1000af4c:	4699      	mov	r9, r3
1000af4e:	3302      	adds	r3, #2
1000af50:	2608      	movs	r6, #8
1000af52:	9300      	str	r3, [sp, #0]
1000af54:	e7ce      	b.n	1000aef4 <__aeabi_ddiv+0x4c>
1000af56:	4699      	mov	r9, r3
1000af58:	4643      	mov	r3, r8
1000af5a:	46bb      	mov	fp, r7
1000af5c:	9301      	str	r3, [sp, #4]
1000af5e:	9100      	str	r1, [sp, #0]
1000af60:	9b00      	ldr	r3, [sp, #0]
1000af62:	2b02      	cmp	r3, #2
1000af64:	d16b      	bne.n	1000b03e <__aeabi_ddiv+0x196>
1000af66:	9b01      	ldr	r3, [sp, #4]
1000af68:	469a      	mov	sl, r3
1000af6a:	2100      	movs	r1, #0
1000af6c:	4653      	mov	r3, sl
1000af6e:	2201      	movs	r2, #1
1000af70:	2700      	movs	r7, #0
1000af72:	4689      	mov	r9, r1
1000af74:	401a      	ands	r2, r3
1000af76:	4b3c      	ldr	r3, [pc, #240]	; (1000b068 <__aeabi_ddiv+0x1c0>)
1000af78:	2100      	movs	r1, #0
1000af7a:	033f      	lsls	r7, r7, #12
1000af7c:	0d0c      	lsrs	r4, r1, #20
1000af7e:	0524      	lsls	r4, r4, #20
1000af80:	0b3f      	lsrs	r7, r7, #12
1000af82:	4327      	orrs	r7, r4
1000af84:	4c3b      	ldr	r4, [pc, #236]	; (1000b074 <__aeabi_ddiv+0x1cc>)
1000af86:	051b      	lsls	r3, r3, #20
1000af88:	4027      	ands	r7, r4
1000af8a:	431f      	orrs	r7, r3
1000af8c:	007f      	lsls	r7, r7, #1
1000af8e:	07d2      	lsls	r2, r2, #31
1000af90:	087f      	lsrs	r7, r7, #1
1000af92:	4317      	orrs	r7, r2
1000af94:	4648      	mov	r0, r9
1000af96:	1c39      	adds	r1, r7, #0
1000af98:	b007      	add	sp, #28
1000af9a:	bc3c      	pop	{r2, r3, r4, r5}
1000af9c:	4690      	mov	r8, r2
1000af9e:	4699      	mov	r9, r3
1000afa0:	46a2      	mov	sl, r4
1000afa2:	46ab      	mov	fp, r5
1000afa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000afa6:	4303      	orrs	r3, r0
1000afa8:	d03e      	beq.n	1000b028 <__aeabi_ddiv+0x180>
1000afaa:	465b      	mov	r3, fp
1000afac:	2b00      	cmp	r3, #0
1000afae:	d100      	bne.n	1000afb2 <__aeabi_ddiv+0x10a>
1000afb0:	e19c      	b.n	1000b2ec <__aeabi_ddiv+0x444>
1000afb2:	4658      	mov	r0, fp
1000afb4:	f7fe fd14 	bl	100099e0 <__clzsi2>
1000afb8:	2328      	movs	r3, #40	; 0x28
1000afba:	1c31      	adds	r1, r6, #0
1000afbc:	1a1b      	subs	r3, r3, r0
1000afbe:	1c02      	adds	r2, r0, #0
1000afc0:	465f      	mov	r7, fp
1000afc2:	40d9      	lsrs	r1, r3
1000afc4:	3a08      	subs	r2, #8
1000afc6:	4097      	lsls	r7, r2
1000afc8:	1c0b      	adds	r3, r1, #0
1000afca:	4096      	lsls	r6, r2
1000afcc:	433b      	orrs	r3, r7
1000afce:	469b      	mov	fp, r3
1000afd0:	46b1      	mov	r9, r6
1000afd2:	2300      	movs	r3, #0
1000afd4:	4d28      	ldr	r5, [pc, #160]	; (1000b078 <__aeabi_ddiv+0x1d0>)
1000afd6:	2600      	movs	r6, #0
1000afd8:	1a2d      	subs	r5, r5, r0
1000afda:	9300      	str	r3, [sp, #0]
1000afdc:	e78a      	b.n	1000aef4 <__aeabi_ddiv+0x4c>
1000afde:	4652      	mov	r2, sl
1000afe0:	2103      	movs	r1, #3
1000afe2:	433a      	orrs	r2, r7
1000afe4:	d1a0      	bne.n	1000af28 <__aeabi_ddiv+0x80>
1000afe6:	2700      	movs	r7, #0
1000afe8:	2300      	movs	r3, #0
1000afea:	2102      	movs	r1, #2
1000afec:	e79c      	b.n	1000af28 <__aeabi_ddiv+0x80>
1000afee:	4652      	mov	r2, sl
1000aff0:	433a      	orrs	r2, r7
1000aff2:	d015      	beq.n	1000b020 <__aeabi_ddiv+0x178>
1000aff4:	2f00      	cmp	r7, #0
1000aff6:	d100      	bne.n	1000affa <__aeabi_ddiv+0x152>
1000aff8:	e185      	b.n	1000b306 <__aeabi_ddiv+0x45e>
1000affa:	1c38      	adds	r0, r7, #0
1000affc:	f7fe fcf0 	bl	100099e0 <__clzsi2>
1000b000:	1c02      	adds	r2, r0, #0
1000b002:	2128      	movs	r1, #40	; 0x28
1000b004:	4650      	mov	r0, sl
1000b006:	1a89      	subs	r1, r1, r2
1000b008:	1c13      	adds	r3, r2, #0
1000b00a:	40c8      	lsrs	r0, r1
1000b00c:	4651      	mov	r1, sl
1000b00e:	3b08      	subs	r3, #8
1000b010:	4099      	lsls	r1, r3
1000b012:	409f      	lsls	r7, r3
1000b014:	1c0b      	adds	r3, r1, #0
1000b016:	4307      	orrs	r7, r0
1000b018:	4817      	ldr	r0, [pc, #92]	; (1000b078 <__aeabi_ddiv+0x1d0>)
1000b01a:	2100      	movs	r1, #0
1000b01c:	1a80      	subs	r0, r0, r2
1000b01e:	e783      	b.n	1000af28 <__aeabi_ddiv+0x80>
1000b020:	2700      	movs	r7, #0
1000b022:	2300      	movs	r3, #0
1000b024:	2101      	movs	r1, #1
1000b026:	e77f      	b.n	1000af28 <__aeabi_ddiv+0x80>
1000b028:	2300      	movs	r3, #0
1000b02a:	469b      	mov	fp, r3
1000b02c:	4699      	mov	r9, r3
1000b02e:	3301      	adds	r3, #1
1000b030:	2604      	movs	r6, #4
1000b032:	9300      	str	r3, [sp, #0]
1000b034:	e75e      	b.n	1000aef4 <__aeabi_ddiv+0x4c>
1000b036:	2303      	movs	r3, #3
1000b038:	260c      	movs	r6, #12
1000b03a:	9300      	str	r3, [sp, #0]
1000b03c:	e75a      	b.n	1000aef4 <__aeabi_ddiv+0x4c>
1000b03e:	2b03      	cmp	r3, #3
1000b040:	d100      	bne.n	1000b044 <__aeabi_ddiv+0x19c>
1000b042:	e23c      	b.n	1000b4be <__aeabi_ddiv+0x616>
1000b044:	2b01      	cmp	r3, #1
1000b046:	d000      	beq.n	1000b04a <__aeabi_ddiv+0x1a2>
1000b048:	e1bf      	b.n	1000b3ca <__aeabi_ddiv+0x522>
1000b04a:	1c1a      	adds	r2, r3, #0
1000b04c:	9b01      	ldr	r3, [sp, #4]
1000b04e:	401a      	ands	r2, r3
1000b050:	2100      	movs	r1, #0
1000b052:	2300      	movs	r3, #0
1000b054:	2700      	movs	r7, #0
1000b056:	4689      	mov	r9, r1
1000b058:	e78e      	b.n	1000af78 <__aeabi_ddiv+0xd0>
1000b05a:	2300      	movs	r3, #0
1000b05c:	2780      	movs	r7, #128	; 0x80
1000b05e:	4699      	mov	r9, r3
1000b060:	2200      	movs	r2, #0
1000b062:	033f      	lsls	r7, r7, #12
1000b064:	4b00      	ldr	r3, [pc, #0]	; (1000b068 <__aeabi_ddiv+0x1c0>)
1000b066:	e787      	b.n	1000af78 <__aeabi_ddiv+0xd0>
1000b068:	000007ff 	.word	0x000007ff
1000b06c:	fffffc01 	.word	0xfffffc01
1000b070:	1000d080 	.word	0x1000d080
1000b074:	800fffff 	.word	0x800fffff
1000b078:	fffffc0d 	.word	0xfffffc0d
1000b07c:	45bb      	cmp	fp, r7
1000b07e:	d900      	bls.n	1000b082 <__aeabi_ddiv+0x1da>
1000b080:	e151      	b.n	1000b326 <__aeabi_ddiv+0x47e>
1000b082:	d100      	bne.n	1000b086 <__aeabi_ddiv+0x1de>
1000b084:	e14c      	b.n	1000b320 <__aeabi_ddiv+0x478>
1000b086:	464a      	mov	r2, r9
1000b088:	9203      	str	r2, [sp, #12]
1000b08a:	2200      	movs	r2, #0
1000b08c:	465c      	mov	r4, fp
1000b08e:	4690      	mov	r8, r2
1000b090:	3d01      	subs	r5, #1
1000b092:	0e18      	lsrs	r0, r3, #24
1000b094:	023f      	lsls	r7, r7, #8
1000b096:	4338      	orrs	r0, r7
1000b098:	021b      	lsls	r3, r3, #8
1000b09a:	9301      	str	r3, [sp, #4]
1000b09c:	0c03      	lsrs	r3, r0, #16
1000b09e:	4699      	mov	r9, r3
1000b0a0:	0403      	lsls	r3, r0, #16
1000b0a2:	0c1b      	lsrs	r3, r3, #16
1000b0a4:	4649      	mov	r1, r9
1000b0a6:	1c06      	adds	r6, r0, #0
1000b0a8:	1c20      	adds	r0, r4, #0
1000b0aa:	1c1f      	adds	r7, r3, #0
1000b0ac:	9300      	str	r3, [sp, #0]
1000b0ae:	f7f7 fab3 	bl	10002618 <__aeabi_uidiv>
1000b0b2:	1c02      	adds	r2, r0, #0
1000b0b4:	437a      	muls	r2, r7
1000b0b6:	9002      	str	r0, [sp, #8]
1000b0b8:	4649      	mov	r1, r9
1000b0ba:	1c20      	adds	r0, r4, #0
1000b0bc:	1c17      	adds	r7, r2, #0
1000b0be:	f7f7 fafb 	bl	100026b8 <__aeabi_uidivmod>
1000b0c2:	9b03      	ldr	r3, [sp, #12]
1000b0c4:	0409      	lsls	r1, r1, #16
1000b0c6:	0c1b      	lsrs	r3, r3, #16
1000b0c8:	4319      	orrs	r1, r3
1000b0ca:	428f      	cmp	r7, r1
1000b0cc:	d90c      	bls.n	1000b0e8 <__aeabi_ddiv+0x240>
1000b0ce:	9b02      	ldr	r3, [sp, #8]
1000b0d0:	1989      	adds	r1, r1, r6
1000b0d2:	3b01      	subs	r3, #1
1000b0d4:	428e      	cmp	r6, r1
1000b0d6:	d900      	bls.n	1000b0da <__aeabi_ddiv+0x232>
1000b0d8:	e152      	b.n	1000b380 <__aeabi_ddiv+0x4d8>
1000b0da:	428f      	cmp	r7, r1
1000b0dc:	d800      	bhi.n	1000b0e0 <__aeabi_ddiv+0x238>
1000b0de:	e14f      	b.n	1000b380 <__aeabi_ddiv+0x4d8>
1000b0e0:	9b02      	ldr	r3, [sp, #8]
1000b0e2:	1989      	adds	r1, r1, r6
1000b0e4:	3b02      	subs	r3, #2
1000b0e6:	9302      	str	r3, [sp, #8]
1000b0e8:	1bcc      	subs	r4, r1, r7
1000b0ea:	1c20      	adds	r0, r4, #0
1000b0ec:	4649      	mov	r1, r9
1000b0ee:	f7f7 fa93 	bl	10002618 <__aeabi_uidiv>
1000b0f2:	9f00      	ldr	r7, [sp, #0]
1000b0f4:	4683      	mov	fp, r0
1000b0f6:	4347      	muls	r7, r0
1000b0f8:	4649      	mov	r1, r9
1000b0fa:	1c20      	adds	r0, r4, #0
1000b0fc:	f7f7 fadc 	bl	100026b8 <__aeabi_uidivmod>
1000b100:	9a03      	ldr	r2, [sp, #12]
1000b102:	040b      	lsls	r3, r1, #16
1000b104:	0414      	lsls	r4, r2, #16
1000b106:	0c24      	lsrs	r4, r4, #16
1000b108:	4323      	orrs	r3, r4
1000b10a:	429f      	cmp	r7, r3
1000b10c:	d90d      	bls.n	1000b12a <__aeabi_ddiv+0x282>
1000b10e:	465a      	mov	r2, fp
1000b110:	199b      	adds	r3, r3, r6
1000b112:	3a01      	subs	r2, #1
1000b114:	429e      	cmp	r6, r3
1000b116:	d900      	bls.n	1000b11a <__aeabi_ddiv+0x272>
1000b118:	e130      	b.n	1000b37c <__aeabi_ddiv+0x4d4>
1000b11a:	429f      	cmp	r7, r3
1000b11c:	d800      	bhi.n	1000b120 <__aeabi_ddiv+0x278>
1000b11e:	e12d      	b.n	1000b37c <__aeabi_ddiv+0x4d4>
1000b120:	2202      	movs	r2, #2
1000b122:	4252      	negs	r2, r2
1000b124:	4694      	mov	ip, r2
1000b126:	199b      	adds	r3, r3, r6
1000b128:	44e3      	add	fp, ip
1000b12a:	9a02      	ldr	r2, [sp, #8]
1000b12c:	1bdb      	subs	r3, r3, r7
1000b12e:	0417      	lsls	r7, r2, #16
1000b130:	465a      	mov	r2, fp
1000b132:	433a      	orrs	r2, r7
1000b134:	4693      	mov	fp, r2
1000b136:	9c01      	ldr	r4, [sp, #4]
1000b138:	0c17      	lsrs	r7, r2, #16
1000b13a:	0c22      	lsrs	r2, r4, #16
1000b13c:	1c10      	adds	r0, r2, #0
1000b13e:	9204      	str	r2, [sp, #16]
1000b140:	465a      	mov	r2, fp
1000b142:	0411      	lsls	r1, r2, #16
1000b144:	0422      	lsls	r2, r4, #16
1000b146:	0c12      	lsrs	r2, r2, #16
1000b148:	1c14      	adds	r4, r2, #0
1000b14a:	0c09      	lsrs	r1, r1, #16
1000b14c:	437c      	muls	r4, r7
1000b14e:	9205      	str	r2, [sp, #20]
1000b150:	434a      	muls	r2, r1
1000b152:	4341      	muls	r1, r0
1000b154:	4347      	muls	r7, r0
1000b156:	1861      	adds	r1, r4, r1
1000b158:	0c10      	lsrs	r0, r2, #16
1000b15a:	1809      	adds	r1, r1, r0
1000b15c:	428c      	cmp	r4, r1
1000b15e:	d903      	bls.n	1000b168 <__aeabi_ddiv+0x2c0>
1000b160:	2080      	movs	r0, #128	; 0x80
1000b162:	0240      	lsls	r0, r0, #9
1000b164:	4684      	mov	ip, r0
1000b166:	4467      	add	r7, ip
1000b168:	0c0c      	lsrs	r4, r1, #16
1000b16a:	0412      	lsls	r2, r2, #16
1000b16c:	0408      	lsls	r0, r1, #16
1000b16e:	0c12      	lsrs	r2, r2, #16
1000b170:	193c      	adds	r4, r7, r4
1000b172:	1881      	adds	r1, r0, r2
1000b174:	42a3      	cmp	r3, r4
1000b176:	d200      	bcs.n	1000b17a <__aeabi_ddiv+0x2d2>
1000b178:	e0e5      	b.n	1000b346 <__aeabi_ddiv+0x49e>
1000b17a:	d100      	bne.n	1000b17e <__aeabi_ddiv+0x2d6>
1000b17c:	e0df      	b.n	1000b33e <__aeabi_ddiv+0x496>
1000b17e:	1b1f      	subs	r7, r3, r4
1000b180:	4643      	mov	r3, r8
1000b182:	1a5c      	subs	r4, r3, r1
1000b184:	45a0      	cmp	r8, r4
1000b186:	4192      	sbcs	r2, r2
1000b188:	4252      	negs	r2, r2
1000b18a:	1abf      	subs	r7, r7, r2
1000b18c:	42b7      	cmp	r7, r6
1000b18e:	d100      	bne.n	1000b192 <__aeabi_ddiv+0x2ea>
1000b190:	e10e      	b.n	1000b3b0 <__aeabi_ddiv+0x508>
1000b192:	1c38      	adds	r0, r7, #0
1000b194:	4649      	mov	r1, r9
1000b196:	f7f7 fa3f 	bl	10002618 <__aeabi_uidiv>
1000b19a:	9b00      	ldr	r3, [sp, #0]
1000b19c:	9002      	str	r0, [sp, #8]
1000b19e:	4343      	muls	r3, r0
1000b1a0:	4649      	mov	r1, r9
1000b1a2:	1c38      	adds	r0, r7, #0
1000b1a4:	4698      	mov	r8, r3
1000b1a6:	f7f7 fa87 	bl	100026b8 <__aeabi_uidivmod>
1000b1aa:	0c23      	lsrs	r3, r4, #16
1000b1ac:	040f      	lsls	r7, r1, #16
1000b1ae:	431f      	orrs	r7, r3
1000b1b0:	45b8      	cmp	r8, r7
1000b1b2:	d90c      	bls.n	1000b1ce <__aeabi_ddiv+0x326>
1000b1b4:	9b02      	ldr	r3, [sp, #8]
1000b1b6:	19bf      	adds	r7, r7, r6
1000b1b8:	3b01      	subs	r3, #1
1000b1ba:	42be      	cmp	r6, r7
1000b1bc:	d900      	bls.n	1000b1c0 <__aeabi_ddiv+0x318>
1000b1be:	e0fb      	b.n	1000b3b8 <__aeabi_ddiv+0x510>
1000b1c0:	45b8      	cmp	r8, r7
1000b1c2:	d800      	bhi.n	1000b1c6 <__aeabi_ddiv+0x31e>
1000b1c4:	e0f8      	b.n	1000b3b8 <__aeabi_ddiv+0x510>
1000b1c6:	9b02      	ldr	r3, [sp, #8]
1000b1c8:	19bf      	adds	r7, r7, r6
1000b1ca:	3b02      	subs	r3, #2
1000b1cc:	9302      	str	r3, [sp, #8]
1000b1ce:	4643      	mov	r3, r8
1000b1d0:	1aff      	subs	r7, r7, r3
1000b1d2:	4649      	mov	r1, r9
1000b1d4:	1c38      	adds	r0, r7, #0
1000b1d6:	f7f7 fa1f 	bl	10002618 <__aeabi_uidiv>
1000b1da:	9b00      	ldr	r3, [sp, #0]
1000b1dc:	9003      	str	r0, [sp, #12]
1000b1de:	4343      	muls	r3, r0
1000b1e0:	4649      	mov	r1, r9
1000b1e2:	1c38      	adds	r0, r7, #0
1000b1e4:	4698      	mov	r8, r3
1000b1e6:	f7f7 fa67 	bl	100026b8 <__aeabi_uidivmod>
1000b1ea:	0424      	lsls	r4, r4, #16
1000b1ec:	0409      	lsls	r1, r1, #16
1000b1ee:	0c24      	lsrs	r4, r4, #16
1000b1f0:	4321      	orrs	r1, r4
1000b1f2:	4588      	cmp	r8, r1
1000b1f4:	d90c      	bls.n	1000b210 <__aeabi_ddiv+0x368>
1000b1f6:	9b03      	ldr	r3, [sp, #12]
1000b1f8:	1989      	adds	r1, r1, r6
1000b1fa:	3b01      	subs	r3, #1
1000b1fc:	428e      	cmp	r6, r1
1000b1fe:	d900      	bls.n	1000b202 <__aeabi_ddiv+0x35a>
1000b200:	e0dc      	b.n	1000b3bc <__aeabi_ddiv+0x514>
1000b202:	4588      	cmp	r8, r1
1000b204:	d800      	bhi.n	1000b208 <__aeabi_ddiv+0x360>
1000b206:	e0d9      	b.n	1000b3bc <__aeabi_ddiv+0x514>
1000b208:	9b03      	ldr	r3, [sp, #12]
1000b20a:	1989      	adds	r1, r1, r6
1000b20c:	3b02      	subs	r3, #2
1000b20e:	9303      	str	r3, [sp, #12]
1000b210:	4643      	mov	r3, r8
1000b212:	1ac9      	subs	r1, r1, r3
1000b214:	9b02      	ldr	r3, [sp, #8]
1000b216:	9a03      	ldr	r2, [sp, #12]
1000b218:	041b      	lsls	r3, r3, #16
1000b21a:	9c05      	ldr	r4, [sp, #20]
1000b21c:	431a      	orrs	r2, r3
1000b21e:	0c10      	lsrs	r0, r2, #16
1000b220:	0413      	lsls	r3, r2, #16
1000b222:	4691      	mov	r9, r2
1000b224:	1c22      	adds	r2, r4, #0
1000b226:	9f04      	ldr	r7, [sp, #16]
1000b228:	0c1b      	lsrs	r3, r3, #16
1000b22a:	435a      	muls	r2, r3
1000b22c:	4344      	muls	r4, r0
1000b22e:	437b      	muls	r3, r7
1000b230:	4378      	muls	r0, r7
1000b232:	18e3      	adds	r3, r4, r3
1000b234:	0c17      	lsrs	r7, r2, #16
1000b236:	19db      	adds	r3, r3, r7
1000b238:	429c      	cmp	r4, r3
1000b23a:	d903      	bls.n	1000b244 <__aeabi_ddiv+0x39c>
1000b23c:	2480      	movs	r4, #128	; 0x80
1000b23e:	0264      	lsls	r4, r4, #9
1000b240:	46a4      	mov	ip, r4
1000b242:	4460      	add	r0, ip
1000b244:	0c1c      	lsrs	r4, r3, #16
1000b246:	0412      	lsls	r2, r2, #16
1000b248:	041b      	lsls	r3, r3, #16
1000b24a:	0c12      	lsrs	r2, r2, #16
1000b24c:	1900      	adds	r0, r0, r4
1000b24e:	189b      	adds	r3, r3, r2
1000b250:	4281      	cmp	r1, r0
1000b252:	d200      	bcs.n	1000b256 <__aeabi_ddiv+0x3ae>
1000b254:	e096      	b.n	1000b384 <__aeabi_ddiv+0x4dc>
1000b256:	d100      	bne.n	1000b25a <__aeabi_ddiv+0x3b2>
1000b258:	e0fc      	b.n	1000b454 <__aeabi_ddiv+0x5ac>
1000b25a:	464a      	mov	r2, r9
1000b25c:	2301      	movs	r3, #1
1000b25e:	431a      	orrs	r2, r3
1000b260:	4691      	mov	r9, r2
1000b262:	4b9b      	ldr	r3, [pc, #620]	; (1000b4d0 <__aeabi_ddiv+0x628>)
1000b264:	18eb      	adds	r3, r5, r3
1000b266:	2b00      	cmp	r3, #0
1000b268:	dc00      	bgt.n	1000b26c <__aeabi_ddiv+0x3c4>
1000b26a:	e099      	b.n	1000b3a0 <__aeabi_ddiv+0x4f8>
1000b26c:	464a      	mov	r2, r9
1000b26e:	0752      	lsls	r2, r2, #29
1000b270:	d00a      	beq.n	1000b288 <__aeabi_ddiv+0x3e0>
1000b272:	220f      	movs	r2, #15
1000b274:	4649      	mov	r1, r9
1000b276:	400a      	ands	r2, r1
1000b278:	2a04      	cmp	r2, #4
1000b27a:	d005      	beq.n	1000b288 <__aeabi_ddiv+0x3e0>
1000b27c:	3104      	adds	r1, #4
1000b27e:	4549      	cmp	r1, r9
1000b280:	4192      	sbcs	r2, r2
1000b282:	4689      	mov	r9, r1
1000b284:	4252      	negs	r2, r2
1000b286:	4493      	add	fp, r2
1000b288:	465a      	mov	r2, fp
1000b28a:	01d2      	lsls	r2, r2, #7
1000b28c:	d506      	bpl.n	1000b29c <__aeabi_ddiv+0x3f4>
1000b28e:	465a      	mov	r2, fp
1000b290:	4b90      	ldr	r3, [pc, #576]	; (1000b4d4 <__aeabi_ddiv+0x62c>)
1000b292:	401a      	ands	r2, r3
1000b294:	2380      	movs	r3, #128	; 0x80
1000b296:	4693      	mov	fp, r2
1000b298:	00db      	lsls	r3, r3, #3
1000b29a:	18eb      	adds	r3, r5, r3
1000b29c:	4a8e      	ldr	r2, [pc, #568]	; (1000b4d8 <__aeabi_ddiv+0x630>)
1000b29e:	4293      	cmp	r3, r2
1000b2a0:	dd00      	ble.n	1000b2a4 <__aeabi_ddiv+0x3fc>
1000b2a2:	e662      	b.n	1000af6a <__aeabi_ddiv+0xc2>
1000b2a4:	464a      	mov	r2, r9
1000b2a6:	4659      	mov	r1, fp
1000b2a8:	08d2      	lsrs	r2, r2, #3
1000b2aa:	0749      	lsls	r1, r1, #29
1000b2ac:	4311      	orrs	r1, r2
1000b2ae:	465a      	mov	r2, fp
1000b2b0:	4689      	mov	r9, r1
1000b2b2:	0257      	lsls	r7, r2, #9
1000b2b4:	4651      	mov	r1, sl
1000b2b6:	2201      	movs	r2, #1
1000b2b8:	055b      	lsls	r3, r3, #21
1000b2ba:	0b3f      	lsrs	r7, r7, #12
1000b2bc:	0d5b      	lsrs	r3, r3, #21
1000b2be:	400a      	ands	r2, r1
1000b2c0:	e65a      	b.n	1000af78 <__aeabi_ddiv+0xd0>
1000b2c2:	2080      	movs	r0, #128	; 0x80
1000b2c4:	465a      	mov	r2, fp
1000b2c6:	0300      	lsls	r0, r0, #12
1000b2c8:	4202      	tst	r2, r0
1000b2ca:	d008      	beq.n	1000b2de <__aeabi_ddiv+0x436>
1000b2cc:	4207      	tst	r7, r0
1000b2ce:	d106      	bne.n	1000b2de <__aeabi_ddiv+0x436>
1000b2d0:	4307      	orrs	r7, r0
1000b2d2:	033f      	lsls	r7, r7, #12
1000b2d4:	4699      	mov	r9, r3
1000b2d6:	0b3f      	lsrs	r7, r7, #12
1000b2d8:	4642      	mov	r2, r8
1000b2da:	4b80      	ldr	r3, [pc, #512]	; (1000b4dc <__aeabi_ddiv+0x634>)
1000b2dc:	e64c      	b.n	1000af78 <__aeabi_ddiv+0xd0>
1000b2de:	465f      	mov	r7, fp
1000b2e0:	4307      	orrs	r7, r0
1000b2e2:	033f      	lsls	r7, r7, #12
1000b2e4:	0b3f      	lsrs	r7, r7, #12
1000b2e6:	1c22      	adds	r2, r4, #0
1000b2e8:	4b7c      	ldr	r3, [pc, #496]	; (1000b4dc <__aeabi_ddiv+0x634>)
1000b2ea:	e645      	b.n	1000af78 <__aeabi_ddiv+0xd0>
1000b2ec:	f7fe fb78 	bl	100099e0 <__clzsi2>
1000b2f0:	1c03      	adds	r3, r0, #0
1000b2f2:	3020      	adds	r0, #32
1000b2f4:	2827      	cmp	r0, #39	; 0x27
1000b2f6:	dc00      	bgt.n	1000b2fa <__aeabi_ddiv+0x452>
1000b2f8:	e65e      	b.n	1000afb8 <__aeabi_ddiv+0x110>
1000b2fa:	3b08      	subs	r3, #8
1000b2fc:	409e      	lsls	r6, r3
1000b2fe:	2300      	movs	r3, #0
1000b300:	46b3      	mov	fp, r6
1000b302:	4699      	mov	r9, r3
1000b304:	e665      	b.n	1000afd2 <__aeabi_ddiv+0x12a>
1000b306:	4650      	mov	r0, sl
1000b308:	f7fe fb6a 	bl	100099e0 <__clzsi2>
1000b30c:	1c02      	adds	r2, r0, #0
1000b30e:	3220      	adds	r2, #32
1000b310:	2a27      	cmp	r2, #39	; 0x27
1000b312:	dc00      	bgt.n	1000b316 <__aeabi_ddiv+0x46e>
1000b314:	e675      	b.n	1000b002 <__aeabi_ddiv+0x15a>
1000b316:	4657      	mov	r7, sl
1000b318:	3808      	subs	r0, #8
1000b31a:	4087      	lsls	r7, r0
1000b31c:	2300      	movs	r3, #0
1000b31e:	e67b      	b.n	1000b018 <__aeabi_ddiv+0x170>
1000b320:	4599      	cmp	r9, r3
1000b322:	d200      	bcs.n	1000b326 <__aeabi_ddiv+0x47e>
1000b324:	e6af      	b.n	1000b086 <__aeabi_ddiv+0x1de>
1000b326:	465a      	mov	r2, fp
1000b328:	4659      	mov	r1, fp
1000b32a:	0854      	lsrs	r4, r2, #1
1000b32c:	464a      	mov	r2, r9
1000b32e:	07c8      	lsls	r0, r1, #31
1000b330:	0852      	lsrs	r2, r2, #1
1000b332:	4302      	orrs	r2, r0
1000b334:	9203      	str	r2, [sp, #12]
1000b336:	464a      	mov	r2, r9
1000b338:	07d2      	lsls	r2, r2, #31
1000b33a:	4690      	mov	r8, r2
1000b33c:	e6a9      	b.n	1000b092 <__aeabi_ddiv+0x1ea>
1000b33e:	2700      	movs	r7, #0
1000b340:	4588      	cmp	r8, r1
1000b342:	d300      	bcc.n	1000b346 <__aeabi_ddiv+0x49e>
1000b344:	e71c      	b.n	1000b180 <__aeabi_ddiv+0x2d8>
1000b346:	9f01      	ldr	r7, [sp, #4]
1000b348:	465a      	mov	r2, fp
1000b34a:	46bc      	mov	ip, r7
1000b34c:	44e0      	add	r8, ip
1000b34e:	45b8      	cmp	r8, r7
1000b350:	41bf      	sbcs	r7, r7
1000b352:	427f      	negs	r7, r7
1000b354:	19bf      	adds	r7, r7, r6
1000b356:	18ff      	adds	r7, r7, r3
1000b358:	3a01      	subs	r2, #1
1000b35a:	42be      	cmp	r6, r7
1000b35c:	d206      	bcs.n	1000b36c <__aeabi_ddiv+0x4c4>
1000b35e:	42bc      	cmp	r4, r7
1000b360:	d85f      	bhi.n	1000b422 <__aeabi_ddiv+0x57a>
1000b362:	d100      	bne.n	1000b366 <__aeabi_ddiv+0x4be>
1000b364:	e09f      	b.n	1000b4a6 <__aeabi_ddiv+0x5fe>
1000b366:	1b3f      	subs	r7, r7, r4
1000b368:	4693      	mov	fp, r2
1000b36a:	e709      	b.n	1000b180 <__aeabi_ddiv+0x2d8>
1000b36c:	42b7      	cmp	r7, r6
1000b36e:	d1fa      	bne.n	1000b366 <__aeabi_ddiv+0x4be>
1000b370:	9b01      	ldr	r3, [sp, #4]
1000b372:	4543      	cmp	r3, r8
1000b374:	d9f3      	bls.n	1000b35e <__aeabi_ddiv+0x4b6>
1000b376:	1b37      	subs	r7, r6, r4
1000b378:	4693      	mov	fp, r2
1000b37a:	e701      	b.n	1000b180 <__aeabi_ddiv+0x2d8>
1000b37c:	4693      	mov	fp, r2
1000b37e:	e6d4      	b.n	1000b12a <__aeabi_ddiv+0x282>
1000b380:	9302      	str	r3, [sp, #8]
1000b382:	e6b1      	b.n	1000b0e8 <__aeabi_ddiv+0x240>
1000b384:	464a      	mov	r2, r9
1000b386:	1989      	adds	r1, r1, r6
1000b388:	3a01      	subs	r2, #1
1000b38a:	428e      	cmp	r6, r1
1000b38c:	d918      	bls.n	1000b3c0 <__aeabi_ddiv+0x518>
1000b38e:	4691      	mov	r9, r2
1000b390:	4281      	cmp	r1, r0
1000b392:	d000      	beq.n	1000b396 <__aeabi_ddiv+0x4ee>
1000b394:	e761      	b.n	1000b25a <__aeabi_ddiv+0x3b2>
1000b396:	9a01      	ldr	r2, [sp, #4]
1000b398:	429a      	cmp	r2, r3
1000b39a:	d000      	beq.n	1000b39e <__aeabi_ddiv+0x4f6>
1000b39c:	e75d      	b.n	1000b25a <__aeabi_ddiv+0x3b2>
1000b39e:	e760      	b.n	1000b262 <__aeabi_ddiv+0x3ba>
1000b3a0:	4f4f      	ldr	r7, [pc, #316]	; (1000b4e0 <__aeabi_ddiv+0x638>)
1000b3a2:	1b7f      	subs	r7, r7, r5
1000b3a4:	2f38      	cmp	r7, #56	; 0x38
1000b3a6:	dd13      	ble.n	1000b3d0 <__aeabi_ddiv+0x528>
1000b3a8:	2201      	movs	r2, #1
1000b3aa:	4653      	mov	r3, sl
1000b3ac:	401a      	ands	r2, r3
1000b3ae:	e64f      	b.n	1000b050 <__aeabi_ddiv+0x1a8>
1000b3b0:	2301      	movs	r3, #1
1000b3b2:	425b      	negs	r3, r3
1000b3b4:	4699      	mov	r9, r3
1000b3b6:	e754      	b.n	1000b262 <__aeabi_ddiv+0x3ba>
1000b3b8:	9302      	str	r3, [sp, #8]
1000b3ba:	e708      	b.n	1000b1ce <__aeabi_ddiv+0x326>
1000b3bc:	9303      	str	r3, [sp, #12]
1000b3be:	e727      	b.n	1000b210 <__aeabi_ddiv+0x368>
1000b3c0:	4288      	cmp	r0, r1
1000b3c2:	d83c      	bhi.n	1000b43e <__aeabi_ddiv+0x596>
1000b3c4:	d074      	beq.n	1000b4b0 <__aeabi_ddiv+0x608>
1000b3c6:	4691      	mov	r9, r2
1000b3c8:	e747      	b.n	1000b25a <__aeabi_ddiv+0x3b2>
1000b3ca:	9b01      	ldr	r3, [sp, #4]
1000b3cc:	469a      	mov	sl, r3
1000b3ce:	e748      	b.n	1000b262 <__aeabi_ddiv+0x3ba>
1000b3d0:	2f1f      	cmp	r7, #31
1000b3d2:	dc44      	bgt.n	1000b45e <__aeabi_ddiv+0x5b6>
1000b3d4:	4b43      	ldr	r3, [pc, #268]	; (1000b4e4 <__aeabi_ddiv+0x63c>)
1000b3d6:	464a      	mov	r2, r9
1000b3d8:	469c      	mov	ip, r3
1000b3da:	465b      	mov	r3, fp
1000b3dc:	4465      	add	r5, ip
1000b3de:	40fa      	lsrs	r2, r7
1000b3e0:	40ab      	lsls	r3, r5
1000b3e2:	4313      	orrs	r3, r2
1000b3e4:	464a      	mov	r2, r9
1000b3e6:	40aa      	lsls	r2, r5
1000b3e8:	1c15      	adds	r5, r2, #0
1000b3ea:	1e6a      	subs	r2, r5, #1
1000b3ec:	4195      	sbcs	r5, r2
1000b3ee:	465a      	mov	r2, fp
1000b3f0:	40fa      	lsrs	r2, r7
1000b3f2:	432b      	orrs	r3, r5
1000b3f4:	1c17      	adds	r7, r2, #0
1000b3f6:	075a      	lsls	r2, r3, #29
1000b3f8:	d009      	beq.n	1000b40e <__aeabi_ddiv+0x566>
1000b3fa:	220f      	movs	r2, #15
1000b3fc:	401a      	ands	r2, r3
1000b3fe:	2a04      	cmp	r2, #4
1000b400:	d005      	beq.n	1000b40e <__aeabi_ddiv+0x566>
1000b402:	1d1a      	adds	r2, r3, #4
1000b404:	429a      	cmp	r2, r3
1000b406:	419b      	sbcs	r3, r3
1000b408:	425b      	negs	r3, r3
1000b40a:	18ff      	adds	r7, r7, r3
1000b40c:	1c13      	adds	r3, r2, #0
1000b40e:	023a      	lsls	r2, r7, #8
1000b410:	d53e      	bpl.n	1000b490 <__aeabi_ddiv+0x5e8>
1000b412:	4653      	mov	r3, sl
1000b414:	2201      	movs	r2, #1
1000b416:	2100      	movs	r1, #0
1000b418:	401a      	ands	r2, r3
1000b41a:	2700      	movs	r7, #0
1000b41c:	2301      	movs	r3, #1
1000b41e:	4689      	mov	r9, r1
1000b420:	e5aa      	b.n	1000af78 <__aeabi_ddiv+0xd0>
1000b422:	2302      	movs	r3, #2
1000b424:	425b      	negs	r3, r3
1000b426:	469c      	mov	ip, r3
1000b428:	9a01      	ldr	r2, [sp, #4]
1000b42a:	44e3      	add	fp, ip
1000b42c:	4694      	mov	ip, r2
1000b42e:	44e0      	add	r8, ip
1000b430:	4590      	cmp	r8, r2
1000b432:	419b      	sbcs	r3, r3
1000b434:	425b      	negs	r3, r3
1000b436:	199b      	adds	r3, r3, r6
1000b438:	19df      	adds	r7, r3, r7
1000b43a:	1b3f      	subs	r7, r7, r4
1000b43c:	e6a0      	b.n	1000b180 <__aeabi_ddiv+0x2d8>
1000b43e:	9f01      	ldr	r7, [sp, #4]
1000b440:	464a      	mov	r2, r9
1000b442:	007c      	lsls	r4, r7, #1
1000b444:	42bc      	cmp	r4, r7
1000b446:	41bf      	sbcs	r7, r7
1000b448:	427f      	negs	r7, r7
1000b44a:	19bf      	adds	r7, r7, r6
1000b44c:	3a02      	subs	r2, #2
1000b44e:	19c9      	adds	r1, r1, r7
1000b450:	9401      	str	r4, [sp, #4]
1000b452:	e79c      	b.n	1000b38e <__aeabi_ddiv+0x4e6>
1000b454:	2b00      	cmp	r3, #0
1000b456:	d195      	bne.n	1000b384 <__aeabi_ddiv+0x4dc>
1000b458:	2200      	movs	r2, #0
1000b45a:	9201      	str	r2, [sp, #4]
1000b45c:	e79b      	b.n	1000b396 <__aeabi_ddiv+0x4ee>
1000b45e:	465a      	mov	r2, fp
1000b460:	4b21      	ldr	r3, [pc, #132]	; (1000b4e8 <__aeabi_ddiv+0x640>)
1000b462:	1b5b      	subs	r3, r3, r5
1000b464:	40da      	lsrs	r2, r3
1000b466:	2f20      	cmp	r7, #32
1000b468:	d027      	beq.n	1000b4ba <__aeabi_ddiv+0x612>
1000b46a:	4b20      	ldr	r3, [pc, #128]	; (1000b4ec <__aeabi_ddiv+0x644>)
1000b46c:	469c      	mov	ip, r3
1000b46e:	465b      	mov	r3, fp
1000b470:	4465      	add	r5, ip
1000b472:	40ab      	lsls	r3, r5
1000b474:	4649      	mov	r1, r9
1000b476:	430b      	orrs	r3, r1
1000b478:	1e59      	subs	r1, r3, #1
1000b47a:	418b      	sbcs	r3, r1
1000b47c:	4313      	orrs	r3, r2
1000b47e:	2207      	movs	r2, #7
1000b480:	2700      	movs	r7, #0
1000b482:	401a      	ands	r2, r3
1000b484:	d007      	beq.n	1000b496 <__aeabi_ddiv+0x5ee>
1000b486:	220f      	movs	r2, #15
1000b488:	2700      	movs	r7, #0
1000b48a:	401a      	ands	r2, r3
1000b48c:	2a04      	cmp	r2, #4
1000b48e:	d1b8      	bne.n	1000b402 <__aeabi_ddiv+0x55a>
1000b490:	077a      	lsls	r2, r7, #29
1000b492:	027f      	lsls	r7, r7, #9
1000b494:	0b3f      	lsrs	r7, r7, #12
1000b496:	08db      	lsrs	r3, r3, #3
1000b498:	4313      	orrs	r3, r2
1000b49a:	4699      	mov	r9, r3
1000b49c:	2201      	movs	r2, #1
1000b49e:	4653      	mov	r3, sl
1000b4a0:	401a      	ands	r2, r3
1000b4a2:	2300      	movs	r3, #0
1000b4a4:	e568      	b.n	1000af78 <__aeabi_ddiv+0xd0>
1000b4a6:	4541      	cmp	r1, r8
1000b4a8:	d8bb      	bhi.n	1000b422 <__aeabi_ddiv+0x57a>
1000b4aa:	4693      	mov	fp, r2
1000b4ac:	2700      	movs	r7, #0
1000b4ae:	e667      	b.n	1000b180 <__aeabi_ddiv+0x2d8>
1000b4b0:	9c01      	ldr	r4, [sp, #4]
1000b4b2:	429c      	cmp	r4, r3
1000b4b4:	d3c3      	bcc.n	1000b43e <__aeabi_ddiv+0x596>
1000b4b6:	4691      	mov	r9, r2
1000b4b8:	e76d      	b.n	1000b396 <__aeabi_ddiv+0x4ee>
1000b4ba:	2300      	movs	r3, #0
1000b4bc:	e7da      	b.n	1000b474 <__aeabi_ddiv+0x5cc>
1000b4be:	2780      	movs	r7, #128	; 0x80
1000b4c0:	465b      	mov	r3, fp
1000b4c2:	033f      	lsls	r7, r7, #12
1000b4c4:	431f      	orrs	r7, r3
1000b4c6:	033f      	lsls	r7, r7, #12
1000b4c8:	0b3f      	lsrs	r7, r7, #12
1000b4ca:	9a01      	ldr	r2, [sp, #4]
1000b4cc:	4b03      	ldr	r3, [pc, #12]	; (1000b4dc <__aeabi_ddiv+0x634>)
1000b4ce:	e553      	b.n	1000af78 <__aeabi_ddiv+0xd0>
1000b4d0:	000003ff 	.word	0x000003ff
1000b4d4:	feffffff 	.word	0xfeffffff
1000b4d8:	000007fe 	.word	0x000007fe
1000b4dc:	000007ff 	.word	0x000007ff
1000b4e0:	fffffc02 	.word	0xfffffc02
1000b4e4:	0000041e 	.word	0x0000041e
1000b4e8:	fffffbe2 	.word	0xfffffbe2
1000b4ec:	0000043e 	.word	0x0000043e

1000b4f0 <__eqdf2>:
1000b4f0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b4f2:	465f      	mov	r7, fp
1000b4f4:	464d      	mov	r5, r9
1000b4f6:	4644      	mov	r4, r8
1000b4f8:	4656      	mov	r6, sl
1000b4fa:	b4f0      	push	{r4, r5, r6, r7}
1000b4fc:	031f      	lsls	r7, r3, #12
1000b4fe:	005c      	lsls	r4, r3, #1
1000b500:	0fdb      	lsrs	r3, r3, #31
1000b502:	4699      	mov	r9, r3
1000b504:	4b1b      	ldr	r3, [pc, #108]	; (1000b574 <__eqdf2+0x84>)
1000b506:	030e      	lsls	r6, r1, #12
1000b508:	004d      	lsls	r5, r1, #1
1000b50a:	0fc9      	lsrs	r1, r1, #31
1000b50c:	4684      	mov	ip, r0
1000b50e:	0b36      	lsrs	r6, r6, #12
1000b510:	0d6d      	lsrs	r5, r5, #21
1000b512:	468b      	mov	fp, r1
1000b514:	4690      	mov	r8, r2
1000b516:	0b3f      	lsrs	r7, r7, #12
1000b518:	0d64      	lsrs	r4, r4, #21
1000b51a:	429d      	cmp	r5, r3
1000b51c:	d00c      	beq.n	1000b538 <__eqdf2+0x48>
1000b51e:	4b15      	ldr	r3, [pc, #84]	; (1000b574 <__eqdf2+0x84>)
1000b520:	429c      	cmp	r4, r3
1000b522:	d010      	beq.n	1000b546 <__eqdf2+0x56>
1000b524:	2301      	movs	r3, #1
1000b526:	42a5      	cmp	r5, r4
1000b528:	d014      	beq.n	1000b554 <__eqdf2+0x64>
1000b52a:	1c18      	adds	r0, r3, #0
1000b52c:	bc3c      	pop	{r2, r3, r4, r5}
1000b52e:	4690      	mov	r8, r2
1000b530:	4699      	mov	r9, r3
1000b532:	46a2      	mov	sl, r4
1000b534:	46ab      	mov	fp, r5
1000b536:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b538:	1c31      	adds	r1, r6, #0
1000b53a:	2301      	movs	r3, #1
1000b53c:	4301      	orrs	r1, r0
1000b53e:	d1f4      	bne.n	1000b52a <__eqdf2+0x3a>
1000b540:	4b0c      	ldr	r3, [pc, #48]	; (1000b574 <__eqdf2+0x84>)
1000b542:	429c      	cmp	r4, r3
1000b544:	d1ee      	bne.n	1000b524 <__eqdf2+0x34>
1000b546:	433a      	orrs	r2, r7
1000b548:	2301      	movs	r3, #1
1000b54a:	2a00      	cmp	r2, #0
1000b54c:	d1ed      	bne.n	1000b52a <__eqdf2+0x3a>
1000b54e:	2301      	movs	r3, #1
1000b550:	42a5      	cmp	r5, r4
1000b552:	d1ea      	bne.n	1000b52a <__eqdf2+0x3a>
1000b554:	42be      	cmp	r6, r7
1000b556:	d1e8      	bne.n	1000b52a <__eqdf2+0x3a>
1000b558:	45c4      	cmp	ip, r8
1000b55a:	d1e6      	bne.n	1000b52a <__eqdf2+0x3a>
1000b55c:	45cb      	cmp	fp, r9
1000b55e:	d006      	beq.n	1000b56e <__eqdf2+0x7e>
1000b560:	2d00      	cmp	r5, #0
1000b562:	d1e2      	bne.n	1000b52a <__eqdf2+0x3a>
1000b564:	4330      	orrs	r0, r6
1000b566:	1c03      	adds	r3, r0, #0
1000b568:	1e58      	subs	r0, r3, #1
1000b56a:	4183      	sbcs	r3, r0
1000b56c:	e7dd      	b.n	1000b52a <__eqdf2+0x3a>
1000b56e:	2300      	movs	r3, #0
1000b570:	e7db      	b.n	1000b52a <__eqdf2+0x3a>
1000b572:	46c0      	nop			; (mov r8, r8)
1000b574:	000007ff 	.word	0x000007ff

1000b578 <__gedf2>:
1000b578:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b57a:	4657      	mov	r7, sl
1000b57c:	4645      	mov	r5, r8
1000b57e:	464e      	mov	r6, r9
1000b580:	b4e0      	push	{r5, r6, r7}
1000b582:	030f      	lsls	r7, r1, #12
1000b584:	004e      	lsls	r6, r1, #1
1000b586:	0fc9      	lsrs	r1, r1, #31
1000b588:	468a      	mov	sl, r1
1000b58a:	4932      	ldr	r1, [pc, #200]	; (1000b654 <__gedf2+0xdc>)
1000b58c:	031d      	lsls	r5, r3, #12
1000b58e:	005c      	lsls	r4, r3, #1
1000b590:	4684      	mov	ip, r0
1000b592:	0b3f      	lsrs	r7, r7, #12
1000b594:	0d76      	lsrs	r6, r6, #21
1000b596:	4690      	mov	r8, r2
1000b598:	0b2d      	lsrs	r5, r5, #12
1000b59a:	0d64      	lsrs	r4, r4, #21
1000b59c:	0fdb      	lsrs	r3, r3, #31
1000b59e:	428e      	cmp	r6, r1
1000b5a0:	d00f      	beq.n	1000b5c2 <__gedf2+0x4a>
1000b5a2:	428c      	cmp	r4, r1
1000b5a4:	d039      	beq.n	1000b61a <__gedf2+0xa2>
1000b5a6:	2e00      	cmp	r6, #0
1000b5a8:	d110      	bne.n	1000b5cc <__gedf2+0x54>
1000b5aa:	4338      	orrs	r0, r7
1000b5ac:	4241      	negs	r1, r0
1000b5ae:	4141      	adcs	r1, r0
1000b5b0:	4689      	mov	r9, r1
1000b5b2:	2c00      	cmp	r4, #0
1000b5b4:	d127      	bne.n	1000b606 <__gedf2+0x8e>
1000b5b6:	432a      	orrs	r2, r5
1000b5b8:	d125      	bne.n	1000b606 <__gedf2+0x8e>
1000b5ba:	2000      	movs	r0, #0
1000b5bc:	2900      	cmp	r1, #0
1000b5be:	d10e      	bne.n	1000b5de <__gedf2+0x66>
1000b5c0:	e008      	b.n	1000b5d4 <__gedf2+0x5c>
1000b5c2:	1c39      	adds	r1, r7, #0
1000b5c4:	4301      	orrs	r1, r0
1000b5c6:	d12e      	bne.n	1000b626 <__gedf2+0xae>
1000b5c8:	42b4      	cmp	r4, r6
1000b5ca:	d026      	beq.n	1000b61a <__gedf2+0xa2>
1000b5cc:	2c00      	cmp	r4, #0
1000b5ce:	d00b      	beq.n	1000b5e8 <__gedf2+0x70>
1000b5d0:	459a      	cmp	sl, r3
1000b5d2:	d00d      	beq.n	1000b5f0 <__gedf2+0x78>
1000b5d4:	4653      	mov	r3, sl
1000b5d6:	4259      	negs	r1, r3
1000b5d8:	2301      	movs	r3, #1
1000b5da:	4319      	orrs	r1, r3
1000b5dc:	1c08      	adds	r0, r1, #0
1000b5de:	bc1c      	pop	{r2, r3, r4}
1000b5e0:	4690      	mov	r8, r2
1000b5e2:	4699      	mov	r9, r3
1000b5e4:	46a2      	mov	sl, r4
1000b5e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b5e8:	432a      	orrs	r2, r5
1000b5ea:	d0f3      	beq.n	1000b5d4 <__gedf2+0x5c>
1000b5ec:	459a      	cmp	sl, r3
1000b5ee:	d1f1      	bne.n	1000b5d4 <__gedf2+0x5c>
1000b5f0:	42a6      	cmp	r6, r4
1000b5f2:	dcef      	bgt.n	1000b5d4 <__gedf2+0x5c>
1000b5f4:	da1a      	bge.n	1000b62c <__gedf2+0xb4>
1000b5f6:	4650      	mov	r0, sl
1000b5f8:	4241      	negs	r1, r0
1000b5fa:	4148      	adcs	r0, r1
1000b5fc:	2301      	movs	r3, #1
1000b5fe:	4241      	negs	r1, r0
1000b600:	4319      	orrs	r1, r3
1000b602:	1c08      	adds	r0, r1, #0
1000b604:	e7eb      	b.n	1000b5de <__gedf2+0x66>
1000b606:	464a      	mov	r2, r9
1000b608:	2a00      	cmp	r2, #0
1000b60a:	d0e1      	beq.n	1000b5d0 <__gedf2+0x58>
1000b60c:	4258      	negs	r0, r3
1000b60e:	4158      	adcs	r0, r3
1000b610:	2201      	movs	r2, #1
1000b612:	4241      	negs	r1, r0
1000b614:	4311      	orrs	r1, r2
1000b616:	1c08      	adds	r0, r1, #0
1000b618:	e7e1      	b.n	1000b5de <__gedf2+0x66>
1000b61a:	1c29      	adds	r1, r5, #0
1000b61c:	4311      	orrs	r1, r2
1000b61e:	d102      	bne.n	1000b626 <__gedf2+0xae>
1000b620:	2e00      	cmp	r6, #0
1000b622:	d0c2      	beq.n	1000b5aa <__gedf2+0x32>
1000b624:	e7d4      	b.n	1000b5d0 <__gedf2+0x58>
1000b626:	2002      	movs	r0, #2
1000b628:	4240      	negs	r0, r0
1000b62a:	e7d8      	b.n	1000b5de <__gedf2+0x66>
1000b62c:	42af      	cmp	r7, r5
1000b62e:	d8d1      	bhi.n	1000b5d4 <__gedf2+0x5c>
1000b630:	d009      	beq.n	1000b646 <__gedf2+0xce>
1000b632:	2000      	movs	r0, #0
1000b634:	42af      	cmp	r7, r5
1000b636:	d2d2      	bcs.n	1000b5de <__gedf2+0x66>
1000b638:	4650      	mov	r0, sl
1000b63a:	4241      	negs	r1, r0
1000b63c:	4148      	adcs	r0, r1
1000b63e:	2301      	movs	r3, #1
1000b640:	4240      	negs	r0, r0
1000b642:	4318      	orrs	r0, r3
1000b644:	e7cb      	b.n	1000b5de <__gedf2+0x66>
1000b646:	45c4      	cmp	ip, r8
1000b648:	d8c4      	bhi.n	1000b5d4 <__gedf2+0x5c>
1000b64a:	2000      	movs	r0, #0
1000b64c:	45c4      	cmp	ip, r8
1000b64e:	d3f3      	bcc.n	1000b638 <__gedf2+0xc0>
1000b650:	e7c5      	b.n	1000b5de <__gedf2+0x66>
1000b652:	46c0      	nop			; (mov r8, r8)
1000b654:	000007ff 	.word	0x000007ff

1000b658 <__ledf2>:
1000b658:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b65a:	465f      	mov	r7, fp
1000b65c:	464d      	mov	r5, r9
1000b65e:	4644      	mov	r4, r8
1000b660:	4656      	mov	r6, sl
1000b662:	4680      	mov	r8, r0
1000b664:	b4f0      	push	{r4, r5, r6, r7}
1000b666:	1c06      	adds	r6, r0, #0
1000b668:	0308      	lsls	r0, r1, #12
1000b66a:	0b00      	lsrs	r0, r0, #12
1000b66c:	4684      	mov	ip, r0
1000b66e:	482c      	ldr	r0, [pc, #176]	; (1000b720 <__ledf2+0xc8>)
1000b670:	004c      	lsls	r4, r1, #1
1000b672:	031f      	lsls	r7, r3, #12
1000b674:	005d      	lsls	r5, r3, #1
1000b676:	0fc9      	lsrs	r1, r1, #31
1000b678:	0d64      	lsrs	r4, r4, #21
1000b67a:	468b      	mov	fp, r1
1000b67c:	4691      	mov	r9, r2
1000b67e:	0b3f      	lsrs	r7, r7, #12
1000b680:	0d6d      	lsrs	r5, r5, #21
1000b682:	0fdb      	lsrs	r3, r3, #31
1000b684:	4284      	cmp	r4, r0
1000b686:	d012      	beq.n	1000b6ae <__ledf2+0x56>
1000b688:	4285      	cmp	r5, r0
1000b68a:	d025      	beq.n	1000b6d8 <__ledf2+0x80>
1000b68c:	2c00      	cmp	r4, #0
1000b68e:	d114      	bne.n	1000b6ba <__ledf2+0x62>
1000b690:	4661      	mov	r1, ip
1000b692:	430e      	orrs	r6, r1
1000b694:	4270      	negs	r0, r6
1000b696:	4146      	adcs	r6, r0
1000b698:	2d00      	cmp	r5, #0
1000b69a:	d035      	beq.n	1000b708 <__ledf2+0xb0>
1000b69c:	2e00      	cmp	r6, #0
1000b69e:	d021      	beq.n	1000b6e4 <__ledf2+0x8c>
1000b6a0:	4258      	negs	r0, r3
1000b6a2:	4158      	adcs	r0, r3
1000b6a4:	2101      	movs	r1, #1
1000b6a6:	4243      	negs	r3, r0
1000b6a8:	430b      	orrs	r3, r1
1000b6aa:	1c18      	adds	r0, r3, #0
1000b6ac:	e00e      	b.n	1000b6cc <__ledf2+0x74>
1000b6ae:	4661      	mov	r1, ip
1000b6b0:	2002      	movs	r0, #2
1000b6b2:	4331      	orrs	r1, r6
1000b6b4:	d10a      	bne.n	1000b6cc <__ledf2+0x74>
1000b6b6:	42a5      	cmp	r5, r4
1000b6b8:	d00e      	beq.n	1000b6d8 <__ledf2+0x80>
1000b6ba:	2d00      	cmp	r5, #0
1000b6bc:	d112      	bne.n	1000b6e4 <__ledf2+0x8c>
1000b6be:	433a      	orrs	r2, r7
1000b6c0:	d110      	bne.n	1000b6e4 <__ledf2+0x8c>
1000b6c2:	465b      	mov	r3, fp
1000b6c4:	4259      	negs	r1, r3
1000b6c6:	2301      	movs	r3, #1
1000b6c8:	4319      	orrs	r1, r3
1000b6ca:	1c08      	adds	r0, r1, #0
1000b6cc:	bc3c      	pop	{r2, r3, r4, r5}
1000b6ce:	4690      	mov	r8, r2
1000b6d0:	4699      	mov	r9, r3
1000b6d2:	46a2      	mov	sl, r4
1000b6d4:	46ab      	mov	fp, r5
1000b6d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b6d8:	1c39      	adds	r1, r7, #0
1000b6da:	2002      	movs	r0, #2
1000b6dc:	4311      	orrs	r1, r2
1000b6de:	d1f5      	bne.n	1000b6cc <__ledf2+0x74>
1000b6e0:	2c00      	cmp	r4, #0
1000b6e2:	d0d5      	beq.n	1000b690 <__ledf2+0x38>
1000b6e4:	459b      	cmp	fp, r3
1000b6e6:	d1ec      	bne.n	1000b6c2 <__ledf2+0x6a>
1000b6e8:	42ac      	cmp	r4, r5
1000b6ea:	dcea      	bgt.n	1000b6c2 <__ledf2+0x6a>
1000b6ec:	db05      	blt.n	1000b6fa <__ledf2+0xa2>
1000b6ee:	45bc      	cmp	ip, r7
1000b6f0:	d8e7      	bhi.n	1000b6c2 <__ledf2+0x6a>
1000b6f2:	d00f      	beq.n	1000b714 <__ledf2+0xbc>
1000b6f4:	2000      	movs	r0, #0
1000b6f6:	45bc      	cmp	ip, r7
1000b6f8:	d2e8      	bcs.n	1000b6cc <__ledf2+0x74>
1000b6fa:	4658      	mov	r0, fp
1000b6fc:	4241      	negs	r1, r0
1000b6fe:	4148      	adcs	r0, r1
1000b700:	4241      	negs	r1, r0
1000b702:	2001      	movs	r0, #1
1000b704:	4308      	orrs	r0, r1
1000b706:	e7e1      	b.n	1000b6cc <__ledf2+0x74>
1000b708:	433a      	orrs	r2, r7
1000b70a:	d1c7      	bne.n	1000b69c <__ledf2+0x44>
1000b70c:	2000      	movs	r0, #0
1000b70e:	2e00      	cmp	r6, #0
1000b710:	d1dc      	bne.n	1000b6cc <__ledf2+0x74>
1000b712:	e7d6      	b.n	1000b6c2 <__ledf2+0x6a>
1000b714:	45c8      	cmp	r8, r9
1000b716:	d8d4      	bhi.n	1000b6c2 <__ledf2+0x6a>
1000b718:	2000      	movs	r0, #0
1000b71a:	45c8      	cmp	r8, r9
1000b71c:	d3ed      	bcc.n	1000b6fa <__ledf2+0xa2>
1000b71e:	e7d5      	b.n	1000b6cc <__ledf2+0x74>
1000b720:	000007ff 	.word	0x000007ff

1000b724 <__aeabi_dmul>:
1000b724:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b726:	465f      	mov	r7, fp
1000b728:	4656      	mov	r6, sl
1000b72a:	464d      	mov	r5, r9
1000b72c:	4644      	mov	r4, r8
1000b72e:	b4f0      	push	{r4, r5, r6, r7}
1000b730:	1c05      	adds	r5, r0, #0
1000b732:	1c06      	adds	r6, r0, #0
1000b734:	0308      	lsls	r0, r1, #12
1000b736:	b087      	sub	sp, #28
1000b738:	4699      	mov	r9, r3
1000b73a:	004f      	lsls	r7, r1, #1
1000b73c:	0b03      	lsrs	r3, r0, #12
1000b73e:	0fcc      	lsrs	r4, r1, #31
1000b740:	4692      	mov	sl, r2
1000b742:	469b      	mov	fp, r3
1000b744:	0d7f      	lsrs	r7, r7, #21
1000b746:	9401      	str	r4, [sp, #4]
1000b748:	d067      	beq.n	1000b81a <__aeabi_dmul+0xf6>
1000b74a:	4b6c      	ldr	r3, [pc, #432]	; (1000b8fc <__aeabi_dmul+0x1d8>)
1000b74c:	429f      	cmp	r7, r3
1000b74e:	d036      	beq.n	1000b7be <__aeabi_dmul+0x9a>
1000b750:	2080      	movs	r0, #128	; 0x80
1000b752:	465b      	mov	r3, fp
1000b754:	0340      	lsls	r0, r0, #13
1000b756:	4318      	orrs	r0, r3
1000b758:	00c0      	lsls	r0, r0, #3
1000b75a:	0f6b      	lsrs	r3, r5, #29
1000b75c:	4318      	orrs	r0, r3
1000b75e:	4b68      	ldr	r3, [pc, #416]	; (1000b900 <__aeabi_dmul+0x1dc>)
1000b760:	4683      	mov	fp, r0
1000b762:	469c      	mov	ip, r3
1000b764:	2300      	movs	r3, #0
1000b766:	4698      	mov	r8, r3
1000b768:	00ee      	lsls	r6, r5, #3
1000b76a:	4467      	add	r7, ip
1000b76c:	9300      	str	r3, [sp, #0]
1000b76e:	464b      	mov	r3, r9
1000b770:	4649      	mov	r1, r9
1000b772:	031d      	lsls	r5, r3, #12
1000b774:	0fc9      	lsrs	r1, r1, #31
1000b776:	005b      	lsls	r3, r3, #1
1000b778:	4652      	mov	r2, sl
1000b77a:	0b2d      	lsrs	r5, r5, #12
1000b77c:	0d5b      	lsrs	r3, r3, #21
1000b77e:	4689      	mov	r9, r1
1000b780:	d100      	bne.n	1000b784 <__aeabi_dmul+0x60>
1000b782:	e06e      	b.n	1000b862 <__aeabi_dmul+0x13e>
1000b784:	495d      	ldr	r1, [pc, #372]	; (1000b8fc <__aeabi_dmul+0x1d8>)
1000b786:	428b      	cmp	r3, r1
1000b788:	d064      	beq.n	1000b854 <__aeabi_dmul+0x130>
1000b78a:	2080      	movs	r0, #128	; 0x80
1000b78c:	495c      	ldr	r1, [pc, #368]	; (1000b900 <__aeabi_dmul+0x1dc>)
1000b78e:	0340      	lsls	r0, r0, #13
1000b790:	468c      	mov	ip, r1
1000b792:	2100      	movs	r1, #0
1000b794:	4305      	orrs	r5, r0
1000b796:	00ed      	lsls	r5, r5, #3
1000b798:	0f50      	lsrs	r0, r2, #29
1000b79a:	4305      	orrs	r5, r0
1000b79c:	00d2      	lsls	r2, r2, #3
1000b79e:	4463      	add	r3, ip
1000b7a0:	4648      	mov	r0, r9
1000b7a2:	18ff      	adds	r7, r7, r3
1000b7a4:	1c7b      	adds	r3, r7, #1
1000b7a6:	469a      	mov	sl, r3
1000b7a8:	9b00      	ldr	r3, [sp, #0]
1000b7aa:	4060      	eors	r0, r4
1000b7ac:	9002      	str	r0, [sp, #8]
1000b7ae:	430b      	orrs	r3, r1
1000b7b0:	2b0f      	cmp	r3, #15
1000b7b2:	d900      	bls.n	1000b7b6 <__aeabi_dmul+0x92>
1000b7b4:	e0ac      	b.n	1000b910 <__aeabi_dmul+0x1ec>
1000b7b6:	4853      	ldr	r0, [pc, #332]	; (1000b904 <__aeabi_dmul+0x1e0>)
1000b7b8:	009b      	lsls	r3, r3, #2
1000b7ba:	58c3      	ldr	r3, [r0, r3]
1000b7bc:	469f      	mov	pc, r3
1000b7be:	465b      	mov	r3, fp
1000b7c0:	431d      	orrs	r5, r3
1000b7c2:	d000      	beq.n	1000b7c6 <__aeabi_dmul+0xa2>
1000b7c4:	e082      	b.n	1000b8cc <__aeabi_dmul+0x1a8>
1000b7c6:	2308      	movs	r3, #8
1000b7c8:	9300      	str	r3, [sp, #0]
1000b7ca:	2300      	movs	r3, #0
1000b7cc:	469b      	mov	fp, r3
1000b7ce:	3302      	adds	r3, #2
1000b7d0:	2600      	movs	r6, #0
1000b7d2:	4698      	mov	r8, r3
1000b7d4:	e7cb      	b.n	1000b76e <__aeabi_dmul+0x4a>
1000b7d6:	9b02      	ldr	r3, [sp, #8]
1000b7d8:	9301      	str	r3, [sp, #4]
1000b7da:	4643      	mov	r3, r8
1000b7dc:	2b02      	cmp	r3, #2
1000b7de:	d159      	bne.n	1000b894 <__aeabi_dmul+0x170>
1000b7e0:	2401      	movs	r4, #1
1000b7e2:	2500      	movs	r5, #0
1000b7e4:	2600      	movs	r6, #0
1000b7e6:	9b01      	ldr	r3, [sp, #4]
1000b7e8:	401c      	ands	r4, r3
1000b7ea:	4b44      	ldr	r3, [pc, #272]	; (1000b8fc <__aeabi_dmul+0x1d8>)
1000b7ec:	2100      	movs	r1, #0
1000b7ee:	032d      	lsls	r5, r5, #12
1000b7f0:	0d0a      	lsrs	r2, r1, #20
1000b7f2:	0512      	lsls	r2, r2, #20
1000b7f4:	0b2d      	lsrs	r5, r5, #12
1000b7f6:	4315      	orrs	r5, r2
1000b7f8:	4a43      	ldr	r2, [pc, #268]	; (1000b908 <__aeabi_dmul+0x1e4>)
1000b7fa:	051b      	lsls	r3, r3, #20
1000b7fc:	4015      	ands	r5, r2
1000b7fe:	431d      	orrs	r5, r3
1000b800:	006d      	lsls	r5, r5, #1
1000b802:	07e4      	lsls	r4, r4, #31
1000b804:	086d      	lsrs	r5, r5, #1
1000b806:	4325      	orrs	r5, r4
1000b808:	1c30      	adds	r0, r6, #0
1000b80a:	1c29      	adds	r1, r5, #0
1000b80c:	b007      	add	sp, #28
1000b80e:	bc3c      	pop	{r2, r3, r4, r5}
1000b810:	4690      	mov	r8, r2
1000b812:	4699      	mov	r9, r3
1000b814:	46a2      	mov	sl, r4
1000b816:	46ab      	mov	fp, r5
1000b818:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b81a:	432b      	orrs	r3, r5
1000b81c:	d04e      	beq.n	1000b8bc <__aeabi_dmul+0x198>
1000b81e:	465b      	mov	r3, fp
1000b820:	2b00      	cmp	r3, #0
1000b822:	d100      	bne.n	1000b826 <__aeabi_dmul+0x102>
1000b824:	e185      	b.n	1000bb32 <__aeabi_dmul+0x40e>
1000b826:	4658      	mov	r0, fp
1000b828:	f7fe f8da 	bl	100099e0 <__clzsi2>
1000b82c:	1c02      	adds	r2, r0, #0
1000b82e:	2328      	movs	r3, #40	; 0x28
1000b830:	1c29      	adds	r1, r5, #0
1000b832:	1a9b      	subs	r3, r3, r2
1000b834:	1c16      	adds	r6, r2, #0
1000b836:	4658      	mov	r0, fp
1000b838:	40d9      	lsrs	r1, r3
1000b83a:	3e08      	subs	r6, #8
1000b83c:	40b0      	lsls	r0, r6
1000b83e:	1c0b      	adds	r3, r1, #0
1000b840:	40b5      	lsls	r5, r6
1000b842:	4303      	orrs	r3, r0
1000b844:	469b      	mov	fp, r3
1000b846:	1c2e      	adds	r6, r5, #0
1000b848:	2300      	movs	r3, #0
1000b84a:	4f30      	ldr	r7, [pc, #192]	; (1000b90c <__aeabi_dmul+0x1e8>)
1000b84c:	9300      	str	r3, [sp, #0]
1000b84e:	1abf      	subs	r7, r7, r2
1000b850:	4698      	mov	r8, r3
1000b852:	e78c      	b.n	1000b76e <__aeabi_dmul+0x4a>
1000b854:	4651      	mov	r1, sl
1000b856:	4329      	orrs	r1, r5
1000b858:	d12e      	bne.n	1000b8b8 <__aeabi_dmul+0x194>
1000b85a:	2500      	movs	r5, #0
1000b85c:	2200      	movs	r2, #0
1000b85e:	2102      	movs	r1, #2
1000b860:	e79e      	b.n	1000b7a0 <__aeabi_dmul+0x7c>
1000b862:	4651      	mov	r1, sl
1000b864:	4329      	orrs	r1, r5
1000b866:	d023      	beq.n	1000b8b0 <__aeabi_dmul+0x18c>
1000b868:	2d00      	cmp	r5, #0
1000b86a:	d100      	bne.n	1000b86e <__aeabi_dmul+0x14a>
1000b86c:	e154      	b.n	1000bb18 <__aeabi_dmul+0x3f4>
1000b86e:	1c28      	adds	r0, r5, #0
1000b870:	f7fe f8b6 	bl	100099e0 <__clzsi2>
1000b874:	1c03      	adds	r3, r0, #0
1000b876:	2128      	movs	r1, #40	; 0x28
1000b878:	4650      	mov	r0, sl
1000b87a:	1ac9      	subs	r1, r1, r3
1000b87c:	1c1a      	adds	r2, r3, #0
1000b87e:	40c8      	lsrs	r0, r1
1000b880:	4651      	mov	r1, sl
1000b882:	3a08      	subs	r2, #8
1000b884:	4091      	lsls	r1, r2
1000b886:	4095      	lsls	r5, r2
1000b888:	1c0a      	adds	r2, r1, #0
1000b88a:	4305      	orrs	r5, r0
1000b88c:	481f      	ldr	r0, [pc, #124]	; (1000b90c <__aeabi_dmul+0x1e8>)
1000b88e:	2100      	movs	r1, #0
1000b890:	1ac3      	subs	r3, r0, r3
1000b892:	e785      	b.n	1000b7a0 <__aeabi_dmul+0x7c>
1000b894:	2b03      	cmp	r3, #3
1000b896:	d100      	bne.n	1000b89a <__aeabi_dmul+0x176>
1000b898:	e1c2      	b.n	1000bc20 <__aeabi_dmul+0x4fc>
1000b89a:	2b01      	cmp	r3, #1
1000b89c:	d000      	beq.n	1000b8a0 <__aeabi_dmul+0x17c>
1000b89e:	e16d      	b.n	1000bb7c <__aeabi_dmul+0x458>
1000b8a0:	4644      	mov	r4, r8
1000b8a2:	9b01      	ldr	r3, [sp, #4]
1000b8a4:	2500      	movs	r5, #0
1000b8a6:	401c      	ands	r4, r3
1000b8a8:	b2e4      	uxtb	r4, r4
1000b8aa:	2300      	movs	r3, #0
1000b8ac:	2600      	movs	r6, #0
1000b8ae:	e79d      	b.n	1000b7ec <__aeabi_dmul+0xc8>
1000b8b0:	2500      	movs	r5, #0
1000b8b2:	2200      	movs	r2, #0
1000b8b4:	2101      	movs	r1, #1
1000b8b6:	e773      	b.n	1000b7a0 <__aeabi_dmul+0x7c>
1000b8b8:	2103      	movs	r1, #3
1000b8ba:	e771      	b.n	1000b7a0 <__aeabi_dmul+0x7c>
1000b8bc:	2304      	movs	r3, #4
1000b8be:	9300      	str	r3, [sp, #0]
1000b8c0:	2300      	movs	r3, #0
1000b8c2:	469b      	mov	fp, r3
1000b8c4:	3301      	adds	r3, #1
1000b8c6:	2600      	movs	r6, #0
1000b8c8:	4698      	mov	r8, r3
1000b8ca:	e750      	b.n	1000b76e <__aeabi_dmul+0x4a>
1000b8cc:	230c      	movs	r3, #12
1000b8ce:	9300      	str	r3, [sp, #0]
1000b8d0:	3b09      	subs	r3, #9
1000b8d2:	4698      	mov	r8, r3
1000b8d4:	e74b      	b.n	1000b76e <__aeabi_dmul+0x4a>
1000b8d6:	2580      	movs	r5, #128	; 0x80
1000b8d8:	2400      	movs	r4, #0
1000b8da:	032d      	lsls	r5, r5, #12
1000b8dc:	2600      	movs	r6, #0
1000b8de:	4b07      	ldr	r3, [pc, #28]	; (1000b8fc <__aeabi_dmul+0x1d8>)
1000b8e0:	e784      	b.n	1000b7ec <__aeabi_dmul+0xc8>
1000b8e2:	464b      	mov	r3, r9
1000b8e4:	46ab      	mov	fp, r5
1000b8e6:	1c16      	adds	r6, r2, #0
1000b8e8:	9301      	str	r3, [sp, #4]
1000b8ea:	4688      	mov	r8, r1
1000b8ec:	e775      	b.n	1000b7da <__aeabi_dmul+0xb6>
1000b8ee:	9b02      	ldr	r3, [sp, #8]
1000b8f0:	46ab      	mov	fp, r5
1000b8f2:	1c16      	adds	r6, r2, #0
1000b8f4:	9301      	str	r3, [sp, #4]
1000b8f6:	4688      	mov	r8, r1
1000b8f8:	e76f      	b.n	1000b7da <__aeabi_dmul+0xb6>
1000b8fa:	46c0      	nop			; (mov r8, r8)
1000b8fc:	000007ff 	.word	0x000007ff
1000b900:	fffffc01 	.word	0xfffffc01
1000b904:	1000d0c0 	.word	0x1000d0c0
1000b908:	800fffff 	.word	0x800fffff
1000b90c:	fffffc0d 	.word	0xfffffc0d
1000b910:	0c33      	lsrs	r3, r6, #16
1000b912:	0436      	lsls	r6, r6, #16
1000b914:	0c36      	lsrs	r6, r6, #16
1000b916:	469c      	mov	ip, r3
1000b918:	1c33      	adds	r3, r6, #0
1000b91a:	0c14      	lsrs	r4, r2, #16
1000b91c:	0412      	lsls	r2, r2, #16
1000b91e:	0c12      	lsrs	r2, r2, #16
1000b920:	4353      	muls	r3, r2
1000b922:	4698      	mov	r8, r3
1000b924:	4663      	mov	r3, ip
1000b926:	4353      	muls	r3, r2
1000b928:	4699      	mov	r9, r3
1000b92a:	4663      	mov	r3, ip
1000b92c:	4363      	muls	r3, r4
1000b92e:	9301      	str	r3, [sp, #4]
1000b930:	1c33      	adds	r3, r6, #0
1000b932:	4641      	mov	r1, r8
1000b934:	4363      	muls	r3, r4
1000b936:	0c09      	lsrs	r1, r1, #16
1000b938:	444b      	add	r3, r9
1000b93a:	185b      	adds	r3, r3, r1
1000b93c:	4599      	cmp	r9, r3
1000b93e:	d905      	bls.n	1000b94c <__aeabi_dmul+0x228>
1000b940:	2080      	movs	r0, #128	; 0x80
1000b942:	0240      	lsls	r0, r0, #9
1000b944:	4681      	mov	r9, r0
1000b946:	9901      	ldr	r1, [sp, #4]
1000b948:	4449      	add	r1, r9
1000b94a:	9101      	str	r1, [sp, #4]
1000b94c:	0c19      	lsrs	r1, r3, #16
1000b94e:	9103      	str	r1, [sp, #12]
1000b950:	4641      	mov	r1, r8
1000b952:	0409      	lsls	r1, r1, #16
1000b954:	0c09      	lsrs	r1, r1, #16
1000b956:	041b      	lsls	r3, r3, #16
1000b958:	185b      	adds	r3, r3, r1
1000b95a:	9304      	str	r3, [sp, #16]
1000b95c:	0c2b      	lsrs	r3, r5, #16
1000b95e:	4698      	mov	r8, r3
1000b960:	1c33      	adds	r3, r6, #0
1000b962:	042d      	lsls	r5, r5, #16
1000b964:	0c29      	lsrs	r1, r5, #16
1000b966:	434b      	muls	r3, r1
1000b968:	4660      	mov	r0, ip
1000b96a:	9300      	str	r3, [sp, #0]
1000b96c:	4643      	mov	r3, r8
1000b96e:	4665      	mov	r5, ip
1000b970:	4358      	muls	r0, r3
1000b972:	435e      	muls	r6, r3
1000b974:	9b00      	ldr	r3, [sp, #0]
1000b976:	434d      	muls	r5, r1
1000b978:	0c1b      	lsrs	r3, r3, #16
1000b97a:	4699      	mov	r9, r3
1000b97c:	19ae      	adds	r6, r5, r6
1000b97e:	444e      	add	r6, r9
1000b980:	4684      	mov	ip, r0
1000b982:	42b5      	cmp	r5, r6
1000b984:	d903      	bls.n	1000b98e <__aeabi_dmul+0x26a>
1000b986:	2380      	movs	r3, #128	; 0x80
1000b988:	025b      	lsls	r3, r3, #9
1000b98a:	4699      	mov	r9, r3
1000b98c:	44cc      	add	ip, r9
1000b98e:	0c35      	lsrs	r5, r6, #16
1000b990:	1c2b      	adds	r3, r5, #0
1000b992:	9803      	ldr	r0, [sp, #12]
1000b994:	4463      	add	r3, ip
1000b996:	4684      	mov	ip, r0
1000b998:	9305      	str	r3, [sp, #20]
1000b99a:	9b00      	ldr	r3, [sp, #0]
1000b99c:	0436      	lsls	r6, r6, #16
1000b99e:	041b      	lsls	r3, r3, #16
1000b9a0:	0c1b      	lsrs	r3, r3, #16
1000b9a2:	18f3      	adds	r3, r6, r3
1000b9a4:	449c      	add	ip, r3
1000b9a6:	4660      	mov	r0, ip
1000b9a8:	9003      	str	r0, [sp, #12]
1000b9aa:	4658      	mov	r0, fp
1000b9ac:	0405      	lsls	r5, r0, #16
1000b9ae:	0c06      	lsrs	r6, r0, #16
1000b9b0:	0c28      	lsrs	r0, r5, #16
1000b9b2:	4684      	mov	ip, r0
1000b9b4:	4350      	muls	r0, r2
1000b9b6:	1c35      	adds	r5, r6, #0
1000b9b8:	4681      	mov	r9, r0
1000b9ba:	4660      	mov	r0, ip
1000b9bc:	4365      	muls	r5, r4
1000b9be:	4344      	muls	r4, r0
1000b9c0:	4648      	mov	r0, r9
1000b9c2:	0c00      	lsrs	r0, r0, #16
1000b9c4:	4683      	mov	fp, r0
1000b9c6:	4372      	muls	r2, r6
1000b9c8:	1914      	adds	r4, r2, r4
1000b9ca:	445c      	add	r4, fp
1000b9cc:	42a2      	cmp	r2, r4
1000b9ce:	d903      	bls.n	1000b9d8 <__aeabi_dmul+0x2b4>
1000b9d0:	2280      	movs	r2, #128	; 0x80
1000b9d2:	0252      	lsls	r2, r2, #9
1000b9d4:	4693      	mov	fp, r2
1000b9d6:	445d      	add	r5, fp
1000b9d8:	0c22      	lsrs	r2, r4, #16
1000b9da:	18ad      	adds	r5, r5, r2
1000b9dc:	464a      	mov	r2, r9
1000b9de:	0412      	lsls	r2, r2, #16
1000b9e0:	0c12      	lsrs	r2, r2, #16
1000b9e2:	0424      	lsls	r4, r4, #16
1000b9e4:	4640      	mov	r0, r8
1000b9e6:	18a4      	adds	r4, r4, r2
1000b9e8:	4662      	mov	r2, ip
1000b9ea:	434a      	muls	r2, r1
1000b9ec:	4371      	muls	r1, r6
1000b9ee:	4346      	muls	r6, r0
1000b9f0:	4660      	mov	r0, ip
1000b9f2:	9600      	str	r6, [sp, #0]
1000b9f4:	4646      	mov	r6, r8
1000b9f6:	4370      	muls	r0, r6
1000b9f8:	4680      	mov	r8, r0
1000b9fa:	0c10      	lsrs	r0, r2, #16
1000b9fc:	4684      	mov	ip, r0
1000b9fe:	4488      	add	r8, r1
1000ba00:	44e0      	add	r8, ip
1000ba02:	4541      	cmp	r1, r8
1000ba04:	d905      	bls.n	1000ba12 <__aeabi_dmul+0x2ee>
1000ba06:	2180      	movs	r1, #128	; 0x80
1000ba08:	0249      	lsls	r1, r1, #9
1000ba0a:	468c      	mov	ip, r1
1000ba0c:	9900      	ldr	r1, [sp, #0]
1000ba0e:	4461      	add	r1, ip
1000ba10:	9100      	str	r1, [sp, #0]
1000ba12:	9801      	ldr	r0, [sp, #4]
1000ba14:	9903      	ldr	r1, [sp, #12]
1000ba16:	4684      	mov	ip, r0
1000ba18:	4461      	add	r1, ip
1000ba1a:	4299      	cmp	r1, r3
1000ba1c:	419b      	sbcs	r3, r3
1000ba1e:	425b      	negs	r3, r3
1000ba20:	4699      	mov	r9, r3
1000ba22:	9805      	ldr	r0, [sp, #20]
1000ba24:	4643      	mov	r3, r8
1000ba26:	4684      	mov	ip, r0
1000ba28:	0412      	lsls	r2, r2, #16
1000ba2a:	0c12      	lsrs	r2, r2, #16
1000ba2c:	041b      	lsls	r3, r3, #16
1000ba2e:	189b      	adds	r3, r3, r2
1000ba30:	4463      	add	r3, ip
1000ba32:	469c      	mov	ip, r3
1000ba34:	46ab      	mov	fp, r5
1000ba36:	4283      	cmp	r3, r0
1000ba38:	419b      	sbcs	r3, r3
1000ba3a:	4640      	mov	r0, r8
1000ba3c:	190a      	adds	r2, r1, r4
1000ba3e:	44cc      	add	ip, r9
1000ba40:	42a2      	cmp	r2, r4
1000ba42:	4189      	sbcs	r1, r1
1000ba44:	44e3      	add	fp, ip
1000ba46:	45cc      	cmp	ip, r9
1000ba48:	41b6      	sbcs	r6, r6
1000ba4a:	465c      	mov	r4, fp
1000ba4c:	0c00      	lsrs	r0, r0, #16
1000ba4e:	4680      	mov	r8, r0
1000ba50:	4249      	negs	r1, r1
1000ba52:	4276      	negs	r6, r6
1000ba54:	425b      	negs	r3, r3
1000ba56:	1864      	adds	r4, r4, r1
1000ba58:	4333      	orrs	r3, r6
1000ba5a:	4498      	add	r8, r3
1000ba5c:	428c      	cmp	r4, r1
1000ba5e:	4189      	sbcs	r1, r1
1000ba60:	45ab      	cmp	fp, r5
1000ba62:	419b      	sbcs	r3, r3
1000ba64:	4249      	negs	r1, r1
1000ba66:	425b      	negs	r3, r3
1000ba68:	4319      	orrs	r1, r3
1000ba6a:	1c0d      	adds	r5, r1, #0
1000ba6c:	9b00      	ldr	r3, [sp, #0]
1000ba6e:	4445      	add	r5, r8
1000ba70:	18ee      	adds	r6, r5, r3
1000ba72:	0276      	lsls	r6, r6, #9
1000ba74:	0de5      	lsrs	r5, r4, #23
1000ba76:	432e      	orrs	r6, r5
1000ba78:	46b3      	mov	fp, r6
1000ba7a:	9b04      	ldr	r3, [sp, #16]
1000ba7c:	0256      	lsls	r6, r2, #9
1000ba7e:	431e      	orrs	r6, r3
1000ba80:	1e73      	subs	r3, r6, #1
1000ba82:	419e      	sbcs	r6, r3
1000ba84:	465b      	mov	r3, fp
1000ba86:	0dd2      	lsrs	r2, r2, #23
1000ba88:	4332      	orrs	r2, r6
1000ba8a:	0266      	lsls	r6, r4, #9
1000ba8c:	4316      	orrs	r6, r2
1000ba8e:	01db      	lsls	r3, r3, #7
1000ba90:	d50a      	bpl.n	1000baa8 <__aeabi_dmul+0x384>
1000ba92:	2301      	movs	r3, #1
1000ba94:	4033      	ands	r3, r6
1000ba96:	0876      	lsrs	r6, r6, #1
1000ba98:	431e      	orrs	r6, r3
1000ba9a:	465b      	mov	r3, fp
1000ba9c:	07db      	lsls	r3, r3, #31
1000ba9e:	431e      	orrs	r6, r3
1000baa0:	465b      	mov	r3, fp
1000baa2:	085b      	lsrs	r3, r3, #1
1000baa4:	469b      	mov	fp, r3
1000baa6:	4657      	mov	r7, sl
1000baa8:	4b63      	ldr	r3, [pc, #396]	; (1000bc38 <__aeabi_dmul+0x514>)
1000baaa:	18fb      	adds	r3, r7, r3
1000baac:	2b00      	cmp	r3, #0
1000baae:	dd5a      	ble.n	1000bb66 <__aeabi_dmul+0x442>
1000bab0:	0772      	lsls	r2, r6, #29
1000bab2:	d009      	beq.n	1000bac8 <__aeabi_dmul+0x3a4>
1000bab4:	220f      	movs	r2, #15
1000bab6:	4032      	ands	r2, r6
1000bab8:	2a04      	cmp	r2, #4
1000baba:	d005      	beq.n	1000bac8 <__aeabi_dmul+0x3a4>
1000babc:	1d32      	adds	r2, r6, #4
1000babe:	42b2      	cmp	r2, r6
1000bac0:	41b6      	sbcs	r6, r6
1000bac2:	4276      	negs	r6, r6
1000bac4:	44b3      	add	fp, r6
1000bac6:	1c16      	adds	r6, r2, #0
1000bac8:	465a      	mov	r2, fp
1000baca:	01d2      	lsls	r2, r2, #7
1000bacc:	d506      	bpl.n	1000badc <__aeabi_dmul+0x3b8>
1000bace:	465a      	mov	r2, fp
1000bad0:	4b5a      	ldr	r3, [pc, #360]	; (1000bc3c <__aeabi_dmul+0x518>)
1000bad2:	401a      	ands	r2, r3
1000bad4:	2380      	movs	r3, #128	; 0x80
1000bad6:	4693      	mov	fp, r2
1000bad8:	00db      	lsls	r3, r3, #3
1000bada:	18fb      	adds	r3, r7, r3
1000badc:	4a58      	ldr	r2, [pc, #352]	; (1000bc40 <__aeabi_dmul+0x51c>)
1000bade:	4293      	cmp	r3, r2
1000bae0:	dd34      	ble.n	1000bb4c <__aeabi_dmul+0x428>
1000bae2:	2401      	movs	r4, #1
1000bae4:	9b02      	ldr	r3, [sp, #8]
1000bae6:	2500      	movs	r5, #0
1000bae8:	401c      	ands	r4, r3
1000baea:	2600      	movs	r6, #0
1000baec:	4b55      	ldr	r3, [pc, #340]	; (1000bc44 <__aeabi_dmul+0x520>)
1000baee:	e67d      	b.n	1000b7ec <__aeabi_dmul+0xc8>
1000baf0:	2080      	movs	r0, #128	; 0x80
1000baf2:	465b      	mov	r3, fp
1000baf4:	0300      	lsls	r0, r0, #12
1000baf6:	4203      	tst	r3, r0
1000baf8:	d008      	beq.n	1000bb0c <__aeabi_dmul+0x3e8>
1000bafa:	4205      	tst	r5, r0
1000bafc:	d106      	bne.n	1000bb0c <__aeabi_dmul+0x3e8>
1000bafe:	4305      	orrs	r5, r0
1000bb00:	032d      	lsls	r5, r5, #12
1000bb02:	0b2d      	lsrs	r5, r5, #12
1000bb04:	464c      	mov	r4, r9
1000bb06:	1c16      	adds	r6, r2, #0
1000bb08:	4b4e      	ldr	r3, [pc, #312]	; (1000bc44 <__aeabi_dmul+0x520>)
1000bb0a:	e66f      	b.n	1000b7ec <__aeabi_dmul+0xc8>
1000bb0c:	465d      	mov	r5, fp
1000bb0e:	4305      	orrs	r5, r0
1000bb10:	032d      	lsls	r5, r5, #12
1000bb12:	0b2d      	lsrs	r5, r5, #12
1000bb14:	4b4b      	ldr	r3, [pc, #300]	; (1000bc44 <__aeabi_dmul+0x520>)
1000bb16:	e669      	b.n	1000b7ec <__aeabi_dmul+0xc8>
1000bb18:	4650      	mov	r0, sl
1000bb1a:	f7fd ff61 	bl	100099e0 <__clzsi2>
1000bb1e:	1c03      	adds	r3, r0, #0
1000bb20:	3320      	adds	r3, #32
1000bb22:	2b27      	cmp	r3, #39	; 0x27
1000bb24:	dc00      	bgt.n	1000bb28 <__aeabi_dmul+0x404>
1000bb26:	e6a6      	b.n	1000b876 <__aeabi_dmul+0x152>
1000bb28:	4655      	mov	r5, sl
1000bb2a:	3808      	subs	r0, #8
1000bb2c:	4085      	lsls	r5, r0
1000bb2e:	2200      	movs	r2, #0
1000bb30:	e6ac      	b.n	1000b88c <__aeabi_dmul+0x168>
1000bb32:	1c28      	adds	r0, r5, #0
1000bb34:	f7fd ff54 	bl	100099e0 <__clzsi2>
1000bb38:	1c02      	adds	r2, r0, #0
1000bb3a:	3220      	adds	r2, #32
1000bb3c:	2a27      	cmp	r2, #39	; 0x27
1000bb3e:	dc00      	bgt.n	1000bb42 <__aeabi_dmul+0x41e>
1000bb40:	e675      	b.n	1000b82e <__aeabi_dmul+0x10a>
1000bb42:	3808      	subs	r0, #8
1000bb44:	4085      	lsls	r5, r0
1000bb46:	2600      	movs	r6, #0
1000bb48:	46ab      	mov	fp, r5
1000bb4a:	e67d      	b.n	1000b848 <__aeabi_dmul+0x124>
1000bb4c:	465a      	mov	r2, fp
1000bb4e:	08f6      	lsrs	r6, r6, #3
1000bb50:	0752      	lsls	r2, r2, #29
1000bb52:	4316      	orrs	r6, r2
1000bb54:	465a      	mov	r2, fp
1000bb56:	2401      	movs	r4, #1
1000bb58:	0255      	lsls	r5, r2, #9
1000bb5a:	9a02      	ldr	r2, [sp, #8]
1000bb5c:	055b      	lsls	r3, r3, #21
1000bb5e:	0b2d      	lsrs	r5, r5, #12
1000bb60:	0d5b      	lsrs	r3, r3, #21
1000bb62:	4014      	ands	r4, r2
1000bb64:	e642      	b.n	1000b7ec <__aeabi_dmul+0xc8>
1000bb66:	4d38      	ldr	r5, [pc, #224]	; (1000bc48 <__aeabi_dmul+0x524>)
1000bb68:	1bed      	subs	r5, r5, r7
1000bb6a:	2d38      	cmp	r5, #56	; 0x38
1000bb6c:	dd0a      	ble.n	1000bb84 <__aeabi_dmul+0x460>
1000bb6e:	2401      	movs	r4, #1
1000bb70:	9b02      	ldr	r3, [sp, #8]
1000bb72:	2500      	movs	r5, #0
1000bb74:	401c      	ands	r4, r3
1000bb76:	2600      	movs	r6, #0
1000bb78:	2300      	movs	r3, #0
1000bb7a:	e637      	b.n	1000b7ec <__aeabi_dmul+0xc8>
1000bb7c:	9b01      	ldr	r3, [sp, #4]
1000bb7e:	4657      	mov	r7, sl
1000bb80:	9302      	str	r3, [sp, #8]
1000bb82:	e791      	b.n	1000baa8 <__aeabi_dmul+0x384>
1000bb84:	2d1f      	cmp	r5, #31
1000bb86:	dc25      	bgt.n	1000bbd4 <__aeabi_dmul+0x4b0>
1000bb88:	4b30      	ldr	r3, [pc, #192]	; (1000bc4c <__aeabi_dmul+0x528>)
1000bb8a:	1c32      	adds	r2, r6, #0
1000bb8c:	469c      	mov	ip, r3
1000bb8e:	4467      	add	r7, ip
1000bb90:	40be      	lsls	r6, r7
1000bb92:	465b      	mov	r3, fp
1000bb94:	40bb      	lsls	r3, r7
1000bb96:	1c37      	adds	r7, r6, #0
1000bb98:	40ea      	lsrs	r2, r5
1000bb9a:	1e7e      	subs	r6, r7, #1
1000bb9c:	41b7      	sbcs	r7, r6
1000bb9e:	4313      	orrs	r3, r2
1000bba0:	433b      	orrs	r3, r7
1000bba2:	1c1e      	adds	r6, r3, #0
1000bba4:	465b      	mov	r3, fp
1000bba6:	40eb      	lsrs	r3, r5
1000bba8:	1c1d      	adds	r5, r3, #0
1000bbaa:	0773      	lsls	r3, r6, #29
1000bbac:	d009      	beq.n	1000bbc2 <__aeabi_dmul+0x49e>
1000bbae:	230f      	movs	r3, #15
1000bbb0:	4033      	ands	r3, r6
1000bbb2:	2b04      	cmp	r3, #4
1000bbb4:	d005      	beq.n	1000bbc2 <__aeabi_dmul+0x49e>
1000bbb6:	1d33      	adds	r3, r6, #4
1000bbb8:	42b3      	cmp	r3, r6
1000bbba:	41b6      	sbcs	r6, r6
1000bbbc:	4276      	negs	r6, r6
1000bbbe:	19ad      	adds	r5, r5, r6
1000bbc0:	1c1e      	adds	r6, r3, #0
1000bbc2:	022b      	lsls	r3, r5, #8
1000bbc4:	d520      	bpl.n	1000bc08 <__aeabi_dmul+0x4e4>
1000bbc6:	2401      	movs	r4, #1
1000bbc8:	9b02      	ldr	r3, [sp, #8]
1000bbca:	2500      	movs	r5, #0
1000bbcc:	401c      	ands	r4, r3
1000bbce:	2600      	movs	r6, #0
1000bbd0:	2301      	movs	r3, #1
1000bbd2:	e60b      	b.n	1000b7ec <__aeabi_dmul+0xc8>
1000bbd4:	465a      	mov	r2, fp
1000bbd6:	4b1e      	ldr	r3, [pc, #120]	; (1000bc50 <__aeabi_dmul+0x52c>)
1000bbd8:	1bdb      	subs	r3, r3, r7
1000bbda:	40da      	lsrs	r2, r3
1000bbdc:	1c13      	adds	r3, r2, #0
1000bbde:	2d20      	cmp	r5, #32
1000bbe0:	d01c      	beq.n	1000bc1c <__aeabi_dmul+0x4f8>
1000bbe2:	4a1c      	ldr	r2, [pc, #112]	; (1000bc54 <__aeabi_dmul+0x530>)
1000bbe4:	4694      	mov	ip, r2
1000bbe6:	465a      	mov	r2, fp
1000bbe8:	4467      	add	r7, ip
1000bbea:	40ba      	lsls	r2, r7
1000bbec:	1c17      	adds	r7, r2, #0
1000bbee:	433e      	orrs	r6, r7
1000bbf0:	1e72      	subs	r2, r6, #1
1000bbf2:	4196      	sbcs	r6, r2
1000bbf4:	431e      	orrs	r6, r3
1000bbf6:	2307      	movs	r3, #7
1000bbf8:	2500      	movs	r5, #0
1000bbfa:	4033      	ands	r3, r6
1000bbfc:	d007      	beq.n	1000bc0e <__aeabi_dmul+0x4ea>
1000bbfe:	230f      	movs	r3, #15
1000bc00:	2500      	movs	r5, #0
1000bc02:	4033      	ands	r3, r6
1000bc04:	2b04      	cmp	r3, #4
1000bc06:	d1d6      	bne.n	1000bbb6 <__aeabi_dmul+0x492>
1000bc08:	076b      	lsls	r3, r5, #29
1000bc0a:	026d      	lsls	r5, r5, #9
1000bc0c:	0b2d      	lsrs	r5, r5, #12
1000bc0e:	2401      	movs	r4, #1
1000bc10:	08f6      	lsrs	r6, r6, #3
1000bc12:	431e      	orrs	r6, r3
1000bc14:	9b02      	ldr	r3, [sp, #8]
1000bc16:	401c      	ands	r4, r3
1000bc18:	2300      	movs	r3, #0
1000bc1a:	e5e7      	b.n	1000b7ec <__aeabi_dmul+0xc8>
1000bc1c:	2700      	movs	r7, #0
1000bc1e:	e7e6      	b.n	1000bbee <__aeabi_dmul+0x4ca>
1000bc20:	2580      	movs	r5, #128	; 0x80
1000bc22:	465b      	mov	r3, fp
1000bc24:	2401      	movs	r4, #1
1000bc26:	032d      	lsls	r5, r5, #12
1000bc28:	431d      	orrs	r5, r3
1000bc2a:	9b01      	ldr	r3, [sp, #4]
1000bc2c:	032d      	lsls	r5, r5, #12
1000bc2e:	4023      	ands	r3, r4
1000bc30:	1c1c      	adds	r4, r3, #0
1000bc32:	0b2d      	lsrs	r5, r5, #12
1000bc34:	4b03      	ldr	r3, [pc, #12]	; (1000bc44 <__aeabi_dmul+0x520>)
1000bc36:	e5d9      	b.n	1000b7ec <__aeabi_dmul+0xc8>
1000bc38:	000003ff 	.word	0x000003ff
1000bc3c:	feffffff 	.word	0xfeffffff
1000bc40:	000007fe 	.word	0x000007fe
1000bc44:	000007ff 	.word	0x000007ff
1000bc48:	fffffc02 	.word	0xfffffc02
1000bc4c:	0000041e 	.word	0x0000041e
1000bc50:	fffffbe2 	.word	0xfffffbe2
1000bc54:	0000043e 	.word	0x0000043e

1000bc58 <__aeabi_dsub>:
1000bc58:	b5f0      	push	{r4, r5, r6, r7, lr}
1000bc5a:	464d      	mov	r5, r9
1000bc5c:	4644      	mov	r4, r8
1000bc5e:	465f      	mov	r7, fp
1000bc60:	4656      	mov	r6, sl
1000bc62:	b4f0      	push	{r4, r5, r6, r7}
1000bc64:	1c0e      	adds	r6, r1, #0
1000bc66:	1c11      	adds	r1, r2, #0
1000bc68:	0332      	lsls	r2, r6, #12
1000bc6a:	0a52      	lsrs	r2, r2, #9
1000bc6c:	0f47      	lsrs	r7, r0, #29
1000bc6e:	4317      	orrs	r7, r2
1000bc70:	00c5      	lsls	r5, r0, #3
1000bc72:	031a      	lsls	r2, r3, #12
1000bc74:	0058      	lsls	r0, r3, #1
1000bc76:	0fdb      	lsrs	r3, r3, #31
1000bc78:	4699      	mov	r9, r3
1000bc7a:	0a52      	lsrs	r2, r2, #9
1000bc7c:	0f4b      	lsrs	r3, r1, #29
1000bc7e:	b083      	sub	sp, #12
1000bc80:	431a      	orrs	r2, r3
1000bc82:	00cb      	lsls	r3, r1, #3
1000bc84:	9301      	str	r3, [sp, #4]
1000bc86:	4bcf      	ldr	r3, [pc, #828]	; (1000bfc4 <__aeabi_dsub+0x36c>)
1000bc88:	0074      	lsls	r4, r6, #1
1000bc8a:	0ff6      	lsrs	r6, r6, #31
1000bc8c:	0d64      	lsrs	r4, r4, #21
1000bc8e:	46b0      	mov	r8, r6
1000bc90:	0d40      	lsrs	r0, r0, #21
1000bc92:	4298      	cmp	r0, r3
1000bc94:	d100      	bne.n	1000bc98 <__aeabi_dsub+0x40>
1000bc96:	e0e8      	b.n	1000be6a <__aeabi_dsub+0x212>
1000bc98:	2301      	movs	r3, #1
1000bc9a:	4649      	mov	r1, r9
1000bc9c:	4059      	eors	r1, r3
1000bc9e:	1c0b      	adds	r3, r1, #0
1000bca0:	429e      	cmp	r6, r3
1000bca2:	d100      	bne.n	1000bca6 <__aeabi_dsub+0x4e>
1000bca4:	e0b1      	b.n	1000be0a <__aeabi_dsub+0x1b2>
1000bca6:	1a26      	subs	r6, r4, r0
1000bca8:	2e00      	cmp	r6, #0
1000bcaa:	dc00      	bgt.n	1000bcae <__aeabi_dsub+0x56>
1000bcac:	e11c      	b.n	1000bee8 <__aeabi_dsub+0x290>
1000bcae:	2800      	cmp	r0, #0
1000bcb0:	d142      	bne.n	1000bd38 <__aeabi_dsub+0xe0>
1000bcb2:	1c13      	adds	r3, r2, #0
1000bcb4:	9901      	ldr	r1, [sp, #4]
1000bcb6:	430b      	orrs	r3, r1
1000bcb8:	d000      	beq.n	1000bcbc <__aeabi_dsub+0x64>
1000bcba:	e0e6      	b.n	1000be8a <__aeabi_dsub+0x232>
1000bcbc:	076b      	lsls	r3, r5, #29
1000bcbe:	d100      	bne.n	1000bcc2 <__aeabi_dsub+0x6a>
1000bcc0:	e08e      	b.n	1000bde0 <__aeabi_dsub+0x188>
1000bcc2:	230f      	movs	r3, #15
1000bcc4:	402b      	ands	r3, r5
1000bcc6:	2b04      	cmp	r3, #4
1000bcc8:	d100      	bne.n	1000bccc <__aeabi_dsub+0x74>
1000bcca:	e089      	b.n	1000bde0 <__aeabi_dsub+0x188>
1000bccc:	1d2a      	adds	r2, r5, #4
1000bcce:	42aa      	cmp	r2, r5
1000bcd0:	41ad      	sbcs	r5, r5
1000bcd2:	2380      	movs	r3, #128	; 0x80
1000bcd4:	2601      	movs	r6, #1
1000bcd6:	4641      	mov	r1, r8
1000bcd8:	426d      	negs	r5, r5
1000bcda:	197f      	adds	r7, r7, r5
1000bcdc:	041b      	lsls	r3, r3, #16
1000bcde:	403b      	ands	r3, r7
1000bce0:	400e      	ands	r6, r1
1000bce2:	1c15      	adds	r5, r2, #0
1000bce4:	2b00      	cmp	r3, #0
1000bce6:	d100      	bne.n	1000bcea <__aeabi_dsub+0x92>
1000bce8:	e083      	b.n	1000bdf2 <__aeabi_dsub+0x19a>
1000bcea:	4bb6      	ldr	r3, [pc, #728]	; (1000bfc4 <__aeabi_dsub+0x36c>)
1000bcec:	3401      	adds	r4, #1
1000bcee:	429c      	cmp	r4, r3
1000bcf0:	d100      	bne.n	1000bcf4 <__aeabi_dsub+0x9c>
1000bcf2:	e116      	b.n	1000bf22 <__aeabi_dsub+0x2ca>
1000bcf4:	1c3a      	adds	r2, r7, #0
1000bcf6:	4bb4      	ldr	r3, [pc, #720]	; (1000bfc8 <__aeabi_dsub+0x370>)
1000bcf8:	08ed      	lsrs	r5, r5, #3
1000bcfa:	401a      	ands	r2, r3
1000bcfc:	0750      	lsls	r0, r2, #29
1000bcfe:	0564      	lsls	r4, r4, #21
1000bd00:	0252      	lsls	r2, r2, #9
1000bd02:	4305      	orrs	r5, r0
1000bd04:	0b12      	lsrs	r2, r2, #12
1000bd06:	0d64      	lsrs	r4, r4, #21
1000bd08:	2100      	movs	r1, #0
1000bd0a:	0312      	lsls	r2, r2, #12
1000bd0c:	0d0b      	lsrs	r3, r1, #20
1000bd0e:	051b      	lsls	r3, r3, #20
1000bd10:	0564      	lsls	r4, r4, #21
1000bd12:	0b12      	lsrs	r2, r2, #12
1000bd14:	431a      	orrs	r2, r3
1000bd16:	0863      	lsrs	r3, r4, #1
1000bd18:	4cac      	ldr	r4, [pc, #688]	; (1000bfcc <__aeabi_dsub+0x374>)
1000bd1a:	07f6      	lsls	r6, r6, #31
1000bd1c:	4014      	ands	r4, r2
1000bd1e:	431c      	orrs	r4, r3
1000bd20:	0064      	lsls	r4, r4, #1
1000bd22:	0864      	lsrs	r4, r4, #1
1000bd24:	4334      	orrs	r4, r6
1000bd26:	1c28      	adds	r0, r5, #0
1000bd28:	1c21      	adds	r1, r4, #0
1000bd2a:	b003      	add	sp, #12
1000bd2c:	bc3c      	pop	{r2, r3, r4, r5}
1000bd2e:	4690      	mov	r8, r2
1000bd30:	4699      	mov	r9, r3
1000bd32:	46a2      	mov	sl, r4
1000bd34:	46ab      	mov	fp, r5
1000bd36:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000bd38:	4ba2      	ldr	r3, [pc, #648]	; (1000bfc4 <__aeabi_dsub+0x36c>)
1000bd3a:	429c      	cmp	r4, r3
1000bd3c:	d0be      	beq.n	1000bcbc <__aeabi_dsub+0x64>
1000bd3e:	2380      	movs	r3, #128	; 0x80
1000bd40:	041b      	lsls	r3, r3, #16
1000bd42:	431a      	orrs	r2, r3
1000bd44:	2e38      	cmp	r6, #56	; 0x38
1000bd46:	dd00      	ble.n	1000bd4a <__aeabi_dsub+0xf2>
1000bd48:	e103      	b.n	1000bf52 <__aeabi_dsub+0x2fa>
1000bd4a:	2e1f      	cmp	r6, #31
1000bd4c:	dd00      	ble.n	1000bd50 <__aeabi_dsub+0xf8>
1000bd4e:	e13f      	b.n	1000bfd0 <__aeabi_dsub+0x378>
1000bd50:	2020      	movs	r0, #32
1000bd52:	1b83      	subs	r3, r0, r6
1000bd54:	4699      	mov	r9, r3
1000bd56:	1c13      	adds	r3, r2, #0
1000bd58:	4649      	mov	r1, r9
1000bd5a:	408b      	lsls	r3, r1
1000bd5c:	469c      	mov	ip, r3
1000bd5e:	9b01      	ldr	r3, [sp, #4]
1000bd60:	4660      	mov	r0, ip
1000bd62:	40f3      	lsrs	r3, r6
1000bd64:	4303      	orrs	r3, r0
1000bd66:	9801      	ldr	r0, [sp, #4]
1000bd68:	40f2      	lsrs	r2, r6
1000bd6a:	4088      	lsls	r0, r1
1000bd6c:	1c01      	adds	r1, r0, #0
1000bd6e:	1e48      	subs	r0, r1, #1
1000bd70:	4181      	sbcs	r1, r0
1000bd72:	430b      	orrs	r3, r1
1000bd74:	1aeb      	subs	r3, r5, r3
1000bd76:	429d      	cmp	r5, r3
1000bd78:	4180      	sbcs	r0, r0
1000bd7a:	1c1d      	adds	r5, r3, #0
1000bd7c:	1aba      	subs	r2, r7, r2
1000bd7e:	4240      	negs	r0, r0
1000bd80:	1a17      	subs	r7, r2, r0
1000bd82:	023b      	lsls	r3, r7, #8
1000bd84:	d400      	bmi.n	1000bd88 <__aeabi_dsub+0x130>
1000bd86:	e0a8      	b.n	1000beda <__aeabi_dsub+0x282>
1000bd88:	027a      	lsls	r2, r7, #9
1000bd8a:	0a56      	lsrs	r6, r2, #9
1000bd8c:	2e00      	cmp	r6, #0
1000bd8e:	d100      	bne.n	1000bd92 <__aeabi_dsub+0x13a>
1000bd90:	e0ca      	b.n	1000bf28 <__aeabi_dsub+0x2d0>
1000bd92:	1c30      	adds	r0, r6, #0
1000bd94:	f7fd fe24 	bl	100099e0 <__clzsi2>
1000bd98:	1c03      	adds	r3, r0, #0
1000bd9a:	3b08      	subs	r3, #8
1000bd9c:	2b1f      	cmp	r3, #31
1000bd9e:	dd00      	ble.n	1000bda2 <__aeabi_dsub+0x14a>
1000bda0:	e0cb      	b.n	1000bf3a <__aeabi_dsub+0x2e2>
1000bda2:	2228      	movs	r2, #40	; 0x28
1000bda4:	1c29      	adds	r1, r5, #0
1000bda6:	1a12      	subs	r2, r2, r0
1000bda8:	40d1      	lsrs	r1, r2
1000bdaa:	409e      	lsls	r6, r3
1000bdac:	1c0a      	adds	r2, r1, #0
1000bdae:	409d      	lsls	r5, r3
1000bdb0:	4332      	orrs	r2, r6
1000bdb2:	429c      	cmp	r4, r3
1000bdb4:	dd00      	ble.n	1000bdb8 <__aeabi_dsub+0x160>
1000bdb6:	e0c8      	b.n	1000bf4a <__aeabi_dsub+0x2f2>
1000bdb8:	1b1c      	subs	r4, r3, r4
1000bdba:	1c67      	adds	r7, r4, #1
1000bdbc:	2f1f      	cmp	r7, #31
1000bdbe:	dd00      	ble.n	1000bdc2 <__aeabi_dsub+0x16a>
1000bdc0:	e0ed      	b.n	1000bf9e <__aeabi_dsub+0x346>
1000bdc2:	231f      	movs	r3, #31
1000bdc4:	1c29      	adds	r1, r5, #0
1000bdc6:	1b1c      	subs	r4, r3, r4
1000bdc8:	1c13      	adds	r3, r2, #0
1000bdca:	40a5      	lsls	r5, r4
1000bdcc:	40a3      	lsls	r3, r4
1000bdce:	40f9      	lsrs	r1, r7
1000bdd0:	1e6c      	subs	r4, r5, #1
1000bdd2:	41a5      	sbcs	r5, r4
1000bdd4:	40fa      	lsrs	r2, r7
1000bdd6:	4319      	orrs	r1, r3
1000bdd8:	430d      	orrs	r5, r1
1000bdda:	1c17      	adds	r7, r2, #0
1000bddc:	2400      	movs	r4, #0
1000bdde:	e76d      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000bde0:	2380      	movs	r3, #128	; 0x80
1000bde2:	2601      	movs	r6, #1
1000bde4:	4642      	mov	r2, r8
1000bde6:	041b      	lsls	r3, r3, #16
1000bde8:	403b      	ands	r3, r7
1000bdea:	4016      	ands	r6, r2
1000bdec:	2b00      	cmp	r3, #0
1000bdee:	d000      	beq.n	1000bdf2 <__aeabi_dsub+0x19a>
1000bdf0:	e77b      	b.n	1000bcea <__aeabi_dsub+0x92>
1000bdf2:	4b74      	ldr	r3, [pc, #464]	; (1000bfc4 <__aeabi_dsub+0x36c>)
1000bdf4:	08ed      	lsrs	r5, r5, #3
1000bdf6:	0778      	lsls	r0, r7, #29
1000bdf8:	4305      	orrs	r5, r0
1000bdfa:	08fa      	lsrs	r2, r7, #3
1000bdfc:	429c      	cmp	r4, r3
1000bdfe:	d03b      	beq.n	1000be78 <__aeabi_dsub+0x220>
1000be00:	0312      	lsls	r2, r2, #12
1000be02:	0564      	lsls	r4, r4, #21
1000be04:	0b12      	lsrs	r2, r2, #12
1000be06:	0d64      	lsrs	r4, r4, #21
1000be08:	e77e      	b.n	1000bd08 <__aeabi_dsub+0xb0>
1000be0a:	1a23      	subs	r3, r4, r0
1000be0c:	469a      	mov	sl, r3
1000be0e:	2b00      	cmp	r3, #0
1000be10:	dc00      	bgt.n	1000be14 <__aeabi_dsub+0x1bc>
1000be12:	e0a5      	b.n	1000bf60 <__aeabi_dsub+0x308>
1000be14:	2800      	cmp	r0, #0
1000be16:	d044      	beq.n	1000bea2 <__aeabi_dsub+0x24a>
1000be18:	486a      	ldr	r0, [pc, #424]	; (1000bfc4 <__aeabi_dsub+0x36c>)
1000be1a:	4284      	cmp	r4, r0
1000be1c:	d100      	bne.n	1000be20 <__aeabi_dsub+0x1c8>
1000be1e:	e74d      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000be20:	2080      	movs	r0, #128	; 0x80
1000be22:	0400      	lsls	r0, r0, #16
1000be24:	4302      	orrs	r2, r0
1000be26:	4653      	mov	r3, sl
1000be28:	2b38      	cmp	r3, #56	; 0x38
1000be2a:	dc00      	bgt.n	1000be2e <__aeabi_dsub+0x1d6>
1000be2c:	e11c      	b.n	1000c068 <__aeabi_dsub+0x410>
1000be2e:	9b01      	ldr	r3, [sp, #4]
1000be30:	431a      	orrs	r2, r3
1000be32:	1e51      	subs	r1, r2, #1
1000be34:	418a      	sbcs	r2, r1
1000be36:	b2d1      	uxtb	r1, r2
1000be38:	2200      	movs	r2, #0
1000be3a:	1949      	adds	r1, r1, r5
1000be3c:	42a9      	cmp	r1, r5
1000be3e:	4180      	sbcs	r0, r0
1000be40:	1c0d      	adds	r5, r1, #0
1000be42:	19d2      	adds	r2, r2, r7
1000be44:	4240      	negs	r0, r0
1000be46:	1817      	adds	r7, r2, r0
1000be48:	023b      	lsls	r3, r7, #8
1000be4a:	d546      	bpl.n	1000beda <__aeabi_dsub+0x282>
1000be4c:	4b5d      	ldr	r3, [pc, #372]	; (1000bfc4 <__aeabi_dsub+0x36c>)
1000be4e:	3401      	adds	r4, #1
1000be50:	429c      	cmp	r4, r3
1000be52:	d100      	bne.n	1000be56 <__aeabi_dsub+0x1fe>
1000be54:	e169      	b.n	1000c12a <__aeabi_dsub+0x4d2>
1000be56:	2001      	movs	r0, #1
1000be58:	4a5b      	ldr	r2, [pc, #364]	; (1000bfc8 <__aeabi_dsub+0x370>)
1000be5a:	086b      	lsrs	r3, r5, #1
1000be5c:	403a      	ands	r2, r7
1000be5e:	4028      	ands	r0, r5
1000be60:	4318      	orrs	r0, r3
1000be62:	07d5      	lsls	r5, r2, #31
1000be64:	4305      	orrs	r5, r0
1000be66:	0857      	lsrs	r7, r2, #1
1000be68:	e728      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000be6a:	1c13      	adds	r3, r2, #0
1000be6c:	9901      	ldr	r1, [sp, #4]
1000be6e:	430b      	orrs	r3, r1
1000be70:	d100      	bne.n	1000be74 <__aeabi_dsub+0x21c>
1000be72:	e711      	b.n	1000bc98 <__aeabi_dsub+0x40>
1000be74:	464b      	mov	r3, r9
1000be76:	e713      	b.n	1000bca0 <__aeabi_dsub+0x48>
1000be78:	1c2b      	adds	r3, r5, #0
1000be7a:	4313      	orrs	r3, r2
1000be7c:	d051      	beq.n	1000bf22 <__aeabi_dsub+0x2ca>
1000be7e:	2380      	movs	r3, #128	; 0x80
1000be80:	031b      	lsls	r3, r3, #12
1000be82:	431a      	orrs	r2, r3
1000be84:	0312      	lsls	r2, r2, #12
1000be86:	0b12      	lsrs	r2, r2, #12
1000be88:	e73e      	b.n	1000bd08 <__aeabi_dsub+0xb0>
1000be8a:	3e01      	subs	r6, #1
1000be8c:	2e00      	cmp	r6, #0
1000be8e:	d000      	beq.n	1000be92 <__aeabi_dsub+0x23a>
1000be90:	e080      	b.n	1000bf94 <__aeabi_dsub+0x33c>
1000be92:	1a69      	subs	r1, r5, r1
1000be94:	428d      	cmp	r5, r1
1000be96:	419b      	sbcs	r3, r3
1000be98:	1aba      	subs	r2, r7, r2
1000be9a:	425b      	negs	r3, r3
1000be9c:	1ad7      	subs	r7, r2, r3
1000be9e:	1c0d      	adds	r5, r1, #0
1000bea0:	e76f      	b.n	1000bd82 <__aeabi_dsub+0x12a>
1000bea2:	1c10      	adds	r0, r2, #0
1000bea4:	9b01      	ldr	r3, [sp, #4]
1000bea6:	4318      	orrs	r0, r3
1000bea8:	d100      	bne.n	1000beac <__aeabi_dsub+0x254>
1000beaa:	e707      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000beac:	2301      	movs	r3, #1
1000beae:	425b      	negs	r3, r3
1000beb0:	469c      	mov	ip, r3
1000beb2:	44e2      	add	sl, ip
1000beb4:	4653      	mov	r3, sl
1000beb6:	2b00      	cmp	r3, #0
1000beb8:	d000      	beq.n	1000bebc <__aeabi_dsub+0x264>
1000beba:	e102      	b.n	1000c0c2 <__aeabi_dsub+0x46a>
1000bebc:	9b01      	ldr	r3, [sp, #4]
1000bebe:	19d2      	adds	r2, r2, r7
1000bec0:	1959      	adds	r1, r3, r5
1000bec2:	42a9      	cmp	r1, r5
1000bec4:	419b      	sbcs	r3, r3
1000bec6:	425b      	negs	r3, r3
1000bec8:	18d7      	adds	r7, r2, r3
1000beca:	1c0d      	adds	r5, r1, #0
1000becc:	e7bc      	b.n	1000be48 <__aeabi_dsub+0x1f0>
1000bece:	4663      	mov	r3, ip
1000bed0:	4303      	orrs	r3, r0
1000bed2:	d100      	bne.n	1000bed6 <__aeabi_dsub+0x27e>
1000bed4:	e128      	b.n	1000c128 <__aeabi_dsub+0x4d0>
1000bed6:	1c07      	adds	r7, r0, #0
1000bed8:	4665      	mov	r5, ip
1000beda:	076b      	lsls	r3, r5, #29
1000bedc:	d000      	beq.n	1000bee0 <__aeabi_dsub+0x288>
1000bede:	e6f0      	b.n	1000bcc2 <__aeabi_dsub+0x6a>
1000bee0:	2601      	movs	r6, #1
1000bee2:	4643      	mov	r3, r8
1000bee4:	401e      	ands	r6, r3
1000bee6:	e784      	b.n	1000bdf2 <__aeabi_dsub+0x19a>
1000bee8:	2e00      	cmp	r6, #0
1000beea:	d000      	beq.n	1000beee <__aeabi_dsub+0x296>
1000beec:	e081      	b.n	1000bff2 <__aeabi_dsub+0x39a>
1000beee:	1c60      	adds	r0, r4, #1
1000bef0:	0540      	lsls	r0, r0, #21
1000bef2:	0d40      	lsrs	r0, r0, #21
1000bef4:	2801      	cmp	r0, #1
1000bef6:	dc00      	bgt.n	1000befa <__aeabi_dsub+0x2a2>
1000bef8:	e107      	b.n	1000c10a <__aeabi_dsub+0x4b2>
1000befa:	9901      	ldr	r1, [sp, #4]
1000befc:	1a68      	subs	r0, r5, r1
1000befe:	4684      	mov	ip, r0
1000bf00:	4565      	cmp	r5, ip
1000bf02:	41b6      	sbcs	r6, r6
1000bf04:	1ab8      	subs	r0, r7, r2
1000bf06:	4276      	negs	r6, r6
1000bf08:	1b86      	subs	r6, r0, r6
1000bf0a:	0230      	lsls	r0, r6, #8
1000bf0c:	d400      	bmi.n	1000bf10 <__aeabi_dsub+0x2b8>
1000bf0e:	e0a1      	b.n	1000c054 <__aeabi_dsub+0x3fc>
1000bf10:	468c      	mov	ip, r1
1000bf12:	1b4d      	subs	r5, r1, r5
1000bf14:	45ac      	cmp	ip, r5
1000bf16:	4189      	sbcs	r1, r1
1000bf18:	1bd2      	subs	r2, r2, r7
1000bf1a:	4249      	negs	r1, r1
1000bf1c:	1a56      	subs	r6, r2, r1
1000bf1e:	4698      	mov	r8, r3
1000bf20:	e734      	b.n	1000bd8c <__aeabi_dsub+0x134>
1000bf22:	2200      	movs	r2, #0
1000bf24:	2500      	movs	r5, #0
1000bf26:	e6ef      	b.n	1000bd08 <__aeabi_dsub+0xb0>
1000bf28:	1c28      	adds	r0, r5, #0
1000bf2a:	f7fd fd59 	bl	100099e0 <__clzsi2>
1000bf2e:	3020      	adds	r0, #32
1000bf30:	1c03      	adds	r3, r0, #0
1000bf32:	3b08      	subs	r3, #8
1000bf34:	2b1f      	cmp	r3, #31
1000bf36:	dc00      	bgt.n	1000bf3a <__aeabi_dsub+0x2e2>
1000bf38:	e733      	b.n	1000bda2 <__aeabi_dsub+0x14a>
1000bf3a:	1c02      	adds	r2, r0, #0
1000bf3c:	3a28      	subs	r2, #40	; 0x28
1000bf3e:	4095      	lsls	r5, r2
1000bf40:	1c2a      	adds	r2, r5, #0
1000bf42:	2500      	movs	r5, #0
1000bf44:	429c      	cmp	r4, r3
1000bf46:	dc00      	bgt.n	1000bf4a <__aeabi_dsub+0x2f2>
1000bf48:	e736      	b.n	1000bdb8 <__aeabi_dsub+0x160>
1000bf4a:	4f1f      	ldr	r7, [pc, #124]	; (1000bfc8 <__aeabi_dsub+0x370>)
1000bf4c:	1ae4      	subs	r4, r4, r3
1000bf4e:	4017      	ands	r7, r2
1000bf50:	e6b4      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000bf52:	9b01      	ldr	r3, [sp, #4]
1000bf54:	431a      	orrs	r2, r3
1000bf56:	1e51      	subs	r1, r2, #1
1000bf58:	418a      	sbcs	r2, r1
1000bf5a:	b2d3      	uxtb	r3, r2
1000bf5c:	2200      	movs	r2, #0
1000bf5e:	e709      	b.n	1000bd74 <__aeabi_dsub+0x11c>
1000bf60:	2b00      	cmp	r3, #0
1000bf62:	d000      	beq.n	1000bf66 <__aeabi_dsub+0x30e>
1000bf64:	e101      	b.n	1000c16a <__aeabi_dsub+0x512>
1000bf66:	1c60      	adds	r0, r4, #1
1000bf68:	0543      	lsls	r3, r0, #21
1000bf6a:	0d5b      	lsrs	r3, r3, #21
1000bf6c:	2b01      	cmp	r3, #1
1000bf6e:	dc00      	bgt.n	1000bf72 <__aeabi_dsub+0x31a>
1000bf70:	e0b0      	b.n	1000c0d4 <__aeabi_dsub+0x47c>
1000bf72:	4b14      	ldr	r3, [pc, #80]	; (1000bfc4 <__aeabi_dsub+0x36c>)
1000bf74:	4298      	cmp	r0, r3
1000bf76:	d100      	bne.n	1000bf7a <__aeabi_dsub+0x322>
1000bf78:	e11e      	b.n	1000c1b8 <__aeabi_dsub+0x560>
1000bf7a:	9b01      	ldr	r3, [sp, #4]
1000bf7c:	19d2      	adds	r2, r2, r7
1000bf7e:	1959      	adds	r1, r3, r5
1000bf80:	42a9      	cmp	r1, r5
1000bf82:	419b      	sbcs	r3, r3
1000bf84:	425b      	negs	r3, r3
1000bf86:	18d2      	adds	r2, r2, r3
1000bf88:	0849      	lsrs	r1, r1, #1
1000bf8a:	07d5      	lsls	r5, r2, #31
1000bf8c:	430d      	orrs	r5, r1
1000bf8e:	0857      	lsrs	r7, r2, #1
1000bf90:	1c04      	adds	r4, r0, #0
1000bf92:	e693      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000bf94:	4b0b      	ldr	r3, [pc, #44]	; (1000bfc4 <__aeabi_dsub+0x36c>)
1000bf96:	429c      	cmp	r4, r3
1000bf98:	d000      	beq.n	1000bf9c <__aeabi_dsub+0x344>
1000bf9a:	e6d3      	b.n	1000bd44 <__aeabi_dsub+0xec>
1000bf9c:	e68e      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000bf9e:	1c21      	adds	r1, r4, #0
1000bfa0:	1c13      	adds	r3, r2, #0
1000bfa2:	391f      	subs	r1, #31
1000bfa4:	40cb      	lsrs	r3, r1
1000bfa6:	1c19      	adds	r1, r3, #0
1000bfa8:	2f20      	cmp	r7, #32
1000bfaa:	d100      	bne.n	1000bfae <__aeabi_dsub+0x356>
1000bfac:	e08e      	b.n	1000c0cc <__aeabi_dsub+0x474>
1000bfae:	233f      	movs	r3, #63	; 0x3f
1000bfb0:	1b1c      	subs	r4, r3, r4
1000bfb2:	40a2      	lsls	r2, r4
1000bfb4:	4315      	orrs	r5, r2
1000bfb6:	1e6a      	subs	r2, r5, #1
1000bfb8:	4195      	sbcs	r5, r2
1000bfba:	2700      	movs	r7, #0
1000bfbc:	430d      	orrs	r5, r1
1000bfbe:	2400      	movs	r4, #0
1000bfc0:	e78b      	b.n	1000beda <__aeabi_dsub+0x282>
1000bfc2:	46c0      	nop			; (mov r8, r8)
1000bfc4:	000007ff 	.word	0x000007ff
1000bfc8:	ff7fffff 	.word	0xff7fffff
1000bfcc:	800fffff 	.word	0x800fffff
1000bfd0:	1c33      	adds	r3, r6, #0
1000bfd2:	1c10      	adds	r0, r2, #0
1000bfd4:	3b20      	subs	r3, #32
1000bfd6:	40d8      	lsrs	r0, r3
1000bfd8:	2e20      	cmp	r6, #32
1000bfda:	d079      	beq.n	1000c0d0 <__aeabi_dsub+0x478>
1000bfdc:	2340      	movs	r3, #64	; 0x40
1000bfde:	1b9b      	subs	r3, r3, r6
1000bfe0:	409a      	lsls	r2, r3
1000bfe2:	1c13      	adds	r3, r2, #0
1000bfe4:	9a01      	ldr	r2, [sp, #4]
1000bfe6:	4313      	orrs	r3, r2
1000bfe8:	1e59      	subs	r1, r3, #1
1000bfea:	418b      	sbcs	r3, r1
1000bfec:	2200      	movs	r2, #0
1000bfee:	4303      	orrs	r3, r0
1000bff0:	e6c0      	b.n	1000bd74 <__aeabi_dsub+0x11c>
1000bff2:	2c00      	cmp	r4, #0
1000bff4:	d053      	beq.n	1000c09e <__aeabi_dsub+0x446>
1000bff6:	4cc7      	ldr	r4, [pc, #796]	; (1000c314 <__aeabi_dsub+0x6bc>)
1000bff8:	42a0      	cmp	r0, r4
1000bffa:	d100      	bne.n	1000bffe <__aeabi_dsub+0x3a6>
1000bffc:	e0b0      	b.n	1000c160 <__aeabi_dsub+0x508>
1000bffe:	2480      	movs	r4, #128	; 0x80
1000c000:	4271      	negs	r1, r6
1000c002:	4689      	mov	r9, r1
1000c004:	0424      	lsls	r4, r4, #16
1000c006:	4327      	orrs	r7, r4
1000c008:	4649      	mov	r1, r9
1000c00a:	2938      	cmp	r1, #56	; 0x38
1000c00c:	dd00      	ble.n	1000c010 <__aeabi_dsub+0x3b8>
1000c00e:	e0cd      	b.n	1000c1ac <__aeabi_dsub+0x554>
1000c010:	291f      	cmp	r1, #31
1000c012:	dd00      	ble.n	1000c016 <__aeabi_dsub+0x3be>
1000c014:	e159      	b.n	1000c2ca <__aeabi_dsub+0x672>
1000c016:	2420      	movs	r4, #32
1000c018:	1c3e      	adds	r6, r7, #0
1000c01a:	1a61      	subs	r1, r4, r1
1000c01c:	408e      	lsls	r6, r1
1000c01e:	468a      	mov	sl, r1
1000c020:	46b0      	mov	r8, r6
1000c022:	4649      	mov	r1, r9
1000c024:	1c2e      	adds	r6, r5, #0
1000c026:	40ce      	lsrs	r6, r1
1000c028:	4651      	mov	r1, sl
1000c02a:	46b4      	mov	ip, r6
1000c02c:	408d      	lsls	r5, r1
1000c02e:	4664      	mov	r4, ip
1000c030:	4646      	mov	r6, r8
1000c032:	4649      	mov	r1, r9
1000c034:	4326      	orrs	r6, r4
1000c036:	1e6c      	subs	r4, r5, #1
1000c038:	41a5      	sbcs	r5, r4
1000c03a:	40cf      	lsrs	r7, r1
1000c03c:	4335      	orrs	r5, r6
1000c03e:	9901      	ldr	r1, [sp, #4]
1000c040:	1bd7      	subs	r7, r2, r7
1000c042:	468c      	mov	ip, r1
1000c044:	1b4d      	subs	r5, r1, r5
1000c046:	45ac      	cmp	ip, r5
1000c048:	4192      	sbcs	r2, r2
1000c04a:	4252      	negs	r2, r2
1000c04c:	1abf      	subs	r7, r7, r2
1000c04e:	1c04      	adds	r4, r0, #0
1000c050:	4698      	mov	r8, r3
1000c052:	e696      	b.n	1000bd82 <__aeabi_dsub+0x12a>
1000c054:	4663      	mov	r3, ip
1000c056:	4665      	mov	r5, ip
1000c058:	4333      	orrs	r3, r6
1000c05a:	d000      	beq.n	1000c05e <__aeabi_dsub+0x406>
1000c05c:	e696      	b.n	1000bd8c <__aeabi_dsub+0x134>
1000c05e:	2600      	movs	r6, #0
1000c060:	2700      	movs	r7, #0
1000c062:	2400      	movs	r4, #0
1000c064:	2500      	movs	r5, #0
1000c066:	e6c4      	b.n	1000bdf2 <__aeabi_dsub+0x19a>
1000c068:	2b1f      	cmp	r3, #31
1000c06a:	dc61      	bgt.n	1000c130 <__aeabi_dsub+0x4d8>
1000c06c:	2020      	movs	r0, #32
1000c06e:	1ac3      	subs	r3, r0, r3
1000c070:	469b      	mov	fp, r3
1000c072:	1c13      	adds	r3, r2, #0
1000c074:	4659      	mov	r1, fp
1000c076:	408b      	lsls	r3, r1
1000c078:	4651      	mov	r1, sl
1000c07a:	4699      	mov	r9, r3
1000c07c:	9b01      	ldr	r3, [sp, #4]
1000c07e:	40cb      	lsrs	r3, r1
1000c080:	469c      	mov	ip, r3
1000c082:	464b      	mov	r3, r9
1000c084:	4660      	mov	r0, ip
1000c086:	4303      	orrs	r3, r0
1000c088:	469c      	mov	ip, r3
1000c08a:	465b      	mov	r3, fp
1000c08c:	9901      	ldr	r1, [sp, #4]
1000c08e:	4099      	lsls	r1, r3
1000c090:	4663      	mov	r3, ip
1000c092:	1e48      	subs	r0, r1, #1
1000c094:	4181      	sbcs	r1, r0
1000c096:	4319      	orrs	r1, r3
1000c098:	4653      	mov	r3, sl
1000c09a:	40da      	lsrs	r2, r3
1000c09c:	e6cd      	b.n	1000be3a <__aeabi_dsub+0x1e2>
1000c09e:	1c3c      	adds	r4, r7, #0
1000c0a0:	432c      	orrs	r4, r5
1000c0a2:	d05d      	beq.n	1000c160 <__aeabi_dsub+0x508>
1000c0a4:	43f1      	mvns	r1, r6
1000c0a6:	4689      	mov	r9, r1
1000c0a8:	2900      	cmp	r1, #0
1000c0aa:	d155      	bne.n	1000c158 <__aeabi_dsub+0x500>
1000c0ac:	9901      	ldr	r1, [sp, #4]
1000c0ae:	1bd2      	subs	r2, r2, r7
1000c0b0:	468c      	mov	ip, r1
1000c0b2:	1b4d      	subs	r5, r1, r5
1000c0b4:	45ac      	cmp	ip, r5
1000c0b6:	4189      	sbcs	r1, r1
1000c0b8:	4249      	negs	r1, r1
1000c0ba:	1a57      	subs	r7, r2, r1
1000c0bc:	1c04      	adds	r4, r0, #0
1000c0be:	4698      	mov	r8, r3
1000c0c0:	e65f      	b.n	1000bd82 <__aeabi_dsub+0x12a>
1000c0c2:	4894      	ldr	r0, [pc, #592]	; (1000c314 <__aeabi_dsub+0x6bc>)
1000c0c4:	4284      	cmp	r4, r0
1000c0c6:	d000      	beq.n	1000c0ca <__aeabi_dsub+0x472>
1000c0c8:	e6ad      	b.n	1000be26 <__aeabi_dsub+0x1ce>
1000c0ca:	e5f7      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c0cc:	2200      	movs	r2, #0
1000c0ce:	e771      	b.n	1000bfb4 <__aeabi_dsub+0x35c>
1000c0d0:	2300      	movs	r3, #0
1000c0d2:	e787      	b.n	1000bfe4 <__aeabi_dsub+0x38c>
1000c0d4:	1c3b      	adds	r3, r7, #0
1000c0d6:	432b      	orrs	r3, r5
1000c0d8:	2c00      	cmp	r4, #0
1000c0da:	d000      	beq.n	1000c0de <__aeabi_dsub+0x486>
1000c0dc:	e0da      	b.n	1000c294 <__aeabi_dsub+0x63c>
1000c0de:	2b00      	cmp	r3, #0
1000c0e0:	d100      	bne.n	1000c0e4 <__aeabi_dsub+0x48c>
1000c0e2:	e113      	b.n	1000c30c <__aeabi_dsub+0x6b4>
1000c0e4:	1c13      	adds	r3, r2, #0
1000c0e6:	9901      	ldr	r1, [sp, #4]
1000c0e8:	430b      	orrs	r3, r1
1000c0ea:	d100      	bne.n	1000c0ee <__aeabi_dsub+0x496>
1000c0ec:	e5e6      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c0ee:	1949      	adds	r1, r1, r5
1000c0f0:	42a9      	cmp	r1, r5
1000c0f2:	419b      	sbcs	r3, r3
1000c0f4:	19d2      	adds	r2, r2, r7
1000c0f6:	425b      	negs	r3, r3
1000c0f8:	18d7      	adds	r7, r2, r3
1000c0fa:	023b      	lsls	r3, r7, #8
1000c0fc:	d400      	bmi.n	1000c100 <__aeabi_dsub+0x4a8>
1000c0fe:	e121      	b.n	1000c344 <__aeabi_dsub+0x6ec>
1000c100:	4b85      	ldr	r3, [pc, #532]	; (1000c318 <__aeabi_dsub+0x6c0>)
1000c102:	1c0d      	adds	r5, r1, #0
1000c104:	401f      	ands	r7, r3
1000c106:	1c04      	adds	r4, r0, #0
1000c108:	e5d8      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c10a:	1c38      	adds	r0, r7, #0
1000c10c:	4328      	orrs	r0, r5
1000c10e:	2c00      	cmp	r4, #0
1000c110:	d140      	bne.n	1000c194 <__aeabi_dsub+0x53c>
1000c112:	2800      	cmp	r0, #0
1000c114:	d000      	beq.n	1000c118 <__aeabi_dsub+0x4c0>
1000c116:	e083      	b.n	1000c220 <__aeabi_dsub+0x5c8>
1000c118:	1c10      	adds	r0, r2, #0
1000c11a:	9901      	ldr	r1, [sp, #4]
1000c11c:	4308      	orrs	r0, r1
1000c11e:	d003      	beq.n	1000c128 <__aeabi_dsub+0x4d0>
1000c120:	1c17      	adds	r7, r2, #0
1000c122:	1c0d      	adds	r5, r1, #0
1000c124:	4698      	mov	r8, r3
1000c126:	e5c9      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c128:	2600      	movs	r6, #0
1000c12a:	2700      	movs	r7, #0
1000c12c:	2500      	movs	r5, #0
1000c12e:	e660      	b.n	1000bdf2 <__aeabi_dsub+0x19a>
1000c130:	4650      	mov	r0, sl
1000c132:	1c13      	adds	r3, r2, #0
1000c134:	3820      	subs	r0, #32
1000c136:	40c3      	lsrs	r3, r0
1000c138:	1c18      	adds	r0, r3, #0
1000c13a:	4653      	mov	r3, sl
1000c13c:	2b20      	cmp	r3, #32
1000c13e:	d100      	bne.n	1000c142 <__aeabi_dsub+0x4ea>
1000c140:	e0c1      	b.n	1000c2c6 <__aeabi_dsub+0x66e>
1000c142:	2340      	movs	r3, #64	; 0x40
1000c144:	4651      	mov	r1, sl
1000c146:	1a5b      	subs	r3, r3, r1
1000c148:	409a      	lsls	r2, r3
1000c14a:	9901      	ldr	r1, [sp, #4]
1000c14c:	4311      	orrs	r1, r2
1000c14e:	1e4a      	subs	r2, r1, #1
1000c150:	4191      	sbcs	r1, r2
1000c152:	2200      	movs	r2, #0
1000c154:	4301      	orrs	r1, r0
1000c156:	e670      	b.n	1000be3a <__aeabi_dsub+0x1e2>
1000c158:	4c6e      	ldr	r4, [pc, #440]	; (1000c314 <__aeabi_dsub+0x6bc>)
1000c15a:	42a0      	cmp	r0, r4
1000c15c:	d000      	beq.n	1000c160 <__aeabi_dsub+0x508>
1000c15e:	e753      	b.n	1000c008 <__aeabi_dsub+0x3b0>
1000c160:	1c17      	adds	r7, r2, #0
1000c162:	9d01      	ldr	r5, [sp, #4]
1000c164:	1c04      	adds	r4, r0, #0
1000c166:	4698      	mov	r8, r3
1000c168:	e5a8      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c16a:	2c00      	cmp	r4, #0
1000c16c:	d128      	bne.n	1000c1c0 <__aeabi_dsub+0x568>
1000c16e:	1c3c      	adds	r4, r7, #0
1000c170:	432c      	orrs	r4, r5
1000c172:	d100      	bne.n	1000c176 <__aeabi_dsub+0x51e>
1000c174:	e08a      	b.n	1000c28c <__aeabi_dsub+0x634>
1000c176:	43db      	mvns	r3, r3
1000c178:	469a      	mov	sl, r3
1000c17a:	2b00      	cmp	r3, #0
1000c17c:	d000      	beq.n	1000c180 <__aeabi_dsub+0x528>
1000c17e:	e082      	b.n	1000c286 <__aeabi_dsub+0x62e>
1000c180:	9b01      	ldr	r3, [sp, #4]
1000c182:	19d2      	adds	r2, r2, r7
1000c184:	469c      	mov	ip, r3
1000c186:	4465      	add	r5, ip
1000c188:	429d      	cmp	r5, r3
1000c18a:	4189      	sbcs	r1, r1
1000c18c:	4249      	negs	r1, r1
1000c18e:	1857      	adds	r7, r2, r1
1000c190:	1c04      	adds	r4, r0, #0
1000c192:	e659      	b.n	1000be48 <__aeabi_dsub+0x1f0>
1000c194:	2800      	cmp	r0, #0
1000c196:	d15b      	bne.n	1000c250 <__aeabi_dsub+0x5f8>
1000c198:	1c10      	adds	r0, r2, #0
1000c19a:	9901      	ldr	r1, [sp, #4]
1000c19c:	4308      	orrs	r0, r1
1000c19e:	d100      	bne.n	1000c1a2 <__aeabi_dsub+0x54a>
1000c1a0:	e0a4      	b.n	1000c2ec <__aeabi_dsub+0x694>
1000c1a2:	1c17      	adds	r7, r2, #0
1000c1a4:	1c0d      	adds	r5, r1, #0
1000c1a6:	4698      	mov	r8, r3
1000c1a8:	4c5a      	ldr	r4, [pc, #360]	; (1000c314 <__aeabi_dsub+0x6bc>)
1000c1aa:	e587      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c1ac:	433d      	orrs	r5, r7
1000c1ae:	1e6f      	subs	r7, r5, #1
1000c1b0:	41bd      	sbcs	r5, r7
1000c1b2:	2700      	movs	r7, #0
1000c1b4:	b2ed      	uxtb	r5, r5
1000c1b6:	e742      	b.n	1000c03e <__aeabi_dsub+0x3e6>
1000c1b8:	1c04      	adds	r4, r0, #0
1000c1ba:	2700      	movs	r7, #0
1000c1bc:	2500      	movs	r5, #0
1000c1be:	e618      	b.n	1000bdf2 <__aeabi_dsub+0x19a>
1000c1c0:	4c54      	ldr	r4, [pc, #336]	; (1000c314 <__aeabi_dsub+0x6bc>)
1000c1c2:	42a0      	cmp	r0, r4
1000c1c4:	d062      	beq.n	1000c28c <__aeabi_dsub+0x634>
1000c1c6:	4653      	mov	r3, sl
1000c1c8:	2480      	movs	r4, #128	; 0x80
1000c1ca:	425b      	negs	r3, r3
1000c1cc:	469a      	mov	sl, r3
1000c1ce:	0424      	lsls	r4, r4, #16
1000c1d0:	4327      	orrs	r7, r4
1000c1d2:	4653      	mov	r3, sl
1000c1d4:	2b38      	cmp	r3, #56	; 0x38
1000c1d6:	dd00      	ble.n	1000c1da <__aeabi_dsub+0x582>
1000c1d8:	e08e      	b.n	1000c2f8 <__aeabi_dsub+0x6a0>
1000c1da:	2b1f      	cmp	r3, #31
1000c1dc:	dd00      	ble.n	1000c1e0 <__aeabi_dsub+0x588>
1000c1de:	e09d      	b.n	1000c31c <__aeabi_dsub+0x6c4>
1000c1e0:	2420      	movs	r4, #32
1000c1e2:	1ae3      	subs	r3, r4, r3
1000c1e4:	469b      	mov	fp, r3
1000c1e6:	1c3b      	adds	r3, r7, #0
1000c1e8:	4659      	mov	r1, fp
1000c1ea:	408b      	lsls	r3, r1
1000c1ec:	4651      	mov	r1, sl
1000c1ee:	4699      	mov	r9, r3
1000c1f0:	1c2b      	adds	r3, r5, #0
1000c1f2:	40cb      	lsrs	r3, r1
1000c1f4:	469c      	mov	ip, r3
1000c1f6:	464b      	mov	r3, r9
1000c1f8:	4664      	mov	r4, ip
1000c1fa:	4323      	orrs	r3, r4
1000c1fc:	469c      	mov	ip, r3
1000c1fe:	465b      	mov	r3, fp
1000c200:	409d      	lsls	r5, r3
1000c202:	4663      	mov	r3, ip
1000c204:	1e6c      	subs	r4, r5, #1
1000c206:	41a5      	sbcs	r5, r4
1000c208:	40cf      	lsrs	r7, r1
1000c20a:	431d      	orrs	r5, r3
1000c20c:	9b01      	ldr	r3, [sp, #4]
1000c20e:	18bf      	adds	r7, r7, r2
1000c210:	469c      	mov	ip, r3
1000c212:	4465      	add	r5, ip
1000c214:	429d      	cmp	r5, r3
1000c216:	4192      	sbcs	r2, r2
1000c218:	4252      	negs	r2, r2
1000c21a:	18bf      	adds	r7, r7, r2
1000c21c:	1c04      	adds	r4, r0, #0
1000c21e:	e613      	b.n	1000be48 <__aeabi_dsub+0x1f0>
1000c220:	1c10      	adds	r0, r2, #0
1000c222:	9901      	ldr	r1, [sp, #4]
1000c224:	4308      	orrs	r0, r1
1000c226:	d100      	bne.n	1000c22a <__aeabi_dsub+0x5d2>
1000c228:	e548      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c22a:	1a68      	subs	r0, r5, r1
1000c22c:	4684      	mov	ip, r0
1000c22e:	4285      	cmp	r5, r0
1000c230:	4180      	sbcs	r0, r0
1000c232:	1abe      	subs	r6, r7, r2
1000c234:	4240      	negs	r0, r0
1000c236:	1a30      	subs	r0, r6, r0
1000c238:	0206      	lsls	r6, r0, #8
1000c23a:	d400      	bmi.n	1000c23e <__aeabi_dsub+0x5e6>
1000c23c:	e647      	b.n	1000bece <__aeabi_dsub+0x276>
1000c23e:	468c      	mov	ip, r1
1000c240:	1b4d      	subs	r5, r1, r5
1000c242:	45ac      	cmp	ip, r5
1000c244:	4189      	sbcs	r1, r1
1000c246:	1bd2      	subs	r2, r2, r7
1000c248:	4249      	negs	r1, r1
1000c24a:	1a57      	subs	r7, r2, r1
1000c24c:	4698      	mov	r8, r3
1000c24e:	e535      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c250:	1c10      	adds	r0, r2, #0
1000c252:	9901      	ldr	r1, [sp, #4]
1000c254:	4308      	orrs	r0, r1
1000c256:	d034      	beq.n	1000c2c2 <__aeabi_dsub+0x66a>
1000c258:	2480      	movs	r4, #128	; 0x80
1000c25a:	0778      	lsls	r0, r7, #29
1000c25c:	08ed      	lsrs	r5, r5, #3
1000c25e:	08ff      	lsrs	r7, r7, #3
1000c260:	0324      	lsls	r4, r4, #12
1000c262:	4328      	orrs	r0, r5
1000c264:	4227      	tst	r7, r4
1000c266:	d008      	beq.n	1000c27a <__aeabi_dsub+0x622>
1000c268:	08d6      	lsrs	r6, r2, #3
1000c26a:	4226      	tst	r6, r4
1000c26c:	d105      	bne.n	1000c27a <__aeabi_dsub+0x622>
1000c26e:	08c9      	lsrs	r1, r1, #3
1000c270:	0752      	lsls	r2, r2, #29
1000c272:	430a      	orrs	r2, r1
1000c274:	1c10      	adds	r0, r2, #0
1000c276:	1c37      	adds	r7, r6, #0
1000c278:	4698      	mov	r8, r3
1000c27a:	00ff      	lsls	r7, r7, #3
1000c27c:	0f42      	lsrs	r2, r0, #29
1000c27e:	4317      	orrs	r7, r2
1000c280:	00c5      	lsls	r5, r0, #3
1000c282:	4c24      	ldr	r4, [pc, #144]	; (1000c314 <__aeabi_dsub+0x6bc>)
1000c284:	e51a      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c286:	4c23      	ldr	r4, [pc, #140]	; (1000c314 <__aeabi_dsub+0x6bc>)
1000c288:	42a0      	cmp	r0, r4
1000c28a:	d1a2      	bne.n	1000c1d2 <__aeabi_dsub+0x57a>
1000c28c:	1c17      	adds	r7, r2, #0
1000c28e:	9d01      	ldr	r5, [sp, #4]
1000c290:	1c04      	adds	r4, r0, #0
1000c292:	e513      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c294:	2b00      	cmp	r3, #0
1000c296:	d035      	beq.n	1000c304 <__aeabi_dsub+0x6ac>
1000c298:	1c13      	adds	r3, r2, #0
1000c29a:	9901      	ldr	r1, [sp, #4]
1000c29c:	430b      	orrs	r3, r1
1000c29e:	d010      	beq.n	1000c2c2 <__aeabi_dsub+0x66a>
1000c2a0:	2480      	movs	r4, #128	; 0x80
1000c2a2:	0778      	lsls	r0, r7, #29
1000c2a4:	08ed      	lsrs	r5, r5, #3
1000c2a6:	08ff      	lsrs	r7, r7, #3
1000c2a8:	0324      	lsls	r4, r4, #12
1000c2aa:	4328      	orrs	r0, r5
1000c2ac:	4227      	tst	r7, r4
1000c2ae:	d0e4      	beq.n	1000c27a <__aeabi_dsub+0x622>
1000c2b0:	08d3      	lsrs	r3, r2, #3
1000c2b2:	4223      	tst	r3, r4
1000c2b4:	d1e1      	bne.n	1000c27a <__aeabi_dsub+0x622>
1000c2b6:	08c9      	lsrs	r1, r1, #3
1000c2b8:	0752      	lsls	r2, r2, #29
1000c2ba:	430a      	orrs	r2, r1
1000c2bc:	1c10      	adds	r0, r2, #0
1000c2be:	1c1f      	adds	r7, r3, #0
1000c2c0:	e7db      	b.n	1000c27a <__aeabi_dsub+0x622>
1000c2c2:	4c14      	ldr	r4, [pc, #80]	; (1000c314 <__aeabi_dsub+0x6bc>)
1000c2c4:	e4fa      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c2c6:	2200      	movs	r2, #0
1000c2c8:	e73f      	b.n	1000c14a <__aeabi_dsub+0x4f2>
1000c2ca:	464c      	mov	r4, r9
1000c2cc:	1c3e      	adds	r6, r7, #0
1000c2ce:	3c20      	subs	r4, #32
1000c2d0:	40e6      	lsrs	r6, r4
1000c2d2:	4649      	mov	r1, r9
1000c2d4:	1c34      	adds	r4, r6, #0
1000c2d6:	2920      	cmp	r1, #32
1000c2d8:	d032      	beq.n	1000c340 <__aeabi_dsub+0x6e8>
1000c2da:	2640      	movs	r6, #64	; 0x40
1000c2dc:	1a76      	subs	r6, r6, r1
1000c2de:	40b7      	lsls	r7, r6
1000c2e0:	433d      	orrs	r5, r7
1000c2e2:	1e6f      	subs	r7, r5, #1
1000c2e4:	41bd      	sbcs	r5, r7
1000c2e6:	2700      	movs	r7, #0
1000c2e8:	4325      	orrs	r5, r4
1000c2ea:	e6a8      	b.n	1000c03e <__aeabi_dsub+0x3e6>
1000c2ec:	2780      	movs	r7, #128	; 0x80
1000c2ee:	2600      	movs	r6, #0
1000c2f0:	03ff      	lsls	r7, r7, #15
1000c2f2:	4c08      	ldr	r4, [pc, #32]	; (1000c314 <__aeabi_dsub+0x6bc>)
1000c2f4:	2500      	movs	r5, #0
1000c2f6:	e57c      	b.n	1000bdf2 <__aeabi_dsub+0x19a>
1000c2f8:	433d      	orrs	r5, r7
1000c2fa:	1e6f      	subs	r7, r5, #1
1000c2fc:	41bd      	sbcs	r5, r7
1000c2fe:	2700      	movs	r7, #0
1000c300:	b2ed      	uxtb	r5, r5
1000c302:	e783      	b.n	1000c20c <__aeabi_dsub+0x5b4>
1000c304:	1c17      	adds	r7, r2, #0
1000c306:	9d01      	ldr	r5, [sp, #4]
1000c308:	4c02      	ldr	r4, [pc, #8]	; (1000c314 <__aeabi_dsub+0x6bc>)
1000c30a:	e4d7      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c30c:	1c17      	adds	r7, r2, #0
1000c30e:	9d01      	ldr	r5, [sp, #4]
1000c310:	e4d4      	b.n	1000bcbc <__aeabi_dsub+0x64>
1000c312:	46c0      	nop			; (mov r8, r8)
1000c314:	000007ff 	.word	0x000007ff
1000c318:	ff7fffff 	.word	0xff7fffff
1000c31c:	4654      	mov	r4, sl
1000c31e:	1c3b      	adds	r3, r7, #0
1000c320:	3c20      	subs	r4, #32
1000c322:	40e3      	lsrs	r3, r4
1000c324:	1c1c      	adds	r4, r3, #0
1000c326:	4653      	mov	r3, sl
1000c328:	2b20      	cmp	r3, #32
1000c32a:	d00d      	beq.n	1000c348 <__aeabi_dsub+0x6f0>
1000c32c:	2340      	movs	r3, #64	; 0x40
1000c32e:	4651      	mov	r1, sl
1000c330:	1a5b      	subs	r3, r3, r1
1000c332:	409f      	lsls	r7, r3
1000c334:	433d      	orrs	r5, r7
1000c336:	1e6f      	subs	r7, r5, #1
1000c338:	41bd      	sbcs	r5, r7
1000c33a:	2700      	movs	r7, #0
1000c33c:	4325      	orrs	r5, r4
1000c33e:	e765      	b.n	1000c20c <__aeabi_dsub+0x5b4>
1000c340:	2700      	movs	r7, #0
1000c342:	e7cd      	b.n	1000c2e0 <__aeabi_dsub+0x688>
1000c344:	1c0d      	adds	r5, r1, #0
1000c346:	e5c8      	b.n	1000beda <__aeabi_dsub+0x282>
1000c348:	2700      	movs	r7, #0
1000c34a:	e7f3      	b.n	1000c334 <__aeabi_dsub+0x6dc>

1000c34c <__aeabi_d2iz>:
1000c34c:	030b      	lsls	r3, r1, #12
1000c34e:	b530      	push	{r4, r5, lr}
1000c350:	4c13      	ldr	r4, [pc, #76]	; (1000c3a0 <__aeabi_d2iz+0x54>)
1000c352:	0b1a      	lsrs	r2, r3, #12
1000c354:	004b      	lsls	r3, r1, #1
1000c356:	1c05      	adds	r5, r0, #0
1000c358:	0d5b      	lsrs	r3, r3, #21
1000c35a:	0fc9      	lsrs	r1, r1, #31
1000c35c:	2000      	movs	r0, #0
1000c35e:	42a3      	cmp	r3, r4
1000c360:	dd10      	ble.n	1000c384 <__aeabi_d2iz+0x38>
1000c362:	4810      	ldr	r0, [pc, #64]	; (1000c3a4 <__aeabi_d2iz+0x58>)
1000c364:	4283      	cmp	r3, r0
1000c366:	dc0e      	bgt.n	1000c386 <__aeabi_d2iz+0x3a>
1000c368:	2080      	movs	r0, #128	; 0x80
1000c36a:	4c0f      	ldr	r4, [pc, #60]	; (1000c3a8 <__aeabi_d2iz+0x5c>)
1000c36c:	0340      	lsls	r0, r0, #13
1000c36e:	4302      	orrs	r2, r0
1000c370:	1ae4      	subs	r4, r4, r3
1000c372:	2c1f      	cmp	r4, #31
1000c374:	dd0a      	ble.n	1000c38c <__aeabi_d2iz+0x40>
1000c376:	480d      	ldr	r0, [pc, #52]	; (1000c3ac <__aeabi_d2iz+0x60>)
1000c378:	1ac3      	subs	r3, r0, r3
1000c37a:	40da      	lsrs	r2, r3
1000c37c:	1c13      	adds	r3, r2, #0
1000c37e:	4248      	negs	r0, r1
1000c380:	4043      	eors	r3, r0
1000c382:	1858      	adds	r0, r3, r1
1000c384:	bd30      	pop	{r4, r5, pc}
1000c386:	4b0a      	ldr	r3, [pc, #40]	; (1000c3b0 <__aeabi_d2iz+0x64>)
1000c388:	18c8      	adds	r0, r1, r3
1000c38a:	e7fb      	b.n	1000c384 <__aeabi_d2iz+0x38>
1000c38c:	1c28      	adds	r0, r5, #0
1000c38e:	40e0      	lsrs	r0, r4
1000c390:	4c08      	ldr	r4, [pc, #32]	; (1000c3b4 <__aeabi_d2iz+0x68>)
1000c392:	46a4      	mov	ip, r4
1000c394:	4463      	add	r3, ip
1000c396:	409a      	lsls	r2, r3
1000c398:	1c13      	adds	r3, r2, #0
1000c39a:	4303      	orrs	r3, r0
1000c39c:	e7ef      	b.n	1000c37e <__aeabi_d2iz+0x32>
1000c39e:	46c0      	nop			; (mov r8, r8)
1000c3a0:	000003fe 	.word	0x000003fe
1000c3a4:	0000041d 	.word	0x0000041d
1000c3a8:	00000433 	.word	0x00000433
1000c3ac:	00000413 	.word	0x00000413
1000c3b0:	7fffffff 	.word	0x7fffffff
1000c3b4:	fffffbed 	.word	0xfffffbed

1000c3b8 <__aeabi_i2d>:
1000c3b8:	b538      	push	{r3, r4, r5, lr}
1000c3ba:	1e04      	subs	r4, r0, #0
1000c3bc:	d016      	beq.n	1000c3ec <__aeabi_i2d+0x34>
1000c3be:	0fc5      	lsrs	r5, r0, #31
1000c3c0:	d000      	beq.n	1000c3c4 <__aeabi_i2d+0xc>
1000c3c2:	4244      	negs	r4, r0
1000c3c4:	1c20      	adds	r0, r4, #0
1000c3c6:	f7fd fb0b 	bl	100099e0 <__clzsi2>
1000c3ca:	4b17      	ldr	r3, [pc, #92]	; (1000c428 <__aeabi_i2d+0x70>)
1000c3cc:	1a1b      	subs	r3, r3, r0
1000c3ce:	280a      	cmp	r0, #10
1000c3d0:	dc21      	bgt.n	1000c416 <__aeabi_i2d+0x5e>
1000c3d2:	1c02      	adds	r2, r0, #0
1000c3d4:	1c21      	adds	r1, r4, #0
1000c3d6:	3215      	adds	r2, #21
1000c3d8:	4091      	lsls	r1, r2
1000c3da:	1c0a      	adds	r2, r1, #0
1000c3dc:	210b      	movs	r1, #11
1000c3de:	1a08      	subs	r0, r1, r0
1000c3e0:	40c4      	lsrs	r4, r0
1000c3e2:	055b      	lsls	r3, r3, #21
1000c3e4:	0324      	lsls	r4, r4, #12
1000c3e6:	0b24      	lsrs	r4, r4, #12
1000c3e8:	0d5b      	lsrs	r3, r3, #21
1000c3ea:	e003      	b.n	1000c3f4 <__aeabi_i2d+0x3c>
1000c3ec:	2500      	movs	r5, #0
1000c3ee:	2300      	movs	r3, #0
1000c3f0:	2400      	movs	r4, #0
1000c3f2:	2200      	movs	r2, #0
1000c3f4:	2100      	movs	r1, #0
1000c3f6:	1c10      	adds	r0, r2, #0
1000c3f8:	0324      	lsls	r4, r4, #12
1000c3fa:	0d0a      	lsrs	r2, r1, #20
1000c3fc:	0512      	lsls	r2, r2, #20
1000c3fe:	0b24      	lsrs	r4, r4, #12
1000c400:	4314      	orrs	r4, r2
1000c402:	4a0a      	ldr	r2, [pc, #40]	; (1000c42c <__aeabi_i2d+0x74>)
1000c404:	051b      	lsls	r3, r3, #20
1000c406:	4014      	ands	r4, r2
1000c408:	431c      	orrs	r4, r3
1000c40a:	0064      	lsls	r4, r4, #1
1000c40c:	07ed      	lsls	r5, r5, #31
1000c40e:	0864      	lsrs	r4, r4, #1
1000c410:	432c      	orrs	r4, r5
1000c412:	1c21      	adds	r1, r4, #0
1000c414:	bd38      	pop	{r3, r4, r5, pc}
1000c416:	380b      	subs	r0, #11
1000c418:	4084      	lsls	r4, r0
1000c41a:	055b      	lsls	r3, r3, #21
1000c41c:	0324      	lsls	r4, r4, #12
1000c41e:	0b24      	lsrs	r4, r4, #12
1000c420:	0d5b      	lsrs	r3, r3, #21
1000c422:	2200      	movs	r2, #0
1000c424:	e7e6      	b.n	1000c3f4 <__aeabi_i2d+0x3c>
1000c426:	46c0      	nop			; (mov r8, r8)
1000c428:	0000041e 	.word	0x0000041e
1000c42c:	800fffff 	.word	0x800fffff

1000c430 <__aeabi_ui2d>:
1000c430:	b510      	push	{r4, lr}
1000c432:	1e04      	subs	r4, r0, #0
1000c434:	d010      	beq.n	1000c458 <__aeabi_ui2d+0x28>
1000c436:	f7fd fad3 	bl	100099e0 <__clzsi2>
1000c43a:	4a14      	ldr	r2, [pc, #80]	; (1000c48c <__aeabi_ui2d+0x5c>)
1000c43c:	1a12      	subs	r2, r2, r0
1000c43e:	280a      	cmp	r0, #10
1000c440:	dc1a      	bgt.n	1000c478 <__aeabi_ui2d+0x48>
1000c442:	230b      	movs	r3, #11
1000c444:	1c21      	adds	r1, r4, #0
1000c446:	1a1b      	subs	r3, r3, r0
1000c448:	40d9      	lsrs	r1, r3
1000c44a:	3015      	adds	r0, #21
1000c44c:	030b      	lsls	r3, r1, #12
1000c44e:	0552      	lsls	r2, r2, #21
1000c450:	4084      	lsls	r4, r0
1000c452:	0b1b      	lsrs	r3, r3, #12
1000c454:	0d52      	lsrs	r2, r2, #21
1000c456:	e001      	b.n	1000c45c <__aeabi_ui2d+0x2c>
1000c458:	2200      	movs	r2, #0
1000c45a:	2300      	movs	r3, #0
1000c45c:	2100      	movs	r1, #0
1000c45e:	031b      	lsls	r3, r3, #12
1000c460:	1c20      	adds	r0, r4, #0
1000c462:	0b1c      	lsrs	r4, r3, #12
1000c464:	0d0b      	lsrs	r3, r1, #20
1000c466:	051b      	lsls	r3, r3, #20
1000c468:	4323      	orrs	r3, r4
1000c46a:	4c09      	ldr	r4, [pc, #36]	; (1000c490 <__aeabi_ui2d+0x60>)
1000c46c:	0512      	lsls	r2, r2, #20
1000c46e:	4023      	ands	r3, r4
1000c470:	4313      	orrs	r3, r2
1000c472:	005b      	lsls	r3, r3, #1
1000c474:	0859      	lsrs	r1, r3, #1
1000c476:	bd10      	pop	{r4, pc}
1000c478:	1c03      	adds	r3, r0, #0
1000c47a:	3b0b      	subs	r3, #11
1000c47c:	409c      	lsls	r4, r3
1000c47e:	0552      	lsls	r2, r2, #21
1000c480:	0323      	lsls	r3, r4, #12
1000c482:	0b1b      	lsrs	r3, r3, #12
1000c484:	0d52      	lsrs	r2, r2, #21
1000c486:	2400      	movs	r4, #0
1000c488:	e7e8      	b.n	1000c45c <__aeabi_ui2d+0x2c>
1000c48a:	46c0      	nop			; (mov r8, r8)
1000c48c:	0000041e 	.word	0x0000041e
1000c490:	800fffff 	.word	0x800fffff

1000c494 <__aeabi_f2d>:
1000c494:	0042      	lsls	r2, r0, #1
1000c496:	0e12      	lsrs	r2, r2, #24
1000c498:	1c51      	adds	r1, r2, #1
1000c49a:	b538      	push	{r3, r4, r5, lr}
1000c49c:	b2c9      	uxtb	r1, r1
1000c49e:	0243      	lsls	r3, r0, #9
1000c4a0:	0a5d      	lsrs	r5, r3, #9
1000c4a2:	0fc4      	lsrs	r4, r0, #31
1000c4a4:	2901      	cmp	r1, #1
1000c4a6:	dd15      	ble.n	1000c4d4 <__aeabi_f2d+0x40>
1000c4a8:	21e0      	movs	r1, #224	; 0xe0
1000c4aa:	0089      	lsls	r1, r1, #2
1000c4ac:	468c      	mov	ip, r1
1000c4ae:	076d      	lsls	r5, r5, #29
1000c4b0:	0b1b      	lsrs	r3, r3, #12
1000c4b2:	4462      	add	r2, ip
1000c4b4:	2100      	movs	r1, #0
1000c4b6:	1c28      	adds	r0, r5, #0
1000c4b8:	0d0d      	lsrs	r5, r1, #20
1000c4ba:	052d      	lsls	r5, r5, #20
1000c4bc:	432b      	orrs	r3, r5
1000c4be:	4d1c      	ldr	r5, [pc, #112]	; (1000c530 <__aeabi_f2d+0x9c>)
1000c4c0:	0552      	lsls	r2, r2, #21
1000c4c2:	402b      	ands	r3, r5
1000c4c4:	0852      	lsrs	r2, r2, #1
1000c4c6:	4313      	orrs	r3, r2
1000c4c8:	005b      	lsls	r3, r3, #1
1000c4ca:	07e4      	lsls	r4, r4, #31
1000c4cc:	085b      	lsrs	r3, r3, #1
1000c4ce:	4323      	orrs	r3, r4
1000c4d0:	1c19      	adds	r1, r3, #0
1000c4d2:	bd38      	pop	{r3, r4, r5, pc}
1000c4d4:	2a00      	cmp	r2, #0
1000c4d6:	d115      	bne.n	1000c504 <__aeabi_f2d+0x70>
1000c4d8:	2d00      	cmp	r5, #0
1000c4da:	d01f      	beq.n	1000c51c <__aeabi_f2d+0x88>
1000c4dc:	1c28      	adds	r0, r5, #0
1000c4de:	f7fd fa7f 	bl	100099e0 <__clzsi2>
1000c4e2:	280a      	cmp	r0, #10
1000c4e4:	dc1d      	bgt.n	1000c522 <__aeabi_f2d+0x8e>
1000c4e6:	230b      	movs	r3, #11
1000c4e8:	1c2a      	adds	r2, r5, #0
1000c4ea:	1a1b      	subs	r3, r3, r0
1000c4ec:	40da      	lsrs	r2, r3
1000c4ee:	1c13      	adds	r3, r2, #0
1000c4f0:	1c02      	adds	r2, r0, #0
1000c4f2:	3215      	adds	r2, #21
1000c4f4:	4095      	lsls	r5, r2
1000c4f6:	4a0f      	ldr	r2, [pc, #60]	; (1000c534 <__aeabi_f2d+0xa0>)
1000c4f8:	031b      	lsls	r3, r3, #12
1000c4fa:	1a12      	subs	r2, r2, r0
1000c4fc:	0552      	lsls	r2, r2, #21
1000c4fe:	0b1b      	lsrs	r3, r3, #12
1000c500:	0d52      	lsrs	r2, r2, #21
1000c502:	e7d7      	b.n	1000c4b4 <__aeabi_f2d+0x20>
1000c504:	2d00      	cmp	r5, #0
1000c506:	d006      	beq.n	1000c516 <__aeabi_f2d+0x82>
1000c508:	2280      	movs	r2, #128	; 0x80
1000c50a:	0b1b      	lsrs	r3, r3, #12
1000c50c:	0312      	lsls	r2, r2, #12
1000c50e:	4313      	orrs	r3, r2
1000c510:	076d      	lsls	r5, r5, #29
1000c512:	4a09      	ldr	r2, [pc, #36]	; (1000c538 <__aeabi_f2d+0xa4>)
1000c514:	e7ce      	b.n	1000c4b4 <__aeabi_f2d+0x20>
1000c516:	4a08      	ldr	r2, [pc, #32]	; (1000c538 <__aeabi_f2d+0xa4>)
1000c518:	2300      	movs	r3, #0
1000c51a:	e7cb      	b.n	1000c4b4 <__aeabi_f2d+0x20>
1000c51c:	2200      	movs	r2, #0
1000c51e:	2300      	movs	r3, #0
1000c520:	e7c8      	b.n	1000c4b4 <__aeabi_f2d+0x20>
1000c522:	1c03      	adds	r3, r0, #0
1000c524:	3b0b      	subs	r3, #11
1000c526:	409d      	lsls	r5, r3
1000c528:	1c2b      	adds	r3, r5, #0
1000c52a:	2500      	movs	r5, #0
1000c52c:	e7e3      	b.n	1000c4f6 <__aeabi_f2d+0x62>
1000c52e:	46c0      	nop			; (mov r8, r8)
1000c530:	800fffff 	.word	0x800fffff
1000c534:	00000389 	.word	0x00000389
1000c538:	000007ff 	.word	0x000007ff

1000c53c <__aeabi_d2f>:
1000c53c:	b570      	push	{r4, r5, r6, lr}
1000c53e:	030b      	lsls	r3, r1, #12
1000c540:	004d      	lsls	r5, r1, #1
1000c542:	0f44      	lsrs	r4, r0, #29
1000c544:	0d6d      	lsrs	r5, r5, #21
1000c546:	0a5b      	lsrs	r3, r3, #9
1000c548:	4323      	orrs	r3, r4
1000c54a:	1c6c      	adds	r4, r5, #1
1000c54c:	0564      	lsls	r4, r4, #21
1000c54e:	0fc9      	lsrs	r1, r1, #31
1000c550:	00c2      	lsls	r2, r0, #3
1000c552:	0d64      	lsrs	r4, r4, #21
1000c554:	2c01      	cmp	r4, #1
1000c556:	dd2a      	ble.n	1000c5ae <__aeabi_d2f+0x72>
1000c558:	4c3b      	ldr	r4, [pc, #236]	; (1000c648 <__aeabi_d2f+0x10c>)
1000c55a:	192c      	adds	r4, r5, r4
1000c55c:	2cfe      	cmp	r4, #254	; 0xfe
1000c55e:	dc1a      	bgt.n	1000c596 <__aeabi_d2f+0x5a>
1000c560:	2c00      	cmp	r4, #0
1000c562:	dd35      	ble.n	1000c5d0 <__aeabi_d2f+0x94>
1000c564:	0180      	lsls	r0, r0, #6
1000c566:	1e45      	subs	r5, r0, #1
1000c568:	41a8      	sbcs	r0, r5
1000c56a:	00db      	lsls	r3, r3, #3
1000c56c:	4303      	orrs	r3, r0
1000c56e:	0f52      	lsrs	r2, r2, #29
1000c570:	4313      	orrs	r3, r2
1000c572:	075a      	lsls	r2, r3, #29
1000c574:	d004      	beq.n	1000c580 <__aeabi_d2f+0x44>
1000c576:	220f      	movs	r2, #15
1000c578:	401a      	ands	r2, r3
1000c57a:	2a04      	cmp	r2, #4
1000c57c:	d000      	beq.n	1000c580 <__aeabi_d2f+0x44>
1000c57e:	3304      	adds	r3, #4
1000c580:	2280      	movs	r2, #128	; 0x80
1000c582:	04d2      	lsls	r2, r2, #19
1000c584:	401a      	ands	r2, r3
1000c586:	d027      	beq.n	1000c5d8 <__aeabi_d2f+0x9c>
1000c588:	3401      	adds	r4, #1
1000c58a:	2cff      	cmp	r4, #255	; 0xff
1000c58c:	d003      	beq.n	1000c596 <__aeabi_d2f+0x5a>
1000c58e:	019b      	lsls	r3, r3, #6
1000c590:	0a5b      	lsrs	r3, r3, #9
1000c592:	b2e4      	uxtb	r4, r4
1000c594:	e001      	b.n	1000c59a <__aeabi_d2f+0x5e>
1000c596:	24ff      	movs	r4, #255	; 0xff
1000c598:	2300      	movs	r3, #0
1000c59a:	025b      	lsls	r3, r3, #9
1000c59c:	05e4      	lsls	r4, r4, #23
1000c59e:	0a5b      	lsrs	r3, r3, #9
1000c5a0:	4323      	orrs	r3, r4
1000c5a2:	005b      	lsls	r3, r3, #1
1000c5a4:	07c9      	lsls	r1, r1, #31
1000c5a6:	085b      	lsrs	r3, r3, #1
1000c5a8:	430b      	orrs	r3, r1
1000c5aa:	1c18      	adds	r0, r3, #0
1000c5ac:	bd70      	pop	{r4, r5, r6, pc}
1000c5ae:	2d00      	cmp	r5, #0
1000c5b0:	d106      	bne.n	1000c5c0 <__aeabi_d2f+0x84>
1000c5b2:	4313      	orrs	r3, r2
1000c5b4:	d10e      	bne.n	1000c5d4 <__aeabi_d2f+0x98>
1000c5b6:	2400      	movs	r4, #0
1000c5b8:	025b      	lsls	r3, r3, #9
1000c5ba:	0a5b      	lsrs	r3, r3, #9
1000c5bc:	b2e4      	uxtb	r4, r4
1000c5be:	e7ec      	b.n	1000c59a <__aeabi_d2f+0x5e>
1000c5c0:	431a      	orrs	r2, r3
1000c5c2:	d0e8      	beq.n	1000c596 <__aeabi_d2f+0x5a>
1000c5c4:	2080      	movs	r0, #128	; 0x80
1000c5c6:	00db      	lsls	r3, r3, #3
1000c5c8:	0480      	lsls	r0, r0, #18
1000c5ca:	4303      	orrs	r3, r0
1000c5cc:	24ff      	movs	r4, #255	; 0xff
1000c5ce:	e7d0      	b.n	1000c572 <__aeabi_d2f+0x36>
1000c5d0:	3417      	adds	r4, #23
1000c5d2:	da0c      	bge.n	1000c5ee <__aeabi_d2f+0xb2>
1000c5d4:	2305      	movs	r3, #5
1000c5d6:	2400      	movs	r4, #0
1000c5d8:	08db      	lsrs	r3, r3, #3
1000c5da:	2cff      	cmp	r4, #255	; 0xff
1000c5dc:	d1ec      	bne.n	1000c5b8 <__aeabi_d2f+0x7c>
1000c5de:	2b00      	cmp	r3, #0
1000c5e0:	d02d      	beq.n	1000c63e <__aeabi_d2f+0x102>
1000c5e2:	2280      	movs	r2, #128	; 0x80
1000c5e4:	03d2      	lsls	r2, r2, #15
1000c5e6:	4313      	orrs	r3, r2
1000c5e8:	025b      	lsls	r3, r3, #9
1000c5ea:	0a5b      	lsrs	r3, r3, #9
1000c5ec:	e7d5      	b.n	1000c59a <__aeabi_d2f+0x5e>
1000c5ee:	2480      	movs	r4, #128	; 0x80
1000c5f0:	4816      	ldr	r0, [pc, #88]	; (1000c64c <__aeabi_d2f+0x110>)
1000c5f2:	0424      	lsls	r4, r4, #16
1000c5f4:	4323      	orrs	r3, r4
1000c5f6:	1b40      	subs	r0, r0, r5
1000c5f8:	281f      	cmp	r0, #31
1000c5fa:	dc0d      	bgt.n	1000c618 <__aeabi_d2f+0xdc>
1000c5fc:	4c14      	ldr	r4, [pc, #80]	; (1000c650 <__aeabi_d2f+0x114>)
1000c5fe:	46a4      	mov	ip, r4
1000c600:	4465      	add	r5, ip
1000c602:	40ab      	lsls	r3, r5
1000c604:	1c1c      	adds	r4, r3, #0
1000c606:	1c13      	adds	r3, r2, #0
1000c608:	40ab      	lsls	r3, r5
1000c60a:	1e5d      	subs	r5, r3, #1
1000c60c:	41ab      	sbcs	r3, r5
1000c60e:	40c2      	lsrs	r2, r0
1000c610:	4323      	orrs	r3, r4
1000c612:	4313      	orrs	r3, r2
1000c614:	2400      	movs	r4, #0
1000c616:	e7ac      	b.n	1000c572 <__aeabi_d2f+0x36>
1000c618:	1c1e      	adds	r6, r3, #0
1000c61a:	4c0e      	ldr	r4, [pc, #56]	; (1000c654 <__aeabi_d2f+0x118>)
1000c61c:	1b64      	subs	r4, r4, r5
1000c61e:	40e6      	lsrs	r6, r4
1000c620:	1c34      	adds	r4, r6, #0
1000c622:	2820      	cmp	r0, #32
1000c624:	d00d      	beq.n	1000c642 <__aeabi_d2f+0x106>
1000c626:	480c      	ldr	r0, [pc, #48]	; (1000c658 <__aeabi_d2f+0x11c>)
1000c628:	4684      	mov	ip, r0
1000c62a:	4465      	add	r5, ip
1000c62c:	40ab      	lsls	r3, r5
1000c62e:	1c1d      	adds	r5, r3, #0
1000c630:	432a      	orrs	r2, r5
1000c632:	1e53      	subs	r3, r2, #1
1000c634:	419a      	sbcs	r2, r3
1000c636:	1c13      	adds	r3, r2, #0
1000c638:	4323      	orrs	r3, r4
1000c63a:	2400      	movs	r4, #0
1000c63c:	e799      	b.n	1000c572 <__aeabi_d2f+0x36>
1000c63e:	2300      	movs	r3, #0
1000c640:	e7ab      	b.n	1000c59a <__aeabi_d2f+0x5e>
1000c642:	2500      	movs	r5, #0
1000c644:	e7f4      	b.n	1000c630 <__aeabi_d2f+0xf4>
1000c646:	46c0      	nop			; (mov r8, r8)
1000c648:	fffffc80 	.word	0xfffffc80
1000c64c:	0000039e 	.word	0x0000039e
1000c650:	fffffc82 	.word	0xfffffc82
1000c654:	0000037e 	.word	0x0000037e
1000c658:	fffffca2 	.word	0xfffffca2

1000c65c <__aeabi_idiv0>:
1000c65c:	4770      	bx	lr
1000c65e:	46c0      	nop			; (mov r8, r8)

1000c660 <__divdi3>:
1000c660:	b5f0      	push	{r4, r5, r6, r7, lr}
1000c662:	4644      	mov	r4, r8
1000c664:	465f      	mov	r7, fp
1000c666:	4656      	mov	r6, sl
1000c668:	464d      	mov	r5, r9
1000c66a:	b4f0      	push	{r4, r5, r6, r7}
1000c66c:	1c1c      	adds	r4, r3, #0
1000c66e:	b085      	sub	sp, #20
1000c670:	2900      	cmp	r1, #0
1000c672:	da00      	bge.n	1000c676 <__divdi3+0x16>
1000c674:	e0a9      	b.n	1000c7ca <__divdi3+0x16a>
1000c676:	1c0f      	adds	r7, r1, #0
1000c678:	2100      	movs	r1, #0
1000c67a:	1c06      	adds	r6, r0, #0
1000c67c:	4688      	mov	r8, r1
1000c67e:	1c10      	adds	r0, r2, #0
1000c680:	1c19      	adds	r1, r3, #0
1000c682:	2c00      	cmp	r4, #0
1000c684:	da00      	bge.n	1000c688 <__divdi3+0x28>
1000c686:	e097      	b.n	1000c7b8 <__divdi3+0x158>
1000c688:	1c34      	adds	r4, r6, #0
1000c68a:	1c3d      	adds	r5, r7, #0
1000c68c:	4682      	mov	sl, r0
1000c68e:	4689      	mov	r9, r1
1000c690:	42b9      	cmp	r1, r7
1000c692:	d873      	bhi.n	1000c77c <__divdi3+0x11c>
1000c694:	d070      	beq.n	1000c778 <__divdi3+0x118>
1000c696:	4649      	mov	r1, r9
1000c698:	4650      	mov	r0, sl
1000c69a:	f000 f985 	bl	1000c9a8 <__clzdi2>
1000c69e:	4683      	mov	fp, r0
1000c6a0:	1c39      	adds	r1, r7, #0
1000c6a2:	1c30      	adds	r0, r6, #0
1000c6a4:	f000 f980 	bl	1000c9a8 <__clzdi2>
1000c6a8:	465b      	mov	r3, fp
1000c6aa:	1a18      	subs	r0, r3, r0
1000c6ac:	1c03      	adds	r3, r0, #0
1000c6ae:	4683      	mov	fp, r0
1000c6b0:	3b20      	subs	r3, #32
1000c6b2:	469c      	mov	ip, r3
1000c6b4:	d500      	bpl.n	1000c6b8 <__divdi3+0x58>
1000c6b6:	e09c      	b.n	1000c7f2 <__divdi3+0x192>
1000c6b8:	2300      	movs	r3, #0
1000c6ba:	2200      	movs	r2, #0
1000c6bc:	4651      	mov	r1, sl
1000c6be:	9200      	str	r2, [sp, #0]
1000c6c0:	9301      	str	r3, [sp, #4]
1000c6c2:	4663      	mov	r3, ip
1000c6c4:	4099      	lsls	r1, r3
1000c6c6:	9101      	str	r1, [sp, #4]
1000c6c8:	4651      	mov	r1, sl
1000c6ca:	4081      	lsls	r1, r0
1000c6cc:	9b01      	ldr	r3, [sp, #4]
1000c6ce:	9100      	str	r1, [sp, #0]
1000c6d0:	42bb      	cmp	r3, r7
1000c6d2:	d900      	bls.n	1000c6d6 <__divdi3+0x76>
1000c6d4:	e083      	b.n	1000c7de <__divdi3+0x17e>
1000c6d6:	d100      	bne.n	1000c6da <__divdi3+0x7a>
1000c6d8:	e07e      	b.n	1000c7d8 <__divdi3+0x178>
1000c6da:	9a00      	ldr	r2, [sp, #0]
1000c6dc:	9b01      	ldr	r3, [sp, #4]
1000c6de:	1c34      	adds	r4, r6, #0
1000c6e0:	1c3d      	adds	r5, r7, #0
1000c6e2:	1aa4      	subs	r4, r4, r2
1000c6e4:	419d      	sbcs	r5, r3
1000c6e6:	4663      	mov	r3, ip
1000c6e8:	2b00      	cmp	r3, #0
1000c6ea:	da00      	bge.n	1000c6ee <__divdi3+0x8e>
1000c6ec:	e09a      	b.n	1000c824 <__divdi3+0x1c4>
1000c6ee:	2600      	movs	r6, #0
1000c6f0:	2700      	movs	r7, #0
1000c6f2:	9602      	str	r6, [sp, #8]
1000c6f4:	9703      	str	r7, [sp, #12]
1000c6f6:	3601      	adds	r6, #1
1000c6f8:	409e      	lsls	r6, r3
1000c6fa:	9603      	str	r6, [sp, #12]
1000c6fc:	2601      	movs	r6, #1
1000c6fe:	4086      	lsls	r6, r0
1000c700:	9602      	str	r6, [sp, #8]
1000c702:	2800      	cmp	r0, #0
1000c704:	d100      	bne.n	1000c708 <__divdi3+0xa8>
1000c706:	e071      	b.n	1000c7ec <__divdi3+0x18c>
1000c708:	9900      	ldr	r1, [sp, #0]
1000c70a:	9a01      	ldr	r2, [sp, #4]
1000c70c:	07d3      	lsls	r3, r2, #31
1000c70e:	4699      	mov	r9, r3
1000c710:	464b      	mov	r3, r9
1000c712:	084e      	lsrs	r6, r1, #1
1000c714:	431e      	orrs	r6, r3
1000c716:	0857      	lsrs	r7, r2, #1
1000c718:	2300      	movs	r3, #0
1000c71a:	2201      	movs	r2, #1
1000c71c:	e00c      	b.n	1000c738 <__divdi3+0xd8>
1000c71e:	42af      	cmp	r7, r5
1000c720:	d101      	bne.n	1000c726 <__divdi3+0xc6>
1000c722:	42a6      	cmp	r6, r4
1000c724:	d80a      	bhi.n	1000c73c <__divdi3+0xdc>
1000c726:	1ba4      	subs	r4, r4, r6
1000c728:	41bd      	sbcs	r5, r7
1000c72a:	1924      	adds	r4, r4, r4
1000c72c:	416d      	adcs	r5, r5
1000c72e:	3801      	subs	r0, #1
1000c730:	18a4      	adds	r4, r4, r2
1000c732:	415d      	adcs	r5, r3
1000c734:	2800      	cmp	r0, #0
1000c736:	d006      	beq.n	1000c746 <__divdi3+0xe6>
1000c738:	42af      	cmp	r7, r5
1000c73a:	d9f0      	bls.n	1000c71e <__divdi3+0xbe>
1000c73c:	3801      	subs	r0, #1
1000c73e:	1924      	adds	r4, r4, r4
1000c740:	416d      	adcs	r5, r5
1000c742:	2800      	cmp	r0, #0
1000c744:	d1f8      	bne.n	1000c738 <__divdi3+0xd8>
1000c746:	2220      	movs	r2, #32
1000c748:	9e02      	ldr	r6, [sp, #8]
1000c74a:	9f03      	ldr	r7, [sp, #12]
1000c74c:	465b      	mov	r3, fp
1000c74e:	4252      	negs	r2, r2
1000c750:	1936      	adds	r6, r6, r4
1000c752:	416f      	adcs	r7, r5
1000c754:	1899      	adds	r1, r3, r2
1000c756:	d45a      	bmi.n	1000c80e <__divdi3+0x1ae>
1000c758:	1c28      	adds	r0, r5, #0
1000c75a:	40c8      	lsrs	r0, r1
1000c75c:	1c2c      	adds	r4, r5, #0
1000c75e:	465b      	mov	r3, fp
1000c760:	40dc      	lsrs	r4, r3
1000c762:	2900      	cmp	r1, #0
1000c764:	db68      	blt.n	1000c838 <__divdi3+0x1d8>
1000c766:	1c04      	adds	r4, r0, #0
1000c768:	408c      	lsls	r4, r1
1000c76a:	1c23      	adds	r3, r4, #0
1000c76c:	4659      	mov	r1, fp
1000c76e:	4088      	lsls	r0, r1
1000c770:	1c02      	adds	r2, r0, #0
1000c772:	1ab6      	subs	r6, r6, r2
1000c774:	419f      	sbcs	r7, r3
1000c776:	e003      	b.n	1000c780 <__divdi3+0x120>
1000c778:	42b0      	cmp	r0, r6
1000c77a:	d98c      	bls.n	1000c696 <__divdi3+0x36>
1000c77c:	2600      	movs	r6, #0
1000c77e:	2700      	movs	r7, #0
1000c780:	4641      	mov	r1, r8
1000c782:	1e4b      	subs	r3, r1, #1
1000c784:	4199      	sbcs	r1, r3
1000c786:	2300      	movs	r3, #0
1000c788:	9100      	str	r1, [sp, #0]
1000c78a:	9301      	str	r3, [sp, #4]
1000c78c:	9a00      	ldr	r2, [sp, #0]
1000c78e:	9b01      	ldr	r3, [sp, #4]
1000c790:	2500      	movs	r5, #0
1000c792:	4254      	negs	r4, r2
1000c794:	419d      	sbcs	r5, r3
1000c796:	1c33      	adds	r3, r6, #0
1000c798:	4063      	eors	r3, r4
1000c79a:	1c18      	adds	r0, r3, #0
1000c79c:	1c3b      	adds	r3, r7, #0
1000c79e:	406b      	eors	r3, r5
1000c7a0:	1c19      	adds	r1, r3, #0
1000c7a2:	9b00      	ldr	r3, [sp, #0]
1000c7a4:	9c01      	ldr	r4, [sp, #4]
1000c7a6:	18c0      	adds	r0, r0, r3
1000c7a8:	4161      	adcs	r1, r4
1000c7aa:	b005      	add	sp, #20
1000c7ac:	bc3c      	pop	{r2, r3, r4, r5}
1000c7ae:	4690      	mov	r8, r2
1000c7b0:	4699      	mov	r9, r3
1000c7b2:	46a2      	mov	sl, r4
1000c7b4:	46ab      	mov	fp, r5
1000c7b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000c7b8:	4643      	mov	r3, r8
1000c7ba:	43db      	mvns	r3, r3
1000c7bc:	1c0c      	adds	r4, r1, #0
1000c7be:	4698      	mov	r8, r3
1000c7c0:	1c13      	adds	r3, r2, #0
1000c7c2:	2100      	movs	r1, #0
1000c7c4:	4258      	negs	r0, r3
1000c7c6:	41a1      	sbcs	r1, r4
1000c7c8:	e75e      	b.n	1000c688 <__divdi3+0x28>
1000c7ca:	2700      	movs	r7, #0
1000c7cc:	4246      	negs	r6, r0
1000c7ce:	418f      	sbcs	r7, r1
1000c7d0:	2101      	movs	r1, #1
1000c7d2:	4249      	negs	r1, r1
1000c7d4:	4688      	mov	r8, r1
1000c7d6:	e752      	b.n	1000c67e <__divdi3+0x1e>
1000c7d8:	42b1      	cmp	r1, r6
1000c7da:	d800      	bhi.n	1000c7de <__divdi3+0x17e>
1000c7dc:	e77d      	b.n	1000c6da <__divdi3+0x7a>
1000c7de:	2600      	movs	r6, #0
1000c7e0:	2700      	movs	r7, #0
1000c7e2:	9602      	str	r6, [sp, #8]
1000c7e4:	9703      	str	r7, [sp, #12]
1000c7e6:	2800      	cmp	r0, #0
1000c7e8:	d000      	beq.n	1000c7ec <__divdi3+0x18c>
1000c7ea:	e78d      	b.n	1000c708 <__divdi3+0xa8>
1000c7ec:	9e02      	ldr	r6, [sp, #8]
1000c7ee:	9f03      	ldr	r7, [sp, #12]
1000c7f0:	e7c6      	b.n	1000c780 <__divdi3+0x120>
1000c7f2:	2120      	movs	r1, #32
1000c7f4:	4653      	mov	r3, sl
1000c7f6:	1a09      	subs	r1, r1, r0
1000c7f8:	40cb      	lsrs	r3, r1
1000c7fa:	2200      	movs	r2, #0
1000c7fc:	1c19      	adds	r1, r3, #0
1000c7fe:	2300      	movs	r3, #0
1000c800:	9200      	str	r2, [sp, #0]
1000c802:	9301      	str	r3, [sp, #4]
1000c804:	464b      	mov	r3, r9
1000c806:	4083      	lsls	r3, r0
1000c808:	430b      	orrs	r3, r1
1000c80a:	9301      	str	r3, [sp, #4]
1000c80c:	e75c      	b.n	1000c6c8 <__divdi3+0x68>
1000c80e:	465a      	mov	r2, fp
1000c810:	2320      	movs	r3, #32
1000c812:	1a9b      	subs	r3, r3, r2
1000c814:	1c2a      	adds	r2, r5, #0
1000c816:	409a      	lsls	r2, r3
1000c818:	1c20      	adds	r0, r4, #0
1000c81a:	1c13      	adds	r3, r2, #0
1000c81c:	465a      	mov	r2, fp
1000c81e:	40d0      	lsrs	r0, r2
1000c820:	4318      	orrs	r0, r3
1000c822:	e79b      	b.n	1000c75c <__divdi3+0xfc>
1000c824:	2620      	movs	r6, #32
1000c826:	2700      	movs	r7, #0
1000c828:	1a33      	subs	r3, r6, r0
1000c82a:	2600      	movs	r6, #0
1000c82c:	9602      	str	r6, [sp, #8]
1000c82e:	9703      	str	r7, [sp, #12]
1000c830:	2701      	movs	r7, #1
1000c832:	40df      	lsrs	r7, r3
1000c834:	9703      	str	r7, [sp, #12]
1000c836:	e761      	b.n	1000c6fc <__divdi3+0x9c>
1000c838:	465b      	mov	r3, fp
1000c83a:	2120      	movs	r1, #32
1000c83c:	465d      	mov	r5, fp
1000c83e:	1ac9      	subs	r1, r1, r3
1000c840:	1c03      	adds	r3, r0, #0
1000c842:	40ac      	lsls	r4, r5
1000c844:	40cb      	lsrs	r3, r1
1000c846:	1c19      	adds	r1, r3, #0
1000c848:	1c23      	adds	r3, r4, #0
1000c84a:	430b      	orrs	r3, r1
1000c84c:	e78e      	b.n	1000c76c <__divdi3+0x10c>
1000c84e:	46c0      	nop			; (mov r8, r8)

1000c850 <__udivdi3>:
1000c850:	b5f0      	push	{r4, r5, r6, r7, lr}
1000c852:	4645      	mov	r5, r8
1000c854:	464e      	mov	r6, r9
1000c856:	4657      	mov	r7, sl
1000c858:	b4e0      	push	{r5, r6, r7}
1000c85a:	1c04      	adds	r4, r0, #0
1000c85c:	b082      	sub	sp, #8
1000c85e:	1c0d      	adds	r5, r1, #0
1000c860:	4691      	mov	r9, r2
1000c862:	4698      	mov	r8, r3
1000c864:	428b      	cmp	r3, r1
1000c866:	d862      	bhi.n	1000c92e <__udivdi3+0xde>
1000c868:	d05f      	beq.n	1000c92a <__udivdi3+0xda>
1000c86a:	4641      	mov	r1, r8
1000c86c:	4648      	mov	r0, r9
1000c86e:	f000 f89b 	bl	1000c9a8 <__clzdi2>
1000c872:	1c29      	adds	r1, r5, #0
1000c874:	1c06      	adds	r6, r0, #0
1000c876:	1c20      	adds	r0, r4, #0
1000c878:	f000 f896 	bl	1000c9a8 <__clzdi2>
1000c87c:	2320      	movs	r3, #32
1000c87e:	1a31      	subs	r1, r6, r0
1000c880:	425b      	negs	r3, r3
1000c882:	468a      	mov	sl, r1
1000c884:	18c8      	adds	r0, r1, r3
1000c886:	d465      	bmi.n	1000c954 <__udivdi3+0x104>
1000c888:	464b      	mov	r3, r9
1000c88a:	4083      	lsls	r3, r0
1000c88c:	1c1f      	adds	r7, r3, #0
1000c88e:	464b      	mov	r3, r9
1000c890:	408b      	lsls	r3, r1
1000c892:	1c1e      	adds	r6, r3, #0
1000c894:	42af      	cmp	r7, r5
1000c896:	d858      	bhi.n	1000c94a <__udivdi3+0xfa>
1000c898:	d055      	beq.n	1000c946 <__udivdi3+0xf6>
1000c89a:	1ba4      	subs	r4, r4, r6
1000c89c:	41bd      	sbcs	r5, r7
1000c89e:	2800      	cmp	r0, #0
1000c8a0:	da00      	bge.n	1000c8a4 <__udivdi3+0x54>
1000c8a2:	e077      	b.n	1000c994 <__udivdi3+0x144>
1000c8a4:	2200      	movs	r2, #0
1000c8a6:	2300      	movs	r3, #0
1000c8a8:	9200      	str	r2, [sp, #0]
1000c8aa:	9301      	str	r3, [sp, #4]
1000c8ac:	3201      	adds	r2, #1
1000c8ae:	4082      	lsls	r2, r0
1000c8b0:	9201      	str	r2, [sp, #4]
1000c8b2:	2301      	movs	r3, #1
1000c8b4:	408b      	lsls	r3, r1
1000c8b6:	9300      	str	r3, [sp, #0]
1000c8b8:	2900      	cmp	r1, #0
1000c8ba:	d03c      	beq.n	1000c936 <__udivdi3+0xe6>
1000c8bc:	07fb      	lsls	r3, r7, #31
1000c8be:	4698      	mov	r8, r3
1000c8c0:	4640      	mov	r0, r8
1000c8c2:	0872      	lsrs	r2, r6, #1
1000c8c4:	087b      	lsrs	r3, r7, #1
1000c8c6:	4302      	orrs	r2, r0
1000c8c8:	2601      	movs	r6, #1
1000c8ca:	2700      	movs	r7, #0
1000c8cc:	e00c      	b.n	1000c8e8 <__udivdi3+0x98>
1000c8ce:	42ab      	cmp	r3, r5
1000c8d0:	d101      	bne.n	1000c8d6 <__udivdi3+0x86>
1000c8d2:	42a2      	cmp	r2, r4
1000c8d4:	d80a      	bhi.n	1000c8ec <__udivdi3+0x9c>
1000c8d6:	1aa4      	subs	r4, r4, r2
1000c8d8:	419d      	sbcs	r5, r3
1000c8da:	1924      	adds	r4, r4, r4
1000c8dc:	416d      	adcs	r5, r5
1000c8de:	3901      	subs	r1, #1
1000c8e0:	19a4      	adds	r4, r4, r6
1000c8e2:	417d      	adcs	r5, r7
1000c8e4:	2900      	cmp	r1, #0
1000c8e6:	d006      	beq.n	1000c8f6 <__udivdi3+0xa6>
1000c8e8:	42ab      	cmp	r3, r5
1000c8ea:	d9f0      	bls.n	1000c8ce <__udivdi3+0x7e>
1000c8ec:	3901      	subs	r1, #1
1000c8ee:	1924      	adds	r4, r4, r4
1000c8f0:	416d      	adcs	r5, r5
1000c8f2:	2900      	cmp	r1, #0
1000c8f4:	d1f8      	bne.n	1000c8e8 <__udivdi3+0x98>
1000c8f6:	2220      	movs	r2, #32
1000c8f8:	9800      	ldr	r0, [sp, #0]
1000c8fa:	9901      	ldr	r1, [sp, #4]
1000c8fc:	4653      	mov	r3, sl
1000c8fe:	4252      	negs	r2, r2
1000c900:	1900      	adds	r0, r0, r4
1000c902:	4169      	adcs	r1, r5
1000c904:	189e      	adds	r6, r3, r2
1000c906:	d43a      	bmi.n	1000c97e <__udivdi3+0x12e>
1000c908:	1c2f      	adds	r7, r5, #0
1000c90a:	40f7      	lsrs	r7, r6
1000c90c:	4653      	mov	r3, sl
1000c90e:	40dd      	lsrs	r5, r3
1000c910:	2e00      	cmp	r6, #0
1000c912:	db29      	blt.n	1000c968 <__udivdi3+0x118>
1000c914:	1c3c      	adds	r4, r7, #0
1000c916:	40b4      	lsls	r4, r6
1000c918:	1c23      	adds	r3, r4, #0
1000c91a:	4654      	mov	r4, sl
1000c91c:	40a7      	lsls	r7, r4
1000c91e:	1c3a      	adds	r2, r7, #0
1000c920:	1a80      	subs	r0, r0, r2
1000c922:	4199      	sbcs	r1, r3
1000c924:	9000      	str	r0, [sp, #0]
1000c926:	9101      	str	r1, [sp, #4]
1000c928:	e005      	b.n	1000c936 <__udivdi3+0xe6>
1000c92a:	4282      	cmp	r2, r0
1000c92c:	d99d      	bls.n	1000c86a <__udivdi3+0x1a>
1000c92e:	2300      	movs	r3, #0
1000c930:	2400      	movs	r4, #0
1000c932:	9300      	str	r3, [sp, #0]
1000c934:	9401      	str	r4, [sp, #4]
1000c936:	9800      	ldr	r0, [sp, #0]
1000c938:	9901      	ldr	r1, [sp, #4]
1000c93a:	b002      	add	sp, #8
1000c93c:	bc1c      	pop	{r2, r3, r4}
1000c93e:	4690      	mov	r8, r2
1000c940:	4699      	mov	r9, r3
1000c942:	46a2      	mov	sl, r4
1000c944:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000c946:	42a3      	cmp	r3, r4
1000c948:	d9a7      	bls.n	1000c89a <__udivdi3+0x4a>
1000c94a:	2200      	movs	r2, #0
1000c94c:	2300      	movs	r3, #0
1000c94e:	9200      	str	r2, [sp, #0]
1000c950:	9301      	str	r3, [sp, #4]
1000c952:	e7b1      	b.n	1000c8b8 <__udivdi3+0x68>
1000c954:	2220      	movs	r2, #32
1000c956:	464b      	mov	r3, r9
1000c958:	1a52      	subs	r2, r2, r1
1000c95a:	40d3      	lsrs	r3, r2
1000c95c:	1c1a      	adds	r2, r3, #0
1000c95e:	4643      	mov	r3, r8
1000c960:	408b      	lsls	r3, r1
1000c962:	1c1f      	adds	r7, r3, #0
1000c964:	4317      	orrs	r7, r2
1000c966:	e792      	b.n	1000c88e <__udivdi3+0x3e>
1000c968:	4653      	mov	r3, sl
1000c96a:	2420      	movs	r4, #32
1000c96c:	4656      	mov	r6, sl
1000c96e:	1ae4      	subs	r4, r4, r3
1000c970:	1c3b      	adds	r3, r7, #0
1000c972:	40b5      	lsls	r5, r6
1000c974:	40e3      	lsrs	r3, r4
1000c976:	1c1c      	adds	r4, r3, #0
1000c978:	1c2b      	adds	r3, r5, #0
1000c97a:	4323      	orrs	r3, r4
1000c97c:	e7cd      	b.n	1000c91a <__udivdi3+0xca>
1000c97e:	4652      	mov	r2, sl
1000c980:	2320      	movs	r3, #32
1000c982:	1a9b      	subs	r3, r3, r2
1000c984:	1c2a      	adds	r2, r5, #0
1000c986:	409a      	lsls	r2, r3
1000c988:	1c27      	adds	r7, r4, #0
1000c98a:	1c13      	adds	r3, r2, #0
1000c98c:	4652      	mov	r2, sl
1000c98e:	40d7      	lsrs	r7, r2
1000c990:	431f      	orrs	r7, r3
1000c992:	e7bb      	b.n	1000c90c <__udivdi3+0xbc>
1000c994:	2320      	movs	r3, #32
1000c996:	2200      	movs	r2, #0
1000c998:	1a58      	subs	r0, r3, r1
1000c99a:	2300      	movs	r3, #0
1000c99c:	9200      	str	r2, [sp, #0]
1000c99e:	9301      	str	r3, [sp, #4]
1000c9a0:	3201      	adds	r2, #1
1000c9a2:	40c2      	lsrs	r2, r0
1000c9a4:	9201      	str	r2, [sp, #4]
1000c9a6:	e784      	b.n	1000c8b2 <__udivdi3+0x62>

1000c9a8 <__clzdi2>:
1000c9a8:	b510      	push	{r4, lr}
1000c9aa:	2900      	cmp	r1, #0
1000c9ac:	d103      	bne.n	1000c9b6 <__clzdi2+0xe>
1000c9ae:	f7fd f817 	bl	100099e0 <__clzsi2>
1000c9b2:	3020      	adds	r0, #32
1000c9b4:	e002      	b.n	1000c9bc <__clzdi2+0x14>
1000c9b6:	1c08      	adds	r0, r1, #0
1000c9b8:	f7fd f812 	bl	100099e0 <__clzsi2>
1000c9bc:	bd10      	pop	{r4, pc}
1000c9be:	46c0      	nop			; (mov r8, r8)

1000c9c0 <__errno>:
1000c9c0:	4b01      	ldr	r3, [pc, #4]	; (1000c9c8 <__errno+0x8>)
1000c9c2:	6818      	ldr	r0, [r3, #0]
1000c9c4:	4770      	bx	lr
1000c9c6:	46c0      	nop			; (mov r8, r8)
1000c9c8:	200008c8 	.word	0x200008c8

1000c9cc <__libc_init_array>:
1000c9cc:	4b0e      	ldr	r3, [pc, #56]	; (1000ca08 <__libc_init_array+0x3c>)
1000c9ce:	b570      	push	{r4, r5, r6, lr}
1000c9d0:	2500      	movs	r5, #0
1000c9d2:	1c1e      	adds	r6, r3, #0
1000c9d4:	4c0d      	ldr	r4, [pc, #52]	; (1000ca0c <__libc_init_array+0x40>)
1000c9d6:	1ae4      	subs	r4, r4, r3
1000c9d8:	10a4      	asrs	r4, r4, #2
1000c9da:	42a5      	cmp	r5, r4
1000c9dc:	d004      	beq.n	1000c9e8 <__libc_init_array+0x1c>
1000c9de:	00ab      	lsls	r3, r5, #2
1000c9e0:	58f3      	ldr	r3, [r6, r3]
1000c9e2:	4798      	blx	r3
1000c9e4:	3501      	adds	r5, #1
1000c9e6:	e7f8      	b.n	1000c9da <__libc_init_array+0xe>
1000c9e8:	f7f5 fec2 	bl	10002770 <_init>
1000c9ec:	4b08      	ldr	r3, [pc, #32]	; (1000ca10 <__libc_init_array+0x44>)
1000c9ee:	2500      	movs	r5, #0
1000c9f0:	1c1e      	adds	r6, r3, #0
1000c9f2:	4c08      	ldr	r4, [pc, #32]	; (1000ca14 <__libc_init_array+0x48>)
1000c9f4:	1ae4      	subs	r4, r4, r3
1000c9f6:	10a4      	asrs	r4, r4, #2
1000c9f8:	42a5      	cmp	r5, r4
1000c9fa:	d004      	beq.n	1000ca06 <__libc_init_array+0x3a>
1000c9fc:	00ab      	lsls	r3, r5, #2
1000c9fe:	58f3      	ldr	r3, [r6, r3]
1000ca00:	4798      	blx	r3
1000ca02:	3501      	adds	r5, #1
1000ca04:	e7f8      	b.n	1000c9f8 <__libc_init_array+0x2c>
1000ca06:	bd70      	pop	{r4, r5, r6, pc}
1000ca08:	200008cc 	.word	0x200008cc
1000ca0c:	200008cc 	.word	0x200008cc
1000ca10:	200008cc 	.word	0x200008cc
1000ca14:	200008cc 	.word	0x200008cc

1000ca18 <memcpy>:
1000ca18:	2300      	movs	r3, #0
1000ca1a:	b510      	push	{r4, lr}
1000ca1c:	4293      	cmp	r3, r2
1000ca1e:	d003      	beq.n	1000ca28 <memcpy+0x10>
1000ca20:	5ccc      	ldrb	r4, [r1, r3]
1000ca22:	54c4      	strb	r4, [r0, r3]
1000ca24:	3301      	adds	r3, #1
1000ca26:	e7f9      	b.n	1000ca1c <memcpy+0x4>
1000ca28:	bd10      	pop	{r4, pc}
1000ca2a:	0000      	movs	r0, r0
1000ca2c:	100024ae 	.word	0x100024ae
1000ca30:	100024ae 	.word	0x100024ae
1000ca34:	100024b8 	.word	0x100024b8
1000ca38:	100024b8 	.word	0x100024b8
1000ca3c:	100024e6 	.word	0x100024e6
1000ca40:	100024e6 	.word	0x100024e6
1000ca44:	100024e6 	.word	0x100024e6
1000ca48:	100024e6 	.word	0x100024e6
1000ca4c:	100024c2 	.word	0x100024c2
1000ca50:	100024ce 	.word	0x100024ce
1000ca54:	100024da 	.word	0x100024da
1000ca58:	100024da 	.word	0x100024da

1000ca5c <PWM_servo_fl_compare_config>:
1000ca5c:	00000000 00000005                       ........

1000ca64 <PWM_servo_fl_gpio_out_config>:
1000ca64:	000000a4 00010000                       ........

1000ca6c <PWM_servo_fr_compare_config>:
1000ca6c:	00000000 00000005                       ........

1000ca74 <PWM_servo_fr_gpio_out_config>:
1000ca74:	000000a4 00010000                       ........

1000ca7c <PWM_servo_rl_compare_config>:
1000ca7c:	00000000 00000005                       ........

1000ca84 <PWM_servo_rl_gpio_out_config>:
1000ca84:	000000a4 00010000                       ........

1000ca8c <PWM_servo_rr_compare_config>:
1000ca8c:	00000000 00000005                       ........

1000ca94 <PWM_servo_rr_gpio_out_config>:
1000ca94:	000000a4 00010000                       ........

1000ca9c <RC_Connected>:
1000ca9c:	40010600 40040200 00000000 00000000     ...@...@........
1000caac:	00000004 0000013d 030c0002 01030301     ....=...........

1000cabc <RC_AUX1>:
1000cabc:	40010630 40040400 00000000 00000000     0..@...@........
1000cacc:	00000002 0000003d 03060001 01060302     ....=...........

1000cadc <CAN_RX_ULTRASONIC>:
1000cadc:	03040002 00000001                       ........

1000cae4 <INTERRUPT_TIMER_10us>:
1000cae4:	03080001 00000001                       ........

1000caec <INTERRUPT_TIMER_CONTROL>:
1000caec:	03070002 00000001                       ........

1000caf4 <CAN_RX_INVERTER>:
1000caf4:	03030002 00000001                       ........

1000cafc <GLOBAL_SCU_XMC1_0_config>:
1000cafc:	01030303 00000101                       ........

1000cb04 <RC_no_data_LED>:
1000cb04:	40040400 00000080 00010000 00000000     ...@............

1000cb14 <CALC_TIME_INDICATOR>:
1000cb14:	40040300 00000080 00010000 00000001     ...@............

1000cb24 <MODE_001>:
1000cb24:	40040400 00000080 00010000 00000001     ...@............

1000cb34 <MODE_010>:
1000cb34:	40040400 00000080 00010000 00000002     ...@............

1000cb44 <MODE_100>:
1000cb44:	40040400 00000080 00010000 00000003     ...@............

1000cb54 <WATCHDOG_LED_BLUE>:
1000cb54:	40040400 00000080 00010000 00000004     ...@............

1000cb64 <LED_CAN_ERROR>:
1000cb64:	40040000 00000000 00000000 00000006     ...@............

1000cb74 <LED_CA_FRONT>:
1000cb74:	40040000 00000080 00010000 00000007     ...@............

1000cb84 <LED_CA_LEFT>:
1000cb84:	40040000 00000080 00010000 00000008     ...@............

1000cb94 <LED_CA_RIGHT>:
1000cb94:	40040000 00000080 00010000 00000005     ...@............
1000cba4:	00010000 03300000 00010000 00000000     ......0.........

1000cbb4 <CAPTURE_RC_Steering_input>:
1000cbb4:	40040400 0000000a                       ...@....

1000cbbc <CAPTURE_RC_Steering_input_pin_config>:
	...

1000cbc4 <CAPTURE_RC_Steering_event0_config>:
1000cbc4:	00000115                                ....

1000cbc8 <CAPTURE_RC_Steering_event1_config>:
1000cbc8:	00000215                                ....

1000cbcc <CAPTURE_RC_Steering_config>:
1000cbcc:	00011060 000000f0                       `.......

1000cbd4 <CAPTURE_RC_Speed_input>:
1000cbd4:	40040400 0000000b                       ...@....

1000cbdc <CAPTURE_RC_Speed_input_pin_config>:
	...

1000cbe4 <CAPTURE_RC_Speed_event0_config>:
1000cbe4:	00000115                                ....

1000cbe8 <CAPTURE_RC_Speed_event1_config>:
1000cbe8:	00000215                                ....

1000cbec <CAPTURE_RC_Speed_config>:
1000cbec:	00011060 000000f0                       `.......

1000cbf4 <CAN_NODE_0_gpio_out>:
1000cbf4:	40040400 00000009                       ...@....

1000cbfc <CAN_NODE_0_gpio_out_config>:
1000cbfc:	000000a4 00000001                       ........

1000cc04 <CAN_NODE_0_gpio_in>:
1000cc04:	40040400 00000008                       ...@....

1000cc0c <CAN_NODE_0_gpio_in_config>:
	...

1000cc14 <CAN_NODE_0_BitTimeConfig>:
1000cc14:	02dc6c00 0007a120 00011f40              .l.. ...@...

1000cc20 <CAN_NODE_0_sr>:
1000cc20:	00000000                                ....

1000cc24 <CAN_NODE_0_LMO_01_Config>:
1000cc24:	20000748 00000009 00000000              H.. ........

1000cc30 <CAN_NODE_0_LMO_02_Config>:
1000cc30:	20000768 0000000c 00000000              h.. ........

1000cc3c <CAN_NODE_0_LMO_03_Config>:
1000cc3c:	20000788 00000013 00000001              ... ........

1000cc48 <CAN_NODE_0_LMO_04_Config>:
1000cc48:	200007a8 00000011 00000001              ... ........

1000cc54 <CAN_NODE_0_LMO_05_Config>:
1000cc54:	200007c8 00000012 00000001              ... ........

1000cc60 <CAN_NODE_0_LMO_06_Config>:
1000cc60:	200007e8 00000008 00000001              ... ........

1000cc6c <CAN_NODE_0_LMO_07_Config>:
1000cc6c:	20000808 0001000b 00000001              ... ........

1000cc78 <CAN_NODE_0>:
1000cc78:	200006d4 50040300 1000cc14 1000cc24     ... ...P....$...
1000cc88:	1000cc30 1000cc3c 1000cc48 1000cc54     0...<...H...T...
1000cc98:	1000cc60 1000cc6c 00000000 00000000     `...l...........
	...
1000cd04:	1000cc20 1000cbf4 1000cbfc 1000cc04      ...............
1000cd14:	1000cc0c 00070102 00000000 1000557e     ............~U..
1000cd24:	100048f6 10004cbe 10005088 10005498     .H...L...P...T..
1000cd34:	100054f6 1000573e 1000574c 1000574c     .T..>W..LW..LW..
1000cd44:	1000574c 10005690 1000574c 01010101     LW...V..LW......
1000cd54:	00000000                                ....

1000cd58 <atanlo>:
1000cd58:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
1000cd68:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

1000cd78 <atanhi>:
1000cd78:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
1000cd88:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
1000cd98:	00776f70 74727173 00000000 00000000     pow.sqrt........

1000cda8 <dp_h>:
	...
1000cdb0:	40000000 3fe2b803                       ...@...?

1000cdb8 <dp_l>:
	...
1000cdc0:	43cfd006 3e4cfdeb                       ...C..L>

1000cdc8 <bp>:
1000cdc8:	00000000 3ff00000 00000000 3ff80000     .......?.......?

1000cdd8 <npio2_hw>:
1000cdd8:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
1000cde8:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
1000cdf8:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
1000ce08:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
1000ce18:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
1000ce28:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
1000ce38:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
1000ce48:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

1000ce58 <two_over_pi>:
1000ce58:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
1000ce68:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
1000ce78:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
1000ce88:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
1000ce98:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
1000cea8:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
1000ceb8:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
1000cec8:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
1000ced8:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
1000cee8:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
1000cef8:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
1000cf08:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
1000cf18:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
1000cf28:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
1000cf38:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
1000cf48:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
1000cf58:	0060e27b 00c08c6b                       {.`.k...

1000cf60 <init_jk>:
1000cf60:	00000002 00000003 00000004 00000006     ................

1000cf70 <PIo2>:
1000cf70:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
1000cf80:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
1000cf90:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
1000cfa0:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

1000cfb0 <TWO52>:
1000cfb0:	00000000 43300000 00000000 c3300000     ......0C......0.
1000cfc0:	10009f9a 10009f62 10009f7e 10009f56     ....b...~...V...
1000cfd0:	10009f7e 10009ec2 10009f7e 10009f56     ~.......~...V...
1000cfe0:	10009f62 10009f62 10009ec2 10009f56     b...b.......V...
1000cff0:	1000a000 1000a000 1000a000 10009f84     ................
1000d000:	10009f62 10009f62 1000a04a 10009f54     b...b...J...T...
1000d010:	1000a04a 10009ec2 1000a04a 10009f54     J.......J...T...
1000d020:	10009f62 10009f62 10009ec2 10009f54     b...b.......T...
1000d030:	1000a000 1000a000 1000a000 1000a02e     ................
1000d040:	1000a362 1000a35a 1000a35a 1000a352     b...Z...Z...R...
1000d050:	1000a2a4 1000a2a4 1000a348 1000a352     ........H...R...
1000d060:	1000a2a4 1000a348 1000a2a4 1000a352     ....H.......R...
1000d070:	1000a2a6 1000a2a6 1000a2a6 1000a3ec     ................
1000d080:	1000b07c 1000af6a 1000b050 1000af56     |...j...P...V...
1000d090:	1000b050 1000b05a 1000b050 1000af56     P...Z...P...V...
1000d0a0:	1000af6a 1000af6a 1000b05a 1000af56     j...j...Z...V...
1000d0b0:	1000af60 1000af60 1000af60 1000b2c2     `...`...`.......
1000d0c0:	1000b910 1000b8ee 1000b8ee 1000b8e2     ................
1000d0d0:	1000b7d6 1000b7d6 1000b8d6 1000b8e2     ................
1000d0e0:	1000b7d6 1000b8d6 1000b7d6 1000b8e2     ................
1000d0f0:	1000b7da 1000b7da 1000b7da 1000baf0     ................
1000d100:	00000043                                C...

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veener>:
/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
    
    .align 1
    
	Insert_InterruptVeener HardFault
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <IRQ31_Veener+0x4>)
2000000e:	4700      	bx	r0
	...

2000002c <SVC_Veener>:
    .long 0
    .long 0
    .long 0
    .long 0
    .long 0
	Insert_InterruptVeener SVC
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <IRQ31_Veener+0x8>)
2000002e:	4700      	bx	r0
	...

20000038 <PendSV_Veener>:
    .long 0
    .long 0
	Insert_InterruptVeener PendSV	
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <IRQ31_Veener+0xc>)
2000003a:	4700      	bx	r0

2000003c <SysTick_Veener>:
	Insert_InterruptVeener SysTick
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <IRQ31_Veener+0x10>)
2000003e:	4700      	bx	r0

20000040 <IRQ0_Veener>:
	
	Insert_InterruptVeener IRQ0	
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <IRQ31_Veener+0x14>)
20000042:	4700      	bx	r0

20000044 <IRQ1_Veener>:
	Insert_InterruptVeener IRQ1	
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <IRQ31_Veener+0x18>)
20000046:	4700      	bx	r0

20000048 <IRQ2_Veener>:
	Insert_InterruptVeener IRQ2	
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <IRQ31_Veener+0x1c>)
2000004a:	4700      	bx	r0

2000004c <IRQ3_Veener>:
	Insert_InterruptVeener IRQ3	
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <IRQ31_Veener+0x20>)
2000004e:	4700      	bx	r0

20000050 <IRQ4_Veener>:
	Insert_InterruptVeener IRQ4	
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <IRQ31_Veener+0x24>)
20000052:	4700      	bx	r0

20000054 <IRQ5_Veener>:
	Insert_InterruptVeener IRQ5	
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <IRQ31_Veener+0x28>)
20000056:	4700      	bx	r0

20000058 <IRQ6_Veener>:
	Insert_InterruptVeener IRQ6	
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <IRQ31_Veener+0x2c>)
2000005a:	4700      	bx	r0

2000005c <IRQ7_Veener>:
	Insert_InterruptVeener IRQ7	
2000005c:	4823      	ldr	r0, [pc, #140]	; (200000ec <IRQ31_Veener+0x30>)
2000005e:	4700      	bx	r0

20000060 <IRQ8_Veener>:
	Insert_InterruptVeener IRQ8	
20000060:	4823      	ldr	r0, [pc, #140]	; (200000f0 <IRQ31_Veener+0x34>)
20000062:	4700      	bx	r0

20000064 <IRQ9_Veener>:
	Insert_InterruptVeener IRQ9	
20000064:	4823      	ldr	r0, [pc, #140]	; (200000f4 <IRQ31_Veener+0x38>)
20000066:	4700      	bx	r0

20000068 <IRQ10_Veener>:
	Insert_InterruptVeener IRQ10	
20000068:	4823      	ldr	r0, [pc, #140]	; (200000f8 <IRQ31_Veener+0x3c>)
2000006a:	4700      	bx	r0

2000006c <IRQ11_Veener>:
	Insert_InterruptVeener IRQ11	
2000006c:	4823      	ldr	r0, [pc, #140]	; (200000fc <IRQ31_Veener+0x40>)
2000006e:	4700      	bx	r0

20000070 <IRQ12_Veener>:
	Insert_InterruptVeener IRQ12	
20000070:	4823      	ldr	r0, [pc, #140]	; (20000100 <IRQ31_Veener+0x44>)
20000072:	4700      	bx	r0

20000074 <IRQ13_Veener>:
	Insert_InterruptVeener IRQ13	
20000074:	4823      	ldr	r0, [pc, #140]	; (20000104 <IRQ31_Veener+0x48>)
20000076:	4700      	bx	r0

20000078 <IRQ14_Veener>:
	Insert_InterruptVeener IRQ14	
20000078:	4823      	ldr	r0, [pc, #140]	; (20000108 <IRQ31_Veener+0x4c>)
2000007a:	4700      	bx	r0

2000007c <IRQ15_Veener>:
	Insert_InterruptVeener IRQ15	
2000007c:	4823      	ldr	r0, [pc, #140]	; (2000010c <IRQ31_Veener+0x50>)
2000007e:	4700      	bx	r0

20000080 <IRQ16_Veener>:
	Insert_InterruptVeener IRQ16	
20000080:	4823      	ldr	r0, [pc, #140]	; (20000110 <IRQ31_Veener+0x54>)
20000082:	4700      	bx	r0

20000084 <IRQ17_Veener>:
	Insert_InterruptVeener IRQ17	
20000084:	4823      	ldr	r0, [pc, #140]	; (20000114 <IRQ31_Veener+0x58>)
20000086:	4700      	bx	r0

20000088 <IRQ18_Veener>:
	Insert_InterruptVeener IRQ18	
20000088:	4823      	ldr	r0, [pc, #140]	; (20000118 <IRQ31_Veener+0x5c>)
2000008a:	4700      	bx	r0

2000008c <IRQ19_Veener>:
	Insert_InterruptVeener IRQ19	
2000008c:	4823      	ldr	r0, [pc, #140]	; (2000011c <IRQ31_Veener+0x60>)
2000008e:	4700      	bx	r0

20000090 <IRQ20_Veener>:
	Insert_InterruptVeener IRQ20
20000090:	4823      	ldr	r0, [pc, #140]	; (20000120 <IRQ31_Veener+0x64>)
20000092:	4700      	bx	r0

20000094 <IRQ21_Veener>:
	Insert_InterruptVeener IRQ21
20000094:	4823      	ldr	r0, [pc, #140]	; (20000124 <IRQ31_Veener+0x68>)
20000096:	4700      	bx	r0

20000098 <IRQ22_Veener>:
	Insert_InterruptVeener IRQ22	
20000098:	4823      	ldr	r0, [pc, #140]	; (20000128 <IRQ31_Veener+0x6c>)
2000009a:	4700      	bx	r0

2000009c <IRQ23_Veener>:
	Insert_InterruptVeener IRQ23	
2000009c:	4823      	ldr	r0, [pc, #140]	; (2000012c <IRQ31_Veener+0x70>)
2000009e:	4700      	bx	r0

200000a0 <IRQ24_Veener>:
	Insert_InterruptVeener IRQ24	
200000a0:	4823      	ldr	r0, [pc, #140]	; (20000130 <IRQ31_Veener+0x74>)
200000a2:	4700      	bx	r0

200000a4 <IRQ25_Veener>:
	Insert_InterruptVeener IRQ25	
200000a4:	4823      	ldr	r0, [pc, #140]	; (20000134 <IRQ31_Veener+0x78>)
200000a6:	4700      	bx	r0

200000a8 <IRQ26_Veener>:
	Insert_InterruptVeener IRQ26	
200000a8:	4823      	ldr	r0, [pc, #140]	; (20000138 <IRQ31_Veener+0x7c>)
200000aa:	4700      	bx	r0

200000ac <IRQ27_Veener>:
	Insert_InterruptVeener IRQ27	
200000ac:	4823      	ldr	r0, [pc, #140]	; (2000013c <IRQ31_Veener+0x80>)
200000ae:	4700      	bx	r0

200000b0 <IRQ28_Veener>:
	Insert_InterruptVeener IRQ28	
200000b0:	4823      	ldr	r0, [pc, #140]	; (20000140 <IRQ31_Veener+0x84>)
200000b2:	4700      	bx	r0

200000b4 <IRQ29_Veener>:
	Insert_InterruptVeener IRQ29	
200000b4:	4823      	ldr	r0, [pc, #140]	; (20000144 <IRQ31_Veener+0x88>)
200000b6:	4700      	bx	r0

200000b8 <IRQ30_Veener>:
	Insert_InterruptVeener IRQ30	
200000b8:	4823      	ldr	r0, [pc, #140]	; (20000148 <IRQ31_Veener+0x8c>)
200000ba:	4700      	bx	r0

200000bc <IRQ31_Veener>:
	Insert_InterruptVeener IRQ31	
200000bc:	4823      	ldr	r0, [pc, #140]	; (2000014c <IRQ31_Veener+0x90>)
200000be:	4700      	bx	r0
/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
    
    .align 1
    
	Insert_InterruptVeener HardFault
200000c0:	1000109d 	.word	0x1000109d
    .long 0
    .long 0
    .long 0
    .long 0
    .long 0
	Insert_InterruptVeener SVC
200000c4:	1000109d 	.word	0x1000109d
    .long 0
    .long 0
	Insert_InterruptVeener PendSV	
200000c8:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener SysTick
200000cc:	1000109d 	.word	0x1000109d
	
	Insert_InterruptVeener IRQ0	
200000d0:	10003285 	.word	0x10003285
	Insert_InterruptVeener IRQ1	
200000d4:	10003295 	.word	0x10003295
	Insert_InterruptVeener IRQ2	
200000d8:	100032a5 	.word	0x100032a5
	Insert_InterruptVeener IRQ3	
200000dc:	1000440d 	.word	0x1000440d
	Insert_InterruptVeener IRQ4	
200000e0:	10004689 	.word	0x10004689
	Insert_InterruptVeener IRQ5	
200000e4:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ6	
200000e8:	10005c9d 	.word	0x10005c9d
	Insert_InterruptVeener IRQ7	
200000ec:	10006755 	.word	0x10006755
	Insert_InterruptVeener IRQ8	
200000f0:	10005929 	.word	0x10005929
	Insert_InterruptVeener IRQ9	
200000f4:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ10	
200000f8:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ11	
200000fc:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ12	
20000100:	10005bb1 	.word	0x10005bb1
	Insert_InterruptVeener IRQ13	
20000104:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ14	
20000108:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ15	
2000010c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ16	
20000110:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ17	
20000114:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ18	
20000118:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ19	
2000011c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ20
20000120:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ21
20000124:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ22	
20000128:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ23	
2000012c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ24	
20000130:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ25	
20000134:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ26	
20000138:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ27	
2000013c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ28	
20000140:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ29	
20000144:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ30	
20000148:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ31	
2000014c:	1000109d 	.word	0x1000109d
