
lab5-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c2c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08007db4  08007db4  00017db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007dd4  08007dd4  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08007dd4  08007dd4  00017dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ddc  08007ddc  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ddc  08007ddc  00017ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007de0  08007de0  00017de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007de4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000814  20000090  08007e74  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008a4  08007e74  000208a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018c04  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000378d  00000000  00000000  00038cc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001190  00000000  00000000  0003c458  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001018  00000000  00000000  0003d5e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000244f9  00000000  00000000  0003e600  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011675  00000000  00000000  00062af9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca334  00000000  00000000  0007416e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013e4a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049dc  00000000  00000000  0013e520  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007d9c 	.word	0x08007d9c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08007d9c 	.word	0x08007d9c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004cc:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <HAL_Init+0x40>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a0d      	ldr	r2, [pc, #52]	; (8000508 <HAL_Init+0x40>)
 80004d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004d8:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <HAL_Init+0x40>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a0a      	ldr	r2, [pc, #40]	; (8000508 <HAL_Init+0x40>)
 80004de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <HAL_Init+0x40>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a07      	ldr	r2, [pc, #28]	; (8000508 <HAL_Init+0x40>)
 80004ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 f94d 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 f808 	bl	800050c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004fc:	f006 fe1e 	bl	800713c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000500:	2300      	movs	r3, #0
}
 8000502:	4618      	mov	r0, r3
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40023c00 	.word	0x40023c00

0800050c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000514:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_InitTick+0x54>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_InitTick+0x58>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4619      	mov	r1, r3
 800051e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000522:	fbb3 f3f1 	udiv	r3, r3, r1
 8000526:	fbb2 f3f3 	udiv	r3, r2, r3
 800052a:	4618      	mov	r0, r3
 800052c:	f000 f965 	bl	80007fa <HAL_SYSTICK_Config>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000536:	2301      	movs	r3, #1
 8000538:	e00e      	b.n	8000558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b0f      	cmp	r3, #15
 800053e:	d80a      	bhi.n	8000556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000540:	2200      	movs	r2, #0
 8000542:	6879      	ldr	r1, [r7, #4]
 8000544:	f04f 30ff 	mov.w	r0, #4294967295
 8000548:	f000 f92d 	bl	80007a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800054c:	4a06      	ldr	r2, [pc, #24]	; (8000568 <HAL_InitTick+0x5c>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000552:	2300      	movs	r3, #0
 8000554:	e000      	b.n	8000558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000028 	.word	0x20000028
 8000564:	20000004 	.word	0x20000004
 8000568:	20000000 	.word	0x20000000

0800056c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <HAL_IncTick+0x20>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	461a      	mov	r2, r3
 8000576:	4b06      	ldr	r3, [pc, #24]	; (8000590 <HAL_IncTick+0x24>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4413      	add	r3, r2
 800057c:	4a04      	ldr	r2, [pc, #16]	; (8000590 <HAL_IncTick+0x24>)
 800057e:	6013      	str	r3, [r2, #0]
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000004 	.word	0x20000004
 8000590:	200000c0 	.word	0x200000c0

08000594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return uwTick;
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <HAL_GetTick+0x14>)
 800059a:	681b      	ldr	r3, [r3, #0]
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	200000c0 	.word	0x200000c0

080005ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005b4:	f7ff ffee 	bl	8000594 <HAL_GetTick>
 80005b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c4:	d005      	beq.n	80005d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005c6:	4b09      	ldr	r3, [pc, #36]	; (80005ec <HAL_Delay+0x40>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	461a      	mov	r2, r3
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005d2:	bf00      	nop
 80005d4:	f7ff ffde 	bl	8000594 <HAL_GetTick>
 80005d8:	4602      	mov	r2, r0
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	68fa      	ldr	r2, [r7, #12]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d8f7      	bhi.n	80005d4 <HAL_Delay+0x28>
  {
  }
}
 80005e4:	bf00      	nop
 80005e6:	3710      	adds	r7, #16
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000004 	.word	0x20000004

080005f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000600:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000618:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800061c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000622:	4a04      	ldr	r2, [pc, #16]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	60d3      	str	r3, [r2, #12]
}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800063c:	4b04      	ldr	r3, [pc, #16]	; (8000650 <__NVIC_GetPriorityGrouping+0x18>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	f003 0307 	and.w	r3, r3, #7
}
 8000646:	4618      	mov	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000662:	2b00      	cmp	r3, #0
 8000664:	db0b      	blt.n	800067e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	f003 021f 	and.w	r2, r3, #31
 800066c:	4907      	ldr	r1, [pc, #28]	; (800068c <__NVIC_EnableIRQ+0x38>)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	095b      	lsrs	r3, r3, #5
 8000674:	2001      	movs	r0, #1
 8000676:	fa00 f202 	lsl.w	r2, r0, r2
 800067a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000e100 	.word	0xe000e100

08000690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	6039      	str	r1, [r7, #0]
 800069a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	db0a      	blt.n	80006ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	490c      	ldr	r1, [pc, #48]	; (80006dc <__NVIC_SetPriority+0x4c>)
 80006aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ae:	0112      	lsls	r2, r2, #4
 80006b0:	b2d2      	uxtb	r2, r2
 80006b2:	440b      	add	r3, r1
 80006b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b8:	e00a      	b.n	80006d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	4908      	ldr	r1, [pc, #32]	; (80006e0 <__NVIC_SetPriority+0x50>)
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	f003 030f 	and.w	r3, r3, #15
 80006c6:	3b04      	subs	r3, #4
 80006c8:	0112      	lsls	r2, r2, #4
 80006ca:	b2d2      	uxtb	r2, r2
 80006cc:	440b      	add	r3, r1
 80006ce:	761a      	strb	r2, [r3, #24]
}
 80006d0:	bf00      	nop
 80006d2:	370c      	adds	r7, #12
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000e100 	.word	0xe000e100
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b089      	sub	sp, #36	; 0x24
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f8:	69fb      	ldr	r3, [r7, #28]
 80006fa:	f1c3 0307 	rsb	r3, r3, #7
 80006fe:	2b04      	cmp	r3, #4
 8000700:	bf28      	it	cs
 8000702:	2304      	movcs	r3, #4
 8000704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	3304      	adds	r3, #4
 800070a:	2b06      	cmp	r3, #6
 800070c:	d902      	bls.n	8000714 <NVIC_EncodePriority+0x30>
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	3b03      	subs	r3, #3
 8000712:	e000      	b.n	8000716 <NVIC_EncodePriority+0x32>
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000718:	f04f 32ff 	mov.w	r2, #4294967295
 800071c:	69bb      	ldr	r3, [r7, #24]
 800071e:	fa02 f303 	lsl.w	r3, r2, r3
 8000722:	43da      	mvns	r2, r3
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	401a      	ands	r2, r3
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800072c:	f04f 31ff 	mov.w	r1, #4294967295
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	fa01 f303 	lsl.w	r3, r1, r3
 8000736:	43d9      	mvns	r1, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800073c:	4313      	orrs	r3, r2
         );
}
 800073e:	4618      	mov	r0, r3
 8000740:	3724      	adds	r7, #36	; 0x24
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800075c:	d301      	bcc.n	8000762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800075e:	2301      	movs	r3, #1
 8000760:	e00f      	b.n	8000782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000762:	4a0a      	ldr	r2, [pc, #40]	; (800078c <SysTick_Config+0x40>)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	3b01      	subs	r3, #1
 8000768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800076a:	210f      	movs	r1, #15
 800076c:	f04f 30ff 	mov.w	r0, #4294967295
 8000770:	f7ff ff8e 	bl	8000690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <SysTick_Config+0x40>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800077a:	4b04      	ldr	r3, [pc, #16]	; (800078c <SysTick_Config+0x40>)
 800077c:	2207      	movs	r2, #7
 800077e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000780:	2300      	movs	r3, #0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	e000e010 	.word	0xe000e010

08000790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000798:	6878      	ldr	r0, [r7, #4]
 800079a:	f7ff ff29 	bl	80005f0 <__NVIC_SetPriorityGrouping>
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b086      	sub	sp, #24
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4603      	mov	r3, r0
 80007ae:	60b9      	str	r1, [r7, #8]
 80007b0:	607a      	str	r2, [r7, #4]
 80007b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007b8:	f7ff ff3e 	bl	8000638 <__NVIC_GetPriorityGrouping>
 80007bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	68b9      	ldr	r1, [r7, #8]
 80007c2:	6978      	ldr	r0, [r7, #20]
 80007c4:	f7ff ff8e 	bl	80006e4 <NVIC_EncodePriority>
 80007c8:	4602      	mov	r2, r0
 80007ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ce:	4611      	mov	r1, r2
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff5d 	bl	8000690 <__NVIC_SetPriority>
}
 80007d6:	bf00      	nop
 80007d8:	3718      	adds	r7, #24
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b082      	sub	sp, #8
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	4603      	mov	r3, r0
 80007e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ec:	4618      	mov	r0, r3
 80007ee:	f7ff ff31 	bl	8000654 <__NVIC_EnableIRQ>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}

080007fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007fa:	b580      	push	{r7, lr}
 80007fc:	b082      	sub	sp, #8
 80007fe:	af00      	add	r7, sp, #0
 8000800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000802:	6878      	ldr	r0, [r7, #4]
 8000804:	f7ff ffa2 	bl	800074c <SysTick_Config>
 8000808:	4603      	mov	r3, r0
}
 800080a:	4618      	mov	r0, r3
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000812:	b480      	push	{r7}
 8000814:	b083      	sub	sp, #12
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000820:	b2db      	uxtb	r3, r3
 8000822:	2b02      	cmp	r3, #2
 8000824:	d004      	beq.n	8000830 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2280      	movs	r2, #128	; 0x80
 800082a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800082c:	2301      	movs	r3, #1
 800082e:	e00c      	b.n	800084a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2205      	movs	r2, #5
 8000834:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	f022 0201 	bic.w	r2, r2, #1
 8000846:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000848:	2300      	movs	r3, #0
}
 800084a:	4618      	mov	r0, r3
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
	...

08000858 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000858:	b480      	push	{r7}
 800085a:	b089      	sub	sp, #36	; 0x24
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000862:	2300      	movs	r3, #0
 8000864:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000866:	2300      	movs	r3, #0
 8000868:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800086a:	2300      	movs	r3, #0
 800086c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800086e:	2300      	movs	r3, #0
 8000870:	61fb      	str	r3, [r7, #28]
 8000872:	e16b      	b.n	8000b4c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000874:	2201      	movs	r2, #1
 8000876:	69fb      	ldr	r3, [r7, #28]
 8000878:	fa02 f303 	lsl.w	r3, r2, r3
 800087c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	697a      	ldr	r2, [r7, #20]
 8000884:	4013      	ands	r3, r2
 8000886:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000888:	693a      	ldr	r2, [r7, #16]
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	429a      	cmp	r2, r3
 800088e:	f040 815a 	bne.w	8000b46 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	2b02      	cmp	r3, #2
 8000898:	d003      	beq.n	80008a2 <HAL_GPIO_Init+0x4a>
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	2b12      	cmp	r3, #18
 80008a0:	d123      	bne.n	80008ea <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80008a2:	69fb      	ldr	r3, [r7, #28]
 80008a4:	08da      	lsrs	r2, r3, #3
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	3208      	adds	r2, #8
 80008aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80008b0:	69fb      	ldr	r3, [r7, #28]
 80008b2:	f003 0307 	and.w	r3, r3, #7
 80008b6:	009b      	lsls	r3, r3, #2
 80008b8:	220f      	movs	r2, #15
 80008ba:	fa02 f303 	lsl.w	r3, r2, r3
 80008be:	43db      	mvns	r3, r3
 80008c0:	69ba      	ldr	r2, [r7, #24]
 80008c2:	4013      	ands	r3, r2
 80008c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	691a      	ldr	r2, [r3, #16]
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	f003 0307 	and.w	r3, r3, #7
 80008d0:	009b      	lsls	r3, r3, #2
 80008d2:	fa02 f303 	lsl.w	r3, r2, r3
 80008d6:	69ba      	ldr	r2, [r7, #24]
 80008d8:	4313      	orrs	r3, r2
 80008da:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	08da      	lsrs	r2, r3, #3
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	3208      	adds	r2, #8
 80008e4:	69b9      	ldr	r1, [r7, #24]
 80008e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80008f0:	69fb      	ldr	r3, [r7, #28]
 80008f2:	005b      	lsls	r3, r3, #1
 80008f4:	2203      	movs	r2, #3
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	43db      	mvns	r3, r3
 80008fc:	69ba      	ldr	r2, [r7, #24]
 80008fe:	4013      	ands	r3, r2
 8000900:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	f003 0203 	and.w	r2, r3, #3
 800090a:	69fb      	ldr	r3, [r7, #28]
 800090c:	005b      	lsls	r3, r3, #1
 800090e:	fa02 f303 	lsl.w	r3, r2, r3
 8000912:	69ba      	ldr	r2, [r7, #24]
 8000914:	4313      	orrs	r3, r2
 8000916:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	69ba      	ldr	r2, [r7, #24]
 800091c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	2b01      	cmp	r3, #1
 8000924:	d00b      	beq.n	800093e <HAL_GPIO_Init+0xe6>
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	2b02      	cmp	r3, #2
 800092c:	d007      	beq.n	800093e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000932:	2b11      	cmp	r3, #17
 8000934:	d003      	beq.n	800093e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	2b12      	cmp	r3, #18
 800093c:	d130      	bne.n	80009a0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	689b      	ldr	r3, [r3, #8]
 8000942:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000944:	69fb      	ldr	r3, [r7, #28]
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	2203      	movs	r2, #3
 800094a:	fa02 f303 	lsl.w	r3, r2, r3
 800094e:	43db      	mvns	r3, r3
 8000950:	69ba      	ldr	r2, [r7, #24]
 8000952:	4013      	ands	r3, r2
 8000954:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	68da      	ldr	r2, [r3, #12]
 800095a:	69fb      	ldr	r3, [r7, #28]
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	fa02 f303 	lsl.w	r3, r2, r3
 8000962:	69ba      	ldr	r2, [r7, #24]
 8000964:	4313      	orrs	r3, r2
 8000966:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	69ba      	ldr	r2, [r7, #24]
 800096c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000974:	2201      	movs	r2, #1
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	fa02 f303 	lsl.w	r3, r2, r3
 800097c:	43db      	mvns	r3, r3
 800097e:	69ba      	ldr	r2, [r7, #24]
 8000980:	4013      	ands	r3, r2
 8000982:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	091b      	lsrs	r3, r3, #4
 800098a:	f003 0201 	and.w	r2, r3, #1
 800098e:	69fb      	ldr	r3, [r7, #28]
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	69ba      	ldr	r2, [r7, #24]
 8000996:	4313      	orrs	r3, r2
 8000998:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	69ba      	ldr	r2, [r7, #24]
 800099e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	68db      	ldr	r3, [r3, #12]
 80009a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80009a6:	69fb      	ldr	r3, [r7, #28]
 80009a8:	005b      	lsls	r3, r3, #1
 80009aa:	2203      	movs	r2, #3
 80009ac:	fa02 f303 	lsl.w	r3, r2, r3
 80009b0:	43db      	mvns	r3, r3
 80009b2:	69ba      	ldr	r2, [r7, #24]
 80009b4:	4013      	ands	r3, r2
 80009b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	689a      	ldr	r2, [r3, #8]
 80009bc:	69fb      	ldr	r3, [r7, #28]
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	fa02 f303 	lsl.w	r3, r2, r3
 80009c4:	69ba      	ldr	r2, [r7, #24]
 80009c6:	4313      	orrs	r3, r2
 80009c8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	69ba      	ldr	r2, [r7, #24]
 80009ce:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d8:	2b00      	cmp	r3, #0
 80009da:	f000 80b4 	beq.w	8000b46 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	60fb      	str	r3, [r7, #12]
 80009e2:	4b5f      	ldr	r3, [pc, #380]	; (8000b60 <HAL_GPIO_Init+0x308>)
 80009e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e6:	4a5e      	ldr	r2, [pc, #376]	; (8000b60 <HAL_GPIO_Init+0x308>)
 80009e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009ec:	6453      	str	r3, [r2, #68]	; 0x44
 80009ee:	4b5c      	ldr	r3, [pc, #368]	; (8000b60 <HAL_GPIO_Init+0x308>)
 80009f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80009fa:	4a5a      	ldr	r2, [pc, #360]	; (8000b64 <HAL_GPIO_Init+0x30c>)
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	089b      	lsrs	r3, r3, #2
 8000a00:	3302      	adds	r3, #2
 8000a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a08:	69fb      	ldr	r3, [r7, #28]
 8000a0a:	f003 0303 	and.w	r3, r3, #3
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	220f      	movs	r2, #15
 8000a12:	fa02 f303 	lsl.w	r3, r2, r3
 8000a16:	43db      	mvns	r3, r3
 8000a18:	69ba      	ldr	r2, [r7, #24]
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4a51      	ldr	r2, [pc, #324]	; (8000b68 <HAL_GPIO_Init+0x310>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d02b      	beq.n	8000a7e <HAL_GPIO_Init+0x226>
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4a50      	ldr	r2, [pc, #320]	; (8000b6c <HAL_GPIO_Init+0x314>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d025      	beq.n	8000a7a <HAL_GPIO_Init+0x222>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a4f      	ldr	r2, [pc, #316]	; (8000b70 <HAL_GPIO_Init+0x318>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d01f      	beq.n	8000a76 <HAL_GPIO_Init+0x21e>
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a4e      	ldr	r2, [pc, #312]	; (8000b74 <HAL_GPIO_Init+0x31c>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d019      	beq.n	8000a72 <HAL_GPIO_Init+0x21a>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4a4d      	ldr	r2, [pc, #308]	; (8000b78 <HAL_GPIO_Init+0x320>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d013      	beq.n	8000a6e <HAL_GPIO_Init+0x216>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	4a4c      	ldr	r2, [pc, #304]	; (8000b7c <HAL_GPIO_Init+0x324>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d00d      	beq.n	8000a6a <HAL_GPIO_Init+0x212>
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4a4b      	ldr	r2, [pc, #300]	; (8000b80 <HAL_GPIO_Init+0x328>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d007      	beq.n	8000a66 <HAL_GPIO_Init+0x20e>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4a4a      	ldr	r2, [pc, #296]	; (8000b84 <HAL_GPIO_Init+0x32c>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d101      	bne.n	8000a62 <HAL_GPIO_Init+0x20a>
 8000a5e:	2307      	movs	r3, #7
 8000a60:	e00e      	b.n	8000a80 <HAL_GPIO_Init+0x228>
 8000a62:	2308      	movs	r3, #8
 8000a64:	e00c      	b.n	8000a80 <HAL_GPIO_Init+0x228>
 8000a66:	2306      	movs	r3, #6
 8000a68:	e00a      	b.n	8000a80 <HAL_GPIO_Init+0x228>
 8000a6a:	2305      	movs	r3, #5
 8000a6c:	e008      	b.n	8000a80 <HAL_GPIO_Init+0x228>
 8000a6e:	2304      	movs	r3, #4
 8000a70:	e006      	b.n	8000a80 <HAL_GPIO_Init+0x228>
 8000a72:	2303      	movs	r3, #3
 8000a74:	e004      	b.n	8000a80 <HAL_GPIO_Init+0x228>
 8000a76:	2302      	movs	r3, #2
 8000a78:	e002      	b.n	8000a80 <HAL_GPIO_Init+0x228>
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e000      	b.n	8000a80 <HAL_GPIO_Init+0x228>
 8000a7e:	2300      	movs	r3, #0
 8000a80:	69fa      	ldr	r2, [r7, #28]
 8000a82:	f002 0203 	and.w	r2, r2, #3
 8000a86:	0092      	lsls	r2, r2, #2
 8000a88:	4093      	lsls	r3, r2
 8000a8a:	69ba      	ldr	r2, [r7, #24]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a90:	4934      	ldr	r1, [pc, #208]	; (8000b64 <HAL_GPIO_Init+0x30c>)
 8000a92:	69fb      	ldr	r3, [r7, #28]
 8000a94:	089b      	lsrs	r3, r3, #2
 8000a96:	3302      	adds	r3, #2
 8000a98:	69ba      	ldr	r2, [r7, #24]
 8000a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a9e:	4b3a      	ldr	r3, [pc, #232]	; (8000b88 <HAL_GPIO_Init+0x330>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	43db      	mvns	r3, r3
 8000aa8:	69ba      	ldr	r2, [r7, #24]
 8000aaa:	4013      	ands	r3, r2
 8000aac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d003      	beq.n	8000ac2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000aba:	69ba      	ldr	r2, [r7, #24]
 8000abc:	693b      	ldr	r3, [r7, #16]
 8000abe:	4313      	orrs	r3, r2
 8000ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ac2:	4a31      	ldr	r2, [pc, #196]	; (8000b88 <HAL_GPIO_Init+0x330>)
 8000ac4:	69bb      	ldr	r3, [r7, #24]
 8000ac6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ac8:	4b2f      	ldr	r3, [pc, #188]	; (8000b88 <HAL_GPIO_Init+0x330>)
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ace:	693b      	ldr	r3, [r7, #16]
 8000ad0:	43db      	mvns	r3, r3
 8000ad2:	69ba      	ldr	r2, [r7, #24]
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d003      	beq.n	8000aec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000ae4:	69ba      	ldr	r2, [r7, #24]
 8000ae6:	693b      	ldr	r3, [r7, #16]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000aec:	4a26      	ldr	r2, [pc, #152]	; (8000b88 <HAL_GPIO_Init+0x330>)
 8000aee:	69bb      	ldr	r3, [r7, #24]
 8000af0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000af2:	4b25      	ldr	r3, [pc, #148]	; (8000b88 <HAL_GPIO_Init+0x330>)
 8000af4:	689b      	ldr	r3, [r3, #8]
 8000af6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	43db      	mvns	r3, r3
 8000afc:	69ba      	ldr	r2, [r7, #24]
 8000afe:	4013      	ands	r3, r2
 8000b00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d003      	beq.n	8000b16 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000b0e:	69ba      	ldr	r2, [r7, #24]
 8000b10:	693b      	ldr	r3, [r7, #16]
 8000b12:	4313      	orrs	r3, r2
 8000b14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b16:	4a1c      	ldr	r2, [pc, #112]	; (8000b88 <HAL_GPIO_Init+0x330>)
 8000b18:	69bb      	ldr	r3, [r7, #24]
 8000b1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b1c:	4b1a      	ldr	r3, [pc, #104]	; (8000b88 <HAL_GPIO_Init+0x330>)
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	43db      	mvns	r3, r3
 8000b26:	69ba      	ldr	r2, [r7, #24]
 8000b28:	4013      	ands	r3, r2
 8000b2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d003      	beq.n	8000b40 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000b38:	69ba      	ldr	r2, [r7, #24]
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b40:	4a11      	ldr	r2, [pc, #68]	; (8000b88 <HAL_GPIO_Init+0x330>)
 8000b42:	69bb      	ldr	r3, [r7, #24]
 8000b44:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b46:	69fb      	ldr	r3, [r7, #28]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	61fb      	str	r3, [r7, #28]
 8000b4c:	69fb      	ldr	r3, [r7, #28]
 8000b4e:	2b0f      	cmp	r3, #15
 8000b50:	f67f ae90 	bls.w	8000874 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b54:	bf00      	nop
 8000b56:	3724      	adds	r7, #36	; 0x24
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	40023800 	.word	0x40023800
 8000b64:	40013800 	.word	0x40013800
 8000b68:	40020000 	.word	0x40020000
 8000b6c:	40020400 	.word	0x40020400
 8000b70:	40020800 	.word	0x40020800
 8000b74:	40020c00 	.word	0x40020c00
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	40021400 	.word	0x40021400
 8000b80:	40021800 	.word	0x40021800
 8000b84:	40021c00 	.word	0x40021c00
 8000b88:	40013c00 	.word	0x40013c00

08000b8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	460b      	mov	r3, r1
 8000b96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	691a      	ldr	r2, [r3, #16]
 8000b9c:	887b      	ldrh	r3, [r7, #2]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d002      	beq.n	8000baa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	73fb      	strb	r3, [r7, #15]
 8000ba8:	e001      	b.n	8000bae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000baa:	2300      	movs	r3, #0
 8000bac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	3714      	adds	r7, #20
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	807b      	strh	r3, [r7, #2]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000bcc:	787b      	ldrb	r3, [r7, #1]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d003      	beq.n	8000bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bd2:	887a      	ldrh	r2, [r7, #2]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000bd8:	e003      	b.n	8000be2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000bda:	887b      	ldrh	r3, [r7, #2]
 8000bdc:	041a      	lsls	r2, r3, #16
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	619a      	str	r2, [r3, #24]
}
 8000be2:	bf00      	nop
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr

08000bee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	695a      	ldr	r2, [r3, #20]
 8000bfe:	887b      	ldrh	r3, [r7, #2]
 8000c00:	401a      	ands	r2, r3
 8000c02:	887b      	ldrh	r3, [r7, #2]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d104      	bne.n	8000c12 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000c08:	887b      	ldrh	r3, [r7, #2]
 8000c0a:	041a      	lsls	r2, r3, #16
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000c10:	e002      	b.n	8000c18 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000c12:	887a      	ldrh	r2, [r7, #2]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	619a      	str	r2, [r3, #24]
}
 8000c18:	bf00      	nop
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000c24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c26:	b08f      	sub	sp, #60	; 0x3c
 8000c28:	af0a      	add	r7, sp, #40	; 0x28
 8000c2a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d101      	bne.n	8000c36 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000c32:	2301      	movs	r3, #1
 8000c34:	e054      	b.n	8000ce0 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d106      	bne.n	8000c56 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f006 fcd3 	bl	80075fc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	2203      	movs	r2, #3
 8000c5a:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d102      	bne.n	8000c70 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4618      	mov	r0, r3
 8000c76:	f003 fb33 	bl	80042e0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	603b      	str	r3, [r7, #0]
 8000c80:	687e      	ldr	r6, [r7, #4]
 8000c82:	466d      	mov	r5, sp
 8000c84:	f106 0410 	add.w	r4, r6, #16
 8000c88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c90:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c94:	e885 0003 	stmia.w	r5, {r0, r1}
 8000c98:	1d33      	adds	r3, r6, #4
 8000c9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c9c:	6838      	ldr	r0, [r7, #0]
 8000c9e:	f003 faad 	bl	80041fc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f003 fb2a 	bl	8004302 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	603b      	str	r3, [r7, #0]
 8000cb4:	687e      	ldr	r6, [r7, #4]
 8000cb6:	466d      	mov	r5, sp
 8000cb8:	f106 0410 	add.w	r4, r6, #16
 8000cbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cc4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000cc8:	e885 0003 	stmia.w	r5, {r0, r1}
 8000ccc:	1d33      	adds	r3, r6, #4
 8000cce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cd0:	6838      	ldr	r0, [r7, #0]
 8000cd2:	f003 fc3d 	bl	8004550 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2201      	movs	r2, #1
 8000cda:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8000cde:	2300      	movs	r3, #0
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3714      	adds	r7, #20
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ce8 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8000ce8:	b590      	push	{r4, r7, lr}
 8000cea:	b089      	sub	sp, #36	; 0x24
 8000cec:	af04      	add	r7, sp, #16
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	4608      	mov	r0, r1
 8000cf2:	4611      	mov	r1, r2
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	70fb      	strb	r3, [r7, #3]
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	70bb      	strb	r3, [r7, #2]
 8000cfe:	4613      	mov	r3, r2
 8000d00:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d101      	bne.n	8000d10 <HAL_HCD_HC_Init+0x28>
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	e07f      	b.n	8000e10 <HAL_HCD_HC_Init+0x128>
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2201      	movs	r2, #1
 8000d14:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8000d18:	78fa      	ldrb	r2, [r7, #3]
 8000d1a:	6879      	ldr	r1, [r7, #4]
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	4413      	add	r3, r2
 8000d22:	00db      	lsls	r3, r3, #3
 8000d24:	440b      	add	r3, r1
 8000d26:	333d      	adds	r3, #61	; 0x3d
 8000d28:	2200      	movs	r2, #0
 8000d2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8000d2c:	78fa      	ldrb	r2, [r7, #3]
 8000d2e:	6879      	ldr	r1, [r7, #4]
 8000d30:	4613      	mov	r3, r2
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	4413      	add	r3, r2
 8000d36:	00db      	lsls	r3, r3, #3
 8000d38:	440b      	add	r3, r1
 8000d3a:	3338      	adds	r3, #56	; 0x38
 8000d3c:	787a      	ldrb	r2, [r7, #1]
 8000d3e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8000d40:	78fa      	ldrb	r2, [r7, #3]
 8000d42:	6879      	ldr	r1, [r7, #4]
 8000d44:	4613      	mov	r3, r2
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	4413      	add	r3, r2
 8000d4a:	00db      	lsls	r3, r3, #3
 8000d4c:	440b      	add	r3, r1
 8000d4e:	3340      	adds	r3, #64	; 0x40
 8000d50:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000d52:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8000d54:	78fa      	ldrb	r2, [r7, #3]
 8000d56:	6879      	ldr	r1, [r7, #4]
 8000d58:	4613      	mov	r3, r2
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	4413      	add	r3, r2
 8000d5e:	00db      	lsls	r3, r3, #3
 8000d60:	440b      	add	r3, r1
 8000d62:	3339      	adds	r3, #57	; 0x39
 8000d64:	78fa      	ldrb	r2, [r7, #3]
 8000d66:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8000d68:	78fa      	ldrb	r2, [r7, #3]
 8000d6a:	6879      	ldr	r1, [r7, #4]
 8000d6c:	4613      	mov	r3, r2
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	4413      	add	r3, r2
 8000d72:	00db      	lsls	r3, r3, #3
 8000d74:	440b      	add	r3, r1
 8000d76:	333f      	adds	r3, #63	; 0x3f
 8000d78:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000d7c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8000d7e:	78fa      	ldrb	r2, [r7, #3]
 8000d80:	78bb      	ldrb	r3, [r7, #2]
 8000d82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d86:	b2d8      	uxtb	r0, r3
 8000d88:	6879      	ldr	r1, [r7, #4]
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	00db      	lsls	r3, r3, #3
 8000d92:	440b      	add	r3, r1
 8000d94:	333a      	adds	r3, #58	; 0x3a
 8000d96:	4602      	mov	r2, r0
 8000d98:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8000d9a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	da0a      	bge.n	8000db8 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8000da2:	78fa      	ldrb	r2, [r7, #3]
 8000da4:	6879      	ldr	r1, [r7, #4]
 8000da6:	4613      	mov	r3, r2
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	4413      	add	r3, r2
 8000dac:	00db      	lsls	r3, r3, #3
 8000dae:	440b      	add	r3, r1
 8000db0:	333b      	adds	r3, #59	; 0x3b
 8000db2:	2201      	movs	r2, #1
 8000db4:	701a      	strb	r2, [r3, #0]
 8000db6:	e009      	b.n	8000dcc <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8000db8:	78fa      	ldrb	r2, [r7, #3]
 8000dba:	6879      	ldr	r1, [r7, #4]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	4413      	add	r3, r2
 8000dc2:	00db      	lsls	r3, r3, #3
 8000dc4:	440b      	add	r3, r1
 8000dc6:	333b      	adds	r3, #59	; 0x3b
 8000dc8:	2200      	movs	r2, #0
 8000dca:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8000dcc:	78fa      	ldrb	r2, [r7, #3]
 8000dce:	6879      	ldr	r1, [r7, #4]
 8000dd0:	4613      	mov	r3, r2
 8000dd2:	009b      	lsls	r3, r3, #2
 8000dd4:	4413      	add	r3, r2
 8000dd6:	00db      	lsls	r3, r3, #3
 8000dd8:	440b      	add	r3, r1
 8000dda:	333c      	adds	r3, #60	; 0x3c
 8000ddc:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000de0:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6818      	ldr	r0, [r3, #0]
 8000de6:	787c      	ldrb	r4, [r7, #1]
 8000de8:	78ba      	ldrb	r2, [r7, #2]
 8000dea:	78f9      	ldrb	r1, [r7, #3]
 8000dec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000dee:	9302      	str	r3, [sp, #8]
 8000df0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000df4:	9301      	str	r3, [sp, #4]
 8000df6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000dfa:	9300      	str	r3, [sp, #0]
 8000dfc:	4623      	mov	r3, r4
 8000dfe:	f003 fd29 	bl	8004854 <USB_HC_Init>
 8000e02:	4603      	mov	r3, r0
 8000e04:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2200      	movs	r2, #0
 8000e0a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3714      	adds	r7, #20
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd90      	pop	{r4, r7, pc}

08000e18 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	460b      	mov	r3, r1
 8000e22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8000e24:	2300      	movs	r3, #0
 8000e26:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d101      	bne.n	8000e36 <HAL_HCD_HC_Halt+0x1e>
 8000e32:	2302      	movs	r3, #2
 8000e34:	e00f      	b.n	8000e56 <HAL_HCD_HC_Halt+0x3e>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2201      	movs	r2, #1
 8000e3a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	78fa      	ldrb	r2, [r7, #3]
 8000e44:	4611      	mov	r1, r2
 8000e46:	4618      	mov	r0, r3
 8000e48:	f003 ff63 	bl	8004d12 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	4608      	mov	r0, r1
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	4603      	mov	r3, r0
 8000e70:	70fb      	strb	r3, [r7, #3]
 8000e72:	460b      	mov	r3, r1
 8000e74:	70bb      	strb	r3, [r7, #2]
 8000e76:	4613      	mov	r3, r2
 8000e78:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8000e7a:	78fa      	ldrb	r2, [r7, #3]
 8000e7c:	6879      	ldr	r1, [r7, #4]
 8000e7e:	4613      	mov	r3, r2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	4413      	add	r3, r2
 8000e84:	00db      	lsls	r3, r3, #3
 8000e86:	440b      	add	r3, r1
 8000e88:	333b      	adds	r3, #59	; 0x3b
 8000e8a:	78ba      	ldrb	r2, [r7, #2]
 8000e8c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8000e8e:	78fa      	ldrb	r2, [r7, #3]
 8000e90:	6879      	ldr	r1, [r7, #4]
 8000e92:	4613      	mov	r3, r2
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	4413      	add	r3, r2
 8000e98:	00db      	lsls	r3, r3, #3
 8000e9a:	440b      	add	r3, r1
 8000e9c:	333f      	adds	r3, #63	; 0x3f
 8000e9e:	787a      	ldrb	r2, [r7, #1]
 8000ea0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8000ea2:	7c3b      	ldrb	r3, [r7, #16]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d10a      	bne.n	8000ebe <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8000ea8:	78fa      	ldrb	r2, [r7, #3]
 8000eaa:	6879      	ldr	r1, [r7, #4]
 8000eac:	4613      	mov	r3, r2
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	00db      	lsls	r3, r3, #3
 8000eb4:	440b      	add	r3, r1
 8000eb6:	3342      	adds	r3, #66	; 0x42
 8000eb8:	2203      	movs	r2, #3
 8000eba:	701a      	strb	r2, [r3, #0]
 8000ebc:	e009      	b.n	8000ed2 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000ebe:	78fa      	ldrb	r2, [r7, #3]
 8000ec0:	6879      	ldr	r1, [r7, #4]
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	4413      	add	r3, r2
 8000ec8:	00db      	lsls	r3, r3, #3
 8000eca:	440b      	add	r3, r1
 8000ecc:	3342      	adds	r3, #66	; 0x42
 8000ece:	2202      	movs	r2, #2
 8000ed0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8000ed2:	787b      	ldrb	r3, [r7, #1]
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	f200 80d6 	bhi.w	8001086 <HAL_HCD_HC_SubmitRequest+0x226>
 8000eda:	a201      	add	r2, pc, #4	; (adr r2, 8000ee0 <HAL_HCD_HC_SubmitRequest+0x80>)
 8000edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ee0:	08000ef1 	.word	0x08000ef1
 8000ee4:	08001071 	.word	0x08001071
 8000ee8:	08000f5d 	.word	0x08000f5d
 8000eec:	08000fe7 	.word	0x08000fe7
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8000ef0:	7c3b      	ldrb	r3, [r7, #16]
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	f040 80c9 	bne.w	800108a <HAL_HCD_HC_SubmitRequest+0x22a>
 8000ef8:	78bb      	ldrb	r3, [r7, #2]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	f040 80c5 	bne.w	800108a <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8000f00:	8b3b      	ldrh	r3, [r7, #24]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d109      	bne.n	8000f1a <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8000f06:	78fa      	ldrb	r2, [r7, #3]
 8000f08:	6879      	ldr	r1, [r7, #4]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	4413      	add	r3, r2
 8000f10:	00db      	lsls	r3, r3, #3
 8000f12:	440b      	add	r3, r1
 8000f14:	3351      	adds	r3, #81	; 0x51
 8000f16:	2201      	movs	r2, #1
 8000f18:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000f1a:	78fa      	ldrb	r2, [r7, #3]
 8000f1c:	6879      	ldr	r1, [r7, #4]
 8000f1e:	4613      	mov	r3, r2
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	4413      	add	r3, r2
 8000f24:	00db      	lsls	r3, r3, #3
 8000f26:	440b      	add	r3, r1
 8000f28:	3351      	adds	r3, #81	; 0x51
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d10a      	bne.n	8000f46 <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f30:	78fa      	ldrb	r2, [r7, #3]
 8000f32:	6879      	ldr	r1, [r7, #4]
 8000f34:	4613      	mov	r3, r2
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	4413      	add	r3, r2
 8000f3a:	00db      	lsls	r3, r3, #3
 8000f3c:	440b      	add	r3, r1
 8000f3e:	3342      	adds	r3, #66	; 0x42
 8000f40:	2200      	movs	r2, #0
 8000f42:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000f44:	e0a1      	b.n	800108a <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f46:	78fa      	ldrb	r2, [r7, #3]
 8000f48:	6879      	ldr	r1, [r7, #4]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	4413      	add	r3, r2
 8000f50:	00db      	lsls	r3, r3, #3
 8000f52:	440b      	add	r3, r1
 8000f54:	3342      	adds	r3, #66	; 0x42
 8000f56:	2202      	movs	r2, #2
 8000f58:	701a      	strb	r2, [r3, #0]
      break;
 8000f5a:	e096      	b.n	800108a <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8000f5c:	78bb      	ldrb	r3, [r7, #2]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d120      	bne.n	8000fa4 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000f62:	78fa      	ldrb	r2, [r7, #3]
 8000f64:	6879      	ldr	r1, [r7, #4]
 8000f66:	4613      	mov	r3, r2
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	4413      	add	r3, r2
 8000f6c:	00db      	lsls	r3, r3, #3
 8000f6e:	440b      	add	r3, r1
 8000f70:	3351      	adds	r3, #81	; 0x51
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d10a      	bne.n	8000f8e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f78:	78fa      	ldrb	r2, [r7, #3]
 8000f7a:	6879      	ldr	r1, [r7, #4]
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	4413      	add	r3, r2
 8000f82:	00db      	lsls	r3, r3, #3
 8000f84:	440b      	add	r3, r1
 8000f86:	3342      	adds	r3, #66	; 0x42
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8000f8c:	e07e      	b.n	800108c <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f8e:	78fa      	ldrb	r2, [r7, #3]
 8000f90:	6879      	ldr	r1, [r7, #4]
 8000f92:	4613      	mov	r3, r2
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	4413      	add	r3, r2
 8000f98:	00db      	lsls	r3, r3, #3
 8000f9a:	440b      	add	r3, r1
 8000f9c:	3342      	adds	r3, #66	; 0x42
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	701a      	strb	r2, [r3, #0]
      break;
 8000fa2:	e073      	b.n	800108c <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000fa4:	78fa      	ldrb	r2, [r7, #3]
 8000fa6:	6879      	ldr	r1, [r7, #4]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	4413      	add	r3, r2
 8000fae:	00db      	lsls	r3, r3, #3
 8000fb0:	440b      	add	r3, r1
 8000fb2:	3350      	adds	r3, #80	; 0x50
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d10a      	bne.n	8000fd0 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000fba:	78fa      	ldrb	r2, [r7, #3]
 8000fbc:	6879      	ldr	r1, [r7, #4]
 8000fbe:	4613      	mov	r3, r2
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	4413      	add	r3, r2
 8000fc4:	00db      	lsls	r3, r3, #3
 8000fc6:	440b      	add	r3, r1
 8000fc8:	3342      	adds	r3, #66	; 0x42
 8000fca:	2200      	movs	r2, #0
 8000fcc:	701a      	strb	r2, [r3, #0]
      break;
 8000fce:	e05d      	b.n	800108c <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000fd0:	78fa      	ldrb	r2, [r7, #3]
 8000fd2:	6879      	ldr	r1, [r7, #4]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	4413      	add	r3, r2
 8000fda:	00db      	lsls	r3, r3, #3
 8000fdc:	440b      	add	r3, r1
 8000fde:	3342      	adds	r3, #66	; 0x42
 8000fe0:	2202      	movs	r2, #2
 8000fe2:	701a      	strb	r2, [r3, #0]
      break;
 8000fe4:	e052      	b.n	800108c <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8000fe6:	78bb      	ldrb	r3, [r7, #2]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d120      	bne.n	800102e <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000fec:	78fa      	ldrb	r2, [r7, #3]
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	4413      	add	r3, r2
 8000ff6:	00db      	lsls	r3, r3, #3
 8000ff8:	440b      	add	r3, r1
 8000ffa:	3351      	adds	r3, #81	; 0x51
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d10a      	bne.n	8001018 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001002:	78fa      	ldrb	r2, [r7, #3]
 8001004:	6879      	ldr	r1, [r7, #4]
 8001006:	4613      	mov	r3, r2
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	4413      	add	r3, r2
 800100c:	00db      	lsls	r3, r3, #3
 800100e:	440b      	add	r3, r1
 8001010:	3342      	adds	r3, #66	; 0x42
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001016:	e039      	b.n	800108c <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001018:	78fa      	ldrb	r2, [r7, #3]
 800101a:	6879      	ldr	r1, [r7, #4]
 800101c:	4613      	mov	r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	4413      	add	r3, r2
 8001022:	00db      	lsls	r3, r3, #3
 8001024:	440b      	add	r3, r1
 8001026:	3342      	adds	r3, #66	; 0x42
 8001028:	2202      	movs	r2, #2
 800102a:	701a      	strb	r2, [r3, #0]
      break;
 800102c:	e02e      	b.n	800108c <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800102e:	78fa      	ldrb	r2, [r7, #3]
 8001030:	6879      	ldr	r1, [r7, #4]
 8001032:	4613      	mov	r3, r2
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	4413      	add	r3, r2
 8001038:	00db      	lsls	r3, r3, #3
 800103a:	440b      	add	r3, r1
 800103c:	3350      	adds	r3, #80	; 0x50
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d10a      	bne.n	800105a <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001044:	78fa      	ldrb	r2, [r7, #3]
 8001046:	6879      	ldr	r1, [r7, #4]
 8001048:	4613      	mov	r3, r2
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	4413      	add	r3, r2
 800104e:	00db      	lsls	r3, r3, #3
 8001050:	440b      	add	r3, r1
 8001052:	3342      	adds	r3, #66	; 0x42
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]
      break;
 8001058:	e018      	b.n	800108c <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800105a:	78fa      	ldrb	r2, [r7, #3]
 800105c:	6879      	ldr	r1, [r7, #4]
 800105e:	4613      	mov	r3, r2
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	4413      	add	r3, r2
 8001064:	00db      	lsls	r3, r3, #3
 8001066:	440b      	add	r3, r1
 8001068:	3342      	adds	r3, #66	; 0x42
 800106a:	2202      	movs	r2, #2
 800106c:	701a      	strb	r2, [r3, #0]
      break;
 800106e:	e00d      	b.n	800108c <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001070:	78fa      	ldrb	r2, [r7, #3]
 8001072:	6879      	ldr	r1, [r7, #4]
 8001074:	4613      	mov	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4413      	add	r3, r2
 800107a:	00db      	lsls	r3, r3, #3
 800107c:	440b      	add	r3, r1
 800107e:	3342      	adds	r3, #66	; 0x42
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
      break;
 8001084:	e002      	b.n	800108c <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8001086:	bf00      	nop
 8001088:	e000      	b.n	800108c <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 800108a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800108c:	78fa      	ldrb	r2, [r7, #3]
 800108e:	6879      	ldr	r1, [r7, #4]
 8001090:	4613      	mov	r3, r2
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	00db      	lsls	r3, r3, #3
 8001098:	440b      	add	r3, r1
 800109a:	3344      	adds	r3, #68	; 0x44
 800109c:	697a      	ldr	r2, [r7, #20]
 800109e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80010a0:	78fa      	ldrb	r2, [r7, #3]
 80010a2:	8b39      	ldrh	r1, [r7, #24]
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	4613      	mov	r3, r2
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	4413      	add	r3, r2
 80010ac:	00db      	lsls	r3, r3, #3
 80010ae:	4403      	add	r3, r0
 80010b0:	3348      	adds	r3, #72	; 0x48
 80010b2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80010b4:	78fa      	ldrb	r2, [r7, #3]
 80010b6:	6879      	ldr	r1, [r7, #4]
 80010b8:	4613      	mov	r3, r2
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	4413      	add	r3, r2
 80010be:	00db      	lsls	r3, r3, #3
 80010c0:	440b      	add	r3, r1
 80010c2:	335c      	adds	r3, #92	; 0x5c
 80010c4:	2200      	movs	r2, #0
 80010c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80010c8:	78fa      	ldrb	r2, [r7, #3]
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	4613      	mov	r3, r2
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	4413      	add	r3, r2
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	440b      	add	r3, r1
 80010d6:	334c      	adds	r3, #76	; 0x4c
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80010dc:	78fa      	ldrb	r2, [r7, #3]
 80010de:	6879      	ldr	r1, [r7, #4]
 80010e0:	4613      	mov	r3, r2
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	4413      	add	r3, r2
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	440b      	add	r3, r1
 80010ea:	3339      	adds	r3, #57	; 0x39
 80010ec:	78fa      	ldrb	r2, [r7, #3]
 80010ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80010f0:	78fa      	ldrb	r2, [r7, #3]
 80010f2:	6879      	ldr	r1, [r7, #4]
 80010f4:	4613      	mov	r3, r2
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	4413      	add	r3, r2
 80010fa:	00db      	lsls	r3, r3, #3
 80010fc:	440b      	add	r3, r1
 80010fe:	335d      	adds	r3, #93	; 0x5d
 8001100:	2200      	movs	r2, #0
 8001102:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6818      	ldr	r0, [r3, #0]
 8001108:	78fa      	ldrb	r2, [r7, #3]
 800110a:	4613      	mov	r3, r2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	4413      	add	r3, r2
 8001110:	00db      	lsls	r3, r3, #3
 8001112:	3338      	adds	r3, #56	; 0x38
 8001114:	687a      	ldr	r2, [r7, #4]
 8001116:	18d1      	adds	r1, r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	691b      	ldr	r3, [r3, #16]
 800111c:	b2db      	uxtb	r3, r3
 800111e:	461a      	mov	r2, r3
 8001120:	f003 fca2 	bl	8004a68 <USB_HC_StartXfer>
 8001124:	4603      	mov	r3, r0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop

08001130 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f003 f9bf 	bl	80044ca <USB_GetMode>
 800114c:	4603      	mov	r3, r0
 800114e:	2b01      	cmp	r3, #1
 8001150:	f040 80f1 	bne.w	8001336 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4618      	mov	r0, r3
 800115a:	f003 f9a3 	bl	80044a4 <USB_ReadInterrupts>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	f000 80e7 	beq.w	8001334 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4618      	mov	r0, r3
 800116c:	f003 f99a 	bl	80044a4 <USB_ReadInterrupts>
 8001170:	4603      	mov	r3, r0
 8001172:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001176:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800117a:	d104      	bne.n	8001186 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001184:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4618      	mov	r0, r3
 800118c:	f003 f98a 	bl	80044a4 <USB_ReadInterrupts>
 8001190:	4603      	mov	r3, r0
 8001192:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001196:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800119a:	d104      	bne.n	80011a6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80011a4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f003 f97a 	bl	80044a4 <USB_ReadInterrupts>
 80011b0:	4603      	mov	r3, r0
 80011b2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80011b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80011ba:	d104      	bne.n	80011c6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80011c4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f003 f96a 	bl	80044a4 <USB_ReadInterrupts>
 80011d0:	4603      	mov	r3, r0
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d103      	bne.n	80011e2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	2202      	movs	r2, #2
 80011e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f003 f95c 	bl	80044a4 <USB_ReadInterrupts>
 80011ec:	4603      	mov	r3, r0
 80011ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80011f6:	d117      	bne.n	8001228 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	68fa      	ldr	r2, [r7, #12]
 8001202:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8001206:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800120a:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f006 fa73 	bl	80076f8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2101      	movs	r1, #1
 8001218:	4618      	mov	r0, r3
 800121a:	f003 fa55 	bl	80046c8 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001226:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4618      	mov	r0, r3
 800122e:	f003 f939 	bl	80044a4 <USB_ReadInterrupts>
 8001232:	4603      	mov	r3, r0
 8001234:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001238:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800123c:	d102      	bne.n	8001244 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f001 f8c8 	bl	80023d4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4618      	mov	r0, r3
 800124a:	f003 f92b 	bl	80044a4 <USB_ReadInterrupts>
 800124e:	4603      	mov	r3, r0
 8001250:	f003 0308 	and.w	r3, r3, #8
 8001254:	2b08      	cmp	r3, #8
 8001256:	d106      	bne.n	8001266 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f006 fa31 	bl	80076c0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2208      	movs	r2, #8
 8001264:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f003 f91a 	bl	80044a4 <USB_ReadInterrupts>
 8001270:	4603      	mov	r3, r0
 8001272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001276:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800127a:	d138      	bne.n	80012ee <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4618      	mov	r0, r3
 8001282:	f003 fd35 	bl	8004cf0 <USB_HC_ReadInterrupt>
 8001286:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	e025      	b.n	80012da <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	f003 030f 	and.w	r3, r3, #15
 8001294:	68ba      	ldr	r2, [r7, #8]
 8001296:	fa22 f303 	lsr.w	r3, r2, r3
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d018      	beq.n	80012d4 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	015a      	lsls	r2, r3, #5
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	4413      	add	r3, r2
 80012aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80012b8:	d106      	bne.n	80012c8 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	4619      	mov	r1, r3
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f000 f8cf 	bl	8001464 <HCD_HC_IN_IRQHandler>
 80012c6:	e005      	b.n	80012d4 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	4619      	mov	r1, r3
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f000 fc5f 	bl	8001b92 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	3301      	adds	r3, #1
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	697a      	ldr	r2, [r7, #20]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d3d4      	bcc.n	800128e <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f003 f8d6 	bl	80044a4 <USB_ReadInterrupts>
 80012f8:	4603      	mov	r3, r0
 80012fa:	f003 0310 	and.w	r3, r3, #16
 80012fe:	2b10      	cmp	r3, #16
 8001300:	d101      	bne.n	8001306 <HAL_HCD_IRQHandler+0x1d6>
 8001302:	2301      	movs	r3, #1
 8001304:	e000      	b.n	8001308 <HAL_HCD_IRQHandler+0x1d8>
 8001306:	2300      	movs	r3, #0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d014      	beq.n	8001336 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	699a      	ldr	r2, [r3, #24]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f022 0210 	bic.w	r2, r2, #16
 800131a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f000 ffad 	bl	800227c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	699a      	ldr	r2, [r3, #24]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f042 0210 	orr.w	r2, r2, #16
 8001330:	619a      	str	r2, [r3, #24]
 8001332:	e000      	b.n	8001336 <HAL_HCD_IRQHandler+0x206>
      return;
 8001334:	bf00      	nop
    }
  }
}
 8001336:	3718      	adds	r7, #24
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800134a:	2b01      	cmp	r3, #1
 800134c:	d101      	bne.n	8001352 <HAL_HCD_Start+0x16>
 800134e:	2302      	movs	r3, #2
 8001350:	e013      	b.n	800137a <HAL_HCD_Start+0x3e>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2201      	movs	r2, #1
 8001356:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4618      	mov	r0, r3
 8001360:	f002 ffad 	bl	80042be <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2101      	movs	r1, #1
 800136a:	4618      	mov	r0, r3
 800136c:	f003 fa10 	bl	8004790 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001390:	2b01      	cmp	r3, #1
 8001392:	d101      	bne.n	8001398 <HAL_HCD_Stop+0x16>
 8001394:	2302      	movs	r3, #2
 8001396:	e00d      	b.n	80013b4 <HAL_HCD_Stop+0x32>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2201      	movs	r2, #1
 800139c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f003 fdef 	bl	8004f88 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2200      	movs	r2, #0
 80013ae:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80013b2:	2300      	movs	r3, #0
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f003 f9b7 	bl	800473c <USB_ResetPort>
 80013ce:	4603      	mov	r3, r0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	460b      	mov	r3, r1
 80013e2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80013e4:	78fa      	ldrb	r2, [r7, #3]
 80013e6:	6879      	ldr	r1, [r7, #4]
 80013e8:	4613      	mov	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	00db      	lsls	r3, r3, #3
 80013f0:	440b      	add	r3, r1
 80013f2:	335c      	adds	r3, #92	; 0x5c
 80013f4:	781b      	ldrb	r3, [r3, #0]
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001402:	b480      	push	{r7}
 8001404:	b083      	sub	sp, #12
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
 800140a:	460b      	mov	r3, r1
 800140c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800140e:	78fa      	ldrb	r2, [r7, #3]
 8001410:	6879      	ldr	r1, [r7, #4]
 8001412:	4613      	mov	r3, r2
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	4413      	add	r3, r2
 8001418:	00db      	lsls	r3, r3, #3
 800141a:	440b      	add	r3, r1
 800141c:	334c      	adds	r3, #76	; 0x4c
 800141e:	681b      	ldr	r3, [r3, #0]
}
 8001420:	4618      	mov	r0, r3
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4618      	mov	r0, r3
 800143a:	f003 f9f9 	bl	8004830 <USB_GetCurrentFrame>
 800143e:	4603      	mov	r3, r0
}
 8001440:	4618      	mov	r0, r3
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}

08001448 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4618      	mov	r0, r3
 8001456:	f003 f9d4 	bl	8004802 <USB_GetHostSpeed>
 800145a:	4603      	mov	r3, r0
}
 800145c:	4618      	mov	r0, r3
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	460b      	mov	r3, r1
 800146e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800147a:	78fb      	ldrb	r3, [r7, #3]
 800147c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	015a      	lsls	r2, r3, #5
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	4413      	add	r3, r2
 8001486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	f003 0304 	and.w	r3, r3, #4
 8001490:	2b04      	cmp	r3, #4
 8001492:	d119      	bne.n	80014c8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	015a      	lsls	r2, r3, #5
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4413      	add	r3, r2
 800149c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014a0:	461a      	mov	r2, r3
 80014a2:	2304      	movs	r3, #4
 80014a4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	015a      	lsls	r2, r3, #5
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	4413      	add	r3, r2
 80014ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	68fa      	ldr	r2, [r7, #12]
 80014b6:	0151      	lsls	r1, r2, #5
 80014b8:	693a      	ldr	r2, [r7, #16]
 80014ba:	440a      	add	r2, r1
 80014bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80014c0:	f043 0302 	orr.w	r3, r3, #2
 80014c4:	60d3      	str	r3, [r2, #12]
 80014c6:	e095      	b.n	80015f4 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	015a      	lsls	r2, r3, #5
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	4413      	add	r3, r2
 80014d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f003 0320 	and.w	r3, r3, #32
 80014da:	2b20      	cmp	r3, #32
 80014dc:	d109      	bne.n	80014f2 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	015a      	lsls	r2, r3, #5
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	4413      	add	r3, r2
 80014e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014ea:	461a      	mov	r2, r3
 80014ec:	2320      	movs	r3, #32
 80014ee:	6093      	str	r3, [r2, #8]
 80014f0:	e080      	b.n	80015f4 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	015a      	lsls	r2, r3, #5
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	4413      	add	r3, r2
 80014fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f003 0308 	and.w	r3, r3, #8
 8001504:	2b08      	cmp	r3, #8
 8001506:	d134      	bne.n	8001572 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	015a      	lsls	r2, r3, #5
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	4413      	add	r3, r2
 8001510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	68fa      	ldr	r2, [r7, #12]
 8001518:	0151      	lsls	r1, r2, #5
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	440a      	add	r2, r1
 800151e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001522:	f043 0302 	orr.w	r3, r3, #2
 8001526:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8001528:	6879      	ldr	r1, [r7, #4]
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	4613      	mov	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4413      	add	r3, r2
 8001532:	00db      	lsls	r3, r3, #3
 8001534:	440b      	add	r3, r1
 8001536:	335d      	adds	r3, #93	; 0x5d
 8001538:	2205      	movs	r2, #5
 800153a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	015a      	lsls	r2, r3, #5
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	4413      	add	r3, r2
 8001544:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001548:	461a      	mov	r2, r3
 800154a:	2310      	movs	r3, #16
 800154c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	015a      	lsls	r2, r3, #5
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	4413      	add	r3, r2
 8001556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800155a:	461a      	mov	r2, r3
 800155c:	2308      	movs	r3, #8
 800155e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	68fa      	ldr	r2, [r7, #12]
 8001566:	b2d2      	uxtb	r2, r2
 8001568:	4611      	mov	r1, r2
 800156a:	4618      	mov	r0, r3
 800156c:	f003 fbd1 	bl	8004d12 <USB_HC_Halt>
 8001570:	e040      	b.n	80015f4 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	015a      	lsls	r2, r3, #5
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	4413      	add	r3, r2
 800157a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001584:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001588:	d134      	bne.n	80015f4 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	015a      	lsls	r2, r3, #5
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	4413      	add	r3, r2
 8001592:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	68fa      	ldr	r2, [r7, #12]
 800159a:	0151      	lsls	r1, r2, #5
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	440a      	add	r2, r1
 80015a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80015a4:	f043 0302 	orr.w	r3, r3, #2
 80015a8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	b2d2      	uxtb	r2, r2
 80015b2:	4611      	mov	r1, r2
 80015b4:	4618      	mov	r0, r3
 80015b6:	f003 fbac 	bl	8004d12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	015a      	lsls	r2, r3, #5
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	4413      	add	r3, r2
 80015c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015c6:	461a      	mov	r2, r3
 80015c8:	2310      	movs	r3, #16
 80015ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80015cc:	6879      	ldr	r1, [r7, #4]
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	4613      	mov	r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	440b      	add	r3, r1
 80015da:	335d      	adds	r3, #93	; 0x5d
 80015dc:	2208      	movs	r2, #8
 80015de:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	015a      	lsls	r2, r3, #5
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	4413      	add	r3, r2
 80015e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015ec:	461a      	mov	r2, r3
 80015ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015f2:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	015a      	lsls	r2, r3, #5
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	4413      	add	r3, r2
 80015fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001606:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800160a:	d122      	bne.n	8001652 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	015a      	lsls	r2, r3, #5
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	4413      	add	r3, r2
 8001614:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	68fa      	ldr	r2, [r7, #12]
 800161c:	0151      	lsls	r1, r2, #5
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	440a      	add	r2, r1
 8001622:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001626:	f043 0302 	orr.w	r3, r3, #2
 800162a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	68fa      	ldr	r2, [r7, #12]
 8001632:	b2d2      	uxtb	r2, r2
 8001634:	4611      	mov	r1, r2
 8001636:	4618      	mov	r0, r3
 8001638:	f003 fb6b 	bl	8004d12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	015a      	lsls	r2, r3, #5
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	4413      	add	r3, r2
 8001644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001648:	461a      	mov	r2, r3
 800164a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800164e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001650:	e29b      	b.n	8001b8a <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	015a      	lsls	r2, r3, #5
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	4413      	add	r3, r2
 800165a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	f003 0301 	and.w	r3, r3, #1
 8001664:	2b01      	cmp	r3, #1
 8001666:	f040 80c1 	bne.w	80017ec <HCD_HC_IN_IRQHandler+0x388>
    if (hhcd->Init.dma_enable != 0U)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	691b      	ldr	r3, [r3, #16]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d01b      	beq.n	80016aa <HCD_HC_IN_IRQHandler+0x246>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001672:	6879      	ldr	r1, [r7, #4]
 8001674:	68fa      	ldr	r2, [r7, #12]
 8001676:	4613      	mov	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	4413      	add	r3, r2
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	440b      	add	r3, r1
 8001680:	3348      	adds	r3, #72	; 0x48
 8001682:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	0159      	lsls	r1, r3, #5
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	440b      	add	r3, r1
 800168c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001690:	691b      	ldr	r3, [r3, #16]
 8001692:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001696:	1ad1      	subs	r1, r2, r3
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	4613      	mov	r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4413      	add	r3, r2
 80016a2:	00db      	lsls	r3, r3, #3
 80016a4:	4403      	add	r3, r0
 80016a6:	334c      	adds	r3, #76	; 0x4c
 80016a8:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	68fa      	ldr	r2, [r7, #12]
 80016ae:	4613      	mov	r3, r2
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4413      	add	r3, r2
 80016b4:	00db      	lsls	r3, r3, #3
 80016b6:	440b      	add	r3, r1
 80016b8:	335d      	adds	r3, #93	; 0x5d
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80016be:	6879      	ldr	r1, [r7, #4]
 80016c0:	68fa      	ldr	r2, [r7, #12]
 80016c2:	4613      	mov	r3, r2
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	4413      	add	r3, r2
 80016c8:	00db      	lsls	r3, r3, #3
 80016ca:	440b      	add	r3, r1
 80016cc:	3358      	adds	r3, #88	; 0x58
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	015a      	lsls	r2, r3, #5
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	4413      	add	r3, r2
 80016da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016de:	461a      	mov	r2, r3
 80016e0:	2301      	movs	r3, #1
 80016e2:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80016e4:	6879      	ldr	r1, [r7, #4]
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	4613      	mov	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	4413      	add	r3, r2
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	440b      	add	r3, r1
 80016f2:	333f      	adds	r3, #63	; 0x3f
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d00a      	beq.n	8001710 <HCD_HC_IN_IRQHandler+0x2ac>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80016fa:	6879      	ldr	r1, [r7, #4]
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	4613      	mov	r3, r2
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	4413      	add	r3, r2
 8001704:	00db      	lsls	r3, r3, #3
 8001706:	440b      	add	r3, r1
 8001708:	333f      	adds	r3, #63	; 0x3f
 800170a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800170c:	2b02      	cmp	r3, #2
 800170e:	d121      	bne.n	8001754 <HCD_HC_IN_IRQHandler+0x2f0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	015a      	lsls	r2, r3, #5
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	4413      	add	r3, r2
 8001718:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	0151      	lsls	r1, r2, #5
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	440a      	add	r2, r1
 8001726:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800172a:	f043 0302 	orr.w	r3, r3, #2
 800172e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	4611      	mov	r1, r2
 800173a:	4618      	mov	r0, r3
 800173c:	f003 fae9 	bl	8004d12 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	015a      	lsls	r2, r3, #5
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	4413      	add	r3, r2
 8001748:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800174c:	461a      	mov	r2, r3
 800174e:	2310      	movs	r3, #16
 8001750:	6093      	str	r3, [r2, #8]
 8001752:	e034      	b.n	80017be <HCD_HC_IN_IRQHandler+0x35a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001754:	6879      	ldr	r1, [r7, #4]
 8001756:	68fa      	ldr	r2, [r7, #12]
 8001758:	4613      	mov	r3, r2
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	4413      	add	r3, r2
 800175e:	00db      	lsls	r3, r3, #3
 8001760:	440b      	add	r3, r1
 8001762:	333f      	adds	r3, #63	; 0x3f
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b03      	cmp	r3, #3
 8001768:	d129      	bne.n	80017be <HCD_HC_IN_IRQHandler+0x35a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	015a      	lsls	r2, r3, #5
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	4413      	add	r3, r2
 8001772:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	68fa      	ldr	r2, [r7, #12]
 800177a:	0151      	lsls	r1, r2, #5
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	440a      	add	r2, r1
 8001780:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001784:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001788:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800178a:	6879      	ldr	r1, [r7, #4]
 800178c:	68fa      	ldr	r2, [r7, #12]
 800178e:	4613      	mov	r3, r2
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	4413      	add	r3, r2
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	440b      	add	r3, r1
 8001798:	335c      	adds	r3, #92	; 0x5c
 800179a:	2201      	movs	r2, #1
 800179c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	b2d8      	uxtb	r0, r3
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	68fa      	ldr	r2, [r7, #12]
 80017a6:	4613      	mov	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4413      	add	r3, r2
 80017ac:	00db      	lsls	r3, r3, #3
 80017ae:	440b      	add	r3, r1
 80017b0:	335c      	adds	r3, #92	; 0x5c
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	461a      	mov	r2, r3
 80017b6:	4601      	mov	r1, r0
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f005 ffab 	bl	8007714 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80017be:	6879      	ldr	r1, [r7, #4]
 80017c0:	68fa      	ldr	r2, [r7, #12]
 80017c2:	4613      	mov	r3, r2
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	4413      	add	r3, r2
 80017c8:	00db      	lsls	r3, r3, #3
 80017ca:	440b      	add	r3, r1
 80017cc:	3350      	adds	r3, #80	; 0x50
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	f083 0301 	eor.w	r3, r3, #1
 80017d4:	b2d8      	uxtb	r0, r3
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	68fa      	ldr	r2, [r7, #12]
 80017da:	4613      	mov	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4413      	add	r3, r2
 80017e0:	00db      	lsls	r3, r3, #3
 80017e2:	440b      	add	r3, r1
 80017e4:	3350      	adds	r3, #80	; 0x50
 80017e6:	4602      	mov	r2, r0
 80017e8:	701a      	strb	r2, [r3, #0]
}
 80017ea:	e1ce      	b.n	8001b8a <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	015a      	lsls	r2, r3, #5
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	4413      	add	r3, r2
 80017f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	2b02      	cmp	r3, #2
 8001800:	f040 80f1 	bne.w	80019e6 <HCD_HC_IN_IRQHandler+0x582>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	015a      	lsls	r2, r3, #5
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	4413      	add	r3, r2
 800180c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	0151      	lsls	r1, r2, #5
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	440a      	add	r2, r1
 800181a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800181e:	f023 0302 	bic.w	r3, r3, #2
 8001822:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001824:	6879      	ldr	r1, [r7, #4]
 8001826:	68fa      	ldr	r2, [r7, #12]
 8001828:	4613      	mov	r3, r2
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	4413      	add	r3, r2
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	440b      	add	r3, r1
 8001832:	335d      	adds	r3, #93	; 0x5d
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d10a      	bne.n	8001850 <HCD_HC_IN_IRQHandler+0x3ec>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	68fa      	ldr	r2, [r7, #12]
 800183e:	4613      	mov	r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	4413      	add	r3, r2
 8001844:	00db      	lsls	r3, r3, #3
 8001846:	440b      	add	r3, r1
 8001848:	335c      	adds	r3, #92	; 0x5c
 800184a:	2201      	movs	r2, #1
 800184c:	701a      	strb	r2, [r3, #0]
 800184e:	e0b0      	b.n	80019b2 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8001850:	6879      	ldr	r1, [r7, #4]
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	4613      	mov	r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	4413      	add	r3, r2
 800185a:	00db      	lsls	r3, r3, #3
 800185c:	440b      	add	r3, r1
 800185e:	335d      	adds	r3, #93	; 0x5d
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b05      	cmp	r3, #5
 8001864:	d10a      	bne.n	800187c <HCD_HC_IN_IRQHandler+0x418>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8001866:	6879      	ldr	r1, [r7, #4]
 8001868:	68fa      	ldr	r2, [r7, #12]
 800186a:	4613      	mov	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	440b      	add	r3, r1
 8001874:	335c      	adds	r3, #92	; 0x5c
 8001876:	2205      	movs	r2, #5
 8001878:	701a      	strb	r2, [r3, #0]
 800187a:	e09a      	b.n	80019b2 <HCD_HC_IN_IRQHandler+0x54e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800187c:	6879      	ldr	r1, [r7, #4]
 800187e:	68fa      	ldr	r2, [r7, #12]
 8001880:	4613      	mov	r3, r2
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	4413      	add	r3, r2
 8001886:	00db      	lsls	r3, r3, #3
 8001888:	440b      	add	r3, r1
 800188a:	335d      	adds	r3, #93	; 0x5d
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b06      	cmp	r3, #6
 8001890:	d00a      	beq.n	80018a8 <HCD_HC_IN_IRQHandler+0x444>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8001892:	6879      	ldr	r1, [r7, #4]
 8001894:	68fa      	ldr	r2, [r7, #12]
 8001896:	4613      	mov	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	4413      	add	r3, r2
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	440b      	add	r3, r1
 80018a0:	335d      	adds	r3, #93	; 0x5d
 80018a2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80018a4:	2b08      	cmp	r3, #8
 80018a6:	d156      	bne.n	8001956 <HCD_HC_IN_IRQHandler+0x4f2>
      hhcd->hc[ch_num].ErrCnt++;
 80018a8:	6879      	ldr	r1, [r7, #4]
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	4613      	mov	r3, r2
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	4413      	add	r3, r2
 80018b2:	00db      	lsls	r3, r3, #3
 80018b4:	440b      	add	r3, r1
 80018b6:	3358      	adds	r3, #88	; 0x58
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	1c59      	adds	r1, r3, #1
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	68fa      	ldr	r2, [r7, #12]
 80018c0:	4613      	mov	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	00db      	lsls	r3, r3, #3
 80018c8:	4403      	add	r3, r0
 80018ca:	3358      	adds	r3, #88	; 0x58
 80018cc:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80018ce:	6879      	ldr	r1, [r7, #4]
 80018d0:	68fa      	ldr	r2, [r7, #12]
 80018d2:	4613      	mov	r3, r2
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	4413      	add	r3, r2
 80018d8:	00db      	lsls	r3, r3, #3
 80018da:	440b      	add	r3, r1
 80018dc:	3358      	adds	r3, #88	; 0x58
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2b03      	cmp	r3, #3
 80018e2:	d914      	bls.n	800190e <HCD_HC_IN_IRQHandler+0x4aa>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80018e4:	6879      	ldr	r1, [r7, #4]
 80018e6:	68fa      	ldr	r2, [r7, #12]
 80018e8:	4613      	mov	r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	4413      	add	r3, r2
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	440b      	add	r3, r1
 80018f2:	3358      	adds	r3, #88	; 0x58
 80018f4:	2200      	movs	r2, #0
 80018f6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80018f8:	6879      	ldr	r1, [r7, #4]
 80018fa:	68fa      	ldr	r2, [r7, #12]
 80018fc:	4613      	mov	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	00db      	lsls	r3, r3, #3
 8001904:	440b      	add	r3, r1
 8001906:	335c      	adds	r3, #92	; 0x5c
 8001908:	2204      	movs	r2, #4
 800190a:	701a      	strb	r2, [r3, #0]
 800190c:	e009      	b.n	8001922 <HCD_HC_IN_IRQHandler+0x4be>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800190e:	6879      	ldr	r1, [r7, #4]
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	4613      	mov	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	4413      	add	r3, r2
 8001918:	00db      	lsls	r3, r3, #3
 800191a:	440b      	add	r3, r1
 800191c:	335c      	adds	r3, #92	; 0x5c
 800191e:	2202      	movs	r2, #2
 8001920:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	015a      	lsls	r2, r3, #5
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	4413      	add	r3, r2
 800192a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001938:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001940:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	015a      	lsls	r2, r3, #5
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	4413      	add	r3, r2
 800194a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800194e:	461a      	mov	r2, r3
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	6013      	str	r3, [r2, #0]
 8001954:	e02d      	b.n	80019b2 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8001956:	6879      	ldr	r1, [r7, #4]
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	4613      	mov	r3, r2
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4413      	add	r3, r2
 8001960:	00db      	lsls	r3, r3, #3
 8001962:	440b      	add	r3, r1
 8001964:	335d      	adds	r3, #93	; 0x5d
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b03      	cmp	r3, #3
 800196a:	d122      	bne.n	80019b2 <HCD_HC_IN_IRQHandler+0x54e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800196c:	6879      	ldr	r1, [r7, #4]
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	4613      	mov	r3, r2
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	4413      	add	r3, r2
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	440b      	add	r3, r1
 800197a:	335c      	adds	r3, #92	; 0x5c
 800197c:	2202      	movs	r2, #2
 800197e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	015a      	lsls	r2, r3, #5
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	4413      	add	r3, r2
 8001988:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001996:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800199e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	015a      	lsls	r2, r3, #5
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	4413      	add	r3, r2
 80019a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019ac:	461a      	mov	r2, r3
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	015a      	lsls	r2, r3, #5
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	4413      	add	r3, r2
 80019ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019be:	461a      	mov	r2, r3
 80019c0:	2302      	movs	r3, #2
 80019c2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	b2d8      	uxtb	r0, r3
 80019c8:	6879      	ldr	r1, [r7, #4]
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	4613      	mov	r3, r2
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	4413      	add	r3, r2
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	440b      	add	r3, r1
 80019d6:	335c      	adds	r3, #92	; 0x5c
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	461a      	mov	r2, r3
 80019dc:	4601      	mov	r1, r0
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f005 fe98 	bl	8007714 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80019e4:	e0d1      	b.n	8001b8a <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	015a      	lsls	r2, r3, #5
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	4413      	add	r3, r2
 80019ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019f8:	2b80      	cmp	r3, #128	; 0x80
 80019fa:	d13e      	bne.n	8001a7a <HCD_HC_IN_IRQHandler+0x616>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	015a      	lsls	r2, r3, #5
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	4413      	add	r3, r2
 8001a04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	68fa      	ldr	r2, [r7, #12]
 8001a0c:	0151      	lsls	r1, r2, #5
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	440a      	add	r2, r1
 8001a12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001a16:	f043 0302 	orr.w	r3, r3, #2
 8001a1a:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8001a1c:	6879      	ldr	r1, [r7, #4]
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	4613      	mov	r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	00db      	lsls	r3, r3, #3
 8001a28:	440b      	add	r3, r1
 8001a2a:	3358      	adds	r3, #88	; 0x58
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	1c59      	adds	r1, r3, #1
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	4613      	mov	r3, r2
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	4413      	add	r3, r2
 8001a3a:	00db      	lsls	r3, r3, #3
 8001a3c:	4403      	add	r3, r0
 8001a3e:	3358      	adds	r3, #88	; 0x58
 8001a40:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001a42:	6879      	ldr	r1, [r7, #4]
 8001a44:	68fa      	ldr	r2, [r7, #12]
 8001a46:	4613      	mov	r3, r2
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	4413      	add	r3, r2
 8001a4c:	00db      	lsls	r3, r3, #3
 8001a4e:	440b      	add	r3, r1
 8001a50:	335d      	adds	r3, #93	; 0x5d
 8001a52:	2206      	movs	r2, #6
 8001a54:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	b2d2      	uxtb	r2, r2
 8001a5e:	4611      	mov	r1, r2
 8001a60:	4618      	mov	r0, r3
 8001a62:	f003 f956 	bl	8004d12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	015a      	lsls	r2, r3, #5
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a72:	461a      	mov	r2, r3
 8001a74:	2380      	movs	r3, #128	; 0x80
 8001a76:	6093      	str	r3, [r2, #8]
}
 8001a78:	e087      	b.n	8001b8a <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	015a      	lsls	r2, r3, #5
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	4413      	add	r3, r2
 8001a82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f003 0310 	and.w	r3, r3, #16
 8001a8c:	2b10      	cmp	r3, #16
 8001a8e:	d17c      	bne.n	8001b8a <HCD_HC_IN_IRQHandler+0x726>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001a90:	6879      	ldr	r1, [r7, #4]
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	4613      	mov	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	4413      	add	r3, r2
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	440b      	add	r3, r1
 8001a9e:	333f      	adds	r3, #63	; 0x3f
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	d122      	bne.n	8001aec <HCD_HC_IN_IRQHandler+0x688>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	68fa      	ldr	r2, [r7, #12]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	4413      	add	r3, r2
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	440b      	add	r3, r1
 8001ab4:	3358      	adds	r3, #88	; 0x58
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	015a      	lsls	r2, r3, #5
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	4413      	add	r3, r2
 8001ac2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	68fa      	ldr	r2, [r7, #12]
 8001aca:	0151      	lsls	r1, r2, #5
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	440a      	add	r2, r1
 8001ad0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001ad4:	f043 0302 	orr.w	r3, r3, #2
 8001ad8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	b2d2      	uxtb	r2, r2
 8001ae2:	4611      	mov	r1, r2
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f003 f914 	bl	8004d12 <USB_HC_Halt>
 8001aea:	e045      	b.n	8001b78 <HCD_HC_IN_IRQHandler+0x714>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001aec:	6879      	ldr	r1, [r7, #4]
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	4613      	mov	r3, r2
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	4413      	add	r3, r2
 8001af6:	00db      	lsls	r3, r3, #3
 8001af8:	440b      	add	r3, r1
 8001afa:	333f      	adds	r3, #63	; 0x3f
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d00a      	beq.n	8001b18 <HCD_HC_IN_IRQHandler+0x6b4>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001b02:	6879      	ldr	r1, [r7, #4]
 8001b04:	68fa      	ldr	r2, [r7, #12]
 8001b06:	4613      	mov	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	4413      	add	r3, r2
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	440b      	add	r3, r1
 8001b10:	333f      	adds	r3, #63	; 0x3f
 8001b12:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d12f      	bne.n	8001b78 <HCD_HC_IN_IRQHandler+0x714>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001b18:	6879      	ldr	r1, [r7, #4]
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	4413      	add	r3, r2
 8001b22:	00db      	lsls	r3, r3, #3
 8001b24:	440b      	add	r3, r1
 8001b26:	3358      	adds	r3, #88	; 0x58
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	691b      	ldr	r3, [r3, #16]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d121      	bne.n	8001b78 <HCD_HC_IN_IRQHandler+0x714>
        hhcd->hc[ch_num].state = HC_NAK;
 8001b34:	6879      	ldr	r1, [r7, #4]
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	4413      	add	r3, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	440b      	add	r3, r1
 8001b42:	335d      	adds	r3, #93	; 0x5d
 8001b44:	2203      	movs	r2, #3
 8001b46:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	015a      	lsls	r2, r3, #5
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	4413      	add	r3, r2
 8001b50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	0151      	lsls	r1, r2, #5
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	440a      	add	r2, r1
 8001b5e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001b62:	f043 0302 	orr.w	r3, r3, #2
 8001b66:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	68fa      	ldr	r2, [r7, #12]
 8001b6e:	b2d2      	uxtb	r2, r2
 8001b70:	4611      	mov	r1, r2
 8001b72:	4618      	mov	r0, r3
 8001b74:	f003 f8cd 	bl	8004d12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	015a      	lsls	r2, r3, #5
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	4413      	add	r3, r2
 8001b80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b84:	461a      	mov	r2, r3
 8001b86:	2310      	movs	r3, #16
 8001b88:	6093      	str	r3, [r2, #8]
}
 8001b8a:	bf00      	nop
 8001b8c:	3718      	adds	r7, #24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b086      	sub	sp, #24
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001ba8:	78fb      	ldrb	r3, [r7, #3]
 8001baa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	015a      	lsls	r2, r3, #5
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	f003 0304 	and.w	r3, r3, #4
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	d119      	bne.n	8001bf6 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	015a      	lsls	r2, r3, #5
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	4413      	add	r3, r2
 8001bca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bce:	461a      	mov	r2, r3
 8001bd0:	2304      	movs	r3, #4
 8001bd2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	015a      	lsls	r2, r3, #5
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	4413      	add	r3, r2
 8001bdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	68fa      	ldr	r2, [r7, #12]
 8001be4:	0151      	lsls	r1, r2, #5
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	440a      	add	r2, r1
 8001bea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001bee:	f043 0302 	orr.w	r3, r3, #2
 8001bf2:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8001bf4:	e33e      	b.n	8002274 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	015a      	lsls	r2, r3, #5
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f003 0320 	and.w	r3, r3, #32
 8001c08:	2b20      	cmp	r3, #32
 8001c0a:	d141      	bne.n	8001c90 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	015a      	lsls	r2, r3, #5
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	4413      	add	r3, r2
 8001c14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c18:	461a      	mov	r2, r3
 8001c1a:	2320      	movs	r3, #32
 8001c1c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8001c1e:	6879      	ldr	r1, [r7, #4]
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	4613      	mov	r3, r2
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	4413      	add	r3, r2
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	440b      	add	r3, r1
 8001c2c:	333d      	adds	r3, #61	; 0x3d
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	f040 831f 	bne.w	8002274 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8001c36:	6879      	ldr	r1, [r7, #4]
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	4413      	add	r3, r2
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	440b      	add	r3, r1
 8001c44:	333d      	adds	r3, #61	; 0x3d
 8001c46:	2200      	movs	r2, #0
 8001c48:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001c4a:	6879      	ldr	r1, [r7, #4]
 8001c4c:	68fa      	ldr	r2, [r7, #12]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	4413      	add	r3, r2
 8001c54:	00db      	lsls	r3, r3, #3
 8001c56:	440b      	add	r3, r1
 8001c58:	335c      	adds	r3, #92	; 0x5c
 8001c5a:	2202      	movs	r2, #2
 8001c5c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	015a      	lsls	r2, r3, #5
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	4413      	add	r3, r2
 8001c66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	68fa      	ldr	r2, [r7, #12]
 8001c6e:	0151      	lsls	r1, r2, #5
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	440a      	add	r2, r1
 8001c74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c78:	f043 0302 	orr.w	r3, r3, #2
 8001c7c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	4611      	mov	r1, r2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f003 f842 	bl	8004d12 <USB_HC_Halt>
}
 8001c8e:	e2f1      	b.n	8002274 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	015a      	lsls	r2, r3, #5
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	4413      	add	r3, r2
 8001c98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ca2:	2b40      	cmp	r3, #64	; 0x40
 8001ca4:	d13f      	bne.n	8001d26 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8001ca6:	6879      	ldr	r1, [r7, #4]
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	4613      	mov	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	440b      	add	r3, r1
 8001cb4:	335d      	adds	r3, #93	; 0x5d
 8001cb6:	2204      	movs	r2, #4
 8001cb8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8001cba:	6879      	ldr	r1, [r7, #4]
 8001cbc:	68fa      	ldr	r2, [r7, #12]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	4413      	add	r3, r2
 8001cc4:	00db      	lsls	r3, r3, #3
 8001cc6:	440b      	add	r3, r1
 8001cc8:	333d      	adds	r3, #61	; 0x3d
 8001cca:	2201      	movs	r2, #1
 8001ccc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001cce:	6879      	ldr	r1, [r7, #4]
 8001cd0:	68fa      	ldr	r2, [r7, #12]
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	440b      	add	r3, r1
 8001cdc:	3358      	adds	r3, #88	; 0x58
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	015a      	lsls	r2, r3, #5
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	4413      	add	r3, r2
 8001cea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	0151      	lsls	r1, r2, #5
 8001cf4:	693a      	ldr	r2, [r7, #16]
 8001cf6:	440a      	add	r2, r1
 8001cf8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001cfc:	f043 0302 	orr.w	r3, r3, #2
 8001d00:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	b2d2      	uxtb	r2, r2
 8001d0a:	4611      	mov	r1, r2
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f003 f800 	bl	8004d12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	015a      	lsls	r2, r3, #5
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	4413      	add	r3, r2
 8001d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d1e:	461a      	mov	r2, r3
 8001d20:	2340      	movs	r3, #64	; 0x40
 8001d22:	6093      	str	r3, [r2, #8]
}
 8001d24:	e2a6      	b.n	8002274 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	015a      	lsls	r2, r3, #5
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d3c:	d122      	bne.n	8001d84 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	015a      	lsls	r2, r3, #5
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	4413      	add	r3, r2
 8001d46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	0151      	lsls	r1, r2, #5
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	440a      	add	r2, r1
 8001d54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d58:	f043 0302 	orr.w	r3, r3, #2
 8001d5c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68fa      	ldr	r2, [r7, #12]
 8001d64:	b2d2      	uxtb	r2, r2
 8001d66:	4611      	mov	r1, r2
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f002 ffd2 	bl	8004d12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	015a      	lsls	r2, r3, #5
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	4413      	add	r3, r2
 8001d76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d80:	6093      	str	r3, [r2, #8]
}
 8001d82:	e277      	b.n	8002274 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	015a      	lsls	r2, r3, #5
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d135      	bne.n	8001e06 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001d9a:	6879      	ldr	r1, [r7, #4]
 8001d9c:	68fa      	ldr	r2, [r7, #12]
 8001d9e:	4613      	mov	r3, r2
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	4413      	add	r3, r2
 8001da4:	00db      	lsls	r3, r3, #3
 8001da6:	440b      	add	r3, r1
 8001da8:	3358      	adds	r3, #88	; 0x58
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	015a      	lsls	r2, r3, #5
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	4413      	add	r3, r2
 8001db6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	0151      	lsls	r1, r2, #5
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	440a      	add	r2, r1
 8001dc4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001dc8:	f043 0302 	orr.w	r3, r3, #2
 8001dcc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	68fa      	ldr	r2, [r7, #12]
 8001dd4:	b2d2      	uxtb	r2, r2
 8001dd6:	4611      	mov	r1, r2
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f002 ff9a 	bl	8004d12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	015a      	lsls	r2, r3, #5
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	4413      	add	r3, r2
 8001de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dea:	461a      	mov	r2, r3
 8001dec:	2301      	movs	r3, #1
 8001dee:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001df0:	6879      	ldr	r1, [r7, #4]
 8001df2:	68fa      	ldr	r2, [r7, #12]
 8001df4:	4613      	mov	r3, r2
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4413      	add	r3, r2
 8001dfa:	00db      	lsls	r3, r3, #3
 8001dfc:	440b      	add	r3, r1
 8001dfe:	335d      	adds	r3, #93	; 0x5d
 8001e00:	2201      	movs	r2, #1
 8001e02:	701a      	strb	r2, [r3, #0]
}
 8001e04:	e236      	b.n	8002274 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	015a      	lsls	r2, r3, #5
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	f003 0308 	and.w	r3, r3, #8
 8001e18:	2b08      	cmp	r3, #8
 8001e1a:	d12b      	bne.n	8001e74 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	015a      	lsls	r2, r3, #5
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	4413      	add	r3, r2
 8001e24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e28:	461a      	mov	r2, r3
 8001e2a:	2308      	movs	r3, #8
 8001e2c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	015a      	lsls	r2, r3, #5
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	4413      	add	r3, r2
 8001e36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	68fa      	ldr	r2, [r7, #12]
 8001e3e:	0151      	lsls	r1, r2, #5
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	440a      	add	r2, r1
 8001e44:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e48:	f043 0302 	orr.w	r3, r3, #2
 8001e4c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	4611      	mov	r1, r2
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f002 ff5a 	bl	8004d12 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8001e5e:	6879      	ldr	r1, [r7, #4]
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	4613      	mov	r3, r2
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	4413      	add	r3, r2
 8001e68:	00db      	lsls	r3, r3, #3
 8001e6a:	440b      	add	r3, r1
 8001e6c:	335d      	adds	r3, #93	; 0x5d
 8001e6e:	2205      	movs	r2, #5
 8001e70:	701a      	strb	r2, [r3, #0]
}
 8001e72:	e1ff      	b.n	8002274 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	015a      	lsls	r2, r3, #5
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	f003 0310 	and.w	r3, r3, #16
 8001e86:	2b10      	cmp	r3, #16
 8001e88:	d155      	bne.n	8001f36 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001e8a:	6879      	ldr	r1, [r7, #4]
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4413      	add	r3, r2
 8001e94:	00db      	lsls	r3, r3, #3
 8001e96:	440b      	add	r3, r1
 8001e98:	3358      	adds	r3, #88	; 0x58
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	68fa      	ldr	r2, [r7, #12]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	4413      	add	r3, r2
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	440b      	add	r3, r1
 8001eac:	335d      	adds	r3, #93	; 0x5d
 8001eae:	2203      	movs	r2, #3
 8001eb0:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001eb2:	6879      	ldr	r1, [r7, #4]
 8001eb4:	68fa      	ldr	r2, [r7, #12]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	4413      	add	r3, r2
 8001ebc:	00db      	lsls	r3, r3, #3
 8001ebe:	440b      	add	r3, r1
 8001ec0:	333d      	adds	r3, #61	; 0x3d
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d114      	bne.n	8001ef2 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8001ec8:	6879      	ldr	r1, [r7, #4]
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	4613      	mov	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4413      	add	r3, r2
 8001ed2:	00db      	lsls	r3, r3, #3
 8001ed4:	440b      	add	r3, r1
 8001ed6:	333c      	adds	r3, #60	; 0x3c
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d109      	bne.n	8001ef2 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8001ede:	6879      	ldr	r1, [r7, #4]
 8001ee0:	68fa      	ldr	r2, [r7, #12]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	00db      	lsls	r3, r3, #3
 8001eea:	440b      	add	r3, r1
 8001eec:	333d      	adds	r3, #61	; 0x3d
 8001eee:	2201      	movs	r2, #1
 8001ef0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	015a      	lsls	r2, r3, #5
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	4413      	add	r3, r2
 8001efa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	0151      	lsls	r1, r2, #5
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	440a      	add	r2, r1
 8001f08:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f0c:	f043 0302 	orr.w	r3, r3, #2
 8001f10:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	b2d2      	uxtb	r2, r2
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f002 fef8 	bl	8004d12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	015a      	lsls	r2, r3, #5
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	4413      	add	r3, r2
 8001f2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f2e:	461a      	mov	r2, r3
 8001f30:	2310      	movs	r3, #16
 8001f32:	6093      	str	r3, [r2, #8]
}
 8001f34:	e19e      	b.n	8002274 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	015a      	lsls	r2, r3, #5
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f48:	2b80      	cmp	r3, #128	; 0x80
 8001f4a:	d12b      	bne.n	8001fa4 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	015a      	lsls	r2, r3, #5
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	4413      	add	r3, r2
 8001f54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	0151      	lsls	r1, r2, #5
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	440a      	add	r2, r1
 8001f62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f66:	f043 0302 	orr.w	r3, r3, #2
 8001f6a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	4611      	mov	r1, r2
 8001f76:	4618      	mov	r0, r3
 8001f78:	f002 fecb 	bl	8004d12 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001f7c:	6879      	ldr	r1, [r7, #4]
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	4613      	mov	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4413      	add	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	440b      	add	r3, r1
 8001f8a:	335d      	adds	r3, #93	; 0x5d
 8001f8c:	2206      	movs	r2, #6
 8001f8e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	015a      	lsls	r2, r3, #5
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	4413      	add	r3, r2
 8001f98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	2380      	movs	r3, #128	; 0x80
 8001fa0:	6093      	str	r3, [r2, #8]
}
 8001fa2:	e167      	b.n	8002274 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	015a      	lsls	r2, r3, #5
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fba:	d135      	bne.n	8002028 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	015a      	lsls	r2, r3, #5
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	0151      	lsls	r1, r2, #5
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	440a      	add	r2, r1
 8001fd2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001fd6:	f043 0302 	orr.w	r3, r3, #2
 8001fda:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	4611      	mov	r1, r2
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f002 fe93 	bl	8004d12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	015a      	lsls	r2, r3, #5
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	2310      	movs	r3, #16
 8001ffc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	015a      	lsls	r2, r3, #5
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	4413      	add	r3, r2
 8002006:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800200a:	461a      	mov	r2, r3
 800200c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002010:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	4613      	mov	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	4413      	add	r3, r2
 800201c:	00db      	lsls	r3, r3, #3
 800201e:	440b      	add	r3, r1
 8002020:	335d      	adds	r3, #93	; 0x5d
 8002022:	2208      	movs	r2, #8
 8002024:	701a      	strb	r2, [r3, #0]
}
 8002026:	e125      	b.n	8002274 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	015a      	lsls	r2, r3, #5
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	4413      	add	r3, r2
 8002030:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b02      	cmp	r3, #2
 800203c:	f040 811a 	bne.w	8002274 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	015a      	lsls	r2, r3, #5
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	4413      	add	r3, r2
 8002048:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	0151      	lsls	r1, r2, #5
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	440a      	add	r2, r1
 8002056:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800205a:	f023 0302 	bic.w	r3, r3, #2
 800205e:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002060:	6879      	ldr	r1, [r7, #4]
 8002062:	68fa      	ldr	r2, [r7, #12]
 8002064:	4613      	mov	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	4413      	add	r3, r2
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	440b      	add	r3, r1
 800206e:	335d      	adds	r3, #93	; 0x5d
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d137      	bne.n	80020e6 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002076:	6879      	ldr	r1, [r7, #4]
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	440b      	add	r3, r1
 8002084:	335c      	adds	r3, #92	; 0x5c
 8002086:	2201      	movs	r2, #1
 8002088:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800208a:	6879      	ldr	r1, [r7, #4]
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	4613      	mov	r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	4413      	add	r3, r2
 8002094:	00db      	lsls	r3, r3, #3
 8002096:	440b      	add	r3, r1
 8002098:	333f      	adds	r3, #63	; 0x3f
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b02      	cmp	r3, #2
 800209e:	d00b      	beq.n	80020b8 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80020a0:	6879      	ldr	r1, [r7, #4]
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	4613      	mov	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	4413      	add	r3, r2
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	440b      	add	r3, r1
 80020ae:	333f      	adds	r3, #63	; 0x3f
 80020b0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80020b2:	2b03      	cmp	r3, #3
 80020b4:	f040 80c5 	bne.w	8002242 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 80020b8:	6879      	ldr	r1, [r7, #4]
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	4613      	mov	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4413      	add	r3, r2
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	440b      	add	r3, r1
 80020c6:	3351      	adds	r3, #81	; 0x51
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	f083 0301 	eor.w	r3, r3, #1
 80020ce:	b2d8      	uxtb	r0, r3
 80020d0:	6879      	ldr	r1, [r7, #4]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	4613      	mov	r3, r2
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	4413      	add	r3, r2
 80020da:	00db      	lsls	r3, r3, #3
 80020dc:	440b      	add	r3, r1
 80020de:	3351      	adds	r3, #81	; 0x51
 80020e0:	4602      	mov	r2, r0
 80020e2:	701a      	strb	r2, [r3, #0]
 80020e4:	e0ad      	b.n	8002242 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80020e6:	6879      	ldr	r1, [r7, #4]
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	4613      	mov	r3, r2
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	4413      	add	r3, r2
 80020f0:	00db      	lsls	r3, r3, #3
 80020f2:	440b      	add	r3, r1
 80020f4:	335d      	adds	r3, #93	; 0x5d
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	2b03      	cmp	r3, #3
 80020fa:	d10a      	bne.n	8002112 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80020fc:	6879      	ldr	r1, [r7, #4]
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	4613      	mov	r3, r2
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4413      	add	r3, r2
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	440b      	add	r3, r1
 800210a:	335c      	adds	r3, #92	; 0x5c
 800210c:	2202      	movs	r2, #2
 800210e:	701a      	strb	r2, [r3, #0]
 8002110:	e097      	b.n	8002242 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002112:	6879      	ldr	r1, [r7, #4]
 8002114:	68fa      	ldr	r2, [r7, #12]
 8002116:	4613      	mov	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	4413      	add	r3, r2
 800211c:	00db      	lsls	r3, r3, #3
 800211e:	440b      	add	r3, r1
 8002120:	335d      	adds	r3, #93	; 0x5d
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b04      	cmp	r3, #4
 8002126:	d10a      	bne.n	800213e <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002128:	6879      	ldr	r1, [r7, #4]
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	4613      	mov	r3, r2
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	4413      	add	r3, r2
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	440b      	add	r3, r1
 8002136:	335c      	adds	r3, #92	; 0x5c
 8002138:	2202      	movs	r2, #2
 800213a:	701a      	strb	r2, [r3, #0]
 800213c:	e081      	b.n	8002242 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	4613      	mov	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	440b      	add	r3, r1
 800214c:	335d      	adds	r3, #93	; 0x5d
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b05      	cmp	r3, #5
 8002152:	d10a      	bne.n	800216a <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002154:	6879      	ldr	r1, [r7, #4]
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	4613      	mov	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	440b      	add	r3, r1
 8002162:	335c      	adds	r3, #92	; 0x5c
 8002164:	2205      	movs	r2, #5
 8002166:	701a      	strb	r2, [r3, #0]
 8002168:	e06b      	b.n	8002242 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800216a:	6879      	ldr	r1, [r7, #4]
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	440b      	add	r3, r1
 8002178:	335d      	adds	r3, #93	; 0x5d
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b06      	cmp	r3, #6
 800217e:	d00a      	beq.n	8002196 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	68fa      	ldr	r2, [r7, #12]
 8002184:	4613      	mov	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	440b      	add	r3, r1
 800218e:	335d      	adds	r3, #93	; 0x5d
 8002190:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002192:	2b08      	cmp	r3, #8
 8002194:	d155      	bne.n	8002242 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	68fa      	ldr	r2, [r7, #12]
 800219a:	4613      	mov	r3, r2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	4413      	add	r3, r2
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	440b      	add	r3, r1
 80021a4:	3358      	adds	r3, #88	; 0x58
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	1c59      	adds	r1, r3, #1
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	4613      	mov	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	4413      	add	r3, r2
 80021b4:	00db      	lsls	r3, r3, #3
 80021b6:	4403      	add	r3, r0
 80021b8:	3358      	adds	r3, #88	; 0x58
 80021ba:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80021bc:	6879      	ldr	r1, [r7, #4]
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	4613      	mov	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	440b      	add	r3, r1
 80021ca:	3358      	adds	r3, #88	; 0x58
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2b03      	cmp	r3, #3
 80021d0:	d914      	bls.n	80021fc <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80021d2:	6879      	ldr	r1, [r7, #4]
 80021d4:	68fa      	ldr	r2, [r7, #12]
 80021d6:	4613      	mov	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	440b      	add	r3, r1
 80021e0:	3358      	adds	r3, #88	; 0x58
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80021e6:	6879      	ldr	r1, [r7, #4]
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	4613      	mov	r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	440b      	add	r3, r1
 80021f4:	335c      	adds	r3, #92	; 0x5c
 80021f6:	2204      	movs	r2, #4
 80021f8:	701a      	strb	r2, [r3, #0]
 80021fa:	e009      	b.n	8002210 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	4613      	mov	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	00db      	lsls	r3, r3, #3
 8002208:	440b      	add	r3, r1
 800220a:	335c      	adds	r3, #92	; 0x5c
 800220c:	2202      	movs	r2, #2
 800220e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	015a      	lsls	r2, r3, #5
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	4413      	add	r3, r2
 8002218:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002226:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800222e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	015a      	lsls	r2, r3, #5
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	4413      	add	r3, r2
 8002238:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800223c:	461a      	mov	r2, r3
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	015a      	lsls	r2, r3, #5
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	4413      	add	r3, r2
 800224a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800224e:	461a      	mov	r2, r3
 8002250:	2302      	movs	r3, #2
 8002252:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	b2d8      	uxtb	r0, r3
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	4613      	mov	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	00db      	lsls	r3, r3, #3
 8002264:	440b      	add	r3, r1
 8002266:	335c      	adds	r3, #92	; 0x5c
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	461a      	mov	r2, r3
 800226c:	4601      	mov	r1, r0
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f005 fa50 	bl	8007714 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002274:	bf00      	nop
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b08a      	sub	sp, #40	; 0x28
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800228a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228c:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	f003 030f 	and.w	r3, r3, #15
 800229c:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	0c5b      	lsrs	r3, r3, #17
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	091b      	lsrs	r3, r3, #4
 80022ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80022b0:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d003      	beq.n	80022c0 <HCD_RXQLVL_IRQHandler+0x44>
 80022b8:	2b05      	cmp	r3, #5
 80022ba:	f000 8082 	beq.w	80023c2 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80022be:	e083      	b.n	80023c8 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d07f      	beq.n	80023c6 <HCD_RXQLVL_IRQHandler+0x14a>
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4613      	mov	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	00db      	lsls	r3, r3, #3
 80022d2:	440b      	add	r3, r1
 80022d4:	3344      	adds	r3, #68	; 0x44
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d074      	beq.n	80023c6 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6818      	ldr	r0, [r3, #0]
 80022e0:	6879      	ldr	r1, [r7, #4]
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4613      	mov	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4413      	add	r3, r2
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	440b      	add	r3, r1
 80022ee:	3344      	adds	r3, #68	; 0x44
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	b292      	uxth	r2, r2
 80022f6:	4619      	mov	r1, r3
 80022f8:	f002 f8ab 	bl	8004452 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	4613      	mov	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	440b      	add	r3, r1
 800230a:	3344      	adds	r3, #68	; 0x44
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	18d1      	adds	r1, r2, r3
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4613      	mov	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4413      	add	r3, r2
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	4403      	add	r3, r0
 8002320:	3344      	adds	r3, #68	; 0x44
 8002322:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8002324:	6879      	ldr	r1, [r7, #4]
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	4613      	mov	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	4413      	add	r3, r2
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	440b      	add	r3, r1
 8002332:	334c      	adds	r3, #76	; 0x4c
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	18d1      	adds	r1, r2, r3
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	4613      	mov	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4413      	add	r3, r2
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	4403      	add	r3, r0
 8002348:	334c      	adds	r3, #76	; 0x4c
 800234a:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	015a      	lsls	r2, r3, #5
 8002350:	6a3b      	ldr	r3, [r7, #32]
 8002352:	4413      	add	r3, r2
 8002354:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002358:	691a      	ldr	r2, [r3, #16]
 800235a:	4b1d      	ldr	r3, [pc, #116]	; (80023d0 <HCD_RXQLVL_IRQHandler+0x154>)
 800235c:	4013      	ands	r3, r2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d031      	beq.n	80023c6 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	015a      	lsls	r2, r3, #5
 8002366:	6a3b      	ldr	r3, [r7, #32]
 8002368:	4413      	add	r3, r2
 800236a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002378:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002380:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	015a      	lsls	r2, r3, #5
 8002386:	6a3b      	ldr	r3, [r7, #32]
 8002388:	4413      	add	r3, r2
 800238a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800238e:	461a      	mov	r2, r3
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8002394:	6879      	ldr	r1, [r7, #4]
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	4613      	mov	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4413      	add	r3, r2
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	440b      	add	r3, r1
 80023a2:	3350      	adds	r3, #80	; 0x50
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	f083 0301 	eor.w	r3, r3, #1
 80023aa:	b2d8      	uxtb	r0, r3
 80023ac:	6879      	ldr	r1, [r7, #4]
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4613      	mov	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	440b      	add	r3, r1
 80023ba:	3350      	adds	r3, #80	; 0x50
 80023bc:	4602      	mov	r2, r0
 80023be:	701a      	strb	r2, [r3, #0]
      break;
 80023c0:	e001      	b.n	80023c6 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80023c2:	bf00      	nop
 80023c4:	e000      	b.n	80023c8 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80023c6:	bf00      	nop
  }
}
 80023c8:	bf00      	nop
 80023ca:	3728      	adds	r7, #40	; 0x28
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	1ff80000 	.word	0x1ff80000

080023d4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002400:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b02      	cmp	r3, #2
 800240a:	d113      	bne.n	8002434 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	2b01      	cmp	r3, #1
 8002414:	d10a      	bne.n	800242c <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	699a      	ldr	r2, [r3, #24]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002424:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f005 f958 	bl	80076dc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	f043 0302 	orr.w	r3, r3, #2
 8002432:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f003 0308 	and.w	r3, r3, #8
 800243a:	2b08      	cmp	r3, #8
 800243c:	d147      	bne.n	80024ce <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	f043 0308 	orr.w	r3, r3, #8
 8002444:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f003 0304 	and.w	r3, r3, #4
 800244c:	2b04      	cmp	r3, #4
 800244e:	d129      	bne.n	80024a4 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	2b02      	cmp	r3, #2
 8002456:	d113      	bne.n	8002480 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800245e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002462:	d106      	bne.n	8002472 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2102      	movs	r1, #2
 800246a:	4618      	mov	r0, r3
 800246c:	f002 f92c 	bl	80046c8 <USB_InitFSLSPClkSel>
 8002470:	e011      	b.n	8002496 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2101      	movs	r1, #1
 8002478:	4618      	mov	r0, r3
 800247a:	f002 f925 	bl	80046c8 <USB_InitFSLSPClkSel>
 800247e:	e00a      	b.n	8002496 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d106      	bne.n	8002496 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800248e:	461a      	mov	r2, r3
 8002490:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002494:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f005 f94a 	bl	8007730 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f005 f91d 	bl	80076dc <HAL_HCD_Connect_Callback>
 80024a2:	e014      	b.n	80024ce <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f005 f951 	bl	800774c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80024b8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80024bc:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	699a      	ldr	r2, [r3, #24]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80024cc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f003 0320 	and.w	r3, r3, #32
 80024d4:	2b20      	cmp	r3, #32
 80024d6:	d103      	bne.n	80024e0 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	f043 0320 	orr.w	r3, r3, #32
 80024de:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80024e6:	461a      	mov	r2, r3
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	6013      	str	r3, [r2, #0]
}
 80024ec:	bf00      	nop
 80024ee:	3718      	adds	r7, #24
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e10f      	b.n	8002726 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b00      	cmp	r3, #0
 8002510:	d106      	bne.n	8002520 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f004 fe36 	bl	800718c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2224      	movs	r2, #36	; 0x24
 8002524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f022 0201 	bic.w	r2, r2, #1
 8002536:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002538:	f001 f9ac 	bl	8003894 <HAL_RCC_GetPCLK1Freq>
 800253c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	4a7b      	ldr	r2, [pc, #492]	; (8002730 <HAL_I2C_Init+0x23c>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d807      	bhi.n	8002558 <HAL_I2C_Init+0x64>
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	4a7a      	ldr	r2, [pc, #488]	; (8002734 <HAL_I2C_Init+0x240>)
 800254c:	4293      	cmp	r3, r2
 800254e:	bf94      	ite	ls
 8002550:	2301      	movls	r3, #1
 8002552:	2300      	movhi	r3, #0
 8002554:	b2db      	uxtb	r3, r3
 8002556:	e006      	b.n	8002566 <HAL_I2C_Init+0x72>
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	4a77      	ldr	r2, [pc, #476]	; (8002738 <HAL_I2C_Init+0x244>)
 800255c:	4293      	cmp	r3, r2
 800255e:	bf94      	ite	ls
 8002560:	2301      	movls	r3, #1
 8002562:	2300      	movhi	r3, #0
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e0db      	b.n	8002726 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	4a72      	ldr	r2, [pc, #456]	; (800273c <HAL_I2C_Init+0x248>)
 8002572:	fba2 2303 	umull	r2, r3, r2, r3
 8002576:	0c9b      	lsrs	r3, r3, #18
 8002578:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	68ba      	ldr	r2, [r7, #8]
 800258a:	430a      	orrs	r2, r1
 800258c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	4a64      	ldr	r2, [pc, #400]	; (8002730 <HAL_I2C_Init+0x23c>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d802      	bhi.n	80025a8 <HAL_I2C_Init+0xb4>
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	3301      	adds	r3, #1
 80025a6:	e009      	b.n	80025bc <HAL_I2C_Init+0xc8>
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80025ae:	fb02 f303 	mul.w	r3, r2, r3
 80025b2:	4a63      	ldr	r2, [pc, #396]	; (8002740 <HAL_I2C_Init+0x24c>)
 80025b4:	fba2 2303 	umull	r2, r3, r2, r3
 80025b8:	099b      	lsrs	r3, r3, #6
 80025ba:	3301      	adds	r3, #1
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	6812      	ldr	r2, [r2, #0]
 80025c0:	430b      	orrs	r3, r1
 80025c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	69db      	ldr	r3, [r3, #28]
 80025ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80025ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	4956      	ldr	r1, [pc, #344]	; (8002730 <HAL_I2C_Init+0x23c>)
 80025d8:	428b      	cmp	r3, r1
 80025da:	d80d      	bhi.n	80025f8 <HAL_I2C_Init+0x104>
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	1e59      	subs	r1, r3, #1
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80025ea:	3301      	adds	r3, #1
 80025ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025f0:	2b04      	cmp	r3, #4
 80025f2:	bf38      	it	cc
 80025f4:	2304      	movcc	r3, #4
 80025f6:	e04f      	b.n	8002698 <HAL_I2C_Init+0x1a4>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d111      	bne.n	8002624 <HAL_I2C_Init+0x130>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	1e58      	subs	r0, r3, #1
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6859      	ldr	r1, [r3, #4]
 8002608:	460b      	mov	r3, r1
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	440b      	add	r3, r1
 800260e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002612:	3301      	adds	r3, #1
 8002614:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002618:	2b00      	cmp	r3, #0
 800261a:	bf0c      	ite	eq
 800261c:	2301      	moveq	r3, #1
 800261e:	2300      	movne	r3, #0
 8002620:	b2db      	uxtb	r3, r3
 8002622:	e012      	b.n	800264a <HAL_I2C_Init+0x156>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	1e58      	subs	r0, r3, #1
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6859      	ldr	r1, [r3, #4]
 800262c:	460b      	mov	r3, r1
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	440b      	add	r3, r1
 8002632:	0099      	lsls	r1, r3, #2
 8002634:	440b      	add	r3, r1
 8002636:	fbb0 f3f3 	udiv	r3, r0, r3
 800263a:	3301      	adds	r3, #1
 800263c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002640:	2b00      	cmp	r3, #0
 8002642:	bf0c      	ite	eq
 8002644:	2301      	moveq	r3, #1
 8002646:	2300      	movne	r3, #0
 8002648:	b2db      	uxtb	r3, r3
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <HAL_I2C_Init+0x15e>
 800264e:	2301      	movs	r3, #1
 8002650:	e022      	b.n	8002698 <HAL_I2C_Init+0x1a4>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d10e      	bne.n	8002678 <HAL_I2C_Init+0x184>
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	1e58      	subs	r0, r3, #1
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6859      	ldr	r1, [r3, #4]
 8002662:	460b      	mov	r3, r1
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	440b      	add	r3, r1
 8002668:	fbb0 f3f3 	udiv	r3, r0, r3
 800266c:	3301      	adds	r3, #1
 800266e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002672:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002676:	e00f      	b.n	8002698 <HAL_I2C_Init+0x1a4>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	1e58      	subs	r0, r3, #1
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6859      	ldr	r1, [r3, #4]
 8002680:	460b      	mov	r3, r1
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	440b      	add	r3, r1
 8002686:	0099      	lsls	r1, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	fbb0 f3f3 	udiv	r3, r0, r3
 800268e:	3301      	adds	r3, #1
 8002690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002694:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002698:	6879      	ldr	r1, [r7, #4]
 800269a:	6809      	ldr	r1, [r1, #0]
 800269c:	4313      	orrs	r3, r2
 800269e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	69da      	ldr	r2, [r3, #28]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a1b      	ldr	r3, [r3, #32]
 80026b2:	431a      	orrs	r2, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80026c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	6911      	ldr	r1, [r2, #16]
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	68d2      	ldr	r2, [r2, #12]
 80026d2:	4311      	orrs	r1, r2
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	6812      	ldr	r2, [r2, #0]
 80026d8:	430b      	orrs	r3, r1
 80026da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	695a      	ldr	r2, [r3, #20]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	431a      	orrs	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	430a      	orrs	r2, r1
 80026f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f042 0201 	orr.w	r2, r2, #1
 8002706:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2220      	movs	r2, #32
 8002712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	000186a0 	.word	0x000186a0
 8002734:	001e847f 	.word	0x001e847f
 8002738:	003d08ff 	.word	0x003d08ff
 800273c:	431bde83 	.word	0x431bde83
 8002740:	10624dd3 	.word	0x10624dd3

08002744 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e128      	b.n	80029a8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d109      	bne.n	8002776 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a90      	ldr	r2, [pc, #576]	; (80029b0 <HAL_I2S_Init+0x26c>)
 800276e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f004 fd53 	bl	800721c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2202      	movs	r2, #2
 800277a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	69db      	ldr	r3, [r3, #28]
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6812      	ldr	r2, [r2, #0]
 8002788:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800278c:	f023 030f 	bic.w	r3, r3, #15
 8002790:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2202      	movs	r2, #2
 8002798:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d060      	beq.n	8002864 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d102      	bne.n	80027b0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80027aa:	2310      	movs	r3, #16
 80027ac:	617b      	str	r3, [r7, #20]
 80027ae:	e001      	b.n	80027b4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80027b0:	2320      	movs	r3, #32
 80027b2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	2b20      	cmp	r3, #32
 80027ba:	d802      	bhi.n	80027c2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80027c2:	2001      	movs	r0, #1
 80027c4:	f001 f95c 	bl	8003a80 <HAL_RCCEx_GetPeriphCLKFreq>
 80027c8:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027d2:	d125      	bne.n	8002820 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d010      	beq.n	80027fe <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80027e6:	4613      	mov	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	4413      	add	r3, r2
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	461a      	mov	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	695b      	ldr	r3, [r3, #20]
 80027f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f8:	3305      	adds	r3, #5
 80027fa:	613b      	str	r3, [r7, #16]
 80027fc:	e01f      	b.n	800283e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	fbb2 f2f3 	udiv	r2, r2, r3
 8002808:	4613      	mov	r3, r2
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	4413      	add	r3, r2
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	461a      	mov	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	fbb2 f3f3 	udiv	r3, r2, r3
 800281a:	3305      	adds	r3, #5
 800281c:	613b      	str	r3, [r7, #16]
 800281e:	e00e      	b.n	800283e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002820:	68fa      	ldr	r2, [r7, #12]
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	fbb2 f2f3 	udiv	r2, r2, r3
 8002828:	4613      	mov	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	4413      	add	r3, r2
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	461a      	mov	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	fbb2 f3f3 	udiv	r3, r2, r3
 800283a:	3305      	adds	r3, #5
 800283c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	4a5c      	ldr	r2, [pc, #368]	; (80029b4 <HAL_I2S_Init+0x270>)
 8002842:	fba2 2303 	umull	r2, r3, r2, r3
 8002846:	08db      	lsrs	r3, r3, #3
 8002848:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	085b      	lsrs	r3, r3, #1
 800285a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	021b      	lsls	r3, r3, #8
 8002860:	61bb      	str	r3, [r7, #24]
 8002862:	e003      	b.n	800286c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002864:	2302      	movs	r3, #2
 8002866:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002868:	2300      	movs	r3, #0
 800286a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	2b01      	cmp	r3, #1
 8002870:	d902      	bls.n	8002878 <HAL_I2S_Init+0x134>
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	2bff      	cmp	r3, #255	; 0xff
 8002876:	d907      	bls.n	8002888 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287c:	f043 0210 	orr.w	r2, r3, #16
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e08f      	b.n	80029a8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	691a      	ldr	r2, [r3, #16]
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	ea42 0103 	orr.w	r1, r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	69fa      	ldr	r2, [r7, #28]
 8002898:	430a      	orrs	r2, r1
 800289a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80028a6:	f023 030f 	bic.w	r3, r3, #15
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	6851      	ldr	r1, [r2, #4]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	6892      	ldr	r2, [r2, #8]
 80028b2:	4311      	orrs	r1, r2
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	68d2      	ldr	r2, [r2, #12]
 80028b8:	4311      	orrs	r1, r2
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	6992      	ldr	r2, [r2, #24]
 80028be:	430a      	orrs	r2, r1
 80028c0:	431a      	orrs	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028ca:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a1b      	ldr	r3, [r3, #32]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d161      	bne.n	8002998 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a38      	ldr	r2, [pc, #224]	; (80029b8 <HAL_I2S_Init+0x274>)
 80028d8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a37      	ldr	r2, [pc, #220]	; (80029bc <HAL_I2S_Init+0x278>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d101      	bne.n	80028e8 <HAL_I2S_Init+0x1a4>
 80028e4:	4b36      	ldr	r3, [pc, #216]	; (80029c0 <HAL_I2S_Init+0x27c>)
 80028e6:	e001      	b.n	80028ec <HAL_I2S_Init+0x1a8>
 80028e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	6812      	ldr	r2, [r2, #0]
 80028f2:	4932      	ldr	r1, [pc, #200]	; (80029bc <HAL_I2S_Init+0x278>)
 80028f4:	428a      	cmp	r2, r1
 80028f6:	d101      	bne.n	80028fc <HAL_I2S_Init+0x1b8>
 80028f8:	4a31      	ldr	r2, [pc, #196]	; (80029c0 <HAL_I2S_Init+0x27c>)
 80028fa:	e001      	b.n	8002900 <HAL_I2S_Init+0x1bc>
 80028fc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002900:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002904:	f023 030f 	bic.w	r3, r3, #15
 8002908:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a2b      	ldr	r2, [pc, #172]	; (80029bc <HAL_I2S_Init+0x278>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d101      	bne.n	8002918 <HAL_I2S_Init+0x1d4>
 8002914:	4b2a      	ldr	r3, [pc, #168]	; (80029c0 <HAL_I2S_Init+0x27c>)
 8002916:	e001      	b.n	800291c <HAL_I2S_Init+0x1d8>
 8002918:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800291c:	2202      	movs	r2, #2
 800291e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a25      	ldr	r2, [pc, #148]	; (80029bc <HAL_I2S_Init+0x278>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d101      	bne.n	800292e <HAL_I2S_Init+0x1ea>
 800292a:	4b25      	ldr	r3, [pc, #148]	; (80029c0 <HAL_I2S_Init+0x27c>)
 800292c:	e001      	b.n	8002932 <HAL_I2S_Init+0x1ee>
 800292e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002932:	69db      	ldr	r3, [r3, #28]
 8002934:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800293e:	d003      	beq.n	8002948 <HAL_I2S_Init+0x204>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d103      	bne.n	8002950 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002948:	f44f 7380 	mov.w	r3, #256	; 0x100
 800294c:	613b      	str	r3, [r7, #16]
 800294e:	e001      	b.n	8002954 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002950:	2300      	movs	r3, #0
 8002952:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	b299      	uxth	r1, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	699b      	ldr	r3, [r3, #24]
 8002968:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800296a:	4303      	orrs	r3, r0
 800296c:	b29b      	uxth	r3, r3
 800296e:	430b      	orrs	r3, r1
 8002970:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8002972:	4313      	orrs	r3, r2
 8002974:	b29a      	uxth	r2, r3
 8002976:	897b      	ldrh	r3, [r7, #10]
 8002978:	4313      	orrs	r3, r2
 800297a:	b29b      	uxth	r3, r3
 800297c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002980:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a0d      	ldr	r2, [pc, #52]	; (80029bc <HAL_I2S_Init+0x278>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d101      	bne.n	8002990 <HAL_I2S_Init+0x24c>
 800298c:	4b0c      	ldr	r3, [pc, #48]	; (80029c0 <HAL_I2S_Init+0x27c>)
 800298e:	e001      	b.n	8002994 <HAL_I2S_Init+0x250>
 8002990:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002994:	897a      	ldrh	r2, [r7, #10]
 8002996:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3720      	adds	r7, #32
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	08002abb 	.word	0x08002abb
 80029b4:	cccccccd 	.word	0xcccccccd
 80029b8:	08002bd1 	.word	0x08002bd1
 80029bc:	40003800 	.word	0x40003800
 80029c0:	40003400 	.word	0x40003400

080029c4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80029e0:	bf00      	nop
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0c:	881a      	ldrh	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a18:	1c9a      	adds	r2, r3, #2
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	3b01      	subs	r3, #1
 8002a26:	b29a      	uxth	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d10e      	bne.n	8002a54 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002a44:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7ff ffb8 	bl	80029c4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002a54:	bf00      	nop
 8002a56:	3708      	adds	r7, #8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68da      	ldr	r2, [r3, #12]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a6e:	b292      	uxth	r2, r2
 8002a70:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a76:	1c9a      	adds	r2, r3, #2
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	3b01      	subs	r3, #1
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10e      	bne.n	8002ab2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	685a      	ldr	r2, [r3, #4]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002aa2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f7ff ff93 	bl	80029d8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002ab2:	bf00      	nop
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b086      	sub	sp, #24
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b04      	cmp	r3, #4
 8002ad4:	d13a      	bne.n	8002b4c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	f003 0301 	and.w	r3, r3, #1
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d109      	bne.n	8002af4 <I2S_IRQHandler+0x3a>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aea:	2b40      	cmp	r3, #64	; 0x40
 8002aec:	d102      	bne.n	8002af4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7ff ffb4 	bl	8002a5c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002afa:	2b40      	cmp	r3, #64	; 0x40
 8002afc:	d126      	bne.n	8002b4c <I2S_IRQHandler+0x92>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f003 0320 	and.w	r3, r3, #32
 8002b08:	2b20      	cmp	r3, #32
 8002b0a:	d11f      	bne.n	8002b4c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002b1a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	613b      	str	r3, [r7, #16]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	613b      	str	r3, [r7, #16]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	613b      	str	r3, [r7, #16]
 8002b30:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2201      	movs	r2, #1
 8002b36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3e:	f043 0202 	orr.w	r2, r3, #2
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f7ff ff50 	bl	80029ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	2b03      	cmp	r3, #3
 8002b56:	d136      	bne.n	8002bc6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d109      	bne.n	8002b76 <I2S_IRQHandler+0xbc>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b6c:	2b80      	cmp	r3, #128	; 0x80
 8002b6e:	d102      	bne.n	8002b76 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f7ff ff45 	bl	8002a00 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b08      	cmp	r3, #8
 8002b7e:	d122      	bne.n	8002bc6 <I2S_IRQHandler+0x10c>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f003 0320 	and.w	r3, r3, #32
 8002b8a:	2b20      	cmp	r3, #32
 8002b8c:	d11b      	bne.n	8002bc6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002b9c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	60fb      	str	r3, [r7, #12]
 8002baa:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb8:	f043 0204 	orr.w	r2, r3, #4
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f7ff ff13 	bl	80029ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002bc6:	bf00      	nop
 8002bc8:	3718      	adds	r7, #24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
	...

08002bd0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b088      	sub	sp, #32
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4aa2      	ldr	r2, [pc, #648]	; (8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d101      	bne.n	8002bee <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002bea:	4ba2      	ldr	r3, [pc, #648]	; (8002e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002bec:	e001      	b.n	8002bf2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002bee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a9b      	ldr	r2, [pc, #620]	; (8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d101      	bne.n	8002c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002c08:	4b9a      	ldr	r3, [pc, #616]	; (8002e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c0a:	e001      	b.n	8002c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002c0c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c1c:	d004      	beq.n	8002c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	f040 8099 	bne.w	8002d5a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d107      	bne.n	8002c42 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d002      	beq.n	8002c42 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f000 f925 	bl	8002e8c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d107      	bne.n	8002c5c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d002      	beq.n	8002c5c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f000 f9c8 	bl	8002fec <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c62:	2b40      	cmp	r3, #64	; 0x40
 8002c64:	d13a      	bne.n	8002cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	f003 0320 	and.w	r3, r3, #32
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d035      	beq.n	8002cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a7e      	ldr	r2, [pc, #504]	; (8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d101      	bne.n	8002c7e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002c7a:	4b7e      	ldr	r3, [pc, #504]	; (8002e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c7c:	e001      	b.n	8002c82 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002c7e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4979      	ldr	r1, [pc, #484]	; (8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c8a:	428b      	cmp	r3, r1
 8002c8c:	d101      	bne.n	8002c92 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002c8e:	4b79      	ldr	r3, [pc, #484]	; (8002e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c90:	e001      	b.n	8002c96 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002c92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c96:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002c9a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002caa:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002cac:	2300      	movs	r3, #0
 8002cae:	60fb      	str	r3, [r7, #12]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	60fb      	str	r3, [r7, #12]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cce:	f043 0202 	orr.w	r2, r3, #2
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f7ff fe88 	bl	80029ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f003 0308 	and.w	r3, r3, #8
 8002ce2:	2b08      	cmp	r3, #8
 8002ce4:	f040 80be 	bne.w	8002e64 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	f003 0320 	and.w	r3, r3, #32
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 80b8 	beq.w	8002e64 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002d02:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a59      	ldr	r2, [pc, #356]	; (8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d101      	bne.n	8002d12 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002d0e:	4b59      	ldr	r3, [pc, #356]	; (8002e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d10:	e001      	b.n	8002d16 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002d12:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4954      	ldr	r1, [pc, #336]	; (8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d1e:	428b      	cmp	r3, r1
 8002d20:	d101      	bne.n	8002d26 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002d22:	4b54      	ldr	r3, [pc, #336]	; (8002e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d24:	e001      	b.n	8002d2a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002d26:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d2a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002d2e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002d30:	2300      	movs	r3, #0
 8002d32:	60bb      	str	r3, [r7, #8]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	60bb      	str	r3, [r7, #8]
 8002d3c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4a:	f043 0204 	orr.w	r2, r3, #4
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7ff fe4a 	bl	80029ec <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d58:	e084      	b.n	8002e64 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	f003 0302 	and.w	r3, r3, #2
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d107      	bne.n	8002d74 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d002      	beq.n	8002d74 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 f8be 	bl	8002ef0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d107      	bne.n	8002d8e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d002      	beq.n	8002d8e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 f8fd 	bl	8002f88 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d94:	2b40      	cmp	r3, #64	; 0x40
 8002d96:	d12f      	bne.n	8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	f003 0320 	and.w	r3, r3, #32
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d02a      	beq.n	8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002db0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a2e      	ldr	r2, [pc, #184]	; (8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d101      	bne.n	8002dc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002dbc:	4b2d      	ldr	r3, [pc, #180]	; (8002e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002dbe:	e001      	b.n	8002dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002dc0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4929      	ldr	r1, [pc, #164]	; (8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002dcc:	428b      	cmp	r3, r1
 8002dce:	d101      	bne.n	8002dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002dd0:	4b28      	ldr	r3, [pc, #160]	; (8002e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002dd2:	e001      	b.n	8002dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002dd4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002dd8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002ddc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dea:	f043 0202 	orr.w	r2, r3, #2
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7ff fdfa 	bl	80029ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	f003 0308 	and.w	r3, r3, #8
 8002dfe:	2b08      	cmp	r3, #8
 8002e00:	d131      	bne.n	8002e66 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	f003 0320 	and.w	r3, r3, #32
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d02c      	beq.n	8002e66 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a17      	ldr	r2, [pc, #92]	; (8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d101      	bne.n	8002e1a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002e16:	4b17      	ldr	r3, [pc, #92]	; (8002e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002e18:	e001      	b.n	8002e1e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002e1a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4912      	ldr	r1, [pc, #72]	; (8002e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002e26:	428b      	cmp	r3, r1
 8002e28:	d101      	bne.n	8002e2e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8002e2a:	4b12      	ldr	r3, [pc, #72]	; (8002e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002e2c:	e001      	b.n	8002e32 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8002e2e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e32:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e36:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	685a      	ldr	r2, [r3, #4]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e46:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e54:	f043 0204 	orr.w	r2, r3, #4
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f7ff fdc5 	bl	80029ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e62:	e000      	b.n	8002e66 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002e64:	bf00      	nop
}
 8002e66:	bf00      	nop
 8002e68:	3720      	adds	r7, #32
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40003800 	.word	0x40003800
 8002e74:	40003400 	.word	0x40003400

08002e78 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e98:	1c99      	adds	r1, r3, #2
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6251      	str	r1, [r2, #36]	; 0x24
 8002e9e:	881a      	ldrh	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	3b01      	subs	r3, #1
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d113      	bne.n	8002ee6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002ecc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d106      	bne.n	8002ee6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f7ff ffc9 	bl	8002e78 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002ee6:	bf00      	nop
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
	...

08002ef0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efc:	1c99      	adds	r1, r3, #2
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	6251      	str	r1, [r2, #36]	; 0x24
 8002f02:	8819      	ldrh	r1, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a1d      	ldr	r2, [pc, #116]	; (8002f80 <I2SEx_TxISR_I2SExt+0x90>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d101      	bne.n	8002f12 <I2SEx_TxISR_I2SExt+0x22>
 8002f0e:	4b1d      	ldr	r3, [pc, #116]	; (8002f84 <I2SEx_TxISR_I2SExt+0x94>)
 8002f10:	e001      	b.n	8002f16 <I2SEx_TxISR_I2SExt+0x26>
 8002f12:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f16:	460a      	mov	r2, r1
 8002f18:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	3b01      	subs	r3, #1
 8002f22:	b29a      	uxth	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d121      	bne.n	8002f76 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a12      	ldr	r2, [pc, #72]	; (8002f80 <I2SEx_TxISR_I2SExt+0x90>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d101      	bne.n	8002f40 <I2SEx_TxISR_I2SExt+0x50>
 8002f3c:	4b11      	ldr	r3, [pc, #68]	; (8002f84 <I2SEx_TxISR_I2SExt+0x94>)
 8002f3e:	e001      	b.n	8002f44 <I2SEx_TxISR_I2SExt+0x54>
 8002f40:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f44:	685a      	ldr	r2, [r3, #4]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	490d      	ldr	r1, [pc, #52]	; (8002f80 <I2SEx_TxISR_I2SExt+0x90>)
 8002f4c:	428b      	cmp	r3, r1
 8002f4e:	d101      	bne.n	8002f54 <I2SEx_TxISR_I2SExt+0x64>
 8002f50:	4b0c      	ldr	r3, [pc, #48]	; (8002f84 <I2SEx_TxISR_I2SExt+0x94>)
 8002f52:	e001      	b.n	8002f58 <I2SEx_TxISR_I2SExt+0x68>
 8002f54:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f58:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f5c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d106      	bne.n	8002f76 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f7ff ff81 	bl	8002e78 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f76:	bf00      	nop
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	40003800 	.word	0x40003800
 8002f84:	40003400 	.word	0x40003400

08002f88 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68d8      	ldr	r0, [r3, #12]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9a:	1c99      	adds	r1, r3, #2
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002fa0:	b282      	uxth	r2, r0
 8002fa2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	3b01      	subs	r3, #1
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d113      	bne.n	8002fe4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002fca:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d106      	bne.n	8002fe4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f7ff ff4a 	bl	8002e78 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002fe4:	bf00      	nop
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a20      	ldr	r2, [pc, #128]	; (800307c <I2SEx_RxISR_I2SExt+0x90>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d101      	bne.n	8003002 <I2SEx_RxISR_I2SExt+0x16>
 8002ffe:	4b20      	ldr	r3, [pc, #128]	; (8003080 <I2SEx_RxISR_I2SExt+0x94>)
 8003000:	e001      	b.n	8003006 <I2SEx_RxISR_I2SExt+0x1a>
 8003002:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003006:	68d8      	ldr	r0, [r3, #12]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800300c:	1c99      	adds	r1, r3, #2
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003012:	b282      	uxth	r2, r0
 8003014:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800301a:	b29b      	uxth	r3, r3
 800301c:	3b01      	subs	r3, #1
 800301e:	b29a      	uxth	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003028:	b29b      	uxth	r3, r3
 800302a:	2b00      	cmp	r3, #0
 800302c:	d121      	bne.n	8003072 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a12      	ldr	r2, [pc, #72]	; (800307c <I2SEx_RxISR_I2SExt+0x90>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d101      	bne.n	800303c <I2SEx_RxISR_I2SExt+0x50>
 8003038:	4b11      	ldr	r3, [pc, #68]	; (8003080 <I2SEx_RxISR_I2SExt+0x94>)
 800303a:	e001      	b.n	8003040 <I2SEx_RxISR_I2SExt+0x54>
 800303c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	490d      	ldr	r1, [pc, #52]	; (800307c <I2SEx_RxISR_I2SExt+0x90>)
 8003048:	428b      	cmp	r3, r1
 800304a:	d101      	bne.n	8003050 <I2SEx_RxISR_I2SExt+0x64>
 800304c:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <I2SEx_RxISR_I2SExt+0x94>)
 800304e:	e001      	b.n	8003054 <I2SEx_RxISR_I2SExt+0x68>
 8003050:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003054:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003058:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800305e:	b29b      	uxth	r3, r3
 8003060:	2b00      	cmp	r3, #0
 8003062:	d106      	bne.n	8003072 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f7ff ff03 	bl	8002e78 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003072:	bf00      	nop
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40003800 	.word	0x40003800
 8003080:	40003400 	.word	0x40003400

08003084 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b086      	sub	sp, #24
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e22d      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d075      	beq.n	800318e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030a2:	4ba3      	ldr	r3, [pc, #652]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f003 030c 	and.w	r3, r3, #12
 80030aa:	2b04      	cmp	r3, #4
 80030ac:	d00c      	beq.n	80030c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030ae:	4ba0      	ldr	r3, [pc, #640]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030b6:	2b08      	cmp	r3, #8
 80030b8:	d112      	bne.n	80030e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030ba:	4b9d      	ldr	r3, [pc, #628]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030c6:	d10b      	bne.n	80030e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030c8:	4b99      	ldr	r3, [pc, #612]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d05b      	beq.n	800318c <HAL_RCC_OscConfig+0x108>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d157      	bne.n	800318c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e208      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030e8:	d106      	bne.n	80030f8 <HAL_RCC_OscConfig+0x74>
 80030ea:	4b91      	ldr	r3, [pc, #580]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a90      	ldr	r2, [pc, #576]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80030f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030f4:	6013      	str	r3, [r2, #0]
 80030f6:	e01d      	b.n	8003134 <HAL_RCC_OscConfig+0xb0>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003100:	d10c      	bne.n	800311c <HAL_RCC_OscConfig+0x98>
 8003102:	4b8b      	ldr	r3, [pc, #556]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a8a      	ldr	r2, [pc, #552]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003108:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800310c:	6013      	str	r3, [r2, #0]
 800310e:	4b88      	ldr	r3, [pc, #544]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a87      	ldr	r2, [pc, #540]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003114:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003118:	6013      	str	r3, [r2, #0]
 800311a:	e00b      	b.n	8003134 <HAL_RCC_OscConfig+0xb0>
 800311c:	4b84      	ldr	r3, [pc, #528]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a83      	ldr	r2, [pc, #524]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003122:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003126:	6013      	str	r3, [r2, #0]
 8003128:	4b81      	ldr	r3, [pc, #516]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a80      	ldr	r2, [pc, #512]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 800312e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003132:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d013      	beq.n	8003164 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313c:	f7fd fa2a 	bl	8000594 <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003142:	e008      	b.n	8003156 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003144:	f7fd fa26 	bl	8000594 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	2b64      	cmp	r3, #100	; 0x64
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e1cd      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003156:	4b76      	ldr	r3, [pc, #472]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d0f0      	beq.n	8003144 <HAL_RCC_OscConfig+0xc0>
 8003162:	e014      	b.n	800318e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003164:	f7fd fa16 	bl	8000594 <HAL_GetTick>
 8003168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800316a:	e008      	b.n	800317e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800316c:	f7fd fa12 	bl	8000594 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b64      	cmp	r3, #100	; 0x64
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e1b9      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800317e:	4b6c      	ldr	r3, [pc, #432]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1f0      	bne.n	800316c <HAL_RCC_OscConfig+0xe8>
 800318a:	e000      	b.n	800318e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800318c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d063      	beq.n	8003262 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800319a:	4b65      	ldr	r3, [pc, #404]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f003 030c 	and.w	r3, r3, #12
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00b      	beq.n	80031be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031a6:	4b62      	ldr	r3, [pc, #392]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031ae:	2b08      	cmp	r3, #8
 80031b0:	d11c      	bne.n	80031ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031b2:	4b5f      	ldr	r3, [pc, #380]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d116      	bne.n	80031ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031be:	4b5c      	ldr	r3, [pc, #368]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d005      	beq.n	80031d6 <HAL_RCC_OscConfig+0x152>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d001      	beq.n	80031d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e18d      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031d6:	4b56      	ldr	r3, [pc, #344]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	00db      	lsls	r3, r3, #3
 80031e4:	4952      	ldr	r1, [pc, #328]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ea:	e03a      	b.n	8003262 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d020      	beq.n	8003236 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031f4:	4b4f      	ldr	r3, [pc, #316]	; (8003334 <HAL_RCC_OscConfig+0x2b0>)
 80031f6:	2201      	movs	r2, #1
 80031f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031fa:	f7fd f9cb 	bl	8000594 <HAL_GetTick>
 80031fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003200:	e008      	b.n	8003214 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003202:	f7fd f9c7 	bl	8000594 <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	2b02      	cmp	r3, #2
 800320e:	d901      	bls.n	8003214 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e16e      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003214:	4b46      	ldr	r3, [pc, #280]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d0f0      	beq.n	8003202 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003220:	4b43      	ldr	r3, [pc, #268]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	4940      	ldr	r1, [pc, #256]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003230:	4313      	orrs	r3, r2
 8003232:	600b      	str	r3, [r1, #0]
 8003234:	e015      	b.n	8003262 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003236:	4b3f      	ldr	r3, [pc, #252]	; (8003334 <HAL_RCC_OscConfig+0x2b0>)
 8003238:	2200      	movs	r2, #0
 800323a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323c:	f7fd f9aa 	bl	8000594 <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003244:	f7fd f9a6 	bl	8000594 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e14d      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003256:	4b36      	ldr	r3, [pc, #216]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1f0      	bne.n	8003244 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0308 	and.w	r3, r3, #8
 800326a:	2b00      	cmp	r3, #0
 800326c:	d030      	beq.n	80032d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d016      	beq.n	80032a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003276:	4b30      	ldr	r3, [pc, #192]	; (8003338 <HAL_RCC_OscConfig+0x2b4>)
 8003278:	2201      	movs	r2, #1
 800327a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800327c:	f7fd f98a 	bl	8000594 <HAL_GetTick>
 8003280:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003282:	e008      	b.n	8003296 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003284:	f7fd f986 	bl	8000594 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e12d      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003296:	4b26      	ldr	r3, [pc, #152]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003298:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d0f0      	beq.n	8003284 <HAL_RCC_OscConfig+0x200>
 80032a2:	e015      	b.n	80032d0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032a4:	4b24      	ldr	r3, [pc, #144]	; (8003338 <HAL_RCC_OscConfig+0x2b4>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032aa:	f7fd f973 	bl	8000594 <HAL_GetTick>
 80032ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032b0:	e008      	b.n	80032c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032b2:	f7fd f96f 	bl	8000594 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e116      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032c4:	4b1a      	ldr	r3, [pc, #104]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80032c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1f0      	bne.n	80032b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0304 	and.w	r3, r3, #4
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f000 80a0 	beq.w	800341e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032de:	2300      	movs	r3, #0
 80032e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032e2:	4b13      	ldr	r3, [pc, #76]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10f      	bne.n	800330e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032ee:	2300      	movs	r3, #0
 80032f0:	60fb      	str	r3, [r7, #12]
 80032f2:	4b0f      	ldr	r3, [pc, #60]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80032f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f6:	4a0e      	ldr	r2, [pc, #56]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 80032f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032fc:	6413      	str	r3, [r2, #64]	; 0x40
 80032fe:	4b0c      	ldr	r3, [pc, #48]	; (8003330 <HAL_RCC_OscConfig+0x2ac>)
 8003300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800330a:	2301      	movs	r3, #1
 800330c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800330e:	4b0b      	ldr	r3, [pc, #44]	; (800333c <HAL_RCC_OscConfig+0x2b8>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003316:	2b00      	cmp	r3, #0
 8003318:	d121      	bne.n	800335e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800331a:	4b08      	ldr	r3, [pc, #32]	; (800333c <HAL_RCC_OscConfig+0x2b8>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a07      	ldr	r2, [pc, #28]	; (800333c <HAL_RCC_OscConfig+0x2b8>)
 8003320:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003324:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003326:	f7fd f935 	bl	8000594 <HAL_GetTick>
 800332a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800332c:	e011      	b.n	8003352 <HAL_RCC_OscConfig+0x2ce>
 800332e:	bf00      	nop
 8003330:	40023800 	.word	0x40023800
 8003334:	42470000 	.word	0x42470000
 8003338:	42470e80 	.word	0x42470e80
 800333c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003340:	f7fd f928 	bl	8000594 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e0cf      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003352:	4b6a      	ldr	r3, [pc, #424]	; (80034fc <HAL_RCC_OscConfig+0x478>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800335a:	2b00      	cmp	r3, #0
 800335c:	d0f0      	beq.n	8003340 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d106      	bne.n	8003374 <HAL_RCC_OscConfig+0x2f0>
 8003366:	4b66      	ldr	r3, [pc, #408]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 8003368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800336a:	4a65      	ldr	r2, [pc, #404]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 800336c:	f043 0301 	orr.w	r3, r3, #1
 8003370:	6713      	str	r3, [r2, #112]	; 0x70
 8003372:	e01c      	b.n	80033ae <HAL_RCC_OscConfig+0x32a>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	2b05      	cmp	r3, #5
 800337a:	d10c      	bne.n	8003396 <HAL_RCC_OscConfig+0x312>
 800337c:	4b60      	ldr	r3, [pc, #384]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 800337e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003380:	4a5f      	ldr	r2, [pc, #380]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 8003382:	f043 0304 	orr.w	r3, r3, #4
 8003386:	6713      	str	r3, [r2, #112]	; 0x70
 8003388:	4b5d      	ldr	r3, [pc, #372]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 800338a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800338c:	4a5c      	ldr	r2, [pc, #368]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 800338e:	f043 0301 	orr.w	r3, r3, #1
 8003392:	6713      	str	r3, [r2, #112]	; 0x70
 8003394:	e00b      	b.n	80033ae <HAL_RCC_OscConfig+0x32a>
 8003396:	4b5a      	ldr	r3, [pc, #360]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 8003398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800339a:	4a59      	ldr	r2, [pc, #356]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 800339c:	f023 0301 	bic.w	r3, r3, #1
 80033a0:	6713      	str	r3, [r2, #112]	; 0x70
 80033a2:	4b57      	ldr	r3, [pc, #348]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a6:	4a56      	ldr	r2, [pc, #344]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 80033a8:	f023 0304 	bic.w	r3, r3, #4
 80033ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d015      	beq.n	80033e2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033b6:	f7fd f8ed 	bl	8000594 <HAL_GetTick>
 80033ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033bc:	e00a      	b.n	80033d4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033be:	f7fd f8e9 	bl	8000594 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d901      	bls.n	80033d4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e08e      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033d4:	4b4a      	ldr	r3, [pc, #296]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 80033d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d0ee      	beq.n	80033be <HAL_RCC_OscConfig+0x33a>
 80033e0:	e014      	b.n	800340c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e2:	f7fd f8d7 	bl	8000594 <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033e8:	e00a      	b.n	8003400 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033ea:	f7fd f8d3 	bl	8000594 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d901      	bls.n	8003400 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e078      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003400:	4b3f      	ldr	r3, [pc, #252]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 8003402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1ee      	bne.n	80033ea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800340c:	7dfb      	ldrb	r3, [r7, #23]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d105      	bne.n	800341e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003412:	4b3b      	ldr	r3, [pc, #236]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	4a3a      	ldr	r2, [pc, #232]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 8003418:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800341c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d064      	beq.n	80034f0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003426:	4b36      	ldr	r3, [pc, #216]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 030c 	and.w	r3, r3, #12
 800342e:	2b08      	cmp	r3, #8
 8003430:	d05c      	beq.n	80034ec <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	2b02      	cmp	r3, #2
 8003438:	d141      	bne.n	80034be <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800343a:	4b32      	ldr	r3, [pc, #200]	; (8003504 <HAL_RCC_OscConfig+0x480>)
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003440:	f7fd f8a8 	bl	8000594 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003448:	f7fd f8a4 	bl	8000594 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e04b      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800345a:	4b29      	ldr	r3, [pc, #164]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1f0      	bne.n	8003448 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	69da      	ldr	r2, [r3, #28]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	431a      	orrs	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003474:	019b      	lsls	r3, r3, #6
 8003476:	431a      	orrs	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800347c:	085b      	lsrs	r3, r3, #1
 800347e:	3b01      	subs	r3, #1
 8003480:	041b      	lsls	r3, r3, #16
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003488:	061b      	lsls	r3, r3, #24
 800348a:	491d      	ldr	r1, [pc, #116]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 800348c:	4313      	orrs	r3, r2
 800348e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003490:	4b1c      	ldr	r3, [pc, #112]	; (8003504 <HAL_RCC_OscConfig+0x480>)
 8003492:	2201      	movs	r2, #1
 8003494:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003496:	f7fd f87d 	bl	8000594 <HAL_GetTick>
 800349a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800349c:	e008      	b.n	80034b0 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800349e:	f7fd f879 	bl	8000594 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e020      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034b0:	4b13      	ldr	r3, [pc, #76]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0f0      	beq.n	800349e <HAL_RCC_OscConfig+0x41a>
 80034bc:	e018      	b.n	80034f0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034be:	4b11      	ldr	r3, [pc, #68]	; (8003504 <HAL_RCC_OscConfig+0x480>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c4:	f7fd f866 	bl	8000594 <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ca:	e008      	b.n	80034de <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034cc:	f7fd f862 	bl	8000594 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d901      	bls.n	80034de <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e009      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034de:	4b08      	ldr	r3, [pc, #32]	; (8003500 <HAL_RCC_OscConfig+0x47c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1f0      	bne.n	80034cc <HAL_RCC_OscConfig+0x448>
 80034ea:	e001      	b.n	80034f0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e000      	b.n	80034f2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3718      	adds	r7, #24
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	40007000 	.word	0x40007000
 8003500:	40023800 	.word	0x40023800
 8003504:	42470060 	.word	0x42470060

08003508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e0ca      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800351c:	4b67      	ldr	r3, [pc, #412]	; (80036bc <HAL_RCC_ClockConfig+0x1b4>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 030f 	and.w	r3, r3, #15
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	429a      	cmp	r2, r3
 8003528:	d90c      	bls.n	8003544 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800352a:	4b64      	ldr	r3, [pc, #400]	; (80036bc <HAL_RCC_ClockConfig+0x1b4>)
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003532:	4b62      	ldr	r3, [pc, #392]	; (80036bc <HAL_RCC_ClockConfig+0x1b4>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 030f 	and.w	r3, r3, #15
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	429a      	cmp	r2, r3
 800353e:	d001      	beq.n	8003544 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e0b6      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d020      	beq.n	8003592 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0304 	and.w	r3, r3, #4
 8003558:	2b00      	cmp	r3, #0
 800355a:	d005      	beq.n	8003568 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800355c:	4b58      	ldr	r3, [pc, #352]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	4a57      	ldr	r2, [pc, #348]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003562:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003566:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0308 	and.w	r3, r3, #8
 8003570:	2b00      	cmp	r3, #0
 8003572:	d005      	beq.n	8003580 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003574:	4b52      	ldr	r3, [pc, #328]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	4a51      	ldr	r2, [pc, #324]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 800357a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800357e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003580:	4b4f      	ldr	r3, [pc, #316]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	494c      	ldr	r1, [pc, #304]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 800358e:	4313      	orrs	r3, r2
 8003590:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d044      	beq.n	8003628 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d107      	bne.n	80035b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a6:	4b46      	ldr	r3, [pc, #280]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d119      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e07d      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d003      	beq.n	80035c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035c2:	2b03      	cmp	r3, #3
 80035c4:	d107      	bne.n	80035d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035c6:	4b3e      	ldr	r3, [pc, #248]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d109      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e06d      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d6:	4b3a      	ldr	r3, [pc, #232]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e065      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035e6:	4b36      	ldr	r3, [pc, #216]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	f023 0203 	bic.w	r2, r3, #3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	4933      	ldr	r1, [pc, #204]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035f8:	f7fc ffcc 	bl	8000594 <HAL_GetTick>
 80035fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035fe:	e00a      	b.n	8003616 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003600:	f7fc ffc8 	bl	8000594 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	f241 3288 	movw	r2, #5000	; 0x1388
 800360e:	4293      	cmp	r3, r2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e04d      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003616:	4b2a      	ldr	r3, [pc, #168]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 020c 	and.w	r2, r3, #12
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	429a      	cmp	r2, r3
 8003626:	d1eb      	bne.n	8003600 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003628:	4b24      	ldr	r3, [pc, #144]	; (80036bc <HAL_RCC_ClockConfig+0x1b4>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 030f 	and.w	r3, r3, #15
 8003630:	683a      	ldr	r2, [r7, #0]
 8003632:	429a      	cmp	r2, r3
 8003634:	d20c      	bcs.n	8003650 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003636:	4b21      	ldr	r3, [pc, #132]	; (80036bc <HAL_RCC_ClockConfig+0x1b4>)
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	b2d2      	uxtb	r2, r2
 800363c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800363e:	4b1f      	ldr	r3, [pc, #124]	; (80036bc <HAL_RCC_ClockConfig+0x1b4>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 030f 	and.w	r3, r3, #15
 8003646:	683a      	ldr	r2, [r7, #0]
 8003648:	429a      	cmp	r2, r3
 800364a:	d001      	beq.n	8003650 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e030      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b00      	cmp	r3, #0
 800365a:	d008      	beq.n	800366e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800365c:	4b18      	ldr	r3, [pc, #96]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	4915      	ldr	r1, [pc, #84]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 800366a:	4313      	orrs	r3, r2
 800366c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d009      	beq.n	800368e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800367a:	4b11      	ldr	r3, [pc, #68]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	00db      	lsls	r3, r3, #3
 8003688:	490d      	ldr	r1, [pc, #52]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 800368a:	4313      	orrs	r3, r2
 800368c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800368e:	f000 f81d 	bl	80036cc <HAL_RCC_GetSysClockFreq>
 8003692:	4601      	mov	r1, r0
 8003694:	4b0a      	ldr	r3, [pc, #40]	; (80036c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	091b      	lsrs	r3, r3, #4
 800369a:	f003 030f 	and.w	r3, r3, #15
 800369e:	4a09      	ldr	r2, [pc, #36]	; (80036c4 <HAL_RCC_ClockConfig+0x1bc>)
 80036a0:	5cd3      	ldrb	r3, [r2, r3]
 80036a2:	fa21 f303 	lsr.w	r3, r1, r3
 80036a6:	4a08      	ldr	r2, [pc, #32]	; (80036c8 <HAL_RCC_ClockConfig+0x1c0>)
 80036a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80036aa:	2000      	movs	r0, #0
 80036ac:	f7fc ff2e 	bl	800050c <HAL_InitTick>

  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	40023c00 	.word	0x40023c00
 80036c0:	40023800 	.word	0x40023800
 80036c4:	08007dbc 	.word	0x08007dbc
 80036c8:	20000028 	.word	0x20000028

080036cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036ce:	b085      	sub	sp, #20
 80036d0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	607b      	str	r3, [r7, #4]
 80036d6:	2300      	movs	r3, #0
 80036d8:	60fb      	str	r3, [r7, #12]
 80036da:	2300      	movs	r3, #0
 80036dc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036e2:	4b63      	ldr	r3, [pc, #396]	; (8003870 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f003 030c 	and.w	r3, r3, #12
 80036ea:	2b04      	cmp	r3, #4
 80036ec:	d007      	beq.n	80036fe <HAL_RCC_GetSysClockFreq+0x32>
 80036ee:	2b08      	cmp	r3, #8
 80036f0:	d008      	beq.n	8003704 <HAL_RCC_GetSysClockFreq+0x38>
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f040 80b4 	bne.w	8003860 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036f8:	4b5e      	ldr	r3, [pc, #376]	; (8003874 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80036fa:	60bb      	str	r3, [r7, #8]
       break;
 80036fc:	e0b3      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036fe:	4b5e      	ldr	r3, [pc, #376]	; (8003878 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003700:	60bb      	str	r3, [r7, #8]
      break;
 8003702:	e0b0      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003704:	4b5a      	ldr	r3, [pc, #360]	; (8003870 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800370c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800370e:	4b58      	ldr	r3, [pc, #352]	; (8003870 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d04a      	beq.n	80037b0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800371a:	4b55      	ldr	r3, [pc, #340]	; (8003870 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	099b      	lsrs	r3, r3, #6
 8003720:	f04f 0400 	mov.w	r4, #0
 8003724:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003728:	f04f 0200 	mov.w	r2, #0
 800372c:	ea03 0501 	and.w	r5, r3, r1
 8003730:	ea04 0602 	and.w	r6, r4, r2
 8003734:	4629      	mov	r1, r5
 8003736:	4632      	mov	r2, r6
 8003738:	f04f 0300 	mov.w	r3, #0
 800373c:	f04f 0400 	mov.w	r4, #0
 8003740:	0154      	lsls	r4, r2, #5
 8003742:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003746:	014b      	lsls	r3, r1, #5
 8003748:	4619      	mov	r1, r3
 800374a:	4622      	mov	r2, r4
 800374c:	1b49      	subs	r1, r1, r5
 800374e:	eb62 0206 	sbc.w	r2, r2, r6
 8003752:	f04f 0300 	mov.w	r3, #0
 8003756:	f04f 0400 	mov.w	r4, #0
 800375a:	0194      	lsls	r4, r2, #6
 800375c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003760:	018b      	lsls	r3, r1, #6
 8003762:	1a5b      	subs	r3, r3, r1
 8003764:	eb64 0402 	sbc.w	r4, r4, r2
 8003768:	f04f 0100 	mov.w	r1, #0
 800376c:	f04f 0200 	mov.w	r2, #0
 8003770:	00e2      	lsls	r2, r4, #3
 8003772:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003776:	00d9      	lsls	r1, r3, #3
 8003778:	460b      	mov	r3, r1
 800377a:	4614      	mov	r4, r2
 800377c:	195b      	adds	r3, r3, r5
 800377e:	eb44 0406 	adc.w	r4, r4, r6
 8003782:	f04f 0100 	mov.w	r1, #0
 8003786:	f04f 0200 	mov.w	r2, #0
 800378a:	0262      	lsls	r2, r4, #9
 800378c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003790:	0259      	lsls	r1, r3, #9
 8003792:	460b      	mov	r3, r1
 8003794:	4614      	mov	r4, r2
 8003796:	4618      	mov	r0, r3
 8003798:	4621      	mov	r1, r4
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f04f 0400 	mov.w	r4, #0
 80037a0:	461a      	mov	r2, r3
 80037a2:	4623      	mov	r3, r4
 80037a4:	f7fc fd10 	bl	80001c8 <__aeabi_uldivmod>
 80037a8:	4603      	mov	r3, r0
 80037aa:	460c      	mov	r4, r1
 80037ac:	60fb      	str	r3, [r7, #12]
 80037ae:	e049      	b.n	8003844 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037b0:	4b2f      	ldr	r3, [pc, #188]	; (8003870 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	099b      	lsrs	r3, r3, #6
 80037b6:	f04f 0400 	mov.w	r4, #0
 80037ba:	f240 11ff 	movw	r1, #511	; 0x1ff
 80037be:	f04f 0200 	mov.w	r2, #0
 80037c2:	ea03 0501 	and.w	r5, r3, r1
 80037c6:	ea04 0602 	and.w	r6, r4, r2
 80037ca:	4629      	mov	r1, r5
 80037cc:	4632      	mov	r2, r6
 80037ce:	f04f 0300 	mov.w	r3, #0
 80037d2:	f04f 0400 	mov.w	r4, #0
 80037d6:	0154      	lsls	r4, r2, #5
 80037d8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80037dc:	014b      	lsls	r3, r1, #5
 80037de:	4619      	mov	r1, r3
 80037e0:	4622      	mov	r2, r4
 80037e2:	1b49      	subs	r1, r1, r5
 80037e4:	eb62 0206 	sbc.w	r2, r2, r6
 80037e8:	f04f 0300 	mov.w	r3, #0
 80037ec:	f04f 0400 	mov.w	r4, #0
 80037f0:	0194      	lsls	r4, r2, #6
 80037f2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80037f6:	018b      	lsls	r3, r1, #6
 80037f8:	1a5b      	subs	r3, r3, r1
 80037fa:	eb64 0402 	sbc.w	r4, r4, r2
 80037fe:	f04f 0100 	mov.w	r1, #0
 8003802:	f04f 0200 	mov.w	r2, #0
 8003806:	00e2      	lsls	r2, r4, #3
 8003808:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800380c:	00d9      	lsls	r1, r3, #3
 800380e:	460b      	mov	r3, r1
 8003810:	4614      	mov	r4, r2
 8003812:	195b      	adds	r3, r3, r5
 8003814:	eb44 0406 	adc.w	r4, r4, r6
 8003818:	f04f 0100 	mov.w	r1, #0
 800381c:	f04f 0200 	mov.w	r2, #0
 8003820:	02a2      	lsls	r2, r4, #10
 8003822:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003826:	0299      	lsls	r1, r3, #10
 8003828:	460b      	mov	r3, r1
 800382a:	4614      	mov	r4, r2
 800382c:	4618      	mov	r0, r3
 800382e:	4621      	mov	r1, r4
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f04f 0400 	mov.w	r4, #0
 8003836:	461a      	mov	r2, r3
 8003838:	4623      	mov	r3, r4
 800383a:	f7fc fcc5 	bl	80001c8 <__aeabi_uldivmod>
 800383e:	4603      	mov	r3, r0
 8003840:	460c      	mov	r4, r1
 8003842:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003844:	4b0a      	ldr	r3, [pc, #40]	; (8003870 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	0c1b      	lsrs	r3, r3, #16
 800384a:	f003 0303 	and.w	r3, r3, #3
 800384e:	3301      	adds	r3, #1
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	fbb2 f3f3 	udiv	r3, r2, r3
 800385c:	60bb      	str	r3, [r7, #8]
      break;
 800385e:	e002      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003860:	4b04      	ldr	r3, [pc, #16]	; (8003874 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003862:	60bb      	str	r3, [r7, #8]
      break;
 8003864:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003866:	68bb      	ldr	r3, [r7, #8]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3714      	adds	r7, #20
 800386c:	46bd      	mov	sp, r7
 800386e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003870:	40023800 	.word	0x40023800
 8003874:	00f42400 	.word	0x00f42400
 8003878:	007a1200 	.word	0x007a1200

0800387c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003880:	4b03      	ldr	r3, [pc, #12]	; (8003890 <HAL_RCC_GetHCLKFreq+0x14>)
 8003882:	681b      	ldr	r3, [r3, #0]
}
 8003884:	4618      	mov	r0, r3
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	20000028 	.word	0x20000028

08003894 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003898:	f7ff fff0 	bl	800387c <HAL_RCC_GetHCLKFreq>
 800389c:	4601      	mov	r1, r0
 800389e:	4b05      	ldr	r3, [pc, #20]	; (80038b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	0a9b      	lsrs	r3, r3, #10
 80038a4:	f003 0307 	and.w	r3, r3, #7
 80038a8:	4a03      	ldr	r2, [pc, #12]	; (80038b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038aa:	5cd3      	ldrb	r3, [r2, r3]
 80038ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	40023800 	.word	0x40023800
 80038b8:	08007dcc 	.word	0x08007dcc

080038bc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038c4:	2300      	movs	r3, #0
 80038c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0301 	and.w	r3, r3, #1
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d105      	bne.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d035      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038e4:	4b62      	ldr	r3, [pc, #392]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038ea:	f7fc fe53 	bl	8000594 <HAL_GetTick>
 80038ee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038f0:	e008      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80038f2:	f7fc fe4f 	bl	8000594 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d901      	bls.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e0b0      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003904:	4b5b      	ldr	r3, [pc, #364]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1f0      	bne.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	019a      	lsls	r2, r3, #6
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	071b      	lsls	r3, r3, #28
 800391c:	4955      	ldr	r1, [pc, #340]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800391e:	4313      	orrs	r3, r2
 8003920:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003924:	4b52      	ldr	r3, [pc, #328]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003926:	2201      	movs	r2, #1
 8003928:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800392a:	f7fc fe33 	bl	8000594 <HAL_GetTick>
 800392e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003930:	e008      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003932:	f7fc fe2f 	bl	8000594 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d901      	bls.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	e090      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003944:	4b4b      	ldr	r3, [pc, #300]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d0f0      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0302 	and.w	r3, r3, #2
 8003958:	2b00      	cmp	r3, #0
 800395a:	f000 8083 	beq.w	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800395e:	2300      	movs	r3, #0
 8003960:	60fb      	str	r3, [r7, #12]
 8003962:	4b44      	ldr	r3, [pc, #272]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003966:	4a43      	ldr	r2, [pc, #268]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800396c:	6413      	str	r3, [r2, #64]	; 0x40
 800396e:	4b41      	ldr	r3, [pc, #260]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003976:	60fb      	str	r3, [r7, #12]
 8003978:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800397a:	4b3f      	ldr	r3, [pc, #252]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a3e      	ldr	r2, [pc, #248]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003980:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003984:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003986:	f7fc fe05 	bl	8000594 <HAL_GetTick>
 800398a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800398c:	e008      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800398e:	f7fc fe01 	bl	8000594 <HAL_GetTick>
 8003992:	4602      	mov	r2, r0
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	2b02      	cmp	r3, #2
 800399a:	d901      	bls.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e062      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80039a0:	4b35      	ldr	r3, [pc, #212]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d0f0      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039ac:	4b31      	ldr	r3, [pc, #196]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039b4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d02f      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x160>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039c4:	693a      	ldr	r2, [r7, #16]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d028      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039ca:	4b2a      	ldr	r3, [pc, #168]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039d2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039d4:	4b29      	ldr	r3, [pc, #164]	; (8003a7c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80039d6:	2201      	movs	r2, #1
 80039d8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039da:	4b28      	ldr	r3, [pc, #160]	; (8003a7c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80039e0:	4a24      	ldr	r2, [pc, #144]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80039e6:	4b23      	ldr	r3, [pc, #140]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d114      	bne.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80039f2:	f7fc fdcf 	bl	8000594 <HAL_GetTick>
 80039f6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039f8:	e00a      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039fa:	f7fc fdcb 	bl	8000594 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d901      	bls.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e02a      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a10:	4b18      	ldr	r3, [pc, #96]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d0ee      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a28:	d10d      	bne.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003a2a:	4b12      	ldr	r3, [pc, #72]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003a3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a3e:	490d      	ldr	r1, [pc, #52]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	608b      	str	r3, [r1, #8]
 8003a44:	e005      	b.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003a46:	4b0b      	ldr	r3, [pc, #44]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	4a0a      	ldr	r2, [pc, #40]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a4c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003a50:	6093      	str	r3, [r2, #8]
 8003a52:	4b08      	ldr	r3, [pc, #32]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a54:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a5e:	4905      	ldr	r1, [pc, #20]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3718      	adds	r7, #24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	42470068 	.word	0x42470068
 8003a74:	40023800 	.word	0x40023800
 8003a78:	40007000 	.word	0x40007000
 8003a7c:	42470e40 	.word	0x42470e40

08003a80 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b087      	sub	sp, #28
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d13d      	bne.n	8003b1a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003a9e:	4b22      	ldr	r3, [pc, #136]	; (8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003aa6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d004      	beq.n	8003ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d12f      	bne.n	8003b12 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003ab2:	4b1e      	ldr	r3, [pc, #120]	; (8003b2c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003ab4:	617b      	str	r3, [r7, #20]
          break;
 8003ab6:	e02f      	b.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003ab8:	4b1b      	ldr	r3, [pc, #108]	; (8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ac0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ac4:	d108      	bne.n	8003ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003ac6:	4b18      	ldr	r3, [pc, #96]	; (8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ace:	4a18      	ldr	r2, [pc, #96]	; (8003b30 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad4:	613b      	str	r3, [r7, #16]
 8003ad6:	e007      	b.n	8003ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003ad8:	4b13      	ldr	r3, [pc, #76]	; (8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ae0:	4a14      	ldr	r2, [pc, #80]	; (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003ae8:	4b0f      	ldr	r3, [pc, #60]	; (8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003aea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003aee:	099b      	lsrs	r3, r3, #6
 8003af0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	fb02 f303 	mul.w	r3, r2, r3
 8003afa:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003afc:	4b0a      	ldr	r3, [pc, #40]	; (8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b02:	0f1b      	lsrs	r3, r3, #28
 8003b04:	f003 0307 	and.w	r3, r3, #7
 8003b08:	68ba      	ldr	r2, [r7, #8]
 8003b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0e:	617b      	str	r3, [r7, #20]
          break;
 8003b10:	e002      	b.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003b12:	2300      	movs	r3, #0
 8003b14:	617b      	str	r3, [r7, #20]
          break;
 8003b16:	bf00      	nop
        }
      }
      break;
 8003b18:	bf00      	nop
    }
  }
  return frequency;
 8003b1a:	697b      	ldr	r3, [r7, #20]
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	371c      	adds	r7, #28
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	00bb8000 	.word	0x00bb8000
 8003b30:	007a1200 	.word	0x007a1200
 8003b34:	00f42400 	.word	0x00f42400

08003b38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e056      	b.n	8003bf8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d106      	bne.n	8003b6a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f003 fbc1 	bl	80072ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2202      	movs	r2, #2
 8003b6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b80:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	431a      	orrs	r2, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	431a      	orrs	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	431a      	orrs	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	431a      	orrs	r2, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	69db      	ldr	r3, [r3, #28]
 8003bac:	431a      	orrs	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	ea42 0103 	orr.w	r1, r2, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	0c1b      	lsrs	r3, r3, #16
 8003bc8:	f003 0104 	and.w	r1, r3, #4
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	430a      	orrs	r2, r1
 8003bd6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	69da      	ldr	r2, [r3, #28]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003be6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3708      	adds	r7, #8
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	603b      	str	r3, [r7, #0]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c10:	2300      	movs	r3, #0
 8003c12:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d101      	bne.n	8003c22 <HAL_SPI_Transmit+0x22>
 8003c1e:	2302      	movs	r3, #2
 8003c20:	e11e      	b.n	8003e60 <HAL_SPI_Transmit+0x260>
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2201      	movs	r2, #1
 8003c26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c2a:	f7fc fcb3 	bl	8000594 <HAL_GetTick>
 8003c2e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003c30:	88fb      	ldrh	r3, [r7, #6]
 8003c32:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d002      	beq.n	8003c46 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003c40:	2302      	movs	r3, #2
 8003c42:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c44:	e103      	b.n	8003e4e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d002      	beq.n	8003c52 <HAL_SPI_Transmit+0x52>
 8003c4c:	88fb      	ldrh	r3, [r7, #6]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d102      	bne.n	8003c58 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c56:	e0fa      	b.n	8003e4e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2203      	movs	r2, #3
 8003c5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	68ba      	ldr	r2, [r7, #8]
 8003c6a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	88fa      	ldrh	r2, [r7, #6]
 8003c70:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	88fa      	ldrh	r2, [r7, #6]
 8003c76:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2200      	movs	r2, #0
 8003c88:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2200      	movs	r2, #0
 8003c94:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c9e:	d107      	bne.n	8003cb0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003cae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cba:	2b40      	cmp	r3, #64	; 0x40
 8003cbc:	d007      	beq.n	8003cce <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ccc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cd6:	d14b      	bne.n	8003d70 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d002      	beq.n	8003ce6 <HAL_SPI_Transmit+0xe6>
 8003ce0:	8afb      	ldrh	r3, [r7, #22]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d13e      	bne.n	8003d64 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cea:	881a      	ldrh	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf6:	1c9a      	adds	r2, r3, #2
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	3b01      	subs	r3, #1
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d0a:	e02b      	b.n	8003d64 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d112      	bne.n	8003d40 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1e:	881a      	ldrh	r2, [r3, #0]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2a:	1c9a      	adds	r2, r3, #2
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	3b01      	subs	r3, #1
 8003d38:	b29a      	uxth	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	86da      	strh	r2, [r3, #54]	; 0x36
 8003d3e:	e011      	b.n	8003d64 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d40:	f7fc fc28 	bl	8000594 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	683a      	ldr	r2, [r7, #0]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d803      	bhi.n	8003d58 <HAL_SPI_Transmit+0x158>
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d56:	d102      	bne.n	8003d5e <HAL_SPI_Transmit+0x15e>
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d102      	bne.n	8003d64 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003d62:	e074      	b.n	8003e4e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d1ce      	bne.n	8003d0c <HAL_SPI_Transmit+0x10c>
 8003d6e:	e04c      	b.n	8003e0a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d002      	beq.n	8003d7e <HAL_SPI_Transmit+0x17e>
 8003d78:	8afb      	ldrh	r3, [r7, #22]
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d140      	bne.n	8003e00 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	330c      	adds	r3, #12
 8003d88:	7812      	ldrb	r2, [r2, #0]
 8003d8a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d90:	1c5a      	adds	r2, r3, #1
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003da4:	e02c      	b.n	8003e00 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d113      	bne.n	8003ddc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	330c      	adds	r3, #12
 8003dbe:	7812      	ldrb	r2, [r2, #0]
 8003dc0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc6:	1c5a      	adds	r2, r3, #1
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	86da      	strh	r2, [r3, #54]	; 0x36
 8003dda:	e011      	b.n	8003e00 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ddc:	f7fc fbda 	bl	8000594 <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d803      	bhi.n	8003df4 <HAL_SPI_Transmit+0x1f4>
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df2:	d102      	bne.n	8003dfa <HAL_SPI_Transmit+0x1fa>
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d102      	bne.n	8003e00 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003dfe:	e026      	b.n	8003e4e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1cd      	bne.n	8003da6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	6839      	ldr	r1, [r7, #0]
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f000 f9b2 	bl	8004178 <SPI_EndRxTxTransaction>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d002      	beq.n	8003e20 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d10a      	bne.n	8003e3e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e28:	2300      	movs	r3, #0
 8003e2a:	613b      	str	r3, [r7, #16]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	613b      	str	r3, [r7, #16]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	613b      	str	r3, [r7, #16]
 8003e3c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d002      	beq.n	8003e4c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	77fb      	strb	r3, [r7, #31]
 8003e4a:	e000      	b.n	8003e4e <HAL_SPI_Transmit+0x24e>
  }

error:
 8003e4c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003e5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3720      	adds	r7, #32
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b088      	sub	sp, #32
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	099b      	lsrs	r3, r3, #6
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d10f      	bne.n	8003eac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00a      	beq.n	8003eac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	099b      	lsrs	r3, r3, #6
 8003e9a:	f003 0301 	and.w	r3, r3, #1
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d004      	beq.n	8003eac <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	4798      	blx	r3
    return;
 8003eaa:	e0d8      	b.n	800405e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	085b      	lsrs	r3, r3, #1
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d00a      	beq.n	8003ece <HAL_SPI_IRQHandler+0x66>
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	09db      	lsrs	r3, r3, #7
 8003ebc:	f003 0301 	and.w	r3, r3, #1
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d004      	beq.n	8003ece <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	4798      	blx	r3
    return;
 8003ecc:	e0c7      	b.n	800405e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	095b      	lsrs	r3, r3, #5
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d10c      	bne.n	8003ef4 <HAL_SPI_IRQHandler+0x8c>
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	099b      	lsrs	r3, r3, #6
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d106      	bne.n	8003ef4 <HAL_SPI_IRQHandler+0x8c>
 8003ee6:	69bb      	ldr	r3, [r7, #24]
 8003ee8:	0a1b      	lsrs	r3, r3, #8
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 80b5 	beq.w	800405e <HAL_SPI_IRQHandler+0x1f6>
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	095b      	lsrs	r3, r3, #5
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f000 80ae 	beq.w	800405e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	099b      	lsrs	r3, r3, #6
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d023      	beq.n	8003f56 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b03      	cmp	r3, #3
 8003f18:	d011      	beq.n	8003f3e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f1e:	f043 0204 	orr.w	r2, r3, #4
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f26:	2300      	movs	r3, #0
 8003f28:	617b      	str	r3, [r7, #20]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	617b      	str	r3, [r7, #20]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	617b      	str	r3, [r7, #20]
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	e00b      	b.n	8003f56 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f3e:	2300      	movs	r3, #0
 8003f40:	613b      	str	r3, [r7, #16]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	613b      	str	r3, [r7, #16]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	613b      	str	r3, [r7, #16]
 8003f52:	693b      	ldr	r3, [r7, #16]
        return;
 8003f54:	e083      	b.n	800405e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	095b      	lsrs	r3, r3, #5
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d014      	beq.n	8003f8c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f66:	f043 0201 	orr.w	r2, r3, #1
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003f6e:	2300      	movs	r3, #0
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	60fb      	str	r3, [r7, #12]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f88:	601a      	str	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	0a1b      	lsrs	r3, r3, #8
 8003f90:	f003 0301 	and.w	r3, r3, #1
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00c      	beq.n	8003fb2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f9c:	f043 0208 	orr.w	r2, r3, #8
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	60bb      	str	r3, [r7, #8]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	60bb      	str	r3, [r7, #8]
 8003fb0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d050      	beq.n	800405c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003fc8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	f003 0302 	and.w	r3, r3, #2
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d104      	bne.n	8003fe6 <HAL_SPI_IRQHandler+0x17e>
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d034      	beq.n	8004050 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0203 	bic.w	r2, r2, #3
 8003ff4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d011      	beq.n	8004022 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004002:	4a18      	ldr	r2, [pc, #96]	; (8004064 <HAL_SPI_IRQHandler+0x1fc>)
 8004004:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800400a:	4618      	mov	r0, r3
 800400c:	f7fc fc01 	bl	8000812 <HAL_DMA_Abort_IT>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d005      	beq.n	8004022 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800401a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004026:	2b00      	cmp	r3, #0
 8004028:	d016      	beq.n	8004058 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800402e:	4a0d      	ldr	r2, [pc, #52]	; (8004064 <HAL_SPI_IRQHandler+0x1fc>)
 8004030:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004036:	4618      	mov	r0, r3
 8004038:	f7fc fbeb 	bl	8000812 <HAL_DMA_Abort_IT>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00a      	beq.n	8004058 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004046:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800404e:	e003      	b.n	8004058 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f000 f809 	bl	8004068 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004056:	e000      	b.n	800405a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004058:	bf00      	nop
    return;
 800405a:	bf00      	nop
 800405c:	bf00      	nop
  }
}
 800405e:	3720      	adds	r7, #32
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	0800407d 	.word	0x0800407d

08004068 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004088:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f7ff ffe6 	bl	8004068 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800409c:	bf00      	nop
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	603b      	str	r3, [r7, #0]
 80040b0:	4613      	mov	r3, r2
 80040b2:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040b4:	e04c      	b.n	8004150 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040bc:	d048      	beq.n	8004150 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80040be:	f7fc fa69 	bl	8000594 <HAL_GetTick>
 80040c2:	4602      	mov	r2, r0
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	683a      	ldr	r2, [r7, #0]
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d902      	bls.n	80040d4 <SPI_WaitFlagStateUntilTimeout+0x30>
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d13d      	bne.n	8004150 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80040e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040ec:	d111      	bne.n	8004112 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040f6:	d004      	beq.n	8004102 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004100:	d107      	bne.n	8004112 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004110:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004116:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800411a:	d10f      	bne.n	800413c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800412a:	601a      	str	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800413a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e00f      	b.n	8004170 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	689a      	ldr	r2, [r3, #8]
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	4013      	ands	r3, r2
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	429a      	cmp	r2, r3
 800415e:	bf0c      	ite	eq
 8004160:	2301      	moveq	r3, #1
 8004162:	2300      	movne	r3, #0
 8004164:	b2db      	uxtb	r3, r3
 8004166:	461a      	mov	r2, r3
 8004168:	79fb      	ldrb	r3, [r7, #7]
 800416a:	429a      	cmp	r2, r3
 800416c:	d1a3      	bne.n	80040b6 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b088      	sub	sp, #32
 800417c:	af02      	add	r7, sp, #8
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004184:	4b1b      	ldr	r3, [pc, #108]	; (80041f4 <SPI_EndRxTxTransaction+0x7c>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a1b      	ldr	r2, [pc, #108]	; (80041f8 <SPI_EndRxTxTransaction+0x80>)
 800418a:	fba2 2303 	umull	r2, r3, r2, r3
 800418e:	0d5b      	lsrs	r3, r3, #21
 8004190:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004194:	fb02 f303 	mul.w	r3, r2, r3
 8004198:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041a2:	d112      	bne.n	80041ca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	9300      	str	r3, [sp, #0]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	2200      	movs	r2, #0
 80041ac:	2180      	movs	r1, #128	; 0x80
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f7ff ff78 	bl	80040a4 <SPI_WaitFlagStateUntilTimeout>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d016      	beq.n	80041e8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041be:	f043 0220 	orr.w	r2, r3, #32
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e00f      	b.n	80041ea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00a      	beq.n	80041e6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	3b01      	subs	r3, #1
 80041d4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041e0:	2b80      	cmp	r3, #128	; 0x80
 80041e2:	d0f2      	beq.n	80041ca <SPI_EndRxTxTransaction+0x52>
 80041e4:	e000      	b.n	80041e8 <SPI_EndRxTxTransaction+0x70>
        break;
 80041e6:	bf00      	nop
  }

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3718      	adds	r7, #24
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	20000028 	.word	0x20000028
 80041f8:	165e9f81 	.word	0x165e9f81

080041fc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80041fc:	b084      	sub	sp, #16
 80041fe:	b580      	push	{r7, lr}
 8004200:	b084      	sub	sp, #16
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
 8004206:	f107 001c 	add.w	r0, r7, #28
 800420a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800420e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004210:	2b01      	cmp	r3, #1
 8004212:	d122      	bne.n	800425a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004218:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004228:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800423c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800423e:	2b01      	cmp	r3, #1
 8004240:	d105      	bne.n	800424e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 f94a 	bl	80044e8 <USB_CoreReset>
 8004254:	4603      	mov	r3, r0
 8004256:	73fb      	strb	r3, [r7, #15]
 8004258:	e01a      	b.n	8004290 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f93e 	bl	80044e8 <USB_CoreReset>
 800426c:	4603      	mov	r3, r0
 800426e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004270:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004272:	2b00      	cmp	r3, #0
 8004274:	d106      	bne.n	8004284 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800427a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	639a      	str	r2, [r3, #56]	; 0x38
 8004282:	e005      	b.n	8004290 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004288:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004292:	2b01      	cmp	r3, #1
 8004294:	d10b      	bne.n	80042ae <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f043 0206 	orr.w	r2, r3, #6
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f043 0220 	orr.w	r2, r3, #32
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80042ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3710      	adds	r7, #16
 80042b4:	46bd      	mov	sp, r7
 80042b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80042ba:	b004      	add	sp, #16
 80042bc:	4770      	bx	lr

080042be <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80042be:	b480      	push	{r7}
 80042c0:	b083      	sub	sp, #12
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f043 0201 	orr.w	r2, r3, #1
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f023 0201 	bic.w	r2, r3, #1
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	370c      	adds	r7, #12
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr

08004302 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004302:	b580      	push	{r7, lr}
 8004304:	b082      	sub	sp, #8
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
 800430a:	460b      	mov	r3, r1
 800430c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800431a:	78fb      	ldrb	r3, [r7, #3]
 800431c:	2b01      	cmp	r3, #1
 800431e:	d106      	bne.n	800432e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	60da      	str	r2, [r3, #12]
 800432c:	e00b      	b.n	8004346 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800432e:	78fb      	ldrb	r3, [r7, #3]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d106      	bne.n	8004342 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	60da      	str	r2, [r3, #12]
 8004340:	e001      	b.n	8004346 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e003      	b.n	800434e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004346:	2032      	movs	r0, #50	; 0x32
 8004348:	f7fc f930 	bl	80005ac <HAL_Delay>

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
	...

08004358 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8004362:	2300      	movs	r3, #0
 8004364:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	019b      	lsls	r3, r3, #6
 800436a:	f043 0220 	orr.w	r2, r3, #32
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	3301      	adds	r3, #1
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	4a09      	ldr	r2, [pc, #36]	; (80043a0 <USB_FlushTxFifo+0x48>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d901      	bls.n	8004384 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e006      	b.n	8004392 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	f003 0320 	and.w	r3, r3, #32
 800438c:	2b20      	cmp	r3, #32
 800438e:	d0f0      	beq.n	8004372 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3714      	adds	r7, #20
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	00030d40 	.word	0x00030d40

080043a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80043ac:	2300      	movs	r3, #0
 80043ae:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2210      	movs	r2, #16
 80043b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	3301      	adds	r3, #1
 80043ba:	60fb      	str	r3, [r7, #12]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	4a09      	ldr	r2, [pc, #36]	; (80043e4 <USB_FlushRxFifo+0x40>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d901      	bls.n	80043c8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80043c4:	2303      	movs	r3, #3
 80043c6:	e006      	b.n	80043d6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	f003 0310 	and.w	r3, r3, #16
 80043d0:	2b10      	cmp	r3, #16
 80043d2:	d0f0      	beq.n	80043b6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3714      	adds	r7, #20
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	00030d40 	.word	0x00030d40

080043e8 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b089      	sub	sp, #36	; 0x24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	4611      	mov	r1, r2
 80043f4:	461a      	mov	r2, r3
 80043f6:	460b      	mov	r3, r1
 80043f8:	71fb      	strb	r3, [r7, #7]
 80043fa:	4613      	mov	r3, r2
 80043fc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8004406:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800440a:	2b00      	cmp	r3, #0
 800440c:	d11a      	bne.n	8004444 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800440e:	88bb      	ldrh	r3, [r7, #4]
 8004410:	3303      	adds	r3, #3
 8004412:	089b      	lsrs	r3, r3, #2
 8004414:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004416:	2300      	movs	r3, #0
 8004418:	61bb      	str	r3, [r7, #24]
 800441a:	e00f      	b.n	800443c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800441c:	79fb      	ldrb	r3, [r7, #7]
 800441e:	031a      	lsls	r2, r3, #12
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	4413      	add	r3, r2
 8004424:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004428:	461a      	mov	r2, r3
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	3304      	adds	r3, #4
 8004434:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	3301      	adds	r3, #1
 800443a:	61bb      	str	r3, [r7, #24]
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	429a      	cmp	r2, r3
 8004442:	d3eb      	bcc.n	800441c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3724      	adds	r7, #36	; 0x24
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr

08004452 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004452:	b480      	push	{r7}
 8004454:	b089      	sub	sp, #36	; 0x24
 8004456:	af00      	add	r7, sp, #0
 8004458:	60f8      	str	r0, [r7, #12]
 800445a:	60b9      	str	r1, [r7, #8]
 800445c:	4613      	mov	r3, r2
 800445e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8004468:	88fb      	ldrh	r3, [r7, #6]
 800446a:	3303      	adds	r3, #3
 800446c:	089b      	lsrs	r3, r3, #2
 800446e:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8004470:	2300      	movs	r3, #0
 8004472:	61bb      	str	r3, [r7, #24]
 8004474:	e00b      	b.n	800448e <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	601a      	str	r2, [r3, #0]
    pDest++;
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	3304      	adds	r3, #4
 8004486:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	3301      	adds	r3, #1
 800448c:	61bb      	str	r3, [r7, #24]
 800448e:	69ba      	ldr	r2, [r7, #24]
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	429a      	cmp	r2, r3
 8004494:	d3ef      	bcc.n	8004476 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8004496:	69fb      	ldr	r3, [r7, #28]
}
 8004498:	4618      	mov	r0, r3
 800449a:	3724      	adds	r7, #36	; 0x24
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	695b      	ldr	r3, [r3, #20]
 80044b0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	68fa      	ldr	r2, [r7, #12]
 80044b8:	4013      	ands	r3, r2
 80044ba:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80044bc:	68fb      	ldr	r3, [r7, #12]
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3714      	adds	r7, #20
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr

080044ca <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b083      	sub	sp, #12
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	f003 0301 	and.w	r3, r3, #1
}
 80044da:	4618      	mov	r0, r3
 80044dc:	370c      	adds	r7, #12
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
	...

080044e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80044f0:	2300      	movs	r3, #0
 80044f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	3301      	adds	r3, #1
 80044f8:	60fb      	str	r3, [r7, #12]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	4a13      	ldr	r2, [pc, #76]	; (800454c <USB_CoreReset+0x64>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d901      	bls.n	8004506 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e01b      	b.n	800453e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	2b00      	cmp	r3, #0
 800450c:	daf2      	bge.n	80044f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800450e:	2300      	movs	r3, #0
 8004510:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	f043 0201 	orr.w	r2, r3, #1
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	3301      	adds	r3, #1
 8004522:	60fb      	str	r3, [r7, #12]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4a09      	ldr	r2, [pc, #36]	; (800454c <USB_CoreReset+0x64>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d901      	bls.n	8004530 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e006      	b.n	800453e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	f003 0301 	and.w	r3, r3, #1
 8004538:	2b01      	cmp	r3, #1
 800453a:	d0f0      	beq.n	800451e <USB_CoreReset+0x36>

  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	00030d40 	.word	0x00030d40

08004550 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004550:	b084      	sub	sp, #16
 8004552:	b580      	push	{r7, lr}
 8004554:	b084      	sub	sp, #16
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
 800455a:	f107 001c 	add.w	r0, r7, #28
 800455e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800456c:	461a      	mov	r2, r3
 800456e:	2300      	movs	r3, #0
 8004570:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004576:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004582:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800458e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800459a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d018      	beq.n	80045d4 <USB_HostInit+0x84>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	2b03      	cmp	r3, #3
 80045a6:	d10a      	bne.n	80045be <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68ba      	ldr	r2, [r7, #8]
 80045b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80045b6:	f043 0304 	orr.w	r3, r3, #4
 80045ba:	6013      	str	r3, [r2, #0]
 80045bc:	e014      	b.n	80045e8 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80045cc:	f023 0304 	bic.w	r3, r3, #4
 80045d0:	6013      	str	r3, [r2, #0]
 80045d2:	e009      	b.n	80045e8 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68ba      	ldr	r2, [r7, #8]
 80045de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80045e2:	f023 0304 	bic.w	r3, r3, #4
 80045e6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80045e8:	2110      	movs	r1, #16
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f7ff feb4 	bl	8004358 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f7ff fed7 	bl	80043a4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80045f6:	2300      	movs	r3, #0
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	e015      	b.n	8004628 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	015a      	lsls	r2, r3, #5
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	4413      	add	r3, r2
 8004604:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004608:	461a      	mov	r2, r3
 800460a:	f04f 33ff 	mov.w	r3, #4294967295
 800460e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	015a      	lsls	r2, r3, #5
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	4413      	add	r3, r2
 8004618:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800461c:	461a      	mov	r2, r3
 800461e:	2300      	movs	r3, #0
 8004620:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	3301      	adds	r3, #1
 8004626:	60fb      	str	r3, [r7, #12]
 8004628:	6a3b      	ldr	r3, [r7, #32]
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	429a      	cmp	r2, r3
 800462e:	d3e5      	bcc.n	80045fc <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8004630:	2101      	movs	r1, #1
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f8ac 	bl	8004790 <USB_DriveVbus>

  HAL_Delay(200U);
 8004638:	20c8      	movs	r0, #200	; 0xc8
 800463a:	f7fb ffb7 	bl	80005ac <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f04f 32ff 	mov.w	r2, #4294967295
 800464a:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00b      	beq.n	8004670 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800465e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a14      	ldr	r2, [pc, #80]	; (80046b4 <USB_HostInit+0x164>)
 8004664:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a13      	ldr	r2, [pc, #76]	; (80046b8 <USB_HostInit+0x168>)
 800466a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800466e:	e009      	b.n	8004684 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2280      	movs	r2, #128	; 0x80
 8004674:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a10      	ldr	r2, [pc, #64]	; (80046bc <USB_HostInit+0x16c>)
 800467a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a10      	ldr	r2, [pc, #64]	; (80046c0 <USB_HostInit+0x170>)
 8004680:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004686:	2b00      	cmp	r3, #0
 8004688:	d105      	bne.n	8004696 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	f043 0210 	orr.w	r2, r3, #16
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	699a      	ldr	r2, [r3, #24]
 800469a:	4b0a      	ldr	r3, [pc, #40]	; (80046c4 <USB_HostInit+0x174>)
 800469c:	4313      	orrs	r3, r2
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3710      	adds	r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80046ae:	b004      	add	sp, #16
 80046b0:	4770      	bx	lr
 80046b2:	bf00      	nop
 80046b4:	01000200 	.word	0x01000200
 80046b8:	00e00300 	.word	0x00e00300
 80046bc:	00600080 	.word	0x00600080
 80046c0:	004000e0 	.word	0x004000e0
 80046c4:	a3200008 	.word	0xa3200008

080046c8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	460b      	mov	r3, r1
 80046d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80046e6:	f023 0303 	bic.w	r3, r3, #3
 80046ea:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	78fb      	ldrb	r3, [r7, #3]
 80046f6:	f003 0303 	and.w	r3, r3, #3
 80046fa:	68f9      	ldr	r1, [r7, #12]
 80046fc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004700:	4313      	orrs	r3, r2
 8004702:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004704:	78fb      	ldrb	r3, [r7, #3]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d107      	bne.n	800471a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004710:	461a      	mov	r2, r3
 8004712:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004716:	6053      	str	r3, [r2, #4]
 8004718:	e009      	b.n	800472e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800471a:	78fb      	ldrb	r3, [r7, #3]
 800471c:	2b02      	cmp	r3, #2
 800471e:	d106      	bne.n	800472e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004726:	461a      	mov	r2, r3
 8004728:	f241 7370 	movw	r3, #6000	; 0x1770
 800472c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	3714      	adds	r7, #20
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004748:	2300      	movs	r3, #0
 800474a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800475c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004766:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800476a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800476c:	2064      	movs	r0, #100	; 0x64
 800476e:	f7fb ff1d 	bl	80005ac <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800477a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800477e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004780:	200a      	movs	r0, #10
 8004782:	f7fb ff13 	bl	80005ac <HAL_Delay>

  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	3710      	adds	r7, #16
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004790:	b480      	push	{r7}
 8004792:	b085      	sub	sp, #20
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	460b      	mov	r3, r1
 800479a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80047a0:	2300      	movs	r3, #0
 80047a2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80047b4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d109      	bne.n	80047d4 <USB_DriveVbus+0x44>
 80047c0:	78fb      	ldrb	r3, [r7, #3]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d106      	bne.n	80047d4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80047ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80047d2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047de:	d109      	bne.n	80047f4 <USB_DriveVbus+0x64>
 80047e0:	78fb      	ldrb	r3, [r7, #3]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d106      	bne.n	80047f4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80047ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047f2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3714      	adds	r7, #20
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004802:	b480      	push	{r7}
 8004804:	b085      	sub	sp, #20
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800480e:	2300      	movs	r3, #0
 8004810:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	0c5b      	lsrs	r3, r3, #17
 8004820:	f003 0303 	and.w	r3, r3, #3
}
 8004824:	4618      	mov	r0, r3
 8004826:	3714      	adds	r7, #20
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	b29b      	uxth	r3, r3
}
 8004846:	4618      	mov	r0, r3
 8004848:	3714      	adds	r7, #20
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr
	...

08004854 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8004854:	b480      	push	{r7}
 8004856:	b087      	sub	sp, #28
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	4608      	mov	r0, r1
 800485e:	4611      	mov	r1, r2
 8004860:	461a      	mov	r2, r3
 8004862:	4603      	mov	r3, r0
 8004864:	70fb      	strb	r3, [r7, #3]
 8004866:	460b      	mov	r3, r1
 8004868:	70bb      	strb	r3, [r7, #2]
 800486a:	4613      	mov	r3, r2
 800486c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800486e:	2300      	movs	r3, #0
 8004870:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004876:	78fb      	ldrb	r3, [r7, #3]
 8004878:	015a      	lsls	r2, r3, #5
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	4413      	add	r3, r2
 800487e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004882:	461a      	mov	r2, r3
 8004884:	f04f 33ff 	mov.w	r3, #4294967295
 8004888:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800488a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800488e:	2b03      	cmp	r3, #3
 8004890:	d87e      	bhi.n	8004990 <USB_HC_Init+0x13c>
 8004892:	a201      	add	r2, pc, #4	; (adr r2, 8004898 <USB_HC_Init+0x44>)
 8004894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004898:	080048a9 	.word	0x080048a9
 800489c:	08004953 	.word	0x08004953
 80048a0:	080048a9 	.word	0x080048a9
 80048a4:	08004915 	.word	0x08004915
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80048a8:	78fb      	ldrb	r3, [r7, #3]
 80048aa:	015a      	lsls	r2, r3, #5
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	4413      	add	r3, r2
 80048b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048b4:	461a      	mov	r2, r3
 80048b6:	f240 439d 	movw	r3, #1181	; 0x49d
 80048ba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80048bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	da10      	bge.n	80048e6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80048c4:	78fb      	ldrb	r3, [r7, #3]
 80048c6:	015a      	lsls	r2, r3, #5
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	4413      	add	r3, r2
 80048cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	78fa      	ldrb	r2, [r7, #3]
 80048d4:	0151      	lsls	r1, r2, #5
 80048d6:	68ba      	ldr	r2, [r7, #8]
 80048d8:	440a      	add	r2, r1
 80048da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80048de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048e2:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 80048e4:	e057      	b.n	8004996 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d051      	beq.n	8004996 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 80048f2:	78fb      	ldrb	r3, [r7, #3]
 80048f4:	015a      	lsls	r2, r3, #5
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	4413      	add	r3, r2
 80048fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	78fa      	ldrb	r2, [r7, #3]
 8004902:	0151      	lsls	r1, r2, #5
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	440a      	add	r2, r1
 8004908:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800490c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004910:	60d3      	str	r3, [r2, #12]
      break;
 8004912:	e040      	b.n	8004996 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004914:	78fb      	ldrb	r3, [r7, #3]
 8004916:	015a      	lsls	r2, r3, #5
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	4413      	add	r3, r2
 800491c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004920:	461a      	mov	r2, r3
 8004922:	f240 639d 	movw	r3, #1693	; 0x69d
 8004926:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004928:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800492c:	2b00      	cmp	r3, #0
 800492e:	da34      	bge.n	800499a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004930:	78fb      	ldrb	r3, [r7, #3]
 8004932:	015a      	lsls	r2, r3, #5
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	4413      	add	r3, r2
 8004938:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	78fa      	ldrb	r2, [r7, #3]
 8004940:	0151      	lsls	r1, r2, #5
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	440a      	add	r2, r1
 8004946:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800494a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800494e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004950:	e023      	b.n	800499a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004952:	78fb      	ldrb	r3, [r7, #3]
 8004954:	015a      	lsls	r2, r3, #5
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	4413      	add	r3, r2
 800495a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800495e:	461a      	mov	r2, r3
 8004960:	f240 2325 	movw	r3, #549	; 0x225
 8004964:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004966:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800496a:	2b00      	cmp	r3, #0
 800496c:	da17      	bge.n	800499e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800496e:	78fb      	ldrb	r3, [r7, #3]
 8004970:	015a      	lsls	r2, r3, #5
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	4413      	add	r3, r2
 8004976:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	78fa      	ldrb	r2, [r7, #3]
 800497e:	0151      	lsls	r1, r2, #5
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	440a      	add	r2, r1
 8004984:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004988:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800498c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800498e:	e006      	b.n	800499e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	75fb      	strb	r3, [r7, #23]
      break;
 8004994:	e004      	b.n	80049a0 <USB_HC_Init+0x14c>
      break;
 8004996:	bf00      	nop
 8004998:	e002      	b.n	80049a0 <USB_HC_Init+0x14c>
      break;
 800499a:	bf00      	nop
 800499c:	e000      	b.n	80049a0 <USB_HC_Init+0x14c>
      break;
 800499e:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049a6:	699a      	ldr	r2, [r3, #24]
 80049a8:	78fb      	ldrb	r3, [r7, #3]
 80049aa:	f003 030f 	and.w	r3, r3, #15
 80049ae:	2101      	movs	r1, #1
 80049b0:	fa01 f303 	lsl.w	r3, r1, r3
 80049b4:	68b9      	ldr	r1, [r7, #8]
 80049b6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80049ba:	4313      	orrs	r3, r2
 80049bc:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80049ca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	da03      	bge.n	80049da <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80049d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049d6:	613b      	str	r3, [r7, #16]
 80049d8:	e001      	b.n	80049de <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80049da:	2300      	movs	r3, #0
 80049dc:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 80049de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d103      	bne.n	80049ee <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80049e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	e001      	b.n	80049f2 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80049ee:	2300      	movs	r3, #0
 80049f0:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80049f2:	787b      	ldrb	r3, [r7, #1]
 80049f4:	059b      	lsls	r3, r3, #22
 80049f6:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80049fa:	78bb      	ldrb	r3, [r7, #2]
 80049fc:	02db      	lsls	r3, r3, #11
 80049fe:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004a02:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004a04:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004a08:	049b      	lsls	r3, r3, #18
 8004a0a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004a0e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004a10:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004a12:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004a16:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004a1c:	78fb      	ldrb	r3, [r7, #3]
 8004a1e:	0159      	lsls	r1, r3, #5
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	440b      	add	r3, r1
 8004a24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a28:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004a2e:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8004a30:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004a34:	2b03      	cmp	r3, #3
 8004a36:	d10f      	bne.n	8004a58 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8004a38:	78fb      	ldrb	r3, [r7, #3]
 8004a3a:	015a      	lsls	r2, r3, #5
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	4413      	add	r3, r2
 8004a40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	78fa      	ldrb	r2, [r7, #3]
 8004a48:	0151      	lsls	r1, r2, #5
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	440a      	add	r2, r1
 8004a4e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a52:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004a56:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004a58:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	371c      	adds	r7, #28
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop

08004a68 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b08c      	sub	sp, #48	; 0x30
 8004a6c:	af02      	add	r7, sp, #8
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	4613      	mov	r3, r2
 8004a74:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	785b      	ldrb	r3, [r3, #1]
 8004a7e:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004a80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a84:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d028      	beq.n	8004ae4 <USB_HC_StartXfer+0x7c>
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	791b      	ldrb	r3, [r3, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d124      	bne.n	8004ae4 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10b      	bne.n	8004ab8 <USB_HC_StartXfer+0x50>
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	795b      	ldrb	r3, [r3, #5]
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d107      	bne.n	8004ab8 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	785b      	ldrb	r3, [r3, #1]
 8004aac:	4619      	mov	r1, r3
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f000 fa2e 	bl	8004f10 <USB_DoPing>
      return HAL_OK;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	e112      	b.n	8004cde <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 8004ab8:	79fb      	ldrb	r3, [r7, #7]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d112      	bne.n	8004ae4 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	015a      	lsls	r2, r3, #5
 8004ac2:	6a3b      	ldr	r3, [r7, #32]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	69fa      	ldr	r2, [r7, #28]
 8004ace:	0151      	lsls	r1, r2, #5
 8004ad0:	6a3a      	ldr	r2, [r7, #32]
 8004ad2:	440a      	add	r2, r1
 8004ad4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ad8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8004adc:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d018      	beq.n	8004b1e <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	68ba      	ldr	r2, [r7, #8]
 8004af2:	8912      	ldrh	r2, [r2, #8]
 8004af4:	4413      	add	r3, r2
 8004af6:	3b01      	subs	r3, #1
 8004af8:	68ba      	ldr	r2, [r7, #8]
 8004afa:	8912      	ldrh	r2, [r2, #8]
 8004afc:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b00:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8004b02:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004b04:	8b7b      	ldrh	r3, [r7, #26]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d90b      	bls.n	8004b22 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8004b0a:	8b7b      	ldrh	r3, [r7, #26]
 8004b0c:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8004b0e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004b10:	68ba      	ldr	r2, [r7, #8]
 8004b12:	8912      	ldrh	r2, [r2, #8]
 8004b14:	fb02 f203 	mul.w	r2, r2, r3
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	611a      	str	r2, [r3, #16]
 8004b1c:	e001      	b.n	8004b22 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	78db      	ldrb	r3, [r3, #3]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d006      	beq.n	8004b38 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8004b2a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004b2c:	68ba      	ldr	r2, [r7, #8]
 8004b2e:	8912      	ldrh	r2, [r2, #8]
 8004b30:	fb02 f203 	mul.w	r2, r2, r3
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004b40:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004b42:	04d9      	lsls	r1, r3, #19
 8004b44:	4b68      	ldr	r3, [pc, #416]	; (8004ce8 <USB_HC_StartXfer+0x280>)
 8004b46:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004b48:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	7a9b      	ldrb	r3, [r3, #10]
 8004b4e:	075b      	lsls	r3, r3, #29
 8004b50:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004b54:	69f9      	ldr	r1, [r7, #28]
 8004b56:	0148      	lsls	r0, r1, #5
 8004b58:	6a39      	ldr	r1, [r7, #32]
 8004b5a:	4401      	add	r1, r0
 8004b5c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004b60:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004b62:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8004b64:	79fb      	ldrb	r3, [r7, #7]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d009      	beq.n	8004b7e <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	68d9      	ldr	r1, [r3, #12]
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	015a      	lsls	r2, r3, #5
 8004b72:	6a3b      	ldr	r3, [r7, #32]
 8004b74:	4413      	add	r3, r2
 8004b76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b7a:	460a      	mov	r2, r1
 8004b7c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004b7e:	6a3b      	ldr	r3, [r7, #32]
 8004b80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	bf0c      	ite	eq
 8004b8e:	2301      	moveq	r3, #1
 8004b90:	2300      	movne	r3, #0
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	015a      	lsls	r2, r3, #5
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	69fa      	ldr	r2, [r7, #28]
 8004ba6:	0151      	lsls	r1, r2, #5
 8004ba8:	6a3a      	ldr	r2, [r7, #32]
 8004baa:	440a      	add	r2, r1
 8004bac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004bb0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004bb4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	015a      	lsls	r2, r3, #5
 8004bba:	6a3b      	ldr	r3, [r7, #32]
 8004bbc:	4413      	add	r3, r2
 8004bbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	7e7b      	ldrb	r3, [r7, #25]
 8004bc6:	075b      	lsls	r3, r3, #29
 8004bc8:	69f9      	ldr	r1, [r7, #28]
 8004bca:	0148      	lsls	r0, r1, #5
 8004bcc:	6a39      	ldr	r1, [r7, #32]
 8004bce:	4401      	add	r1, r0
 8004bd0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	015a      	lsls	r2, r3, #5
 8004bdc:	6a3b      	ldr	r3, [r7, #32]
 8004bde:	4413      	add	r3, r2
 8004be0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a41      	ldr	r2, [pc, #260]	; (8004cec <USB_HC_StartXfer+0x284>)
 8004be8:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004bea:	4b40      	ldr	r3, [pc, #256]	; (8004cec <USB_HC_StartXfer+0x284>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004bf2:	4a3e      	ldr	r2, [pc, #248]	; (8004cec <USB_HC_StartXfer+0x284>)
 8004bf4:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	78db      	ldrb	r3, [r3, #3]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d006      	beq.n	8004c0c <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8004bfe:	4b3b      	ldr	r3, [pc, #236]	; (8004cec <USB_HC_StartXfer+0x284>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c06:	4a39      	ldr	r2, [pc, #228]	; (8004cec <USB_HC_StartXfer+0x284>)
 8004c08:	6013      	str	r3, [r2, #0]
 8004c0a:	e005      	b.n	8004c18 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8004c0c:	4b37      	ldr	r3, [pc, #220]	; (8004cec <USB_HC_StartXfer+0x284>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004c14:	4a35      	ldr	r2, [pc, #212]	; (8004cec <USB_HC_StartXfer+0x284>)
 8004c16:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004c18:	4b34      	ldr	r3, [pc, #208]	; (8004cec <USB_HC_StartXfer+0x284>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004c20:	4a32      	ldr	r2, [pc, #200]	; (8004cec <USB_HC_StartXfer+0x284>)
 8004c22:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	015a      	lsls	r2, r3, #5
 8004c28:	6a3b      	ldr	r3, [r7, #32]
 8004c2a:	4413      	add	r3, r2
 8004c2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c30:	461a      	mov	r2, r3
 8004c32:	4b2e      	ldr	r3, [pc, #184]	; (8004cec <USB_HC_StartXfer+0x284>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 8004c38:	79fb      	ldrb	r3, [r7, #7]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d14e      	bne.n	8004cdc <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	78db      	ldrb	r3, [r3, #3]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d14a      	bne.n	8004cdc <USB_HC_StartXfer+0x274>
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d046      	beq.n	8004cdc <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	79db      	ldrb	r3, [r3, #7]
 8004c52:	2b03      	cmp	r3, #3
 8004c54:	d830      	bhi.n	8004cb8 <USB_HC_StartXfer+0x250>
 8004c56:	a201      	add	r2, pc, #4	; (adr r2, 8004c5c <USB_HC_StartXfer+0x1f4>)
 8004c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c5c:	08004c6d 	.word	0x08004c6d
 8004c60:	08004c91 	.word	0x08004c91
 8004c64:	08004c6d 	.word	0x08004c6d
 8004c68:	08004c91 	.word	0x08004c91
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	3303      	adds	r3, #3
 8004c72:	089b      	lsrs	r3, r3, #2
 8004c74:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8004c76:	8afa      	ldrh	r2, [r7, #22]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d91c      	bls.n	8004cbc <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	f043 0220 	orr.w	r2, r3, #32
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	619a      	str	r2, [r3, #24]
          }
          break;
 8004c8e:	e015      	b.n	8004cbc <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	3303      	adds	r3, #3
 8004c96:	089b      	lsrs	r3, r3, #2
 8004c98:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8004c9a:	8afa      	ldrh	r2, [r7, #22]
 8004c9c:	6a3b      	ldr	r3, [r7, #32]
 8004c9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d90a      	bls.n	8004cc0 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	619a      	str	r2, [r3, #24]
          }
          break;
 8004cb6:	e003      	b.n	8004cc0 <USB_HC_StartXfer+0x258>

        default:
          break;
 8004cb8:	bf00      	nop
 8004cba:	e002      	b.n	8004cc2 <USB_HC_StartXfer+0x25a>
          break;
 8004cbc:	bf00      	nop
 8004cbe:	e000      	b.n	8004cc2 <USB_HC_StartXfer+0x25a>
          break;
 8004cc0:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	68d9      	ldr	r1, [r3, #12]
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	785a      	ldrb	r2, [r3, #1]
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	b298      	uxth	r0, r3
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	9300      	str	r3, [sp, #0]
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	68f8      	ldr	r0, [r7, #12]
 8004cd8:	f7ff fb86 	bl	80043e8 <USB_WritePacket>
    }
  }

  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3728      	adds	r7, #40	; 0x28
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	1ff80000 	.word	0x1ff80000
 8004cec:	200000ac 	.word	0x200000ac

08004cf0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	b29b      	uxth	r3, r3
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3714      	adds	r7, #20
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b087      	sub	sp, #28
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8004d22:	78fb      	ldrb	r3, [r7, #3]
 8004d24:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8004d26:	2300      	movs	r3, #0
 8004d28:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	0c9b      	lsrs	r3, r3, #18
 8004d3a:	f003 0303 	and.w	r3, r3, #3
 8004d3e:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d002      	beq.n	8004d4c <USB_HC_Halt+0x3a>
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d16c      	bne.n	8004e26 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	015a      	lsls	r2, r3, #5
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	4413      	add	r3, r2
 8004d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68fa      	ldr	r2, [r7, #12]
 8004d5c:	0151      	lsls	r1, r2, #5
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	440a      	add	r2, r1
 8004d62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d66:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004d6a:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d70:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d143      	bne.n	8004e00 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	015a      	lsls	r2, r3, #5
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	4413      	add	r3, r2
 8004d80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	0151      	lsls	r1, r2, #5
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	440a      	add	r2, r1
 8004d8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d92:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004d96:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	015a      	lsls	r2, r3, #5
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	4413      	add	r3, r2
 8004da0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	68fa      	ldr	r2, [r7, #12]
 8004da8:	0151      	lsls	r1, r2, #5
 8004daa:	693a      	ldr	r2, [r7, #16]
 8004dac:	440a      	add	r2, r1
 8004dae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004db2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004db6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	015a      	lsls	r2, r3, #5
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	0151      	lsls	r1, r2, #5
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	440a      	add	r2, r1
 8004dce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004dd2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004dd6:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	3301      	adds	r3, #1
 8004ddc:	617b      	str	r3, [r7, #20]
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004de4:	d81d      	bhi.n	8004e22 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	015a      	lsls	r2, r3, #5
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	4413      	add	r3, r2
 8004dee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004df8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004dfc:	d0ec      	beq.n	8004dd8 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004dfe:	e080      	b.n	8004f02 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	015a      	lsls	r2, r3, #5
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	4413      	add	r3, r2
 8004e08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	0151      	lsls	r1, r2, #5
 8004e12:	693a      	ldr	r2, [r7, #16]
 8004e14:	440a      	add	r2, r1
 8004e16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004e1e:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004e20:	e06f      	b.n	8004f02 <USB_HC_Halt+0x1f0>
          break;
 8004e22:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004e24:	e06d      	b.n	8004f02 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	015a      	lsls	r2, r3, #5
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	0151      	lsls	r1, r2, #5
 8004e38:	693a      	ldr	r2, [r7, #16]
 8004e3a:	440a      	add	r2, r1
 8004e3c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004e44:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d143      	bne.n	8004ede <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	015a      	lsls	r2, r3, #5
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	0151      	lsls	r1, r2, #5
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	440a      	add	r2, r1
 8004e6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e74:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	015a      	lsls	r2, r3, #5
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	4413      	add	r3, r2
 8004e7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	0151      	lsls	r1, r2, #5
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	440a      	add	r2, r1
 8004e8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004e94:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	015a      	lsls	r2, r3, #5
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	0151      	lsls	r1, r2, #5
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	440a      	add	r2, r1
 8004eac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004eb0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004eb4:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	617b      	str	r3, [r7, #20]
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ec2:	d81d      	bhi.n	8004f00 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	015a      	lsls	r2, r3, #5
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	4413      	add	r3, r2
 8004ecc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ed6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004eda:	d0ec      	beq.n	8004eb6 <USB_HC_Halt+0x1a4>
 8004edc:	e011      	b.n	8004f02 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	015a      	lsls	r2, r3, #5
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	0151      	lsls	r1, r2, #5
 8004ef0:	693a      	ldr	r2, [r7, #16]
 8004ef2:	440a      	add	r2, r1
 8004ef4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ef8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004efc:	6013      	str	r3, [r2, #0]
 8004efe:	e000      	b.n	8004f02 <USB_HC_Halt+0x1f0>
          break;
 8004f00:	bf00      	nop
    }
  }

  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	371c      	adds	r7, #28
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b087      	sub	sp, #28
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	460b      	mov	r3, r1
 8004f1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8004f20:	78fb      	ldrb	r3, [r7, #3]
 8004f22:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8004f24:	2301      	movs	r3, #1
 8004f26:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	04da      	lsls	r2, r3, #19
 8004f2c:	4b15      	ldr	r3, [pc, #84]	; (8004f84 <USB_DoPing+0x74>)
 8004f2e:	4013      	ands	r3, r2
 8004f30:	693a      	ldr	r2, [r7, #16]
 8004f32:	0151      	lsls	r1, r2, #5
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	440a      	add	r2, r1
 8004f38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004f40:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004f58:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004f60:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	015a      	lsls	r2, r3, #5
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	4413      	add	r3, r2
 8004f6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f6e:	461a      	mov	r2, r3
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	371c      	adds	r7, #28
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr
 8004f82:	bf00      	nop
 8004f84:	1ff80000 	.word	0x1ff80000

08004f88 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8004f94:	2300      	movs	r3, #0
 8004f96:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f7ff f9a1 	bl	80042e0 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8004f9e:	2110      	movs	r1, #16
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f7ff f9d9 	bl	8004358 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f7ff f9fc 	bl	80043a4 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8004fac:	2300      	movs	r3, #0
 8004fae:	613b      	str	r3, [r7, #16]
 8004fb0:	e01f      	b.n	8004ff2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	015a      	lsls	r2, r3, #5
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	4413      	add	r3, r2
 8004fba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004fc8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004fd0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004fd8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	015a      	lsls	r2, r3, #5
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	4413      	add	r3, r2
 8004fe2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	3301      	adds	r3, #1
 8004ff0:	613b      	str	r3, [r7, #16]
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	2b0f      	cmp	r3, #15
 8004ff6:	d9dc      	bls.n	8004fb2 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	613b      	str	r3, [r7, #16]
 8004ffc:	e034      	b.n	8005068 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	015a      	lsls	r2, r3, #5
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	4413      	add	r3, r2
 8005006:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005014:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800501c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005024:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	015a      	lsls	r2, r3, #5
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	4413      	add	r3, r2
 800502e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005032:	461a      	mov	r2, r3
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	3301      	adds	r3, #1
 800503c:	617b      	str	r3, [r7, #20]
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005044:	d80c      	bhi.n	8005060 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	015a      	lsls	r2, r3, #5
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	4413      	add	r3, r2
 800504e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005058:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800505c:	d0ec      	beq.n	8005038 <USB_StopHost+0xb0>
 800505e:	e000      	b.n	8005062 <USB_StopHost+0xda>
        break;
 8005060:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	3301      	adds	r3, #1
 8005066:	613b      	str	r3, [r7, #16]
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	2b0f      	cmp	r3, #15
 800506c:	d9c7      	bls.n	8004ffe <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005074:	461a      	mov	r2, r3
 8005076:	f04f 33ff 	mov.w	r3, #4294967295
 800507a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f04f 32ff 	mov.w	r2, #4294967295
 8005082:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f7ff f91a 	bl	80042be <USB_EnableGlobalInt>

  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3718      	adds	r7, #24
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 8005094:	b590      	push	{r4, r7, lr}
 8005096:	b089      	sub	sp, #36	; 0x24
 8005098:	af04      	add	r7, sp, #16
 800509a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800509c:	2302      	movs	r3, #2
 800509e:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 80050a0:	2301      	movs	r3, #1
 80050a2:	2202      	movs	r2, #2
 80050a4:	2102      	movs	r1, #2
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 fc3a 	bl	8005920 <USBH_FindInterface>
 80050ac:	4603      	mov	r3, r0
 80050ae:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 80050b0:	7bbb      	ldrb	r3, [r7, #14]
 80050b2:	2bff      	cmp	r3, #255	; 0xff
 80050b4:	f000 812a 	beq.w	800530c <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 80050b8:	7bbb      	ldrb	r3, [r7, #14]
 80050ba:	4619      	mov	r1, r3
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 fc13 	bl	80058e8 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 80050c8:	2050      	movs	r0, #80	; 0x50
 80050ca:	f002 fd95 	bl	8007bf8 <malloc>
 80050ce:	4603      	mov	r3, r0
 80050d0:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80050dc:	7bbb      	ldrb	r3, [r7, #14]
 80050de:	687a      	ldr	r2, [r7, #4]
 80050e0:	211a      	movs	r1, #26
 80050e2:	fb01 f303 	mul.w	r3, r1, r3
 80050e6:	4413      	add	r3, r2
 80050e8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	b25b      	sxtb	r3, r3
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	da15      	bge.n	8005120 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80050f4:	7bbb      	ldrb	r3, [r7, #14]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	211a      	movs	r1, #26
 80050fa:	fb01 f303 	mul.w	r3, r1, r3
 80050fe:	4413      	add	r3, r2
 8005100:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8005104:	781a      	ldrb	r2, [r3, #0]
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800510a:	7bbb      	ldrb	r3, [r7, #14]
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	211a      	movs	r1, #26
 8005110:	fb01 f303 	mul.w	r3, r1, r3
 8005114:	4413      	add	r3, r2
 8005116:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800511a:	881a      	ldrh	r2, [r3, #0]
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	785b      	ldrb	r3, [r3, #1]
 8005124:	4619      	mov	r1, r3
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f001 fd21 	bl	8006b6e <USBH_AllocPipe>
 800512c:	4603      	mov	r3, r0
 800512e:	461a      	mov	r2, r3
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	7819      	ldrb	r1, [r3, #0]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	7858      	ldrb	r0, [r3, #1]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	8952      	ldrh	r2, [r2, #10]
 800514c:	9202      	str	r2, [sp, #8]
 800514e:	2203      	movs	r2, #3
 8005150:	9201      	str	r2, [sp, #4]
 8005152:	9300      	str	r3, [sp, #0]
 8005154:	4623      	mov	r3, r4
 8005156:	4602      	mov	r2, r0
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f001 fcd9 	bl	8006b10 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	2200      	movs	r2, #0
 8005164:	4619      	mov	r1, r3
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f002 fc6c 	bl	8007a44 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 800516c:	2300      	movs	r3, #0
 800516e:	2200      	movs	r2, #0
 8005170:	210a      	movs	r1, #10
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f000 fbd4 	bl	8005920 <USBH_FindInterface>
 8005178:	4603      	mov	r3, r0
 800517a:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 800517c:	7bbb      	ldrb	r3, [r7, #14]
 800517e:	2bff      	cmp	r3, #255	; 0xff
 8005180:	f000 80c4 	beq.w	800530c <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005184:	7bbb      	ldrb	r3, [r7, #14]
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	211a      	movs	r1, #26
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	4413      	add	r3, r2
 8005190:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	b25b      	sxtb	r3, r3
 8005198:	2b00      	cmp	r3, #0
 800519a:	da16      	bge.n	80051ca <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800519c:	7bbb      	ldrb	r3, [r7, #14]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	211a      	movs	r1, #26
 80051a2:	fb01 f303 	mul.w	r3, r1, r3
 80051a6:	4413      	add	r3, r2
 80051a8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80051ac:	781a      	ldrb	r2, [r3, #0]
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80051b2:	7bbb      	ldrb	r3, [r7, #14]
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	211a      	movs	r1, #26
 80051b8:	fb01 f303 	mul.w	r3, r1, r3
 80051bc:	4413      	add	r3, r2
 80051be:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80051c2:	881a      	ldrh	r2, [r3, #0]
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	835a      	strh	r2, [r3, #26]
 80051c8:	e015      	b.n	80051f6 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80051ca:	7bbb      	ldrb	r3, [r7, #14]
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	211a      	movs	r1, #26
 80051d0:	fb01 f303 	mul.w	r3, r1, r3
 80051d4:	4413      	add	r3, r2
 80051d6:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80051da:	781a      	ldrb	r2, [r3, #0]
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80051e0:	7bbb      	ldrb	r3, [r7, #14]
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	211a      	movs	r1, #26
 80051e6:	fb01 f303 	mul.w	r3, r1, r3
 80051ea:	4413      	add	r3, r2
 80051ec:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80051f0:	881a      	ldrh	r2, [r3, #0]
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80051f6:	7bbb      	ldrb	r3, [r7, #14]
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	211a      	movs	r1, #26
 80051fc:	fb01 f303 	mul.w	r3, r1, r3
 8005200:	4413      	add	r3, r2
 8005202:	f203 3352 	addw	r3, r3, #850	; 0x352
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	b25b      	sxtb	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	da16      	bge.n	800523c <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800520e:	7bbb      	ldrb	r3, [r7, #14]
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	211a      	movs	r1, #26
 8005214:	fb01 f303 	mul.w	r3, r1, r3
 8005218:	4413      	add	r3, r2
 800521a:	f203 3352 	addw	r3, r3, #850	; 0x352
 800521e:	781a      	ldrb	r2, [r3, #0]
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005224:	7bbb      	ldrb	r3, [r7, #14]
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	211a      	movs	r1, #26
 800522a:	fb01 f303 	mul.w	r3, r1, r3
 800522e:	4413      	add	r3, r2
 8005230:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8005234:	881a      	ldrh	r2, [r3, #0]
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	835a      	strh	r2, [r3, #26]
 800523a:	e015      	b.n	8005268 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800523c:	7bbb      	ldrb	r3, [r7, #14]
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	211a      	movs	r1, #26
 8005242:	fb01 f303 	mul.w	r3, r1, r3
 8005246:	4413      	add	r3, r2
 8005248:	f203 3352 	addw	r3, r3, #850	; 0x352
 800524c:	781a      	ldrb	r2, [r3, #0]
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005252:	7bbb      	ldrb	r3, [r7, #14]
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	211a      	movs	r1, #26
 8005258:	fb01 f303 	mul.w	r3, r1, r3
 800525c:	4413      	add	r3, r2
 800525e:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8005262:	881a      	ldrh	r2, [r3, #0]
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	7b9b      	ldrb	r3, [r3, #14]
 800526c:	4619      	mov	r1, r3
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f001 fc7d 	bl	8006b6e <USBH_AllocPipe>
 8005274:	4603      	mov	r3, r0
 8005276:	461a      	mov	r2, r3
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	7bdb      	ldrb	r3, [r3, #15]
 8005280:	4619      	mov	r1, r3
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f001 fc73 	bl	8006b6e <USBH_AllocPipe>
 8005288:	4603      	mov	r3, r0
 800528a:	461a      	mov	r2, r3
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	7b59      	ldrb	r1, [r3, #13]
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	7b98      	ldrb	r0, [r3, #14]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	8b12      	ldrh	r2, [r2, #24]
 80052a8:	9202      	str	r2, [sp, #8]
 80052aa:	2202      	movs	r2, #2
 80052ac:	9201      	str	r2, [sp, #4]
 80052ae:	9300      	str	r3, [sp, #0]
 80052b0:	4623      	mov	r3, r4
 80052b2:	4602      	mov	r2, r0
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f001 fc2b 	bl	8006b10 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	7b19      	ldrb	r1, [r3, #12]
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	7bd8      	ldrb	r0, [r3, #15]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	8b52      	ldrh	r2, [r2, #26]
 80052d2:	9202      	str	r2, [sp, #8]
 80052d4:	2202      	movs	r2, #2
 80052d6:	9201      	str	r2, [sp, #4]
 80052d8:	9300      	str	r3, [sp, #0]
 80052da:	4623      	mov	r3, r4
 80052dc:	4602      	mov	r2, r0
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f001 fc16 	bl	8006b10 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	7b5b      	ldrb	r3, [r3, #13]
 80052f0:	2200      	movs	r2, #0
 80052f2:	4619      	mov	r1, r3
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f002 fba5 	bl	8007a44 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	7b1b      	ldrb	r3, [r3, #12]
 80052fe:	2200      	movs	r2, #0
 8005300:	4619      	mov	r1, r3
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f002 fb9e 	bl	8007a44 <USBH_LL_SetToggle>
      status = USBH_OK;
 8005308:	2300      	movs	r3, #0
 800530a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800530c:	7bfb      	ldrb	r3, [r7, #15]
}
 800530e:	4618      	mov	r0, r3
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	bd90      	pop	{r4, r7, pc}

08005316 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8005316:	b580      	push	{r7, lr}
 8005318:	b084      	sub	sp, #16
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	781b      	ldrb	r3, [r3, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d00e      	beq.n	800534e <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	781b      	ldrb	r3, [r3, #0]
 8005334:	4619      	mov	r1, r3
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f001 fc09 	bl	8006b4e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	4619      	mov	r1, r3
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f001 fc31 	bl	8006baa <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	7b1b      	ldrb	r3, [r3, #12]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00e      	beq.n	8005374 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	7b1b      	ldrb	r3, [r3, #12]
 800535a:	4619      	mov	r1, r3
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f001 fbf6 	bl	8006b4e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	7b1b      	ldrb	r3, [r3, #12]
 8005366:	4619      	mov	r1, r3
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f001 fc1e 	bl	8006baa <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2200      	movs	r2, #0
 8005372:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	7b5b      	ldrb	r3, [r3, #13]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00e      	beq.n	800539a <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	7b5b      	ldrb	r3, [r3, #13]
 8005380:	4619      	mov	r1, r3
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f001 fbe3 	bl	8006b4e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	7b5b      	ldrb	r3, [r3, #13]
 800538c:	4619      	mov	r1, r3
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f001 fc0b 	bl	8006baa <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80053a0:	69db      	ldr	r3, [r3, #28]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00b      	beq.n	80053be <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80053ac:	69db      	ldr	r3, [r3, #28]
 80053ae:	4618      	mov	r0, r3
 80053b0:	f002 fc2a 	bl	8007c08 <free>
    phost->pActiveClass->pData = 0U;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80053ba:	2200      	movs	r2, #0
 80053bc:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 80053d0:	2302      	movs	r3, #2
 80053d2:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80053da:	69db      	ldr	r3, [r3, #28]
 80053dc:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	3340      	adds	r3, #64	; 0x40
 80053e2:	4619      	mov	r1, r3
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 f8b2 	bl	800554e <GetLineCoding>
 80053ea:	4603      	mov	r3, r0
 80053ec:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 80053ee:	7bfb      	ldrb	r3, [r7, #15]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d105      	bne.n	8005400 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80053fa:	2102      	movs	r1, #2
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	4798      	blx	r3
  }
  return status;
 8005400:	7bfb      	ldrb	r3, [r7, #15]
}
 8005402:	4618      	mov	r0, r3
 8005404:	3710      	adds	r7, #16
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
	...

0800540c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005414:	2301      	movs	r3, #1
 8005416:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8005418:	2300      	movs	r3, #0
 800541a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005422:	69db      	ldr	r3, [r3, #28]
 8005424:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800542c:	2b04      	cmp	r3, #4
 800542e:	d877      	bhi.n	8005520 <USBH_CDC_Process+0x114>
 8005430:	a201      	add	r2, pc, #4	; (adr r2, 8005438 <USBH_CDC_Process+0x2c>)
 8005432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005436:	bf00      	nop
 8005438:	0800544d 	.word	0x0800544d
 800543c:	08005453 	.word	0x08005453
 8005440:	08005483 	.word	0x08005483
 8005444:	080054f7 	.word	0x080054f7
 8005448:	08005505 	.word	0x08005505
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800544c:	2300      	movs	r3, #0
 800544e:	73fb      	strb	r3, [r7, #15]
    break;
 8005450:	e06d      	b.n	800552e <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005456:	4619      	mov	r1, r3
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 f897 	bl	800558c <SetLineCoding>
 800545e:	4603      	mov	r3, r0
 8005460:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8005462:	7bbb      	ldrb	r3, [r7, #14]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d104      	bne.n	8005472 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	2202      	movs	r2, #2
 800546c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8005470:	e058      	b.n	8005524 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 8005472:	7bbb      	ldrb	r3, [r7, #14]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d055      	beq.n	8005524 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	2204      	movs	r2, #4
 800547c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8005480:	e050      	b.n	8005524 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	3340      	adds	r3, #64	; 0x40
 8005486:	4619      	mov	r1, r3
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 f860 	bl	800554e <GetLineCoding>
 800548e:	4603      	mov	r3, r0
 8005490:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8005492:	7bbb      	ldrb	r3, [r7, #14]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d126      	bne.n	80054e6 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054aa:	791b      	ldrb	r3, [r3, #4]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d13b      	bne.n	8005528 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054ba:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80054bc:	429a      	cmp	r2, r3
 80054be:	d133      	bne.n	8005528 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054ca:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d12b      	bne.n	8005528 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054d8:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80054da:	429a      	cmp	r2, r3
 80054dc:	d124      	bne.n	8005528 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 f95a 	bl	8005798 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 80054e4:	e020      	b.n	8005528 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 80054e6:	7bbb      	ldrb	r3, [r7, #14]
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d01d      	beq.n	8005528 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	2204      	movs	r2, #4
 80054f0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 80054f4:	e018      	b.n	8005528 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f867 	bl	80055ca <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f000 f8dc 	bl	80056ba <CDC_ProcessReception>
    break;
 8005502:	e014      	b.n	800552e <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 8005504:	2100      	movs	r1, #0
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 fece 	bl	80062a8 <USBH_ClrFeature>
 800550c:	4603      	mov	r3, r0
 800550e:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 8005510:	7bbb      	ldrb	r3, [r7, #14]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10a      	bne.n	800552c <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 800551e:	e005      	b.n	800552c <USBH_CDC_Process+0x120>

  default:
    break;
 8005520:	bf00      	nop
 8005522:	e004      	b.n	800552e <USBH_CDC_Process+0x122>
    break;
 8005524:	bf00      	nop
 8005526:	e002      	b.n	800552e <USBH_CDC_Process+0x122>
    break;
 8005528:	bf00      	nop
 800552a:	e000      	b.n	800552e <USBH_CDC_Process+0x122>
    break;
 800552c:	bf00      	nop

  }

  return status;
 800552e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005530:	4618      	mov	r0, r3
 8005532:	3710      	adds	r7, #16
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	370c      	adds	r7, #12
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr

0800554e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800554e:	b580      	push	{r7, lr}
 8005550:	b082      	sub	sp, #8
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
 8005556:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	22a1      	movs	r2, #161	; 0xa1
 800555c:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2221      	movs	r2, #33	; 0x21
 8005562:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2207      	movs	r2, #7
 8005574:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2207      	movs	r2, #7
 800557a:	4619      	mov	r1, r3
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f001 f873 	bl	8006668 <USBH_CtlReq>
 8005582:	4603      	mov	r3, r0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3708      	adds	r7, #8
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
 8005594:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2221      	movs	r2, #33	; 0x21
 800559a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2220      	movs	r2, #32
 80055a0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2207      	movs	r2, #7
 80055b2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	2207      	movs	r2, #7
 80055b8:	4619      	mov	r1, r3
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f001 f854 	bl	8006668 <USBH_CtlReq>
 80055c0:	4603      	mov	r3, r0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3708      	adds	r7, #8
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80055ca:	b580      	push	{r7, lr}
 80055cc:	b086      	sub	sp, #24
 80055ce:	af02      	add	r7, sp, #8
 80055d0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80055d8:	69db      	ldr	r3, [r3, #28]
 80055da:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80055dc:	2300      	movs	r3, #0
 80055de:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d002      	beq.n	80055f0 <CDC_ProcessTransmission+0x26>
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d025      	beq.n	800563a <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 80055ee:	e060      	b.n	80056b2 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f4:	68fa      	ldr	r2, [r7, #12]
 80055f6:	8b12      	ldrh	r2, [r2, #24]
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d90c      	bls.n	8005616 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	69d9      	ldr	r1, [r3, #28]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	8b1a      	ldrh	r2, [r3, #24]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	7b58      	ldrb	r0, [r3, #13]
 8005608:	2301      	movs	r3, #1
 800560a:	9300      	str	r3, [sp, #0]
 800560c:	4603      	mov	r3, r0
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f001 fa3b 	bl	8006a8a <USBH_BulkSendData>
 8005614:	e00c      	b.n	8005630 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	7b58      	ldrb	r0, [r3, #13]
 8005624:	2301      	movs	r3, #1
 8005626:	9300      	str	r3, [sp, #0]
 8005628:	4603      	mov	r3, r0
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f001 fa2d 	bl	8006a8a <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2202      	movs	r2, #2
 8005634:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8005638:	e03b      	b.n	80056b2 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	7b5b      	ldrb	r3, [r3, #13]
 800563e:	4619      	mov	r1, r3
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f002 f9d5 	bl	80079f0 <USBH_LL_GetURBState>
 8005646:	4603      	mov	r3, r0
 8005648:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 800564a:	7afb      	ldrb	r3, [r7, #11]
 800564c:	2b01      	cmp	r3, #1
 800564e:	d128      	bne.n	80056a2 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005654:	68fa      	ldr	r2, [r7, #12]
 8005656:	8b12      	ldrh	r2, [r2, #24]
 8005658:	4293      	cmp	r3, r2
 800565a:	d90e      	bls.n	800567a <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005660:	68fa      	ldr	r2, [r7, #12]
 8005662:	8b12      	ldrh	r2, [r2, #24]
 8005664:	1a9a      	subs	r2, r3, r2
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	69db      	ldr	r3, [r3, #28]
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	8b12      	ldrh	r2, [r2, #24]
 8005672:	441a      	add	r2, r3
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	61da      	str	r2, [r3, #28]
 8005678:	e002      	b.n	8005680 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005684:	2b00      	cmp	r3, #0
 8005686:	d004      	beq.n	8005692 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8005690:	e00e      	b.n	80056b0 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 f868 	bl	8005770 <USBH_CDC_TransmitCallback>
    break;
 80056a0:	e006      	b.n	80056b0 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 80056a2:	7afb      	ldrb	r3, [r7, #11]
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d103      	bne.n	80056b0 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 80056b0:	bf00      	nop
  }
}
 80056b2:	bf00      	nop
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}

080056ba <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80056ba:	b580      	push	{r7, lr}
 80056bc:	b086      	sub	sp, #24
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80056c8:	69db      	ldr	r3, [r3, #28]
 80056ca:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80056cc:	2300      	movs	r3, #0
 80056ce:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80056d6:	2b03      	cmp	r3, #3
 80056d8:	d002      	beq.n	80056e0 <CDC_ProcessReception+0x26>
 80056da:	2b04      	cmp	r3, #4
 80056dc:	d00e      	beq.n	80056fc <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 80056de:	e043      	b.n	8005768 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	6a19      	ldr	r1, [r3, #32]
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	8b5a      	ldrh	r2, [r3, #26]
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	7b1b      	ldrb	r3, [r3, #12]
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f001 f9f1 	bl	8006ad4 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	2204      	movs	r2, #4
 80056f6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 80056fa:	e035      	b.n	8005768 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	7b1b      	ldrb	r3, [r3, #12]
 8005700:	4619      	mov	r1, r3
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f002 f974 	bl	80079f0 <USBH_LL_GetURBState>
 8005708:	4603      	mov	r3, r0
 800570a:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 800570c:	7cfb      	ldrb	r3, [r7, #19]
 800570e:	2b01      	cmp	r3, #1
 8005710:	d129      	bne.n	8005766 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	7b1b      	ldrb	r3, [r3, #12]
 8005716:	4619      	mov	r1, r3
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f002 f8d7 	bl	80078cc <USBH_LL_GetLastXferSize>
 800571e:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	429a      	cmp	r2, r3
 8005728:	d016      	beq.n	8005758 <CDC_ProcessReception+0x9e>
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	8b5b      	ldrh	r3, [r3, #26]
 800572e:	461a      	mov	r2, r3
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	4293      	cmp	r3, r2
 8005734:	d910      	bls.n	8005758 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	1ad2      	subs	r2, r2, r3
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	6a1a      	ldr	r2, [r3, #32]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	441a      	add	r2, r3
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	2203      	movs	r2, #3
 8005752:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8005756:	e006      	b.n	8005766 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f000 f80f 	bl	8005784 <USBH_CDC_ReceiveCallback>
    break;
 8005766:	bf00      	nop
  }
}
 8005768:	bf00      	nop
 800576a:	3718      	adds	r7, #24
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}

08005770 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]

}
 8005778:	bf00      	nop
 800577a:	370c      	adds	r7, #12
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]

}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]

}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b084      	sub	sp, #16
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	60b9      	str	r1, [r7, #8]
 80057b6:	4613      	mov	r3, r2
 80057b8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d101      	bne.n	80057c4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80057c0:	2302      	movs	r3, #2
 80057c2:	e019      	b.n	80057f8 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	79fa      	ldrb	r2, [r7, #7]
 80057c8:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f000 f80f 	bl	8005800 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d003      	beq.n	80057f0 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	68ba      	ldr	r2, [r7, #8]
 80057ec:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 80057f0:	68f8      	ldr	r0, [r7, #12]
 80057f2:	f001 ffb9 	bl	8007768 <USBH_LL_Init>

  return USBH_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005800:	b480      	push	{r7}
 8005802:	b085      	sub	sp, #20
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005808:	2300      	movs	r3, #0
 800580a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800580c:	e008      	b.n	8005820 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	68fa      	ldr	r2, [r7, #12]
 8005812:	32e0      	adds	r2, #224	; 0xe0
 8005814:	2100      	movs	r1, #0
 8005816:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	3301      	adds	r3, #1
 800581e:	60fb      	str	r3, [r7, #12]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2b0e      	cmp	r3, #14
 8005824:	d9f3      	bls.n	800580e <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8005826:	2300      	movs	r3, #0
 8005828:	60fb      	str	r3, [r7, #12]
 800582a:	e009      	b.n	8005840 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	4413      	add	r3, r2
 8005832:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005836:	2200      	movs	r2, #0
 8005838:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	3301      	adds	r3, #1
 800583e:	60fb      	str	r3, [r7, #12]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005846:	d3f1      	bcc.n	800582c <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2201      	movs	r2, #1
 8005866:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2240      	movs	r2, #64	; 0x40
 800586c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8005884:	2300      	movs	r3, #0
}
 8005886:	4618      	mov	r0, r3
 8005888:	3714      	adds	r7, #20
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr

08005892 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005892:	b480      	push	{r7}
 8005894:	b085      	sub	sp, #20
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
 800589a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800589c:	2300      	movs	r3, #0
 800589e:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d017      	beq.n	80058d6 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10f      	bne.n	80058d0 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80058b6:	1c59      	adds	r1, r3, #1
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	33dc      	adds	r3, #220	; 0xdc
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	4413      	add	r3, r2
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 80058ca:	2300      	movs	r3, #0
 80058cc:	73fb      	strb	r3, [r7, #15]
 80058ce:	e004      	b.n	80058da <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80058d0:	2302      	movs	r3, #2
 80058d2:	73fb      	strb	r3, [r7, #15]
 80058d4:	e001      	b.n	80058da <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80058d6:	2302      	movs	r3, #2
 80058d8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80058da:	7bfb      	ldrb	r3, [r7, #15]
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3714      	adds	r7, #20
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	460b      	mov	r3, r1
 80058f2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 80058f4:	2300      	movs	r3, #0
 80058f6:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 80058fe:	78fa      	ldrb	r2, [r7, #3]
 8005900:	429a      	cmp	r2, r3
 8005902:	d204      	bcs.n	800590e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	78fa      	ldrb	r2, [r7, #3]
 8005908:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800590c:	e001      	b.n	8005912 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800590e:	2302      	movs	r3, #2
 8005910:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8005912:	7bfb      	ldrb	r3, [r7, #15]
}
 8005914:	4618      	mov	r0, r3
 8005916:	3714      	adds	r7, #20
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005920:	b480      	push	{r7}
 8005922:	b087      	sub	sp, #28
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	4608      	mov	r0, r1
 800592a:	4611      	mov	r1, r2
 800592c:	461a      	mov	r2, r3
 800592e:	4603      	mov	r3, r0
 8005930:	70fb      	strb	r3, [r7, #3]
 8005932:	460b      	mov	r3, r1
 8005934:	70bb      	strb	r3, [r7, #2]
 8005936:	4613      	mov	r3, r2
 8005938:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800593a:	2300      	movs	r3, #0
 800593c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800593e:	2300      	movs	r3, #0
 8005940:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8005948:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800594a:	e025      	b.n	8005998 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800594c:	7dfb      	ldrb	r3, [r7, #23]
 800594e:	221a      	movs	r2, #26
 8005950:	fb02 f303 	mul.w	r3, r2, r3
 8005954:	3308      	adds	r3, #8
 8005956:	68fa      	ldr	r2, [r7, #12]
 8005958:	4413      	add	r3, r2
 800595a:	3302      	adds	r3, #2
 800595c:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	795b      	ldrb	r3, [r3, #5]
 8005962:	78fa      	ldrb	r2, [r7, #3]
 8005964:	429a      	cmp	r2, r3
 8005966:	d002      	beq.n	800596e <USBH_FindInterface+0x4e>
 8005968:	78fb      	ldrb	r3, [r7, #3]
 800596a:	2bff      	cmp	r3, #255	; 0xff
 800596c:	d111      	bne.n	8005992 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8005972:	78ba      	ldrb	r2, [r7, #2]
 8005974:	429a      	cmp	r2, r3
 8005976:	d002      	beq.n	800597e <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8005978:	78bb      	ldrb	r3, [r7, #2]
 800597a:	2bff      	cmp	r3, #255	; 0xff
 800597c:	d109      	bne.n	8005992 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8005982:	787a      	ldrb	r2, [r7, #1]
 8005984:	429a      	cmp	r2, r3
 8005986:	d002      	beq.n	800598e <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005988:	787b      	ldrb	r3, [r7, #1]
 800598a:	2bff      	cmp	r3, #255	; 0xff
 800598c:	d101      	bne.n	8005992 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800598e:	7dfb      	ldrb	r3, [r7, #23]
 8005990:	e006      	b.n	80059a0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005992:	7dfb      	ldrb	r3, [r7, #23]
 8005994:	3301      	adds	r3, #1
 8005996:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005998:	7dfb      	ldrb	r3, [r7, #23]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d9d6      	bls.n	800594c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800599e:	23ff      	movs	r3, #255	; 0xff
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	371c      	adds	r7, #28
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f001 ff13 	bl	80077e0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 80059ba:	2101      	movs	r1, #1
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f002 f82a 	bl	8007a16 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3708      	adds	r7, #8
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b088      	sub	sp, #32
 80059d0:	af04      	add	r7, sp, #16
 80059d2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80059d4:	2302      	movs	r3, #2
 80059d6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80059d8:	2300      	movs	r3, #0
 80059da:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f000 faec 	bl	8005fba <USBH_IsPortEnabled>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10c      	bne.n	8005a02 <USBH_Process+0x36>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d007      	beq.n	8005a02 <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	781b      	ldrb	r3, [r3, #0]
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	2b03      	cmp	r3, #3
 80059fa:	d002      	beq.n	8005a02 <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2203      	movs	r2, #3
 8005a00:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	2b0b      	cmp	r3, #11
 8005a0a:	f200 814c 	bhi.w	8005ca6 <USBH_Process+0x2da>
 8005a0e:	a201      	add	r2, pc, #4	; (adr r2, 8005a14 <USBH_Process+0x48>)
 8005a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a14:	08005a45 	.word	0x08005a45
 8005a18:	08005a67 	.word	0x08005a67
 8005a1c:	08005a7b 	.word	0x08005a7b
 8005a20:	08005c81 	.word	0x08005c81
 8005a24:	08005ca7 	.word	0x08005ca7
 8005a28:	08005b09 	.word	0x08005b09
 8005a2c:	08005c37 	.word	0x08005c37
 8005a30:	08005b39 	.word	0x08005b39
 8005a34:	08005b59 	.word	0x08005b59
 8005a38:	08005b79 	.word	0x08005b79
 8005a3c:	08005ba7 	.word	0x08005ba7
 8005a40:	08005c69 	.word	0x08005c69
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	f000 812c 	beq.w	8005caa <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2201      	movs	r2, #1
 8005a56:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 8005a58:	20c8      	movs	r0, #200	; 0xc8
 8005a5a:	f002 f826 	bl	8007aaa <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f001 ff19 	bl	8007896 <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8005a64:	e121      	b.n	8005caa <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	f040 811e 	bne.w	8005cae <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2202      	movs	r2, #2
 8005a76:	701a      	strb	r2, [r3, #0]
    }
    break;
 8005a78:	e119      	b.n	8005cae <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 8005a7a:	2064      	movs	r0, #100	; 0x64
 8005a7c:	f002 f815 	bl	8007aaa <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f001 fee3 	bl	800784c <USBH_LL_GetSpeed>
 8005a86:	4603      	mov	r3, r0
 8005a88:	461a      	mov	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2205      	movs	r2, #5
 8005a94:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 8005a96:	2100      	movs	r1, #0
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f001 f868 	bl	8006b6e <USBH_AllocPipe>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8005aa6:	2180      	movs	r1, #128	; 0x80
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f001 f860 	bl	8006b6e <USBH_AllocPipe>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	7919      	ldrb	r1, [r3, #4]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8005aca:	b292      	uxth	r2, r2
 8005acc:	9202      	str	r2, [sp, #8]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	9201      	str	r2, [sp, #4]
 8005ad2:	9300      	str	r3, [sp, #0]
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2280      	movs	r2, #128	; 0x80
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f001 f819 	bl	8006b10 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	7959      	ldrb	r1, [r3, #5]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8005af2:	b292      	uxth	r2, r2
 8005af4:	9202      	str	r2, [sp, #8]
 8005af6:	2200      	movs	r2, #0
 8005af8:	9201      	str	r2, [sp, #4]
 8005afa:	9300      	str	r3, [sp, #0]
 8005afc:	4603      	mov	r3, r0
 8005afe:	2200      	movs	r2, #0
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f001 f805 	bl	8006b10 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8005b06:	e0e3      	b.n	8005cd0 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f000 f8e7 	bl	8005cdc <USBH_HandleEnum>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	f040 80ce 	bne.w	8005cb2 <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d103      	bne.n	8005b30 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2208      	movs	r2, #8
 8005b2c:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 8005b2e:	e0c0      	b.n	8005cb2 <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2207      	movs	r2, #7
 8005b34:	701a      	strb	r2, [r3, #0]
    break;
 8005b36:	e0bc      	b.n	8005cb2 <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	f000 80b9 	beq.w	8005cb6 <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005b4a:	2101      	movs	r1, #1
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2208      	movs	r2, #8
 8005b54:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8005b56:	e0ae      	b.n	8005cb6 <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	4619      	mov	r1, r3
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f000 fb59 	bl	800621a <USBH_SetCfg>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	f040 80a5 	bne.w	8005cba <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2209      	movs	r2, #9
 8005b74:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8005b76:	e0a0      	b.n	8005cba <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 8005b7e:	f003 0320 	and.w	r3, r3, #32
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00b      	beq.n	8005b9e <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8005b86:	2101      	movs	r1, #1
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f000 fb69 	bl	8006260 <USBH_SetFeature>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	f040 8094 	bne.w	8005cbe <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	220a      	movs	r2, #10
 8005b9a:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8005b9c:	e08f      	b.n	8005cbe <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	220a      	movs	r2, #10
 8005ba2:	701a      	strb	r2, [r3, #0]
    break;
 8005ba4:	e08b      	b.n	8005cbe <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	f000 8088 	beq.w	8005cc2 <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005bba:	2300      	movs	r3, #0
 8005bbc:	73fb      	strb	r3, [r7, #15]
 8005bbe:	e017      	b.n	8005bf0 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8005bc0:	7bfb      	ldrb	r3, [r7, #15]
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	33dc      	adds	r3, #220	; 0xdc
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	4413      	add	r3, r2
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	791a      	ldrb	r2, [r3, #4]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d108      	bne.n	8005bea <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 8005bd8:	7bfb      	ldrb	r3, [r7, #15]
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	33dc      	adds	r3, #220	; 0xdc
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	4413      	add	r3, r2
 8005be2:	685a      	ldr	r2, [r3, #4]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005bea:	7bfb      	ldrb	r3, [r7, #15]
 8005bec:	3301      	adds	r3, #1
 8005bee:	73fb      	strb	r3, [r7, #15]
 8005bf0:	7bfb      	ldrb	r3, [r7, #15]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d0e4      	beq.n	8005bc0 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d016      	beq.n	8005c2e <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	4798      	blx	r3
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d109      	bne.n	8005c26 <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2206      	movs	r2, #6
 8005c16:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005c1e:	2103      	movs	r1, #3
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8005c24:	e04d      	b.n	8005cc2 <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	220d      	movs	r2, #13
 8005c2a:	701a      	strb	r2, [r3, #0]
    break;
 8005c2c:	e049      	b.n	8005cc2 <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	220d      	movs	r2, #13
 8005c32:	701a      	strb	r2, [r3, #0]
    break;
 8005c34:	e045      	b.n	8005cc2 <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00f      	beq.n	8005c60 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	4798      	blx	r3
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 8005c50:	7bbb      	ldrb	r3, [r7, #14]
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d136      	bne.n	8005cc6 <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	220b      	movs	r2, #11
 8005c5c:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 8005c5e:	e032      	b.n	8005cc6 <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	220d      	movs	r2, #13
 8005c64:	701a      	strb	r2, [r3, #0]
    break;
 8005c66:	e02e      	b.n	8005cc6 <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d02b      	beq.n	8005cca <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005c78:	695b      	ldr	r3, [r3, #20]
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	4798      	blx	r3
    }
    break;
 8005c7e:	e024      	b.n	8005cca <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f7ff fdbd 	bl	8005800 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d01e      	beq.n	8005cce <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	4798      	blx	r3
      phost->pActiveClass = NULL;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 8005ca4:	e013      	b.n	8005cce <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 8005ca6:	bf00      	nop
 8005ca8:	e012      	b.n	8005cd0 <USBH_Process+0x304>
    break;
 8005caa:	bf00      	nop
 8005cac:	e010      	b.n	8005cd0 <USBH_Process+0x304>
    break;
 8005cae:	bf00      	nop
 8005cb0:	e00e      	b.n	8005cd0 <USBH_Process+0x304>
    break;
 8005cb2:	bf00      	nop
 8005cb4:	e00c      	b.n	8005cd0 <USBH_Process+0x304>
    break;
 8005cb6:	bf00      	nop
 8005cb8:	e00a      	b.n	8005cd0 <USBH_Process+0x304>
    break;
 8005cba:	bf00      	nop
 8005cbc:	e008      	b.n	8005cd0 <USBH_Process+0x304>
    break;
 8005cbe:	bf00      	nop
 8005cc0:	e006      	b.n	8005cd0 <USBH_Process+0x304>
    break;
 8005cc2:	bf00      	nop
 8005cc4:	e004      	b.n	8005cd0 <USBH_Process+0x304>
    break;
 8005cc6:	bf00      	nop
 8005cc8:	e002      	b.n	8005cd0 <USBH_Process+0x304>
    break;
 8005cca:	bf00      	nop
 8005ccc:	e000      	b.n	8005cd0 <USBH_Process+0x304>
    break;
 8005cce:	bf00      	nop
  }
 return USBH_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3710      	adds	r7, #16
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop

08005cdc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b088      	sub	sp, #32
 8005ce0:	af04      	add	r7, sp, #16
 8005ce2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	785b      	ldrb	r3, [r3, #1]
 8005cec:	2b07      	cmp	r3, #7
 8005cee:	f200 80f8 	bhi.w	8005ee2 <USBH_HandleEnum+0x206>
 8005cf2:	a201      	add	r2, pc, #4	; (adr r2, 8005cf8 <USBH_HandleEnum+0x1c>)
 8005cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf8:	08005d19 	.word	0x08005d19
 8005cfc:	08005d8b 	.word	0x08005d8b
 8005d00:	08005da3 	.word	0x08005da3
 8005d04:	08005e19 	.word	0x08005e19
 8005d08:	08005e2f 	.word	0x08005e2f
 8005d0c:	08005e4b 	.word	0x08005e4b
 8005d10:	08005e7f 	.word	0x08005e7f
 8005d14:	08005eb3 	.word	0x08005eb3
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 8005d18:	2108      	movs	r1, #8
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f9ad 	bl	800607a <USBH_Get_DevDesc>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	f040 80df 	bne.w	8005ee6 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	7919      	ldrb	r1, [r3, #4]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8005d4c:	b292      	uxth	r2, r2
 8005d4e:	9202      	str	r2, [sp, #8]
 8005d50:	2200      	movs	r2, #0
 8005d52:	9201      	str	r2, [sp, #4]
 8005d54:	9300      	str	r3, [sp, #0]
 8005d56:	4603      	mov	r3, r0
 8005d58:	2280      	movs	r2, #128	; 0x80
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 fed8 	bl	8006b10 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	7959      	ldrb	r1, [r3, #5]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8005d74:	b292      	uxth	r2, r2
 8005d76:	9202      	str	r2, [sp, #8]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	9201      	str	r2, [sp, #4]
 8005d7c:	9300      	str	r3, [sp, #0]
 8005d7e:	4603      	mov	r3, r0
 8005d80:	2200      	movs	r2, #0
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 fec4 	bl	8006b10 <USBH_OpenPipe>

    }
    break;
 8005d88:	e0ad      	b.n	8005ee6 <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 8005d8a:	2112      	movs	r1, #18
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 f974 	bl	800607a <USBH_Get_DevDesc>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f040 80a8 	bne.w	8005eea <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2202      	movs	r2, #2
 8005d9e:	705a      	strb	r2, [r3, #1]

    }
    break;
 8005da0:	e0a3      	b.n	8005eea <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 8005da2:	2101      	movs	r1, #1
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 fa14 	bl	80061d2 <USBH_SetAddress>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f040 809e 	bne.w	8005eee <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 8005db2:	2002      	movs	r0, #2
 8005db4:	f001 fe79 	bl	8007aaa <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2203      	movs	r2, #3
 8005dc4:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	7919      	ldrb	r1, [r3, #4]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8005dda:	b292      	uxth	r2, r2
 8005ddc:	9202      	str	r2, [sp, #8]
 8005dde:	2200      	movs	r2, #0
 8005de0:	9201      	str	r2, [sp, #4]
 8005de2:	9300      	str	r3, [sp, #0]
 8005de4:	4603      	mov	r3, r0
 8005de6:	2280      	movs	r2, #128	; 0x80
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f000 fe91 	bl	8006b10 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	7959      	ldrb	r1, [r3, #5]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8005e02:	b292      	uxth	r2, r2
 8005e04:	9202      	str	r2, [sp, #8]
 8005e06:	2200      	movs	r2, #0
 8005e08:	9201      	str	r2, [sp, #4]
 8005e0a:	9300      	str	r3, [sp, #0]
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2200      	movs	r2, #0
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f000 fe7d 	bl	8006b10 <USBH_OpenPipe>
    }
    break;
 8005e16:	e06a      	b.n	8005eee <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 8005e18:	2109      	movs	r1, #9
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f955 	bl	80060ca <USBH_Get_CfgDesc>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d165      	bne.n	8005ef2 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2204      	movs	r2, #4
 8005e2a:	705a      	strb	r2, [r3, #1]
    }
    break;
 8005e2c:	e061      	b.n	8005ef2 <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 8005e34:	4619      	mov	r1, r3
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f000 f947 	bl	80060ca <USBH_Get_CfgDesc>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d159      	bne.n	8005ef6 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2205      	movs	r2, #5
 8005e46:	705a      	strb	r2, [r3, #1]
    }
    break;
 8005e48:	e055      	b.n	8005ef6 <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d010      	beq.n	8005e76 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8005e60:	23ff      	movs	r3, #255	; 0xff
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f955 	bl	8006112 <USBH_Get_StringDesc>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d145      	bne.n	8005efa <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2206      	movs	r2, #6
 8005e72:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8005e74:	e041      	b.n	8005efa <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2206      	movs	r2, #6
 8005e7a:	705a      	strb	r2, [r3, #1]
    break;
 8005e7c:	e03d      	b.n	8005efa <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d010      	beq.n	8005eaa <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8005e94:	23ff      	movs	r3, #255	; 0xff
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 f93b 	bl	8006112 <USBH_Get_StringDesc>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d12d      	bne.n	8005efe <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2207      	movs	r2, #7
 8005ea6:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8005ea8:	e029      	b.n	8005efe <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2207      	movs	r2, #7
 8005eae:	705a      	strb	r2, [r3, #1]
    break;
 8005eb0:	e025      	b.n	8005efe <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00f      	beq.n	8005edc <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8005ec8:	23ff      	movs	r3, #255	; 0xff
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 f921 	bl	8006112 <USBH_Get_StringDesc>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d115      	bne.n	8005f02 <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8005eda:	e012      	b.n	8005f02 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 8005edc:	2300      	movs	r3, #0
 8005ede:	73fb      	strb	r3, [r7, #15]
    break;
 8005ee0:	e00f      	b.n	8005f02 <USBH_HandleEnum+0x226>

  default:
    break;
 8005ee2:	bf00      	nop
 8005ee4:	e00e      	b.n	8005f04 <USBH_HandleEnum+0x228>
    break;
 8005ee6:	bf00      	nop
 8005ee8:	e00c      	b.n	8005f04 <USBH_HandleEnum+0x228>
    break;
 8005eea:	bf00      	nop
 8005eec:	e00a      	b.n	8005f04 <USBH_HandleEnum+0x228>
    break;
 8005eee:	bf00      	nop
 8005ef0:	e008      	b.n	8005f04 <USBH_HandleEnum+0x228>
    break;
 8005ef2:	bf00      	nop
 8005ef4:	e006      	b.n	8005f04 <USBH_HandleEnum+0x228>
    break;
 8005ef6:	bf00      	nop
 8005ef8:	e004      	b.n	8005f04 <USBH_HandleEnum+0x228>
    break;
 8005efa:	bf00      	nop
 8005efc:	e002      	b.n	8005f04 <USBH_HandleEnum+0x228>
    break;
 8005efe:	bf00      	nop
 8005f00:	e000      	b.n	8005f04 <USBH_HandleEnum+0x228>
    break;
 8005f02:	bf00      	nop
  }
  return Status;
 8005f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop

08005f10 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	683a      	ldr	r2, [r7, #0]
 8005f1e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 8005f22:	bf00      	nop
 8005f24:	370c      	adds	r7, #12
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr

08005f2e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b082      	sub	sp, #8
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f000 f804 	bl	8005f52 <USBH_HandleSof>
}
 8005f4a:	bf00      	nop
 8005f4c:	3708      	adds	r7, #8
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}

08005f52 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8005f52:	b580      	push	{r7, lr}
 8005f54:	b082      	sub	sp, #8
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	2b0b      	cmp	r3, #11
 8005f62:	d10a      	bne.n	8005f7a <USBH_HandleSof+0x28>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d005      	beq.n	8005f7a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005f74:	699b      	ldr	r3, [r3, #24]
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	4798      	blx	r3
  }
}
 8005f7a:	bf00      	nop
 8005f7c:	3708      	adds	r7, #8
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b083      	sub	sp, #12
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8005f92:	bf00      	nop
}
 8005f94:	370c      	adds	r7, #12
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr

08005f9e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b083      	sub	sp, #12
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8005fae:	bf00      	nop
}
 8005fb0:	370c      	adds	r7, #12
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr

08005fba <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 8005fba:	b480      	push	{r7}
 8005fbc:	b083      	sub	sp, #12
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d10f      	bne.n	8006006 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00e      	beq.n	8006016 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005ffe:	2104      	movs	r1, #4
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	4798      	blx	r3
 8006004:	e007      	b.n	8006016 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800600c:	2b01      	cmp	r3, #1
 800600e:	d102      	bne.n	8006016 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2202      	movs	r2, #2
 8006014:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	3708      	adds	r7, #8
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b082      	sub	sp, #8
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f001 fbf4 	bl	8007816 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	791b      	ldrb	r3, [r3, #4]
 8006032:	4619      	mov	r1, r3
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 fdb8 	bl	8006baa <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	795b      	ldrb	r3, [r3, #5]
 800603e:	4619      	mov	r1, r3
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f000 fdb2 	bl	8006baa <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2200      	movs	r2, #0
 800604a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006054:	2b00      	cmp	r3, #0
 8006056:	d005      	beq.n	8006064 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800605e:	2105      	movs	r1, #5
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f001 fbbb 	bl	80077e0 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2203      	movs	r2, #3
 800606e:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006070:	2300      	movs	r3, #0
}
 8006072:	4618      	mov	r0, r3
 8006074:	3708      	adds	r7, #8
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b086      	sub	sp, #24
 800607e:	af02      	add	r7, sp, #8
 8006080:	6078      	str	r0, [r7, #4]
 8006082:	460b      	mov	r3, r1
 8006084:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800608c:	78fb      	ldrb	r3, [r7, #3]
 800608e:	b29b      	uxth	r3, r3
 8006090:	9300      	str	r3, [sp, #0]
 8006092:	4613      	mov	r3, r2
 8006094:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006098:	2100      	movs	r1, #0
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 f864 	bl	8006168 <USBH_GetDescriptor>
 80060a0:	4603      	mov	r3, r0
 80060a2:	73fb      	strb	r3, [r7, #15]
 80060a4:	7bfb      	ldrb	r3, [r7, #15]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d10a      	bne.n	80060c0 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f203 3022 	addw	r0, r3, #802	; 0x322
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80060b6:	78fa      	ldrb	r2, [r7, #3]
 80060b8:	b292      	uxth	r2, r2
 80060ba:	4619      	mov	r1, r3
 80060bc:	f000 f918 	bl	80062f0 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 80060c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 80060ca:	b580      	push	{r7, lr}
 80060cc:	b086      	sub	sp, #24
 80060ce:	af02      	add	r7, sp, #8
 80060d0:	6078      	str	r0, [r7, #4]
 80060d2:	460b      	mov	r3, r1
 80060d4:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	331c      	adds	r3, #28
 80060da:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 80060dc:	887b      	ldrh	r3, [r7, #2]
 80060de:	9300      	str	r3, [sp, #0]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060e6:	2100      	movs	r1, #0
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f000 f83d 	bl	8006168 <USBH_GetDescriptor>
 80060ee:	4603      	mov	r3, r0
 80060f0:	72fb      	strb	r3, [r7, #11]
 80060f2:	7afb      	ldrb	r3, [r7, #11]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d107      	bne.n	8006108 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f503 734d 	add.w	r3, r3, #820	; 0x334
 80060fe:	887a      	ldrh	r2, [r7, #2]
 8006100:	68f9      	ldr	r1, [r7, #12]
 8006102:	4618      	mov	r0, r3
 8006104:	f000 f964 	bl	80063d0 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 8006108:	7afb      	ldrb	r3, [r7, #11]
}
 800610a:	4618      	mov	r0, r3
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}

08006112 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 8006112:	b580      	push	{r7, lr}
 8006114:	b088      	sub	sp, #32
 8006116:	af02      	add	r7, sp, #8
 8006118:	60f8      	str	r0, [r7, #12]
 800611a:	607a      	str	r2, [r7, #4]
 800611c:	461a      	mov	r2, r3
 800611e:	460b      	mov	r3, r1
 8006120:	72fb      	strb	r3, [r7, #11]
 8006122:	4613      	mov	r3, r2
 8006124:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 8006126:	7afb      	ldrb	r3, [r7, #11]
 8006128:	b29b      	uxth	r3, r3
 800612a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800612e:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8006136:	893b      	ldrh	r3, [r7, #8]
 8006138:	9300      	str	r3, [sp, #0]
 800613a:	460b      	mov	r3, r1
 800613c:	2100      	movs	r1, #0
 800613e:	68f8      	ldr	r0, [r7, #12]
 8006140:	f000 f812 	bl	8006168 <USBH_GetDescriptor>
 8006144:	4603      	mov	r3, r0
 8006146:	75fb      	strb	r3, [r7, #23]
 8006148:	7dfb      	ldrb	r3, [r7, #23]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d107      	bne.n	800615e <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006154:	893a      	ldrh	r2, [r7, #8]
 8006156:	6879      	ldr	r1, [r7, #4]
 8006158:	4618      	mov	r0, r3
 800615a:	f000 fa37 	bl	80065cc <USBH_ParseStringDesc>
  }
  return status;
 800615e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006160:	4618      	mov	r0, r3
 8006162:	3718      	adds	r7, #24
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	607b      	str	r3, [r7, #4]
 8006172:	460b      	mov	r3, r1
 8006174:	72fb      	strb	r3, [r7, #11]
 8006176:	4613      	mov	r3, r2
 8006178:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	789b      	ldrb	r3, [r3, #2]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d11c      	bne.n	80061bc <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006182:	7afb      	ldrb	r3, [r7, #11]
 8006184:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006188:	b2da      	uxtb	r2, r3
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2206      	movs	r2, #6
 8006192:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	893a      	ldrh	r2, [r7, #8]
 8006198:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800619a:	893b      	ldrh	r3, [r7, #8]
 800619c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80061a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061a4:	d104      	bne.n	80061b0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f240 4209 	movw	r2, #1033	; 0x409
 80061ac:	829a      	strh	r2, [r3, #20]
 80061ae:	e002      	b.n	80061b6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	8b3a      	ldrh	r2, [r7, #24]
 80061ba:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 80061bc:	8b3b      	ldrh	r3, [r7, #24]
 80061be:	461a      	mov	r2, r3
 80061c0:	6879      	ldr	r1, [r7, #4]
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f000 fa50 	bl	8006668 <USBH_CtlReq>
 80061c8:	4603      	mov	r3, r0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3710      	adds	r7, #16
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b082      	sub	sp, #8
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
 80061da:	460b      	mov	r3, r1
 80061dc:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	789b      	ldrb	r3, [r3, #2]
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d10f      	bne.n	8006206 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2205      	movs	r2, #5
 80061f0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80061f2:	78fb      	ldrb	r3, [r7, #3]
 80061f4:	b29a      	uxth	r2, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8006206:	2200      	movs	r2, #0
 8006208:	2100      	movs	r1, #0
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 fa2c 	bl	8006668 <USBH_CtlReq>
 8006210:	4603      	mov	r3, r0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3708      	adds	r7, #8
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}

0800621a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800621a:	b580      	push	{r7, lr}
 800621c:	b082      	sub	sp, #8
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
 8006222:	460b      	mov	r3, r1
 8006224:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	789b      	ldrb	r3, [r3, #2]
 800622a:	2b01      	cmp	r3, #1
 800622c:	d10e      	bne.n	800624c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2209      	movs	r2, #9
 8006238:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	887a      	ldrh	r2, [r7, #2]
 800623e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 800624c:	2200      	movs	r2, #0
 800624e:	2100      	movs	r1, #0
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 fa09 	bl	8006668 <USBH_CtlReq>
 8006256:	4603      	mov	r3, r0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3708      	adds	r7, #8
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	460b      	mov	r3, r1
 800626a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	789b      	ldrb	r3, [r3, #2]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d10f      	bne.n	8006294 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2203      	movs	r2, #3
 800627e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006280:	78fb      	ldrb	r3, [r7, #3]
 8006282:	b29a      	uxth	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006294:	2200      	movs	r2, #0
 8006296:	2100      	movs	r1, #0
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 f9e5 	bl	8006668 <USBH_CtlReq>
 800629e:	4603      	mov	r3, r0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3708      	adds	r7, #8
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b082      	sub	sp, #8
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	460b      	mov	r3, r1
 80062b2:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	789b      	ldrb	r3, [r3, #2]
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d10f      	bne.n	80062dc <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2202      	movs	r2, #2
 80062c0:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2201      	movs	r2, #1
 80062c6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80062ce:	78fb      	ldrb	r3, [r7, #3]
 80062d0:	b29a      	uxth	r2, r3
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 80062dc:	2200      	movs	r2, #0
 80062de:	2100      	movs	r1, #0
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f000 f9c1 	bl	8006668 <USBH_CtlReq>
 80062e6:	4603      	mov	r3, r0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3708      	adds	r7, #8
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b085      	sub	sp, #20
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	4613      	mov	r3, r2
 80062fc:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	781a      	ldrb	r2, [r3, #0]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	785a      	ldrb	r2, [r3, #1]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	3302      	adds	r3, #2
 8006312:	781b      	ldrb	r3, [r3, #0]
 8006314:	b29a      	uxth	r2, r3
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	3303      	adds	r3, #3
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	b29b      	uxth	r3, r3
 800631e:	021b      	lsls	r3, r3, #8
 8006320:	b29b      	uxth	r3, r3
 8006322:	4313      	orrs	r3, r2
 8006324:	b29a      	uxth	r2, r3
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	791a      	ldrb	r2, [r3, #4]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	795a      	ldrb	r2, [r3, #5]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	799a      	ldrb	r2, [r3, #6]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	79da      	ldrb	r2, [r3, #7]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800634a:	88fb      	ldrh	r3, [r7, #6]
 800634c:	2b08      	cmp	r3, #8
 800634e:	d939      	bls.n	80063c4 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	3308      	adds	r3, #8
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	b29a      	uxth	r2, r3
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	3309      	adds	r3, #9
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	b29b      	uxth	r3, r3
 8006360:	021b      	lsls	r3, r3, #8
 8006362:	b29b      	uxth	r3, r3
 8006364:	4313      	orrs	r3, r2
 8006366:	b29a      	uxth	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	330a      	adds	r3, #10
 8006370:	781b      	ldrb	r3, [r3, #0]
 8006372:	b29a      	uxth	r2, r3
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	330b      	adds	r3, #11
 8006378:	781b      	ldrb	r3, [r3, #0]
 800637a:	b29b      	uxth	r3, r3
 800637c:	021b      	lsls	r3, r3, #8
 800637e:	b29b      	uxth	r3, r3
 8006380:	4313      	orrs	r3, r2
 8006382:	b29a      	uxth	r2, r3
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	330c      	adds	r3, #12
 800638c:	781b      	ldrb	r3, [r3, #0]
 800638e:	b29a      	uxth	r2, r3
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	330d      	adds	r3, #13
 8006394:	781b      	ldrb	r3, [r3, #0]
 8006396:	b29b      	uxth	r3, r3
 8006398:	021b      	lsls	r3, r3, #8
 800639a:	b29b      	uxth	r3, r3
 800639c:	4313      	orrs	r3, r2
 800639e:	b29a      	uxth	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	7b9a      	ldrb	r2, [r3, #14]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	7bda      	ldrb	r2, [r3, #15]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	7c1a      	ldrb	r2, [r3, #16]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	7c5a      	ldrb	r2, [r3, #17]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	745a      	strb	r2, [r3, #17]
  }
}
 80063c4:	bf00      	nop
 80063c6:	3714      	adds	r7, #20
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b08a      	sub	sp, #40	; 0x28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	4613      	mov	r3, r2
 80063dc:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80063e2:	2300      	movs	r3, #0
 80063e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 80063e8:	2300      	movs	r3, #0
 80063ea:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	781a      	ldrb	r2, [r3, #0]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	785a      	ldrb	r2, [r3, #1]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	3302      	adds	r3, #2
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	b29a      	uxth	r2, r3
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	3303      	adds	r3, #3
 800640e:	781b      	ldrb	r3, [r3, #0]
 8006410:	b29b      	uxth	r3, r3
 8006412:	021b      	lsls	r3, r3, #8
 8006414:	b29b      	uxth	r3, r3
 8006416:	4313      	orrs	r3, r2
 8006418:	b29a      	uxth	r2, r3
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	791a      	ldrb	r2, [r3, #4]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	795a      	ldrb	r2, [r3, #5]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	799a      	ldrb	r2, [r3, #6]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	79da      	ldrb	r2, [r3, #7]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	7a1a      	ldrb	r2, [r3, #8]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006446:	88fb      	ldrh	r3, [r7, #6]
 8006448:	2b09      	cmp	r3, #9
 800644a:	d95f      	bls.n	800650c <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800644c:	2309      	movs	r3, #9
 800644e:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8006450:	2300      	movs	r3, #0
 8006452:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006454:	e051      	b.n	80064fa <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006456:	f107 0316 	add.w	r3, r7, #22
 800645a:	4619      	mov	r1, r3
 800645c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800645e:	f000 f8e8 	bl	8006632 <USBH_GetNextDesc>
 8006462:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8006464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006466:	785b      	ldrb	r3, [r3, #1]
 8006468:	2b04      	cmp	r3, #4
 800646a:	d146      	bne.n	80064fa <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800646c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006470:	221a      	movs	r2, #26
 8006472:	fb02 f303 	mul.w	r3, r2, r3
 8006476:	3308      	adds	r3, #8
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	4413      	add	r3, r2
 800647c:	3302      	adds	r3, #2
 800647e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 8006480:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006482:	69f8      	ldr	r0, [r7, #28]
 8006484:	f000 f846 	bl	8006514 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800648e:	2300      	movs	r3, #0
 8006490:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006492:	e022      	b.n	80064da <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 8006494:	f107 0316 	add.w	r3, r7, #22
 8006498:	4619      	mov	r1, r3
 800649a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800649c:	f000 f8c9 	bl	8006632 <USBH_GetNextDesc>
 80064a0:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80064a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a4:	785b      	ldrb	r3, [r3, #1]
 80064a6:	2b05      	cmp	r3, #5
 80064a8:	d117      	bne.n	80064da <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80064aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064ae:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80064b2:	3201      	adds	r2, #1
 80064b4:	00d2      	lsls	r2, r2, #3
 80064b6:	211a      	movs	r1, #26
 80064b8:	fb01 f303 	mul.w	r3, r1, r3
 80064bc:	4413      	add	r3, r2
 80064be:	3308      	adds	r3, #8
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	4413      	add	r3, r2
 80064c4:	3304      	adds	r3, #4
 80064c6:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 80064c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80064ca:	69b8      	ldr	r0, [r7, #24]
 80064cc:	f000 f851 	bl	8006572 <USBH_ParseEPDesc>
            ep_ix++;
 80064d0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80064d4:	3301      	adds	r3, #1
 80064d6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	791b      	ldrb	r3, [r3, #4]
 80064de:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d204      	bcs.n	80064f0 <USBH_ParseCfgDesc+0x120>
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	885a      	ldrh	r2, [r3, #2]
 80064ea:	8afb      	ldrh	r3, [r7, #22]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d8d1      	bhi.n	8006494 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 80064f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064f4:	3301      	adds	r3, #1
 80064f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80064fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d804      	bhi.n	800650c <USBH_ParseCfgDesc+0x13c>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	885a      	ldrh	r2, [r3, #2]
 8006506:	8afb      	ldrh	r3, [r7, #22]
 8006508:	429a      	cmp	r2, r3
 800650a:	d8a4      	bhi.n	8006456 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800650c:	bf00      	nop
 800650e:	3728      	adds	r7, #40	; 0x28
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}

08006514 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	781a      	ldrb	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	785a      	ldrb	r2, [r3, #1]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	789a      	ldrb	r2, [r3, #2]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	78da      	ldrb	r2, [r3, #3]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	791a      	ldrb	r2, [r3, #4]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	795a      	ldrb	r2, [r3, #5]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	799a      	ldrb	r2, [r3, #6]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	79da      	ldrb	r2, [r3, #7]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	7a1a      	ldrb	r2, [r3, #8]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	721a      	strb	r2, [r3, #8]
}
 8006566:	bf00      	nop
 8006568:	370c      	adds	r7, #12
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr

08006572 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 8006572:	b480      	push	{r7}
 8006574:	b083      	sub	sp, #12
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
 800657a:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	781a      	ldrb	r2, [r3, #0]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	785a      	ldrb	r2, [r3, #1]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	789a      	ldrb	r2, [r3, #2]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	78da      	ldrb	r2, [r3, #3]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	3304      	adds	r3, #4
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	b29a      	uxth	r2, r3
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	3305      	adds	r3, #5
 80065a8:	781b      	ldrb	r3, [r3, #0]
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	021b      	lsls	r3, r3, #8
 80065ae:	b29b      	uxth	r3, r3
 80065b0:	4313      	orrs	r3, r2
 80065b2:	b29a      	uxth	r2, r3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	799a      	ldrb	r2, [r3, #6]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	719a      	strb	r2, [r3, #6]
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	4613      	mov	r3, r2
 80065d8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	3301      	adds	r3, #1
 80065de:	781b      	ldrb	r3, [r3, #0]
 80065e0:	2b03      	cmp	r3, #3
 80065e2:	d120      	bne.n	8006626 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	1e9a      	subs	r2, r3, #2
 80065ea:	88fb      	ldrh	r3, [r7, #6]
 80065ec:	4293      	cmp	r3, r2
 80065ee:	bf28      	it	cs
 80065f0:	4613      	movcs	r3, r2
 80065f2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	3302      	adds	r3, #2
 80065f8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80065fa:	2300      	movs	r3, #0
 80065fc:	82fb      	strh	r3, [r7, #22]
 80065fe:	e00b      	b.n	8006618 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006600:	8afb      	ldrh	r3, [r7, #22]
 8006602:	68fa      	ldr	r2, [r7, #12]
 8006604:	4413      	add	r3, r2
 8006606:	781a      	ldrb	r2, [r3, #0]
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	3301      	adds	r3, #1
 8006610:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006612:	8afb      	ldrh	r3, [r7, #22]
 8006614:	3302      	adds	r3, #2
 8006616:	82fb      	strh	r3, [r7, #22]
 8006618:	8afa      	ldrh	r2, [r7, #22]
 800661a:	8abb      	ldrh	r3, [r7, #20]
 800661c:	429a      	cmp	r2, r3
 800661e:	d3ef      	bcc.n	8006600 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	2200      	movs	r2, #0
 8006624:	701a      	strb	r2, [r3, #0]
  }
}
 8006626:	bf00      	nop
 8006628:	371c      	adds	r7, #28
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 8006632:	b480      	push	{r7}
 8006634:	b085      	sub	sp, #20
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
 800663a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	881a      	ldrh	r2, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	b29b      	uxth	r3, r3
 8006646:	4413      	add	r3, r2
 8006648:	b29a      	uxth	r2, r3
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	4413      	add	r3, r2
 8006658:	60fb      	str	r3, [r7, #12]

  return(pnext);
 800665a:	68fb      	ldr	r3, [r7, #12]
}
 800665c:	4618      	mov	r0, r3
 800665e:	3714      	adds	r7, #20
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b086      	sub	sp, #24
 800666c:	af00      	add	r7, sp, #0
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	4613      	mov	r3, r2
 8006674:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006676:	2301      	movs	r3, #1
 8006678:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	789b      	ldrb	r3, [r3, #2]
 800667e:	2b01      	cmp	r3, #1
 8006680:	d002      	beq.n	8006688 <USBH_CtlReq+0x20>
 8006682:	2b02      	cmp	r3, #2
 8006684:	d00f      	beq.n	80066a6 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 8006686:	e034      	b.n	80066f2 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	68ba      	ldr	r2, [r7, #8]
 800668c:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	88fa      	ldrh	r2, [r7, #6]
 8006692:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2201      	movs	r2, #1
 8006698:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2202      	movs	r2, #2
 800669e:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 80066a0:	2301      	movs	r3, #1
 80066a2:	75fb      	strb	r3, [r7, #23]
    break;
 80066a4:	e025      	b.n	80066f2 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 80066a6:	68f8      	ldr	r0, [r7, #12]
 80066a8:	f000 f828 	bl	80066fc <USBH_HandleControl>
 80066ac:	4603      	mov	r3, r0
 80066ae:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 80066b0:	7dfb      	ldrb	r3, [r7, #23]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d108      	bne.n	80066c8 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2201      	movs	r2, #1
 80066ba:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2200      	movs	r2, #0
 80066c0:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 80066c2:	2300      	movs	r3, #0
 80066c4:	75fb      	strb	r3, [r7, #23]
    break;
 80066c6:	e013      	b.n	80066f0 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 80066c8:	7dfb      	ldrb	r3, [r7, #23]
 80066ca:	2b03      	cmp	r3, #3
 80066cc:	d108      	bne.n	80066e0 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2201      	movs	r2, #1
 80066d2:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2200      	movs	r2, #0
 80066d8:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 80066da:	2303      	movs	r3, #3
 80066dc:	75fb      	strb	r3, [r7, #23]
    break;
 80066de:	e007      	b.n	80066f0 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 80066e0:	7dfb      	ldrb	r3, [r7, #23]
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d104      	bne.n	80066f0 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2201      	movs	r2, #1
 80066ea:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 80066ec:	2302      	movs	r3, #2
 80066ee:	75fb      	strb	r3, [r7, #23]
    break;
 80066f0:	bf00      	nop
  }
  return status;
 80066f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3718      	adds	r7, #24
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b086      	sub	sp, #24
 8006700:	af02      	add	r7, sp, #8
 8006702:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006704:	2301      	movs	r3, #1
 8006706:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006708:	2300      	movs	r3, #0
 800670a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	7e1b      	ldrb	r3, [r3, #24]
 8006710:	3b01      	subs	r3, #1
 8006712:	2b0a      	cmp	r3, #10
 8006714:	f200 814c 	bhi.w	80069b0 <USBH_HandleControl+0x2b4>
 8006718:	a201      	add	r2, pc, #4	; (adr r2, 8006720 <USBH_HandleControl+0x24>)
 800671a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800671e:	bf00      	nop
 8006720:	0800674d 	.word	0x0800674d
 8006724:	08006767 	.word	0x08006767
 8006728:	080067d1 	.word	0x080067d1
 800672c:	080067f7 	.word	0x080067f7
 8006730:	0800682f 	.word	0x0800682f
 8006734:	0800685b 	.word	0x0800685b
 8006738:	080068ad 	.word	0x080068ad
 800673c:	080068cf 	.word	0x080068cf
 8006740:	0800690b 	.word	0x0800690b
 8006744:	08006933 	.word	0x08006933
 8006748:	08006971 	.word	0x08006971
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f103 0110 	add.w	r1, r3, #16
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	795b      	ldrb	r3, [r3, #5]
 8006756:	461a      	mov	r2, r3
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 f939 	bl	80069d0 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2202      	movs	r2, #2
 8006762:	761a      	strb	r2, [r3, #24]
    break;
 8006764:	e12f      	b.n	80069c6 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	795b      	ldrb	r3, [r3, #5]
 800676a:	4619      	mov	r1, r3
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f001 f93f 	bl	80079f0 <USBH_LL_GetURBState>
 8006772:	4603      	mov	r3, r0
 8006774:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8006776:	7bbb      	ldrb	r3, [r7, #14]
 8006778:	2b01      	cmp	r3, #1
 800677a:	d11e      	bne.n	80067ba <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	7c1b      	ldrb	r3, [r3, #16]
 8006780:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006784:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	8adb      	ldrh	r3, [r3, #22]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00a      	beq.n	80067a4 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800678e:	7b7b      	ldrb	r3, [r7, #13]
 8006790:	2b80      	cmp	r3, #128	; 0x80
 8006792:	d103      	bne.n	800679c <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2203      	movs	r2, #3
 8006798:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800679a:	e10b      	b.n	80069b4 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2205      	movs	r2, #5
 80067a0:	761a      	strb	r2, [r3, #24]
    break;
 80067a2:	e107      	b.n	80069b4 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 80067a4:	7b7b      	ldrb	r3, [r7, #13]
 80067a6:	2b80      	cmp	r3, #128	; 0x80
 80067a8:	d103      	bne.n	80067b2 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2209      	movs	r2, #9
 80067ae:	761a      	strb	r2, [r3, #24]
    break;
 80067b0:	e100      	b.n	80069b4 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2207      	movs	r2, #7
 80067b6:	761a      	strb	r2, [r3, #24]
    break;
 80067b8:	e0fc      	b.n	80069b4 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80067ba:	7bbb      	ldrb	r3, [r7, #14]
 80067bc:	2b04      	cmp	r3, #4
 80067be:	d003      	beq.n	80067c8 <USBH_HandleControl+0xcc>
 80067c0:	7bbb      	ldrb	r3, [r7, #14]
 80067c2:	2b02      	cmp	r3, #2
 80067c4:	f040 80f6 	bne.w	80069b4 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	220b      	movs	r2, #11
 80067cc:	761a      	strb	r2, [r3, #24]
    break;
 80067ce:	e0f1      	b.n	80069b4 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 80067d6:	b29a      	uxth	r2, r3
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6899      	ldr	r1, [r3, #8]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	899a      	ldrh	r2, [r3, #12]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	791b      	ldrb	r3, [r3, #4]
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 f930 	bl	8006a4e <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2204      	movs	r2, #4
 80067f2:	761a      	strb	r2, [r3, #24]
    break;
 80067f4:	e0e7      	b.n	80069c6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	791b      	ldrb	r3, [r3, #4]
 80067fa:	4619      	mov	r1, r3
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f001 f8f7 	bl	80079f0 <USBH_LL_GetURBState>
 8006802:	4603      	mov	r3, r0
 8006804:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8006806:	7bbb      	ldrb	r3, [r7, #14]
 8006808:	2b01      	cmp	r3, #1
 800680a:	d102      	bne.n	8006812 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2209      	movs	r2, #9
 8006810:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 8006812:	7bbb      	ldrb	r3, [r7, #14]
 8006814:	2b05      	cmp	r3, #5
 8006816:	d102      	bne.n	800681e <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8006818:	2303      	movs	r3, #3
 800681a:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800681c:	e0cc      	b.n	80069b8 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800681e:	7bbb      	ldrb	r3, [r7, #14]
 8006820:	2b04      	cmp	r3, #4
 8006822:	f040 80c9 	bne.w	80069b8 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	220b      	movs	r2, #11
 800682a:	761a      	strb	r2, [r3, #24]
    break;
 800682c:	e0c4      	b.n	80069b8 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6899      	ldr	r1, [r3, #8]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	899a      	ldrh	r2, [r3, #12]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	7958      	ldrb	r0, [r3, #5]
 800683a:	2301      	movs	r3, #1
 800683c:	9300      	str	r3, [sp, #0]
 800683e:	4603      	mov	r3, r0
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f000 f8df 	bl	8006a04 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800684c:	b29a      	uxth	r2, r3
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2206      	movs	r2, #6
 8006856:	761a      	strb	r2, [r3, #24]
    break;
 8006858:	e0b5      	b.n	80069c6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	795b      	ldrb	r3, [r3, #5]
 800685e:	4619      	mov	r1, r3
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f001 f8c5 	bl	80079f0 <USBH_LL_GetURBState>
 8006866:	4603      	mov	r3, r0
 8006868:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800686a:	7bbb      	ldrb	r3, [r7, #14]
 800686c:	2b01      	cmp	r3, #1
 800686e:	d103      	bne.n	8006878 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2207      	movs	r2, #7
 8006874:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006876:	e0a1      	b.n	80069bc <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 8006878:	7bbb      	ldrb	r3, [r7, #14]
 800687a:	2b05      	cmp	r3, #5
 800687c:	d105      	bne.n	800688a <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	220c      	movs	r2, #12
 8006882:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8006884:	2303      	movs	r3, #3
 8006886:	73fb      	strb	r3, [r7, #15]
    break;
 8006888:	e098      	b.n	80069bc <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800688a:	7bbb      	ldrb	r3, [r7, #14]
 800688c:	2b02      	cmp	r3, #2
 800688e:	d103      	bne.n	8006898 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2205      	movs	r2, #5
 8006894:	761a      	strb	r2, [r3, #24]
    break;
 8006896:	e091      	b.n	80069bc <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 8006898:	7bbb      	ldrb	r3, [r7, #14]
 800689a:	2b04      	cmp	r3, #4
 800689c:	f040 808e 	bne.w	80069bc <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	220b      	movs	r2, #11
 80068a4:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 80068a6:	2302      	movs	r3, #2
 80068a8:	73fb      	strb	r3, [r7, #15]
    break;
 80068aa:	e087      	b.n	80069bc <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	791b      	ldrb	r3, [r3, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	2100      	movs	r1, #0
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f000 f8ca 	bl	8006a4e <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 80068c0:	b29a      	uxth	r2, r3
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2208      	movs	r2, #8
 80068ca:	761a      	strb	r2, [r3, #24]

    break;
 80068cc:	e07b      	b.n	80069c6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	791b      	ldrb	r3, [r3, #4]
 80068d2:	4619      	mov	r1, r3
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f001 f88b 	bl	80079f0 <USBH_LL_GetURBState>
 80068da:	4603      	mov	r3, r0
 80068dc:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 80068de:	7bbb      	ldrb	r3, [r7, #14]
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d105      	bne.n	80068f0 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	220d      	movs	r2, #13
 80068e8:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 80068ea:	2300      	movs	r3, #0
 80068ec:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80068ee:	e067      	b.n	80069c0 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 80068f0:	7bbb      	ldrb	r3, [r7, #14]
 80068f2:	2b04      	cmp	r3, #4
 80068f4:	d103      	bne.n	80068fe <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	220b      	movs	r2, #11
 80068fa:	761a      	strb	r2, [r3, #24]
    break;
 80068fc:	e060      	b.n	80069c0 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 80068fe:	7bbb      	ldrb	r3, [r7, #14]
 8006900:	2b05      	cmp	r3, #5
 8006902:	d15d      	bne.n	80069c0 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 8006904:	2303      	movs	r3, #3
 8006906:	73fb      	strb	r3, [r7, #15]
    break;
 8006908:	e05a      	b.n	80069c0 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	795a      	ldrb	r2, [r3, #5]
 800690e:	2301      	movs	r3, #1
 8006910:	9300      	str	r3, [sp, #0]
 8006912:	4613      	mov	r3, r2
 8006914:	2200      	movs	r2, #0
 8006916:	2100      	movs	r1, #0
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 f873 	bl	8006a04 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006924:	b29a      	uxth	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	220a      	movs	r2, #10
 800692e:	761a      	strb	r2, [r3, #24]
    break;
 8006930:	e049      	b.n	80069c6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	795b      	ldrb	r3, [r3, #5]
 8006936:	4619      	mov	r1, r3
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f001 f859 	bl	80079f0 <USBH_LL_GetURBState>
 800693e:	4603      	mov	r3, r0
 8006940:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 8006942:	7bbb      	ldrb	r3, [r7, #14]
 8006944:	2b01      	cmp	r3, #1
 8006946:	d105      	bne.n	8006954 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 8006948:	2300      	movs	r3, #0
 800694a:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	220d      	movs	r2, #13
 8006950:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 8006952:	e037      	b.n	80069c4 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8006954:	7bbb      	ldrb	r3, [r7, #14]
 8006956:	2b02      	cmp	r3, #2
 8006958:	d103      	bne.n	8006962 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2209      	movs	r2, #9
 800695e:	761a      	strb	r2, [r3, #24]
    break;
 8006960:	e030      	b.n	80069c4 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 8006962:	7bbb      	ldrb	r3, [r7, #14]
 8006964:	2b04      	cmp	r3, #4
 8006966:	d12d      	bne.n	80069c4 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	220b      	movs	r2, #11
 800696c:	761a      	strb	r2, [r3, #24]
    break;
 800696e:	e029      	b.n	80069c4 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	7e5b      	ldrb	r3, [r3, #25]
 8006974:	3301      	adds	r3, #1
 8006976:	b2da      	uxtb	r2, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	765a      	strb	r2, [r3, #25]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	7e5b      	ldrb	r3, [r3, #25]
 8006980:	2b02      	cmp	r3, #2
 8006982:	d809      	bhi.n	8006998 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f000 ff46 	bl	8007816 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 8006996:	e016      	b.n	80069c6 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800699e:	2106      	movs	r1, #6
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 80069aa:	2302      	movs	r3, #2
 80069ac:	73fb      	strb	r3, [r7, #15]
    break;
 80069ae:	e00a      	b.n	80069c6 <USBH_HandleControl+0x2ca>

  default:
    break;
 80069b0:	bf00      	nop
 80069b2:	e008      	b.n	80069c6 <USBH_HandleControl+0x2ca>
    break;
 80069b4:	bf00      	nop
 80069b6:	e006      	b.n	80069c6 <USBH_HandleControl+0x2ca>
    break;
 80069b8:	bf00      	nop
 80069ba:	e004      	b.n	80069c6 <USBH_HandleControl+0x2ca>
    break;
 80069bc:	bf00      	nop
 80069be:	e002      	b.n	80069c6 <USBH_HandleControl+0x2ca>
    break;
 80069c0:	bf00      	nop
 80069c2:	e000      	b.n	80069c6 <USBH_HandleControl+0x2ca>
    break;
 80069c4:	bf00      	nop
  }
  return status;
 80069c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3710      	adds	r7, #16
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b088      	sub	sp, #32
 80069d4:	af04      	add	r7, sp, #16
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	4613      	mov	r3, r2
 80069dc:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80069de:	79f9      	ldrb	r1, [r7, #7]
 80069e0:	2300      	movs	r3, #0
 80069e2:	9303      	str	r3, [sp, #12]
 80069e4:	2308      	movs	r3, #8
 80069e6:	9302      	str	r3, [sp, #8]
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	9301      	str	r3, [sp, #4]
 80069ec:	2300      	movs	r3, #0
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	2300      	movs	r3, #0
 80069f2:	2200      	movs	r2, #0
 80069f4:	68f8      	ldr	r0, [r7, #12]
 80069f6:	f000 ffca 	bl	800798e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80069fa:	2300      	movs	r3, #0
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b088      	sub	sp, #32
 8006a08:	af04      	add	r7, sp, #16
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	4611      	mov	r1, r2
 8006a10:	461a      	mov	r2, r3
 8006a12:	460b      	mov	r3, r1
 8006a14:	80fb      	strh	r3, [r7, #6]
 8006a16:	4613      	mov	r3, r2
 8006a18:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d001      	beq.n	8006a28 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8006a24:	2300      	movs	r3, #0
 8006a26:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006a28:	7979      	ldrb	r1, [r7, #5]
 8006a2a:	7e3b      	ldrb	r3, [r7, #24]
 8006a2c:	9303      	str	r3, [sp, #12]
 8006a2e:	88fb      	ldrh	r3, [r7, #6]
 8006a30:	9302      	str	r3, [sp, #8]
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	9301      	str	r3, [sp, #4]
 8006a36:	2301      	movs	r3, #1
 8006a38:	9300      	str	r3, [sp, #0]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	68f8      	ldr	r0, [r7, #12]
 8006a40:	f000 ffa5 	bl	800798e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3710      	adds	r7, #16
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}

08006a4e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8006a4e:	b580      	push	{r7, lr}
 8006a50:	b088      	sub	sp, #32
 8006a52:	af04      	add	r7, sp, #16
 8006a54:	60f8      	str	r0, [r7, #12]
 8006a56:	60b9      	str	r1, [r7, #8]
 8006a58:	4611      	mov	r1, r2
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	80fb      	strh	r3, [r7, #6]
 8006a60:	4613      	mov	r3, r2
 8006a62:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006a64:	7979      	ldrb	r1, [r7, #5]
 8006a66:	2300      	movs	r3, #0
 8006a68:	9303      	str	r3, [sp, #12]
 8006a6a:	88fb      	ldrh	r3, [r7, #6]
 8006a6c:	9302      	str	r3, [sp, #8]
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	9301      	str	r3, [sp, #4]
 8006a72:	2301      	movs	r3, #1
 8006a74:	9300      	str	r3, [sp, #0]
 8006a76:	2300      	movs	r3, #0
 8006a78:	2201      	movs	r2, #1
 8006a7a:	68f8      	ldr	r0, [r7, #12]
 8006a7c:	f000 ff87 	bl	800798e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8006a80:	2300      	movs	r3, #0

}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3710      	adds	r7, #16
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 8006a8a:	b580      	push	{r7, lr}
 8006a8c:	b088      	sub	sp, #32
 8006a8e:	af04      	add	r7, sp, #16
 8006a90:	60f8      	str	r0, [r7, #12]
 8006a92:	60b9      	str	r1, [r7, #8]
 8006a94:	4611      	mov	r1, r2
 8006a96:	461a      	mov	r2, r3
 8006a98:	460b      	mov	r3, r1
 8006a9a:	80fb      	strh	r3, [r7, #6]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d001      	beq.n	8006aae <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006aae:	7979      	ldrb	r1, [r7, #5]
 8006ab0:	7e3b      	ldrb	r3, [r7, #24]
 8006ab2:	9303      	str	r3, [sp, #12]
 8006ab4:	88fb      	ldrh	r3, [r7, #6]
 8006ab6:	9302      	str	r3, [sp, #8]
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	9301      	str	r3, [sp, #4]
 8006abc:	2301      	movs	r3, #1
 8006abe:	9300      	str	r3, [sp, #0]
 8006ac0:	2302      	movs	r3, #2
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f000 ff62 	bl	800798e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8006aca:	2300      	movs	r3, #0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3710      	adds	r7, #16
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b088      	sub	sp, #32
 8006ad8:	af04      	add	r7, sp, #16
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	4611      	mov	r1, r2
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	460b      	mov	r3, r1
 8006ae4:	80fb      	strh	r3, [r7, #6]
 8006ae6:	4613      	mov	r3, r2
 8006ae8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006aea:	7979      	ldrb	r1, [r7, #5]
 8006aec:	2300      	movs	r3, #0
 8006aee:	9303      	str	r3, [sp, #12]
 8006af0:	88fb      	ldrh	r3, [r7, #6]
 8006af2:	9302      	str	r3, [sp, #8]
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	9301      	str	r3, [sp, #4]
 8006af8:	2301      	movs	r3, #1
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	2302      	movs	r3, #2
 8006afe:	2201      	movs	r2, #1
 8006b00:	68f8      	ldr	r0, [r7, #12]
 8006b02:	f000 ff44 	bl	800798e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3710      	adds	r7, #16
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af04      	add	r7, sp, #16
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	4608      	mov	r0, r1
 8006b1a:	4611      	mov	r1, r2
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	4603      	mov	r3, r0
 8006b20:	70fb      	strb	r3, [r7, #3]
 8006b22:	460b      	mov	r3, r1
 8006b24:	70bb      	strb	r3, [r7, #2]
 8006b26:	4613      	mov	r3, r2
 8006b28:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 8006b2a:	7878      	ldrb	r0, [r7, #1]
 8006b2c:	78ba      	ldrb	r2, [r7, #2]
 8006b2e:	78f9      	ldrb	r1, [r7, #3]
 8006b30:	8b3b      	ldrh	r3, [r7, #24]
 8006b32:	9302      	str	r3, [sp, #8]
 8006b34:	7d3b      	ldrb	r3, [r7, #20]
 8006b36:	9301      	str	r3, [sp, #4]
 8006b38:	7c3b      	ldrb	r3, [r7, #16]
 8006b3a:	9300      	str	r3, [sp, #0]
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 fed7 	bl	80078f2 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 8006b44:	2300      	movs	r3, #0

}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3708      	adds	r7, #8
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}

08006b4e <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 8006b4e:	b580      	push	{r7, lr}
 8006b50:	b082      	sub	sp, #8
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	6078      	str	r0, [r7, #4]
 8006b56:	460b      	mov	r3, r1
 8006b58:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 8006b5a:	78fb      	ldrb	r3, [r7, #3]
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 fef6 	bl	8007950 <USBH_LL_ClosePipe>

  return USBH_OK;
 8006b64:	2300      	movs	r3, #0

}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3708      	adds	r7, #8
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}

08006b6e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8006b6e:	b580      	push	{r7, lr}
 8006b70:	b084      	sub	sp, #16
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	6078      	str	r0, [r7, #4]
 8006b76:	460b      	mov	r3, r1
 8006b78:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 f831 	bl	8006be2 <USBH_GetFreePipe>
 8006b80:	4603      	mov	r3, r0
 8006b82:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8006b84:	89fb      	ldrh	r3, [r7, #14]
 8006b86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d007      	beq.n	8006b9e <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 8006b8e:	78fb      	ldrb	r3, [r7, #3]
 8006b90:	89fa      	ldrh	r2, [r7, #14]
 8006b92:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	32e0      	adds	r2, #224	; 0xe0
 8006b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 8006b9e:	89fb      	ldrh	r3, [r7, #14]
 8006ba0:	b2db      	uxtb	r3, r3
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3710      	adds	r7, #16
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b083      	sub	sp, #12
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8006bb6:	78fb      	ldrb	r3, [r7, #3]
 8006bb8:	2b0a      	cmp	r3, #10
 8006bba:	d80b      	bhi.n	8006bd4 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8006bbc:	78fa      	ldrb	r2, [r7, #3]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	32e0      	adds	r2, #224	; 0xe0
 8006bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bc6:	78fa      	ldrb	r2, [r7, #3]
 8006bc8:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	32e0      	adds	r2, #224	; 0xe0
 8006bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b085      	sub	sp, #20
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8006bea:	2300      	movs	r3, #0
 8006bec:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8006bee:	2300      	movs	r3, #0
 8006bf0:	73fb      	strb	r3, [r7, #15]
 8006bf2:	e00e      	b.n	8006c12 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8006bf4:	7bfa      	ldrb	r2, [r7, #15]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	32e0      	adds	r2, #224	; 0xe0
 8006bfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bfe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d102      	bne.n	8006c0c <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 8006c06:	7bfb      	ldrb	r3, [r7, #15]
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	e007      	b.n	8006c1c <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 8006c0c:	7bfb      	ldrb	r3, [r7, #15]
 8006c0e:	3301      	adds	r3, #1
 8006c10:	73fb      	strb	r3, [r7, #15]
 8006c12:	7bfb      	ldrb	r3, [r7, #15]
 8006c14:	2b0a      	cmp	r3, #10
 8006c16:	d9ed      	bls.n	8006bf4 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 8006c18:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3714      	adds	r7, #20
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006c2e:	f7f9 fc4b 	bl	80004c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006c32:	f000 f831 	bl	8006c98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006c36:	f000 f97b 	bl	8006f30 <MX_GPIO_Init>
  MX_I2C1_Init();
 8006c3a:	f000 f8af 	bl	8006d9c <MX_I2C1_Init>
  MX_I2S3_Init();
 8006c3e:	f000 f8db 	bl	8006df8 <MX_I2S3_Init>
  MX_SPI1_Init();
 8006c42:	f000 f909 	bl	8006e58 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8006c46:	f000 fc7b 	bl	8007540 <MX_USB_HOST_Init>
  MX_SPI2_Init();
 8006c4a:	f000 f93b 	bl	8006ec4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  char buf[1] = "A";
 8006c4e:	2341      	movs	r3, #65	; 0x41
 8006c50:	713b      	strb	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8006c52:	f000 fc9b 	bl	800758c <MX_USB_HOST_Process>
    if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)) {
 8006c56:	2101      	movs	r1, #1
 8006c58:	480b      	ldr	r0, [pc, #44]	; (8006c88 <main+0x60>)
 8006c5a:	f7f9 ff97 	bl	8000b8c <HAL_GPIO_ReadPin>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d0f6      	beq.n	8006c52 <main+0x2a>
       	     	HAL_Delay(300);
 8006c64:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006c68:	f7f9 fca0 	bl	80005ac <HAL_Delay>
       	     	HAL_SPI_Transmit(&hspi1, "A", sizeof(buf), HAL_MAX_DELAY);
 8006c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8006c70:	2201      	movs	r2, #1
 8006c72:	4906      	ldr	r1, [pc, #24]	; (8006c8c <main+0x64>)
 8006c74:	4806      	ldr	r0, [pc, #24]	; (8006c90 <main+0x68>)
 8006c76:	f7fc ffc3 	bl	8003c00 <HAL_SPI_Transmit>
       	     	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8006c7a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006c7e:	4805      	ldr	r0, [pc, #20]	; (8006c94 <main+0x6c>)
 8006c80:	f7f9 ffb5 	bl	8000bee <HAL_GPIO_TogglePin>
    MX_USB_HOST_Process();
 8006c84:	e7e5      	b.n	8006c52 <main+0x2a>
 8006c86:	bf00      	nop
 8006c88:	40020000 	.word	0x40020000
 8006c8c:	08007db8 	.word	0x08007db8
 8006c90:	20000170 	.word	0x20000170
 8006c94:	40020c00 	.word	0x40020c00

08006c98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b098      	sub	sp, #96	; 0x60
 8006c9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006c9e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006ca2:	2230      	movs	r2, #48	; 0x30
 8006ca4:	2100      	movs	r1, #0
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f000 ffb6 	bl	8007c18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006cac:	f107 031c 	add.w	r3, r7, #28
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	601a      	str	r2, [r3, #0]
 8006cb4:	605a      	str	r2, [r3, #4]
 8006cb6:	609a      	str	r2, [r3, #8]
 8006cb8:	60da      	str	r2, [r3, #12]
 8006cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006cbc:	f107 030c 	add.w	r3, r7, #12
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	601a      	str	r2, [r3, #0]
 8006cc4:	605a      	str	r2, [r3, #4]
 8006cc6:	609a      	str	r2, [r3, #8]
 8006cc8:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006cca:	2300      	movs	r3, #0
 8006ccc:	60bb      	str	r3, [r7, #8]
 8006cce:	4b31      	ldr	r3, [pc, #196]	; (8006d94 <SystemClock_Config+0xfc>)
 8006cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd2:	4a30      	ldr	r2, [pc, #192]	; (8006d94 <SystemClock_Config+0xfc>)
 8006cd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cd8:	6413      	str	r3, [r2, #64]	; 0x40
 8006cda:	4b2e      	ldr	r3, [pc, #184]	; (8006d94 <SystemClock_Config+0xfc>)
 8006cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ce2:	60bb      	str	r3, [r7, #8]
 8006ce4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	607b      	str	r3, [r7, #4]
 8006cea:	4b2b      	ldr	r3, [pc, #172]	; (8006d98 <SystemClock_Config+0x100>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a2a      	ldr	r2, [pc, #168]	; (8006d98 <SystemClock_Config+0x100>)
 8006cf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	4b28      	ldr	r3, [pc, #160]	; (8006d98 <SystemClock_Config+0x100>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006cfe:	607b      	str	r3, [r7, #4]
 8006d00:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006d02:	2301      	movs	r3, #1
 8006d04:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006d06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d0a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006d0c:	2302      	movs	r3, #2
 8006d0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006d10:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006d14:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8006d16:	2308      	movs	r3, #8
 8006d18:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8006d1a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8006d1e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006d20:	2302      	movs	r3, #2
 8006d22:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8006d24:	2307      	movs	r3, #7
 8006d26:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006d28:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7fc f9a9 	bl	8003084 <HAL_RCC_OscConfig>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d001      	beq.n	8006d3c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8006d38:	f000 f9f8 	bl	800712c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006d3c:	230f      	movs	r3, #15
 8006d3e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006d40:	2302      	movs	r3, #2
 8006d42:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006d44:	2300      	movs	r3, #0
 8006d46:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006d48:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8006d4c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006d4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d52:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006d54:	f107 031c 	add.w	r3, r7, #28
 8006d58:	2105      	movs	r1, #5
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7fc fbd4 	bl	8003508 <HAL_RCC_ClockConfig>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d001      	beq.n	8006d6a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8006d66:	f000 f9e1 	bl	800712c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8006d6e:	23c0      	movs	r3, #192	; 0xc0
 8006d70:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8006d72:	2302      	movs	r3, #2
 8006d74:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006d76:	f107 030c 	add.w	r3, r7, #12
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7fc fd9e 	bl	80038bc <HAL_RCCEx_PeriphCLKConfig>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d001      	beq.n	8006d8a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8006d86:	f000 f9d1 	bl	800712c <Error_Handler>
  }
}
 8006d8a:	bf00      	nop
 8006d8c:	3760      	adds	r7, #96	; 0x60
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
 8006d92:	bf00      	nop
 8006d94:	40023800 	.word	0x40023800
 8006d98:	40007000 	.word	0x40007000

08006d9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006da0:	4b12      	ldr	r3, [pc, #72]	; (8006dec <MX_I2C1_Init+0x50>)
 8006da2:	4a13      	ldr	r2, [pc, #76]	; (8006df0 <MX_I2C1_Init+0x54>)
 8006da4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006da6:	4b11      	ldr	r3, [pc, #68]	; (8006dec <MX_I2C1_Init+0x50>)
 8006da8:	4a12      	ldr	r2, [pc, #72]	; (8006df4 <MX_I2C1_Init+0x58>)
 8006daa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006dac:	4b0f      	ldr	r3, [pc, #60]	; (8006dec <MX_I2C1_Init+0x50>)
 8006dae:	2200      	movs	r2, #0
 8006db0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006db2:	4b0e      	ldr	r3, [pc, #56]	; (8006dec <MX_I2C1_Init+0x50>)
 8006db4:	2200      	movs	r2, #0
 8006db6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006db8:	4b0c      	ldr	r3, [pc, #48]	; (8006dec <MX_I2C1_Init+0x50>)
 8006dba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006dbe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006dc0:	4b0a      	ldr	r3, [pc, #40]	; (8006dec <MX_I2C1_Init+0x50>)
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006dc6:	4b09      	ldr	r3, [pc, #36]	; (8006dec <MX_I2C1_Init+0x50>)
 8006dc8:	2200      	movs	r2, #0
 8006dca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006dcc:	4b07      	ldr	r3, [pc, #28]	; (8006dec <MX_I2C1_Init+0x50>)
 8006dce:	2200      	movs	r2, #0
 8006dd0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006dd2:	4b06      	ldr	r3, [pc, #24]	; (8006dec <MX_I2C1_Init+0x50>)
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006dd8:	4804      	ldr	r0, [pc, #16]	; (8006dec <MX_I2C1_Init+0x50>)
 8006dda:	f7fb fb8b 	bl	80024f4 <HAL_I2C_Init>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d001      	beq.n	8006de8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006de4:	f000 f9a2 	bl	800712c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006de8:	bf00      	nop
 8006dea:	bd80      	pop	{r7, pc}
 8006dec:	2000011c 	.word	0x2000011c
 8006df0:	40005400 	.word	0x40005400
 8006df4:	000186a0 	.word	0x000186a0

08006df8 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8006dfc:	4b13      	ldr	r3, [pc, #76]	; (8006e4c <MX_I2S3_Init+0x54>)
 8006dfe:	4a14      	ldr	r2, [pc, #80]	; (8006e50 <MX_I2S3_Init+0x58>)
 8006e00:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8006e02:	4b12      	ldr	r3, [pc, #72]	; (8006e4c <MX_I2S3_Init+0x54>)
 8006e04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e08:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8006e0a:	4b10      	ldr	r3, [pc, #64]	; (8006e4c <MX_I2S3_Init+0x54>)
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8006e10:	4b0e      	ldr	r3, [pc, #56]	; (8006e4c <MX_I2S3_Init+0x54>)
 8006e12:	2200      	movs	r2, #0
 8006e14:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8006e16:	4b0d      	ldr	r3, [pc, #52]	; (8006e4c <MX_I2S3_Init+0x54>)
 8006e18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e1c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8006e1e:	4b0b      	ldr	r3, [pc, #44]	; (8006e4c <MX_I2S3_Init+0x54>)
 8006e20:	4a0c      	ldr	r2, [pc, #48]	; (8006e54 <MX_I2S3_Init+0x5c>)
 8006e22:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8006e24:	4b09      	ldr	r3, [pc, #36]	; (8006e4c <MX_I2S3_Init+0x54>)
 8006e26:	2200      	movs	r2, #0
 8006e28:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8006e2a:	4b08      	ldr	r3, [pc, #32]	; (8006e4c <MX_I2S3_Init+0x54>)
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8006e30:	4b06      	ldr	r3, [pc, #24]	; (8006e4c <MX_I2S3_Init+0x54>)
 8006e32:	2200      	movs	r2, #0
 8006e34:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8006e36:	4805      	ldr	r0, [pc, #20]	; (8006e4c <MX_I2S3_Init+0x54>)
 8006e38:	f7fb fc84 	bl	8002744 <HAL_I2S_Init>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d001      	beq.n	8006e46 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8006e42:	f000 f973 	bl	800712c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8006e46:	bf00      	nop
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop
 8006e4c:	200001c8 	.word	0x200001c8
 8006e50:	40003c00 	.word	0x40003c00
 8006e54:	00017700 	.word	0x00017700

08006e58 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8006e5c:	4b17      	ldr	r3, [pc, #92]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006e5e:	4a18      	ldr	r2, [pc, #96]	; (8006ec0 <MX_SPI1_Init+0x68>)
 8006e60:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006e62:	4b16      	ldr	r3, [pc, #88]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006e64:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006e68:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006e6a:	4b14      	ldr	r3, [pc, #80]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006e70:	4b12      	ldr	r3, [pc, #72]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006e72:	2200      	movs	r2, #0
 8006e74:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006e76:	4b11      	ldr	r3, [pc, #68]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006e78:	2200      	movs	r2, #0
 8006e7a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006e7c:	4b0f      	ldr	r3, [pc, #60]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006e7e:	2200      	movs	r2, #0
 8006e80:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006e82:	4b0e      	ldr	r3, [pc, #56]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006e84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e88:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8006e8a:	4b0c      	ldr	r3, [pc, #48]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006e8c:	2230      	movs	r2, #48	; 0x30
 8006e8e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006e90:	4b0a      	ldr	r3, [pc, #40]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006e92:	2200      	movs	r2, #0
 8006e94:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006e96:	4b09      	ldr	r3, [pc, #36]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006e98:	2200      	movs	r2, #0
 8006e9a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e9c:	4b07      	ldr	r3, [pc, #28]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8006ea2:	4b06      	ldr	r3, [pc, #24]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006ea4:	220a      	movs	r2, #10
 8006ea6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006ea8:	4804      	ldr	r0, [pc, #16]	; (8006ebc <MX_SPI1_Init+0x64>)
 8006eaa:	f7fc fe45 	bl	8003b38 <HAL_SPI_Init>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d001      	beq.n	8006eb8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8006eb4:	f000 f93a 	bl	800712c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006eb8:	bf00      	nop
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	20000170 	.word	0x20000170
 8006ec0:	40013000 	.word	0x40013000

08006ec4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006ec8:	4b17      	ldr	r3, [pc, #92]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006eca:	4a18      	ldr	r2, [pc, #96]	; (8006f2c <MX_SPI2_Init+0x68>)
 8006ecc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006ece:	4b16      	ldr	r3, [pc, #88]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006ed0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006ed4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006ed6:	4b14      	ldr	r3, [pc, #80]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006ed8:	2200      	movs	r2, #0
 8006eda:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006edc:	4b12      	ldr	r3, [pc, #72]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006ede:	2200      	movs	r2, #0
 8006ee0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ee2:	4b11      	ldr	r3, [pc, #68]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006ee8:	4b0f      	ldr	r3, [pc, #60]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006eea:	2200      	movs	r2, #0
 8006eec:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006eee:	4b0e      	ldr	r3, [pc, #56]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006ef0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ef4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ef6:	4b0c      	ldr	r3, [pc, #48]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006ef8:	2200      	movs	r2, #0
 8006efa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006efc:	4b0a      	ldr	r3, [pc, #40]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006f02:	4b09      	ldr	r3, [pc, #36]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006f04:	2200      	movs	r2, #0
 8006f06:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f08:	4b07      	ldr	r3, [pc, #28]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8006f0e:	4b06      	ldr	r3, [pc, #24]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006f10:	220a      	movs	r2, #10
 8006f12:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006f14:	4804      	ldr	r0, [pc, #16]	; (8006f28 <MX_SPI2_Init+0x64>)
 8006f16:	f7fc fe0f 	bl	8003b38 <HAL_SPI_Init>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d001      	beq.n	8006f24 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006f20:	f000 f904 	bl	800712c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006f24:	bf00      	nop
 8006f26:	bd80      	pop	{r7, pc}
 8006f28:	200000c4 	.word	0x200000c4
 8006f2c:	40003800 	.word	0x40003800

08006f30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b08c      	sub	sp, #48	; 0x30
 8006f34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f36:	f107 031c 	add.w	r3, r7, #28
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	601a      	str	r2, [r3, #0]
 8006f3e:	605a      	str	r2, [r3, #4]
 8006f40:	609a      	str	r2, [r3, #8]
 8006f42:	60da      	str	r2, [r3, #12]
 8006f44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006f46:	2300      	movs	r3, #0
 8006f48:	61bb      	str	r3, [r7, #24]
 8006f4a:	4b71      	ldr	r3, [pc, #452]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f4e:	4a70      	ldr	r2, [pc, #448]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006f50:	f043 0310 	orr.w	r3, r3, #16
 8006f54:	6313      	str	r3, [r2, #48]	; 0x30
 8006f56:	4b6e      	ldr	r3, [pc, #440]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f5a:	f003 0310 	and.w	r3, r3, #16
 8006f5e:	61bb      	str	r3, [r7, #24]
 8006f60:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f62:	2300      	movs	r3, #0
 8006f64:	617b      	str	r3, [r7, #20]
 8006f66:	4b6a      	ldr	r3, [pc, #424]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f6a:	4a69      	ldr	r2, [pc, #420]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006f6c:	f043 0304 	orr.w	r3, r3, #4
 8006f70:	6313      	str	r3, [r2, #48]	; 0x30
 8006f72:	4b67      	ldr	r3, [pc, #412]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f76:	f003 0304 	and.w	r3, r3, #4
 8006f7a:	617b      	str	r3, [r7, #20]
 8006f7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006f7e:	2300      	movs	r3, #0
 8006f80:	613b      	str	r3, [r7, #16]
 8006f82:	4b63      	ldr	r3, [pc, #396]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f86:	4a62      	ldr	r2, [pc, #392]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006f88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8006f8e:	4b60      	ldr	r3, [pc, #384]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f96:	613b      	str	r3, [r7, #16]
 8006f98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	60fb      	str	r3, [r7, #12]
 8006f9e:	4b5c      	ldr	r3, [pc, #368]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa2:	4a5b      	ldr	r2, [pc, #364]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006fa4:	f043 0301 	orr.w	r3, r3, #1
 8006fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8006faa:	4b59      	ldr	r3, [pc, #356]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fae:	f003 0301 	and.w	r3, r3, #1
 8006fb2:	60fb      	str	r3, [r7, #12]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	60bb      	str	r3, [r7, #8]
 8006fba:	4b55      	ldr	r3, [pc, #340]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fbe:	4a54      	ldr	r2, [pc, #336]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006fc0:	f043 0302 	orr.w	r3, r3, #2
 8006fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8006fc6:	4b52      	ldr	r3, [pc, #328]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fca:	f003 0302 	and.w	r3, r3, #2
 8006fce:	60bb      	str	r3, [r7, #8]
 8006fd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	607b      	str	r3, [r7, #4]
 8006fd6:	4b4e      	ldr	r3, [pc, #312]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fda:	4a4d      	ldr	r2, [pc, #308]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006fdc:	f043 0308 	orr.w	r3, r3, #8
 8006fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8006fe2:	4b4b      	ldr	r3, [pc, #300]	; (8007110 <MX_GPIO_Init+0x1e0>)
 8006fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fe6:	f003 0308 	and.w	r3, r3, #8
 8006fea:	607b      	str	r3, [r7, #4]
 8006fec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8006fee:	2200      	movs	r2, #0
 8006ff0:	2108      	movs	r1, #8
 8006ff2:	4848      	ldr	r0, [pc, #288]	; (8007114 <MX_GPIO_Init+0x1e4>)
 8006ff4:	f7f9 fde2 	bl	8000bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	2101      	movs	r1, #1
 8006ffc:	4846      	ldr	r0, [pc, #280]	; (8007118 <MX_GPIO_Init+0x1e8>)
 8006ffe:	f7f9 fddd 	bl	8000bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8007002:	2200      	movs	r2, #0
 8007004:	f24f 0110 	movw	r1, #61456	; 0xf010
 8007008:	4844      	ldr	r0, [pc, #272]	; (800711c <MX_GPIO_Init+0x1ec>)
 800700a:	f7f9 fdd7 	bl	8000bbc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800700e:	2308      	movs	r3, #8
 8007010:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007012:	2301      	movs	r3, #1
 8007014:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007016:	2300      	movs	r3, #0
 8007018:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800701a:	2300      	movs	r3, #0
 800701c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800701e:	f107 031c 	add.w	r3, r7, #28
 8007022:	4619      	mov	r1, r3
 8007024:	483b      	ldr	r0, [pc, #236]	; (8007114 <MX_GPIO_Init+0x1e4>)
 8007026:	f7f9 fc17 	bl	8000858 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800702a:	2301      	movs	r3, #1
 800702c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800702e:	2301      	movs	r3, #1
 8007030:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007032:	2300      	movs	r3, #0
 8007034:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007036:	2300      	movs	r3, #0
 8007038:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800703a:	f107 031c 	add.w	r3, r7, #28
 800703e:	4619      	mov	r1, r3
 8007040:	4835      	ldr	r0, [pc, #212]	; (8007118 <MX_GPIO_Init+0x1e8>)
 8007042:	f7f9 fc09 	bl	8000858 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8007046:	2308      	movs	r3, #8
 8007048:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800704a:	2302      	movs	r3, #2
 800704c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800704e:	2300      	movs	r3, #0
 8007050:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007052:	2300      	movs	r3, #0
 8007054:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007056:	2305      	movs	r3, #5
 8007058:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800705a:	f107 031c 	add.w	r3, r7, #28
 800705e:	4619      	mov	r1, r3
 8007060:	482d      	ldr	r0, [pc, #180]	; (8007118 <MX_GPIO_Init+0x1e8>)
 8007062:	f7f9 fbf9 	bl	8000858 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8007066:	2301      	movs	r3, #1
 8007068:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800706a:	4b2d      	ldr	r3, [pc, #180]	; (8007120 <MX_GPIO_Init+0x1f0>)
 800706c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800706e:	2300      	movs	r3, #0
 8007070:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8007072:	f107 031c 	add.w	r3, r7, #28
 8007076:	4619      	mov	r1, r3
 8007078:	482a      	ldr	r0, [pc, #168]	; (8007124 <MX_GPIO_Init+0x1f4>)
 800707a:	f7f9 fbed 	bl	8000858 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800707e:	2304      	movs	r3, #4
 8007080:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007082:	2300      	movs	r3, #0
 8007084:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007086:	2300      	movs	r3, #0
 8007088:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800708a:	f107 031c 	add.w	r3, r7, #28
 800708e:	4619      	mov	r1, r3
 8007090:	4825      	ldr	r0, [pc, #148]	; (8007128 <MX_GPIO_Init+0x1f8>)
 8007092:	f7f9 fbe1 	bl	8000858 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8007096:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800709a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800709c:	2302      	movs	r3, #2
 800709e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070a0:	2300      	movs	r3, #0
 80070a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070a4:	2300      	movs	r3, #0
 80070a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80070a8:	2305      	movs	r3, #5
 80070aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80070ac:	f107 031c 	add.w	r3, r7, #28
 80070b0:	4619      	mov	r1, r3
 80070b2:	481d      	ldr	r0, [pc, #116]	; (8007128 <MX_GPIO_Init+0x1f8>)
 80070b4:	f7f9 fbd0 	bl	8000858 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80070b8:	f24f 0310 	movw	r3, #61456	; 0xf010
 80070bc:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80070be:	2301      	movs	r3, #1
 80070c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070c2:	2300      	movs	r3, #0
 80070c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070c6:	2300      	movs	r3, #0
 80070c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80070ca:	f107 031c 	add.w	r3, r7, #28
 80070ce:	4619      	mov	r1, r3
 80070d0:	4812      	ldr	r0, [pc, #72]	; (800711c <MX_GPIO_Init+0x1ec>)
 80070d2:	f7f9 fbc1 	bl	8000858 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80070d6:	2320      	movs	r3, #32
 80070d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80070da:	2300      	movs	r3, #0
 80070dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070de:	2300      	movs	r3, #0
 80070e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80070e2:	f107 031c 	add.w	r3, r7, #28
 80070e6:	4619      	mov	r1, r3
 80070e8:	480c      	ldr	r0, [pc, #48]	; (800711c <MX_GPIO_Init+0x1ec>)
 80070ea:	f7f9 fbb5 	bl	8000858 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80070ee:	2302      	movs	r3, #2
 80070f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80070f2:	4b0b      	ldr	r3, [pc, #44]	; (8007120 <MX_GPIO_Init+0x1f0>)
 80070f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070f6:	2300      	movs	r3, #0
 80070f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80070fa:	f107 031c 	add.w	r3, r7, #28
 80070fe:	4619      	mov	r1, r3
 8007100:	4804      	ldr	r0, [pc, #16]	; (8007114 <MX_GPIO_Init+0x1e4>)
 8007102:	f7f9 fba9 	bl	8000858 <HAL_GPIO_Init>

}
 8007106:	bf00      	nop
 8007108:	3730      	adds	r7, #48	; 0x30
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	40023800 	.word	0x40023800
 8007114:	40021000 	.word	0x40021000
 8007118:	40020800 	.word	0x40020800
 800711c:	40020c00 	.word	0x40020c00
 8007120:	10120000 	.word	0x10120000
 8007124:	40020000 	.word	0x40020000
 8007128:	40020400 	.word	0x40020400

0800712c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800712c:	b480      	push	{r7}
 800712e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007130:	bf00      	nop
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
	...

0800713c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007142:	2300      	movs	r3, #0
 8007144:	607b      	str	r3, [r7, #4]
 8007146:	4b10      	ldr	r3, [pc, #64]	; (8007188 <HAL_MspInit+0x4c>)
 8007148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800714a:	4a0f      	ldr	r2, [pc, #60]	; (8007188 <HAL_MspInit+0x4c>)
 800714c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007150:	6453      	str	r3, [r2, #68]	; 0x44
 8007152:	4b0d      	ldr	r3, [pc, #52]	; (8007188 <HAL_MspInit+0x4c>)
 8007154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007156:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800715a:	607b      	str	r3, [r7, #4]
 800715c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800715e:	2300      	movs	r3, #0
 8007160:	603b      	str	r3, [r7, #0]
 8007162:	4b09      	ldr	r3, [pc, #36]	; (8007188 <HAL_MspInit+0x4c>)
 8007164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007166:	4a08      	ldr	r2, [pc, #32]	; (8007188 <HAL_MspInit+0x4c>)
 8007168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800716c:	6413      	str	r3, [r2, #64]	; 0x40
 800716e:	4b06      	ldr	r3, [pc, #24]	; (8007188 <HAL_MspInit+0x4c>)
 8007170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007176:	603b      	str	r3, [r7, #0]
 8007178:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800717a:	2007      	movs	r0, #7
 800717c:	f7f9 fb08 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007180:	bf00      	nop
 8007182:	3708      	adds	r7, #8
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}
 8007188:	40023800 	.word	0x40023800

0800718c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b08a      	sub	sp, #40	; 0x28
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007194:	f107 0314 	add.w	r3, r7, #20
 8007198:	2200      	movs	r2, #0
 800719a:	601a      	str	r2, [r3, #0]
 800719c:	605a      	str	r2, [r3, #4]
 800719e:	609a      	str	r2, [r3, #8]
 80071a0:	60da      	str	r2, [r3, #12]
 80071a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a19      	ldr	r2, [pc, #100]	; (8007210 <HAL_I2C_MspInit+0x84>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d12c      	bne.n	8007208 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80071ae:	2300      	movs	r3, #0
 80071b0:	613b      	str	r3, [r7, #16]
 80071b2:	4b18      	ldr	r3, [pc, #96]	; (8007214 <HAL_I2C_MspInit+0x88>)
 80071b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b6:	4a17      	ldr	r2, [pc, #92]	; (8007214 <HAL_I2C_MspInit+0x88>)
 80071b8:	f043 0302 	orr.w	r3, r3, #2
 80071bc:	6313      	str	r3, [r2, #48]	; 0x30
 80071be:	4b15      	ldr	r3, [pc, #84]	; (8007214 <HAL_I2C_MspInit+0x88>)
 80071c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071c2:	f003 0302 	and.w	r3, r3, #2
 80071c6:	613b      	str	r3, [r7, #16]
 80071c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80071ca:	f44f 7310 	mov.w	r3, #576	; 0x240
 80071ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80071d0:	2312      	movs	r3, #18
 80071d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80071d4:	2301      	movs	r3, #1
 80071d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071d8:	2300      	movs	r3, #0
 80071da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80071dc:	2304      	movs	r3, #4
 80071de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071e0:	f107 0314 	add.w	r3, r7, #20
 80071e4:	4619      	mov	r1, r3
 80071e6:	480c      	ldr	r0, [pc, #48]	; (8007218 <HAL_I2C_MspInit+0x8c>)
 80071e8:	f7f9 fb36 	bl	8000858 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80071ec:	2300      	movs	r3, #0
 80071ee:	60fb      	str	r3, [r7, #12]
 80071f0:	4b08      	ldr	r3, [pc, #32]	; (8007214 <HAL_I2C_MspInit+0x88>)
 80071f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f4:	4a07      	ldr	r2, [pc, #28]	; (8007214 <HAL_I2C_MspInit+0x88>)
 80071f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80071fa:	6413      	str	r3, [r2, #64]	; 0x40
 80071fc:	4b05      	ldr	r3, [pc, #20]	; (8007214 <HAL_I2C_MspInit+0x88>)
 80071fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007200:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007204:	60fb      	str	r3, [r7, #12]
 8007206:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8007208:	bf00      	nop
 800720a:	3728      	adds	r7, #40	; 0x28
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}
 8007210:	40005400 	.word	0x40005400
 8007214:	40023800 	.word	0x40023800
 8007218:	40020400 	.word	0x40020400

0800721c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b08a      	sub	sp, #40	; 0x28
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007224:	f107 0314 	add.w	r3, r7, #20
 8007228:	2200      	movs	r2, #0
 800722a:	601a      	str	r2, [r3, #0]
 800722c:	605a      	str	r2, [r3, #4]
 800722e:	609a      	str	r2, [r3, #8]
 8007230:	60da      	str	r2, [r3, #12]
 8007232:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a28      	ldr	r2, [pc, #160]	; (80072dc <HAL_I2S_MspInit+0xc0>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d14a      	bne.n	80072d4 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800723e:	2300      	movs	r3, #0
 8007240:	613b      	str	r3, [r7, #16]
 8007242:	4b27      	ldr	r3, [pc, #156]	; (80072e0 <HAL_I2S_MspInit+0xc4>)
 8007244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007246:	4a26      	ldr	r2, [pc, #152]	; (80072e0 <HAL_I2S_MspInit+0xc4>)
 8007248:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800724c:	6413      	str	r3, [r2, #64]	; 0x40
 800724e:	4b24      	ldr	r3, [pc, #144]	; (80072e0 <HAL_I2S_MspInit+0xc4>)
 8007250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007252:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007256:	613b      	str	r3, [r7, #16]
 8007258:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800725a:	2300      	movs	r3, #0
 800725c:	60fb      	str	r3, [r7, #12]
 800725e:	4b20      	ldr	r3, [pc, #128]	; (80072e0 <HAL_I2S_MspInit+0xc4>)
 8007260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007262:	4a1f      	ldr	r2, [pc, #124]	; (80072e0 <HAL_I2S_MspInit+0xc4>)
 8007264:	f043 0301 	orr.w	r3, r3, #1
 8007268:	6313      	str	r3, [r2, #48]	; 0x30
 800726a:	4b1d      	ldr	r3, [pc, #116]	; (80072e0 <HAL_I2S_MspInit+0xc4>)
 800726c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800726e:	f003 0301 	and.w	r3, r3, #1
 8007272:	60fb      	str	r3, [r7, #12]
 8007274:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007276:	2300      	movs	r3, #0
 8007278:	60bb      	str	r3, [r7, #8]
 800727a:	4b19      	ldr	r3, [pc, #100]	; (80072e0 <HAL_I2S_MspInit+0xc4>)
 800727c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800727e:	4a18      	ldr	r2, [pc, #96]	; (80072e0 <HAL_I2S_MspInit+0xc4>)
 8007280:	f043 0304 	orr.w	r3, r3, #4
 8007284:	6313      	str	r3, [r2, #48]	; 0x30
 8007286:	4b16      	ldr	r3, [pc, #88]	; (80072e0 <HAL_I2S_MspInit+0xc4>)
 8007288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800728a:	f003 0304 	and.w	r3, r3, #4
 800728e:	60bb      	str	r3, [r7, #8]
 8007290:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8007292:	2310      	movs	r3, #16
 8007294:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007296:	2302      	movs	r3, #2
 8007298:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800729a:	2300      	movs	r3, #0
 800729c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800729e:	2300      	movs	r3, #0
 80072a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80072a2:	2306      	movs	r3, #6
 80072a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80072a6:	f107 0314 	add.w	r3, r7, #20
 80072aa:	4619      	mov	r1, r3
 80072ac:	480d      	ldr	r0, [pc, #52]	; (80072e4 <HAL_I2S_MspInit+0xc8>)
 80072ae:	f7f9 fad3 	bl	8000858 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80072b2:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80072b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072b8:	2302      	movs	r3, #2
 80072ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072bc:	2300      	movs	r3, #0
 80072be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072c0:	2300      	movs	r3, #0
 80072c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80072c4:	2306      	movs	r3, #6
 80072c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80072c8:	f107 0314 	add.w	r3, r7, #20
 80072cc:	4619      	mov	r1, r3
 80072ce:	4806      	ldr	r0, [pc, #24]	; (80072e8 <HAL_I2S_MspInit+0xcc>)
 80072d0:	f7f9 fac2 	bl	8000858 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80072d4:	bf00      	nop
 80072d6:	3728      	adds	r7, #40	; 0x28
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}
 80072dc:	40003c00 	.word	0x40003c00
 80072e0:	40023800 	.word	0x40023800
 80072e4:	40020000 	.word	0x40020000
 80072e8:	40020800 	.word	0x40020800

080072ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b08c      	sub	sp, #48	; 0x30
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072f4:	f107 031c 	add.w	r3, r7, #28
 80072f8:	2200      	movs	r2, #0
 80072fa:	601a      	str	r2, [r3, #0]
 80072fc:	605a      	str	r2, [r3, #4]
 80072fe:	609a      	str	r2, [r3, #8]
 8007300:	60da      	str	r2, [r3, #12]
 8007302:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a36      	ldr	r2, [pc, #216]	; (80073e4 <HAL_SPI_MspInit+0xf8>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d12c      	bne.n	8007368 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800730e:	2300      	movs	r3, #0
 8007310:	61bb      	str	r3, [r7, #24]
 8007312:	4b35      	ldr	r3, [pc, #212]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 8007314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007316:	4a34      	ldr	r2, [pc, #208]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 8007318:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800731c:	6453      	str	r3, [r2, #68]	; 0x44
 800731e:	4b32      	ldr	r3, [pc, #200]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 8007320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007322:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007326:	61bb      	str	r3, [r7, #24]
 8007328:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800732a:	2300      	movs	r3, #0
 800732c:	617b      	str	r3, [r7, #20]
 800732e:	4b2e      	ldr	r3, [pc, #184]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 8007330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007332:	4a2d      	ldr	r2, [pc, #180]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 8007334:	f043 0301 	orr.w	r3, r3, #1
 8007338:	6313      	str	r3, [r2, #48]	; 0x30
 800733a:	4b2b      	ldr	r3, [pc, #172]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 800733c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800733e:	f003 0301 	and.w	r3, r3, #1
 8007342:	617b      	str	r3, [r7, #20]
 8007344:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8007346:	23e0      	movs	r3, #224	; 0xe0
 8007348:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800734a:	2302      	movs	r3, #2
 800734c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800734e:	2300      	movs	r3, #0
 8007350:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007352:	2300      	movs	r3, #0
 8007354:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007356:	2305      	movs	r3, #5
 8007358:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800735a:	f107 031c 	add.w	r3, r7, #28
 800735e:	4619      	mov	r1, r3
 8007360:	4822      	ldr	r0, [pc, #136]	; (80073ec <HAL_SPI_MspInit+0x100>)
 8007362:	f7f9 fa79 	bl	8000858 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8007366:	e039      	b.n	80073dc <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a20      	ldr	r2, [pc, #128]	; (80073f0 <HAL_SPI_MspInit+0x104>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d134      	bne.n	80073dc <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007372:	2300      	movs	r3, #0
 8007374:	613b      	str	r3, [r7, #16]
 8007376:	4b1c      	ldr	r3, [pc, #112]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 8007378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737a:	4a1b      	ldr	r2, [pc, #108]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 800737c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007380:	6413      	str	r3, [r2, #64]	; 0x40
 8007382:	4b19      	ldr	r3, [pc, #100]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 8007384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007386:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800738a:	613b      	str	r3, [r7, #16]
 800738c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800738e:	2300      	movs	r3, #0
 8007390:	60fb      	str	r3, [r7, #12]
 8007392:	4b15      	ldr	r3, [pc, #84]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 8007394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007396:	4a14      	ldr	r2, [pc, #80]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 8007398:	f043 0302 	orr.w	r3, r3, #2
 800739c:	6313      	str	r3, [r2, #48]	; 0x30
 800739e:	4b12      	ldr	r3, [pc, #72]	; (80073e8 <HAL_SPI_MspInit+0xfc>)
 80073a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073a2:	f003 0302 	and.w	r3, r3, #2
 80073a6:	60fb      	str	r3, [r7, #12]
 80073a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80073aa:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80073ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073b0:	2302      	movs	r3, #2
 80073b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073b4:	2300      	movs	r3, #0
 80073b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80073b8:	2303      	movs	r3, #3
 80073ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80073bc:	2305      	movs	r3, #5
 80073be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80073c0:	f107 031c 	add.w	r3, r7, #28
 80073c4:	4619      	mov	r1, r3
 80073c6:	480b      	ldr	r0, [pc, #44]	; (80073f4 <HAL_SPI_MspInit+0x108>)
 80073c8:	f7f9 fa46 	bl	8000858 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80073cc:	2200      	movs	r2, #0
 80073ce:	2100      	movs	r1, #0
 80073d0:	2024      	movs	r0, #36	; 0x24
 80073d2:	f7f9 f9e8 	bl	80007a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80073d6:	2024      	movs	r0, #36	; 0x24
 80073d8:	f7f9 fa01 	bl	80007de <HAL_NVIC_EnableIRQ>
}
 80073dc:	bf00      	nop
 80073de:	3730      	adds	r7, #48	; 0x30
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}
 80073e4:	40013000 	.word	0x40013000
 80073e8:	40023800 	.word	0x40023800
 80073ec:	40020000 	.word	0x40020000
 80073f0:	40003800 	.word	0x40003800
 80073f4:	40020400 	.word	0x40020400

080073f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80073f8:	b480      	push	{r7}
 80073fa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80073fc:	bf00      	nop
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr

08007406 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007406:	b480      	push	{r7}
 8007408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800740a:	e7fe      	b.n	800740a <HardFault_Handler+0x4>

0800740c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800740c:	b480      	push	{r7}
 800740e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007410:	e7fe      	b.n	8007410 <MemManage_Handler+0x4>

08007412 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007412:	b480      	push	{r7}
 8007414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007416:	e7fe      	b.n	8007416 <BusFault_Handler+0x4>

08007418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007418:	b480      	push	{r7}
 800741a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800741c:	e7fe      	b.n	800741c <UsageFault_Handler+0x4>

0800741e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800741e:	b480      	push	{r7}
 8007420:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007422:	bf00      	nop
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800742c:	b480      	push	{r7}
 800742e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007430:	bf00      	nop
 8007432:	46bd      	mov	sp, r7
 8007434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007438:	4770      	bx	lr

0800743a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800743a:	b480      	push	{r7}
 800743c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800743e:	bf00      	nop
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr

08007448 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800744c:	f7f9 f88e 	bl	800056c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007450:	bf00      	nop
 8007452:	bd80      	pop	{r7, pc}

08007454 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8007458:	4802      	ldr	r0, [pc, #8]	; (8007464 <SPI2_IRQHandler+0x10>)
 800745a:	f7fc fd05 	bl	8003e68 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800745e:	bf00      	nop
 8007460:	bd80      	pop	{r7, pc}
 8007462:	bf00      	nop
 8007464:	200000c4 	.word	0x200000c4

08007468 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800746c:	4802      	ldr	r0, [pc, #8]	; (8007478 <OTG_FS_IRQHandler+0x10>)
 800746e:	f7f9 fe5f 	bl	8001130 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8007472:	bf00      	nop
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	200005dc 	.word	0x200005dc

0800747c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007484:	4b11      	ldr	r3, [pc, #68]	; (80074cc <_sbrk+0x50>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d102      	bne.n	8007492 <_sbrk+0x16>
		heap_end = &end;
 800748c:	4b0f      	ldr	r3, [pc, #60]	; (80074cc <_sbrk+0x50>)
 800748e:	4a10      	ldr	r2, [pc, #64]	; (80074d0 <_sbrk+0x54>)
 8007490:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007492:	4b0e      	ldr	r3, [pc, #56]	; (80074cc <_sbrk+0x50>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007498:	4b0c      	ldr	r3, [pc, #48]	; (80074cc <_sbrk+0x50>)
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	4413      	add	r3, r2
 80074a0:	466a      	mov	r2, sp
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d907      	bls.n	80074b6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80074a6:	f000 fb7d 	bl	8007ba4 <__errno>
 80074aa:	4602      	mov	r2, r0
 80074ac:	230c      	movs	r3, #12
 80074ae:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80074b0:	f04f 33ff 	mov.w	r3, #4294967295
 80074b4:	e006      	b.n	80074c4 <_sbrk+0x48>
	}

	heap_end += incr;
 80074b6:	4b05      	ldr	r3, [pc, #20]	; (80074cc <_sbrk+0x50>)
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	4413      	add	r3, r2
 80074be:	4a03      	ldr	r2, [pc, #12]	; (80074cc <_sbrk+0x50>)
 80074c0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80074c2:	68fb      	ldr	r3, [r7, #12]
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3710      	adds	r7, #16
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}
 80074cc:	200000b0 	.word	0x200000b0
 80074d0:	200008a8 	.word	0x200008a8

080074d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80074d4:	b480      	push	{r7}
 80074d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80074d8:	4b16      	ldr	r3, [pc, #88]	; (8007534 <SystemInit+0x60>)
 80074da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074de:	4a15      	ldr	r2, [pc, #84]	; (8007534 <SystemInit+0x60>)
 80074e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80074e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80074e8:	4b13      	ldr	r3, [pc, #76]	; (8007538 <SystemInit+0x64>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a12      	ldr	r2, [pc, #72]	; (8007538 <SystemInit+0x64>)
 80074ee:	f043 0301 	orr.w	r3, r3, #1
 80074f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80074f4:	4b10      	ldr	r3, [pc, #64]	; (8007538 <SystemInit+0x64>)
 80074f6:	2200      	movs	r2, #0
 80074f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80074fa:	4b0f      	ldr	r3, [pc, #60]	; (8007538 <SystemInit+0x64>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a0e      	ldr	r2, [pc, #56]	; (8007538 <SystemInit+0x64>)
 8007500:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007504:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007508:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800750a:	4b0b      	ldr	r3, [pc, #44]	; (8007538 <SystemInit+0x64>)
 800750c:	4a0b      	ldr	r2, [pc, #44]	; (800753c <SystemInit+0x68>)
 800750e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007510:	4b09      	ldr	r3, [pc, #36]	; (8007538 <SystemInit+0x64>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a08      	ldr	r2, [pc, #32]	; (8007538 <SystemInit+0x64>)
 8007516:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800751a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800751c:	4b06      	ldr	r3, [pc, #24]	; (8007538 <SystemInit+0x64>)
 800751e:	2200      	movs	r2, #0
 8007520:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007522:	4b04      	ldr	r3, [pc, #16]	; (8007534 <SystemInit+0x60>)
 8007524:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007528:	609a      	str	r2, [r3, #8]
#endif
}
 800752a:	bf00      	nop
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr
 8007534:	e000ed00 	.word	0xe000ed00
 8007538:	40023800 	.word	0x40023800
 800753c:	24003010 	.word	0x24003010

08007540 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007544:	2201      	movs	r2, #1
 8007546:	490e      	ldr	r1, [pc, #56]	; (8007580 <MX_USB_HOST_Init+0x40>)
 8007548:	480e      	ldr	r0, [pc, #56]	; (8007584 <MX_USB_HOST_Init+0x44>)
 800754a:	f7fe f92f 	bl	80057ac <USBH_Init>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d001      	beq.n	8007558 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007554:	f7ff fdea 	bl	800712c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007558:	490b      	ldr	r1, [pc, #44]	; (8007588 <MX_USB_HOST_Init+0x48>)
 800755a:	480a      	ldr	r0, [pc, #40]	; (8007584 <MX_USB_HOST_Init+0x44>)
 800755c:	f7fe f999 	bl	8005892 <USBH_RegisterClass>
 8007560:	4603      	mov	r3, r0
 8007562:	2b00      	cmp	r3, #0
 8007564:	d001      	beq.n	800756a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007566:	f7ff fde1 	bl	800712c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800756a:	4806      	ldr	r0, [pc, #24]	; (8007584 <MX_USB_HOST_Init+0x44>)
 800756c:	f7fe fa1e 	bl	80059ac <USBH_Start>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d001      	beq.n	800757a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007576:	f7ff fdd9 	bl	800712c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800757a:	bf00      	nop
 800757c:	bd80      	pop	{r7, pc}
 800757e:	bf00      	nop
 8007580:	080075a1 	.word	0x080075a1
 8007584:	20000210 	.word	0x20000210
 8007588:	20000008 	.word	0x20000008

0800758c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007590:	4802      	ldr	r0, [pc, #8]	; (800759c <MX_USB_HOST_Process+0x10>)
 8007592:	f7fe fa1b 	bl	80059cc <USBH_Process>
}
 8007596:	bf00      	nop
 8007598:	bd80      	pop	{r7, pc}
 800759a:	bf00      	nop
 800759c:	20000210 	.word	0x20000210

080075a0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b083      	sub	sp, #12
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	460b      	mov	r3, r1
 80075aa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80075ac:	78fb      	ldrb	r3, [r7, #3]
 80075ae:	3b01      	subs	r3, #1
 80075b0:	2b04      	cmp	r3, #4
 80075b2:	d819      	bhi.n	80075e8 <USBH_UserProcess+0x48>
 80075b4:	a201      	add	r2, pc, #4	; (adr r2, 80075bc <USBH_UserProcess+0x1c>)
 80075b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ba:	bf00      	nop
 80075bc:	080075e9 	.word	0x080075e9
 80075c0:	080075d9 	.word	0x080075d9
 80075c4:	080075e9 	.word	0x080075e9
 80075c8:	080075e1 	.word	0x080075e1
 80075cc:	080075d1 	.word	0x080075d1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80075d0:	4b09      	ldr	r3, [pc, #36]	; (80075f8 <USBH_UserProcess+0x58>)
 80075d2:	2203      	movs	r2, #3
 80075d4:	701a      	strb	r2, [r3, #0]
  break;
 80075d6:	e008      	b.n	80075ea <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80075d8:	4b07      	ldr	r3, [pc, #28]	; (80075f8 <USBH_UserProcess+0x58>)
 80075da:	2202      	movs	r2, #2
 80075dc:	701a      	strb	r2, [r3, #0]
  break;
 80075de:	e004      	b.n	80075ea <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80075e0:	4b05      	ldr	r3, [pc, #20]	; (80075f8 <USBH_UserProcess+0x58>)
 80075e2:	2201      	movs	r2, #1
 80075e4:	701a      	strb	r2, [r3, #0]
  break;
 80075e6:	e000      	b.n	80075ea <USBH_UserProcess+0x4a>

  default:
  break;
 80075e8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80075ea:	bf00      	nop
 80075ec:	370c      	adds	r7, #12
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	200000b4 	.word	0x200000b4

080075fc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b08a      	sub	sp, #40	; 0x28
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007604:	f107 0314 	add.w	r3, r7, #20
 8007608:	2200      	movs	r2, #0
 800760a:	601a      	str	r2, [r3, #0]
 800760c:	605a      	str	r2, [r3, #4]
 800760e:	609a      	str	r2, [r3, #8]
 8007610:	60da      	str	r2, [r3, #12]
 8007612:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800761c:	d147      	bne.n	80076ae <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800761e:	2300      	movs	r3, #0
 8007620:	613b      	str	r3, [r7, #16]
 8007622:	4b25      	ldr	r3, [pc, #148]	; (80076b8 <HAL_HCD_MspInit+0xbc>)
 8007624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007626:	4a24      	ldr	r2, [pc, #144]	; (80076b8 <HAL_HCD_MspInit+0xbc>)
 8007628:	f043 0301 	orr.w	r3, r3, #1
 800762c:	6313      	str	r3, [r2, #48]	; 0x30
 800762e:	4b22      	ldr	r3, [pc, #136]	; (80076b8 <HAL_HCD_MspInit+0xbc>)
 8007630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007632:	f003 0301 	and.w	r3, r3, #1
 8007636:	613b      	str	r3, [r7, #16]
 8007638:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800763a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800763e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007640:	2300      	movs	r3, #0
 8007642:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007644:	2300      	movs	r3, #0
 8007646:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007648:	f107 0314 	add.w	r3, r7, #20
 800764c:	4619      	mov	r1, r3
 800764e:	481b      	ldr	r0, [pc, #108]	; (80076bc <HAL_HCD_MspInit+0xc0>)
 8007650:	f7f9 f902 	bl	8000858 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007654:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800765a:	2302      	movs	r3, #2
 800765c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800765e:	2300      	movs	r3, #0
 8007660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007662:	2300      	movs	r3, #0
 8007664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007666:	230a      	movs	r3, #10
 8007668:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800766a:	f107 0314 	add.w	r3, r7, #20
 800766e:	4619      	mov	r1, r3
 8007670:	4812      	ldr	r0, [pc, #72]	; (80076bc <HAL_HCD_MspInit+0xc0>)
 8007672:	f7f9 f8f1 	bl	8000858 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007676:	4b10      	ldr	r3, [pc, #64]	; (80076b8 <HAL_HCD_MspInit+0xbc>)
 8007678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800767a:	4a0f      	ldr	r2, [pc, #60]	; (80076b8 <HAL_HCD_MspInit+0xbc>)
 800767c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007680:	6353      	str	r3, [r2, #52]	; 0x34
 8007682:	2300      	movs	r3, #0
 8007684:	60fb      	str	r3, [r7, #12]
 8007686:	4b0c      	ldr	r3, [pc, #48]	; (80076b8 <HAL_HCD_MspInit+0xbc>)
 8007688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800768a:	4a0b      	ldr	r2, [pc, #44]	; (80076b8 <HAL_HCD_MspInit+0xbc>)
 800768c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007690:	6453      	str	r3, [r2, #68]	; 0x44
 8007692:	4b09      	ldr	r3, [pc, #36]	; (80076b8 <HAL_HCD_MspInit+0xbc>)
 8007694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007696:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800769a:	60fb      	str	r3, [r7, #12]
 800769c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800769e:	2200      	movs	r2, #0
 80076a0:	2100      	movs	r1, #0
 80076a2:	2043      	movs	r0, #67	; 0x43
 80076a4:	f7f9 f87f 	bl	80007a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80076a8:	2043      	movs	r0, #67	; 0x43
 80076aa:	f7f9 f898 	bl	80007de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80076ae:	bf00      	nop
 80076b0:	3728      	adds	r7, #40	; 0x28
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	40023800 	.word	0x40023800
 80076bc:	40020000 	.word	0x40020000

080076c0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b082      	sub	sp, #8
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80076ce:	4618      	mov	r0, r3
 80076d0:	f7fe fc2d 	bl	8005f2e <USBH_LL_IncTimer>
}
 80076d4:	bf00      	nop
 80076d6:	3708      	adds	r7, #8
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b082      	sub	sp, #8
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80076ea:	4618      	mov	r0, r3
 80076ec:	f7fe fc72 	bl	8005fd4 <USBH_LL_Connect>
}
 80076f0:	bf00      	nop
 80076f2:	3708      	adds	r7, #8
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007706:	4618      	mov	r0, r3
 8007708:	f7fe fc8a 	bl	8006020 <USBH_LL_Disconnect>
}
 800770c:	bf00      	nop
 800770e:	3708      	adds	r7, #8
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	460b      	mov	r3, r1
 800771e:	70fb      	strb	r3, [r7, #3]
 8007720:	4613      	mov	r3, r2
 8007722:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8007724:	bf00      	nop
 8007726:	370c      	adds	r7, #12
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr

08007730 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800773e:	4618      	mov	r0, r3
 8007740:	f7fe fc1f 	bl	8005f82 <USBH_LL_PortEnabled>
} 
 8007744:	bf00      	nop
 8007746:	3708      	adds	r7, #8
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b082      	sub	sp, #8
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800775a:	4618      	mov	r0, r3
 800775c:	f7fe fc1f 	bl	8005f9e <USBH_LL_PortDisabled>
} 
 8007760:	bf00      	nop
 8007762:	3708      	adds	r7, #8
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}

08007768 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b082      	sub	sp, #8
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8007776:	2b01      	cmp	r3, #1
 8007778:	d12a      	bne.n	80077d0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800777a:	4a18      	ldr	r2, [pc, #96]	; (80077dc <USBH_LL_Init+0x74>)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a15      	ldr	r2, [pc, #84]	; (80077dc <USBH_LL_Init+0x74>)
 8007786:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800778a:	4b14      	ldr	r3, [pc, #80]	; (80077dc <USBH_LL_Init+0x74>)
 800778c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007790:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007792:	4b12      	ldr	r3, [pc, #72]	; (80077dc <USBH_LL_Init+0x74>)
 8007794:	2208      	movs	r2, #8
 8007796:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007798:	4b10      	ldr	r3, [pc, #64]	; (80077dc <USBH_LL_Init+0x74>)
 800779a:	2201      	movs	r2, #1
 800779c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800779e:	4b0f      	ldr	r3, [pc, #60]	; (80077dc <USBH_LL_Init+0x74>)
 80077a0:	2200      	movs	r2, #0
 80077a2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80077a4:	4b0d      	ldr	r3, [pc, #52]	; (80077dc <USBH_LL_Init+0x74>)
 80077a6:	2202      	movs	r2, #2
 80077a8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80077aa:	4b0c      	ldr	r3, [pc, #48]	; (80077dc <USBH_LL_Init+0x74>)
 80077ac:	2200      	movs	r2, #0
 80077ae:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80077b0:	480a      	ldr	r0, [pc, #40]	; (80077dc <USBH_LL_Init+0x74>)
 80077b2:	f7f9 fa37 	bl	8000c24 <HAL_HCD_Init>
 80077b6:	4603      	mov	r3, r0
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d001      	beq.n	80077c0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80077bc:	f7ff fcb6 	bl	800712c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80077c0:	4806      	ldr	r0, [pc, #24]	; (80077dc <USBH_LL_Init+0x74>)
 80077c2:	f7f9 fe33 	bl	800142c <HAL_HCD_GetCurrentFrame>
 80077c6:	4603      	mov	r3, r0
 80077c8:	4619      	mov	r1, r3
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f7fe fba0 	bl	8005f10 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80077d0:	2300      	movs	r3, #0
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3708      	adds	r7, #8
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	200005dc 	.word	0x200005dc

080077e0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b084      	sub	sp, #16
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077e8:	2300      	movs	r3, #0
 80077ea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80077ec:	2300      	movs	r3, #0
 80077ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80077f6:	4618      	mov	r0, r3
 80077f8:	f7f9 fda0 	bl	800133c <HAL_HCD_Start>
 80077fc:	4603      	mov	r3, r0
 80077fe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007800:	7bfb      	ldrb	r3, [r7, #15]
 8007802:	4618      	mov	r0, r3
 8007804:	f000 f95c 	bl	8007ac0 <USBH_Get_USB_Status>
 8007808:	4603      	mov	r3, r0
 800780a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800780c:	7bbb      	ldrb	r3, [r7, #14]
}
 800780e:	4618      	mov	r0, r3
 8007810:	3710      	adds	r7, #16
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}

08007816 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8007816:	b580      	push	{r7, lr}
 8007818:	b084      	sub	sp, #16
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007822:	2300      	movs	r3, #0
 8007824:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800782c:	4618      	mov	r0, r3
 800782e:	f7f9 fda8 	bl	8001382 <HAL_HCD_Stop>
 8007832:	4603      	mov	r3, r0
 8007834:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007836:	7bfb      	ldrb	r3, [r7, #15]
 8007838:	4618      	mov	r0, r3
 800783a:	f000 f941 	bl	8007ac0 <USBH_Get_USB_Status>
 800783e:	4603      	mov	r3, r0
 8007840:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8007842:	7bbb      	ldrb	r3, [r7, #14]
}
 8007844:	4618      	mov	r0, r3
 8007846:	3710      	adds	r7, #16
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007854:	2301      	movs	r3, #1
 8007856:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800785e:	4618      	mov	r0, r3
 8007860:	f7f9 fdf2 	bl	8001448 <HAL_HCD_GetCurrentSpeed>
 8007864:	4603      	mov	r3, r0
 8007866:	2b01      	cmp	r3, #1
 8007868:	d007      	beq.n	800787a <USBH_LL_GetSpeed+0x2e>
 800786a:	2b01      	cmp	r3, #1
 800786c:	d302      	bcc.n	8007874 <USBH_LL_GetSpeed+0x28>
 800786e:	2b02      	cmp	r3, #2
 8007870:	d006      	beq.n	8007880 <USBH_LL_GetSpeed+0x34>
 8007872:	e008      	b.n	8007886 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007874:	2300      	movs	r3, #0
 8007876:	73fb      	strb	r3, [r7, #15]
    break;
 8007878:	e008      	b.n	800788c <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800787a:	2301      	movs	r3, #1
 800787c:	73fb      	strb	r3, [r7, #15]
    break;
 800787e:	e005      	b.n	800788c <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007880:	2302      	movs	r3, #2
 8007882:	73fb      	strb	r3, [r7, #15]
    break;
 8007884:	e002      	b.n	800788c <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 8007886:	2301      	movs	r3, #1
 8007888:	73fb      	strb	r3, [r7, #15]
    break;
 800788a:	bf00      	nop
  }
  return  speed;
 800788c:	7bfb      	ldrb	r3, [r7, #15]
}
 800788e:	4618      	mov	r0, r3
 8007890:	3710      	adds	r7, #16
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b084      	sub	sp, #16
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800789e:	2300      	movs	r3, #0
 80078a0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80078a2:	2300      	movs	r3, #0
 80078a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80078ac:	4618      	mov	r0, r3
 80078ae:	f7f9 fd85 	bl	80013bc <HAL_HCD_ResetPort>
 80078b2:	4603      	mov	r3, r0
 80078b4:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 80078b6:	7bfb      	ldrb	r3, [r7, #15]
 80078b8:	4618      	mov	r0, r3
 80078ba:	f000 f901 	bl	8007ac0 <USBH_Get_USB_Status>
 80078be:	4603      	mov	r3, r0
 80078c0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80078c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3710      	adds	r7, #16
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}

080078cc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
 80078d4:	460b      	mov	r3, r1
 80078d6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80078de:	78fa      	ldrb	r2, [r7, #3]
 80078e0:	4611      	mov	r1, r2
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7f9 fd8d 	bl	8001402 <HAL_HCD_HC_GetXferCount>
 80078e8:	4603      	mov	r3, r0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3708      	adds	r7, #8
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}

080078f2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80078f2:	b590      	push	{r4, r7, lr}
 80078f4:	b089      	sub	sp, #36	; 0x24
 80078f6:	af04      	add	r7, sp, #16
 80078f8:	6078      	str	r0, [r7, #4]
 80078fa:	4608      	mov	r0, r1
 80078fc:	4611      	mov	r1, r2
 80078fe:	461a      	mov	r2, r3
 8007900:	4603      	mov	r3, r0
 8007902:	70fb      	strb	r3, [r7, #3]
 8007904:	460b      	mov	r3, r1
 8007906:	70bb      	strb	r3, [r7, #2]
 8007908:	4613      	mov	r3, r2
 800790a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800790c:	2300      	movs	r3, #0
 800790e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007910:	2300      	movs	r3, #0
 8007912:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800791a:	787c      	ldrb	r4, [r7, #1]
 800791c:	78ba      	ldrb	r2, [r7, #2]
 800791e:	78f9      	ldrb	r1, [r7, #3]
 8007920:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007922:	9302      	str	r3, [sp, #8]
 8007924:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007928:	9301      	str	r3, [sp, #4]
 800792a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800792e:	9300      	str	r3, [sp, #0]
 8007930:	4623      	mov	r3, r4
 8007932:	f7f9 f9d9 	bl	8000ce8 <HAL_HCD_HC_Init>
 8007936:	4603      	mov	r3, r0
 8007938:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800793a:	7bfb      	ldrb	r3, [r7, #15]
 800793c:	4618      	mov	r0, r3
 800793e:	f000 f8bf 	bl	8007ac0 <USBH_Get_USB_Status>
 8007942:	4603      	mov	r3, r0
 8007944:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007946:	7bbb      	ldrb	r3, [r7, #14]
}
 8007948:	4618      	mov	r0, r3
 800794a:	3714      	adds	r7, #20
 800794c:	46bd      	mov	sp, r7
 800794e:	bd90      	pop	{r4, r7, pc}

08007950 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b084      	sub	sp, #16
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	460b      	mov	r3, r1
 800795a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800795c:	2300      	movs	r3, #0
 800795e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007960:	2300      	movs	r3, #0
 8007962:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800796a:	78fa      	ldrb	r2, [r7, #3]
 800796c:	4611      	mov	r1, r2
 800796e:	4618      	mov	r0, r3
 8007970:	f7f9 fa52 	bl	8000e18 <HAL_HCD_HC_Halt>
 8007974:	4603      	mov	r3, r0
 8007976:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007978:	7bfb      	ldrb	r3, [r7, #15]
 800797a:	4618      	mov	r0, r3
 800797c:	f000 f8a0 	bl	8007ac0 <USBH_Get_USB_Status>
 8007980:	4603      	mov	r3, r0
 8007982:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007984:	7bbb      	ldrb	r3, [r7, #14]
}
 8007986:	4618      	mov	r0, r3
 8007988:	3710      	adds	r7, #16
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}

0800798e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800798e:	b590      	push	{r4, r7, lr}
 8007990:	b089      	sub	sp, #36	; 0x24
 8007992:	af04      	add	r7, sp, #16
 8007994:	6078      	str	r0, [r7, #4]
 8007996:	4608      	mov	r0, r1
 8007998:	4611      	mov	r1, r2
 800799a:	461a      	mov	r2, r3
 800799c:	4603      	mov	r3, r0
 800799e:	70fb      	strb	r3, [r7, #3]
 80079a0:	460b      	mov	r3, r1
 80079a2:	70bb      	strb	r3, [r7, #2]
 80079a4:	4613      	mov	r3, r2
 80079a6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079a8:	2300      	movs	r3, #0
 80079aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80079ac:	2300      	movs	r3, #0
 80079ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 80079b6:	787c      	ldrb	r4, [r7, #1]
 80079b8:	78ba      	ldrb	r2, [r7, #2]
 80079ba:	78f9      	ldrb	r1, [r7, #3]
 80079bc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80079c0:	9303      	str	r3, [sp, #12]
 80079c2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80079c4:	9302      	str	r3, [sp, #8]
 80079c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c8:	9301      	str	r3, [sp, #4]
 80079ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80079ce:	9300      	str	r3, [sp, #0]
 80079d0:	4623      	mov	r3, r4
 80079d2:	f7f9 fa45 	bl	8000e60 <HAL_HCD_HC_SubmitRequest>
 80079d6:	4603      	mov	r3, r0
 80079d8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80079da:	7bfb      	ldrb	r3, [r7, #15]
 80079dc:	4618      	mov	r0, r3
 80079de:	f000 f86f 	bl	8007ac0 <USBH_Get_USB_Status>
 80079e2:	4603      	mov	r3, r0
 80079e4:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80079e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	3714      	adds	r7, #20
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd90      	pop	{r4, r7, pc}

080079f0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b082      	sub	sp, #8
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	460b      	mov	r3, r1
 80079fa:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007a02:	78fa      	ldrb	r2, [r7, #3]
 8007a04:	4611      	mov	r1, r2
 8007a06:	4618      	mov	r0, r3
 8007a08:	f7f9 fce6 	bl	80013d8 <HAL_HCD_HC_GetURBState>
 8007a0c:	4603      	mov	r3, r0
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3708      	adds	r7, #8
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}

08007a16 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8007a16:	b580      	push	{r7, lr}
 8007a18:	b082      	sub	sp, #8
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
 8007a1e:	460b      	mov	r3, r1
 8007a20:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d103      	bne.n	8007a34 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8007a2c:	78fb      	ldrb	r3, [r7, #3]
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f000 f872 	bl	8007b18 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8007a34:	20c8      	movs	r0, #200	; 0xc8
 8007a36:	f7f8 fdb9 	bl	80005ac <HAL_Delay>
  return USBH_OK;
 8007a3a:	2300      	movs	r3, #0
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3708      	adds	r7, #8
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}

08007a44 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	460b      	mov	r3, r1
 8007a4e:	70fb      	strb	r3, [r7, #3]
 8007a50:	4613      	mov	r3, r2
 8007a52:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007a5a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007a5c:	78fa      	ldrb	r2, [r7, #3]
 8007a5e:	68f9      	ldr	r1, [r7, #12]
 8007a60:	4613      	mov	r3, r2
 8007a62:	009b      	lsls	r3, r3, #2
 8007a64:	4413      	add	r3, r2
 8007a66:	00db      	lsls	r3, r3, #3
 8007a68:	440b      	add	r3, r1
 8007a6a:	333b      	adds	r3, #59	; 0x3b
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d00a      	beq.n	8007a88 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007a72:	78fa      	ldrb	r2, [r7, #3]
 8007a74:	68f9      	ldr	r1, [r7, #12]
 8007a76:	4613      	mov	r3, r2
 8007a78:	009b      	lsls	r3, r3, #2
 8007a7a:	4413      	add	r3, r2
 8007a7c:	00db      	lsls	r3, r3, #3
 8007a7e:	440b      	add	r3, r1
 8007a80:	3350      	adds	r3, #80	; 0x50
 8007a82:	78ba      	ldrb	r2, [r7, #2]
 8007a84:	701a      	strb	r2, [r3, #0]
 8007a86:	e009      	b.n	8007a9c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007a88:	78fa      	ldrb	r2, [r7, #3]
 8007a8a:	68f9      	ldr	r1, [r7, #12]
 8007a8c:	4613      	mov	r3, r2
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	4413      	add	r3, r2
 8007a92:	00db      	lsls	r3, r3, #3
 8007a94:	440b      	add	r3, r1
 8007a96:	3351      	adds	r3, #81	; 0x51
 8007a98:	78ba      	ldrb	r2, [r7, #2]
 8007a9a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3714      	adds	r7, #20
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr

08007aaa <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b082      	sub	sp, #8
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f7f8 fd7a 	bl	80005ac <HAL_Delay>
}
 8007ab8:	bf00      	nop
 8007aba:	3708      	adds	r7, #8
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}

08007ac0 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b085      	sub	sp, #20
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007aca:	2300      	movs	r3, #0
 8007acc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007ace:	79fb      	ldrb	r3, [r7, #7]
 8007ad0:	2b03      	cmp	r3, #3
 8007ad2:	d817      	bhi.n	8007b04 <USBH_Get_USB_Status+0x44>
 8007ad4:	a201      	add	r2, pc, #4	; (adr r2, 8007adc <USBH_Get_USB_Status+0x1c>)
 8007ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ada:	bf00      	nop
 8007adc:	08007aed 	.word	0x08007aed
 8007ae0:	08007af3 	.word	0x08007af3
 8007ae4:	08007af9 	.word	0x08007af9
 8007ae8:	08007aff 	.word	0x08007aff
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007aec:	2300      	movs	r3, #0
 8007aee:	73fb      	strb	r3, [r7, #15]
    break;
 8007af0:	e00b      	b.n	8007b0a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007af2:	2302      	movs	r3, #2
 8007af4:	73fb      	strb	r3, [r7, #15]
    break;
 8007af6:	e008      	b.n	8007b0a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007af8:	2301      	movs	r3, #1
 8007afa:	73fb      	strb	r3, [r7, #15]
    break;
 8007afc:	e005      	b.n	8007b0a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007afe:	2302      	movs	r3, #2
 8007b00:	73fb      	strb	r3, [r7, #15]
    break;
 8007b02:	e002      	b.n	8007b0a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007b04:	2302      	movs	r3, #2
 8007b06:	73fb      	strb	r3, [r7, #15]
    break;
 8007b08:	bf00      	nop
  }
  return usb_status;
 8007b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3714      	adds	r7, #20
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr

08007b18 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b084      	sub	sp, #16
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	4603      	mov	r3, r0
 8007b20:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 8007b22:	79fb      	ldrb	r3, [r7, #7]
 8007b24:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8007b26:	79fb      	ldrb	r3, [r7, #7]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d102      	bne.n	8007b32 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	73fb      	strb	r3, [r7, #15]
 8007b30:	e001      	b.n	8007b36 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8007b32:	2300      	movs	r3, #0
 8007b34:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8007b36:	7bfb      	ldrb	r3, [r7, #15]
 8007b38:	461a      	mov	r2, r3
 8007b3a:	2101      	movs	r1, #1
 8007b3c:	4803      	ldr	r0, [pc, #12]	; (8007b4c <MX_DriverVbusFS+0x34>)
 8007b3e:	f7f9 f83d 	bl	8000bbc <HAL_GPIO_WritePin>
}
 8007b42:	bf00      	nop
 8007b44:	3710      	adds	r7, #16
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	40020800 	.word	0x40020800

08007b50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007b50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007b88 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007b54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007b56:	e003      	b.n	8007b60 <LoopCopyDataInit>

08007b58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007b58:	4b0c      	ldr	r3, [pc, #48]	; (8007b8c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007b5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007b5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007b5e:	3104      	adds	r1, #4

08007b60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007b60:	480b      	ldr	r0, [pc, #44]	; (8007b90 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007b62:	4b0c      	ldr	r3, [pc, #48]	; (8007b94 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007b64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007b66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007b68:	d3f6      	bcc.n	8007b58 <CopyDataInit>
  ldr  r2, =_sbss
 8007b6a:	4a0b      	ldr	r2, [pc, #44]	; (8007b98 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007b6c:	e002      	b.n	8007b74 <LoopFillZerobss>

08007b6e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007b6e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007b70:	f842 3b04 	str.w	r3, [r2], #4

08007b74 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007b74:	4b09      	ldr	r3, [pc, #36]	; (8007b9c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007b76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007b78:	d3f9      	bcc.n	8007b6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007b7a:	f7ff fcab 	bl	80074d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007b7e:	f000 f817 	bl	8007bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007b82:	f7ff f851 	bl	8006c28 <main>
  bx  lr    
 8007b86:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007b88:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007b8c:	08007de4 	.word	0x08007de4
  ldr  r0, =_sdata
 8007b90:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007b94:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8007b98:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8007b9c:	200008a4 	.word	0x200008a4

08007ba0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007ba0:	e7fe      	b.n	8007ba0 <ADC_IRQHandler>
	...

08007ba4 <__errno>:
 8007ba4:	4b01      	ldr	r3, [pc, #4]	; (8007bac <__errno+0x8>)
 8007ba6:	6818      	ldr	r0, [r3, #0]
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	2000002c 	.word	0x2000002c

08007bb0 <__libc_init_array>:
 8007bb0:	b570      	push	{r4, r5, r6, lr}
 8007bb2:	4e0d      	ldr	r6, [pc, #52]	; (8007be8 <__libc_init_array+0x38>)
 8007bb4:	4c0d      	ldr	r4, [pc, #52]	; (8007bec <__libc_init_array+0x3c>)
 8007bb6:	1ba4      	subs	r4, r4, r6
 8007bb8:	10a4      	asrs	r4, r4, #2
 8007bba:	2500      	movs	r5, #0
 8007bbc:	42a5      	cmp	r5, r4
 8007bbe:	d109      	bne.n	8007bd4 <__libc_init_array+0x24>
 8007bc0:	4e0b      	ldr	r6, [pc, #44]	; (8007bf0 <__libc_init_array+0x40>)
 8007bc2:	4c0c      	ldr	r4, [pc, #48]	; (8007bf4 <__libc_init_array+0x44>)
 8007bc4:	f000 f8ea 	bl	8007d9c <_init>
 8007bc8:	1ba4      	subs	r4, r4, r6
 8007bca:	10a4      	asrs	r4, r4, #2
 8007bcc:	2500      	movs	r5, #0
 8007bce:	42a5      	cmp	r5, r4
 8007bd0:	d105      	bne.n	8007bde <__libc_init_array+0x2e>
 8007bd2:	bd70      	pop	{r4, r5, r6, pc}
 8007bd4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007bd8:	4798      	blx	r3
 8007bda:	3501      	adds	r5, #1
 8007bdc:	e7ee      	b.n	8007bbc <__libc_init_array+0xc>
 8007bde:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007be2:	4798      	blx	r3
 8007be4:	3501      	adds	r5, #1
 8007be6:	e7f2      	b.n	8007bce <__libc_init_array+0x1e>
 8007be8:	08007ddc 	.word	0x08007ddc
 8007bec:	08007ddc 	.word	0x08007ddc
 8007bf0:	08007ddc 	.word	0x08007ddc
 8007bf4:	08007de0 	.word	0x08007de0

08007bf8 <malloc>:
 8007bf8:	4b02      	ldr	r3, [pc, #8]	; (8007c04 <malloc+0xc>)
 8007bfa:	4601      	mov	r1, r0
 8007bfc:	6818      	ldr	r0, [r3, #0]
 8007bfe:	f000 b861 	b.w	8007cc4 <_malloc_r>
 8007c02:	bf00      	nop
 8007c04:	2000002c 	.word	0x2000002c

08007c08 <free>:
 8007c08:	4b02      	ldr	r3, [pc, #8]	; (8007c14 <free+0xc>)
 8007c0a:	4601      	mov	r1, r0
 8007c0c:	6818      	ldr	r0, [r3, #0]
 8007c0e:	f000 b80b 	b.w	8007c28 <_free_r>
 8007c12:	bf00      	nop
 8007c14:	2000002c 	.word	0x2000002c

08007c18 <memset>:
 8007c18:	4402      	add	r2, r0
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d100      	bne.n	8007c22 <memset+0xa>
 8007c20:	4770      	bx	lr
 8007c22:	f803 1b01 	strb.w	r1, [r3], #1
 8007c26:	e7f9      	b.n	8007c1c <memset+0x4>

08007c28 <_free_r>:
 8007c28:	b538      	push	{r3, r4, r5, lr}
 8007c2a:	4605      	mov	r5, r0
 8007c2c:	2900      	cmp	r1, #0
 8007c2e:	d045      	beq.n	8007cbc <_free_r+0x94>
 8007c30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c34:	1f0c      	subs	r4, r1, #4
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	bfb8      	it	lt
 8007c3a:	18e4      	addlt	r4, r4, r3
 8007c3c:	f000 f8ac 	bl	8007d98 <__malloc_lock>
 8007c40:	4a1f      	ldr	r2, [pc, #124]	; (8007cc0 <_free_r+0x98>)
 8007c42:	6813      	ldr	r3, [r2, #0]
 8007c44:	4610      	mov	r0, r2
 8007c46:	b933      	cbnz	r3, 8007c56 <_free_r+0x2e>
 8007c48:	6063      	str	r3, [r4, #4]
 8007c4a:	6014      	str	r4, [r2, #0]
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c52:	f000 b8a2 	b.w	8007d9a <__malloc_unlock>
 8007c56:	42a3      	cmp	r3, r4
 8007c58:	d90c      	bls.n	8007c74 <_free_r+0x4c>
 8007c5a:	6821      	ldr	r1, [r4, #0]
 8007c5c:	1862      	adds	r2, r4, r1
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	bf04      	itt	eq
 8007c62:	681a      	ldreq	r2, [r3, #0]
 8007c64:	685b      	ldreq	r3, [r3, #4]
 8007c66:	6063      	str	r3, [r4, #4]
 8007c68:	bf04      	itt	eq
 8007c6a:	1852      	addeq	r2, r2, r1
 8007c6c:	6022      	streq	r2, [r4, #0]
 8007c6e:	6004      	str	r4, [r0, #0]
 8007c70:	e7ec      	b.n	8007c4c <_free_r+0x24>
 8007c72:	4613      	mov	r3, r2
 8007c74:	685a      	ldr	r2, [r3, #4]
 8007c76:	b10a      	cbz	r2, 8007c7c <_free_r+0x54>
 8007c78:	42a2      	cmp	r2, r4
 8007c7a:	d9fa      	bls.n	8007c72 <_free_r+0x4a>
 8007c7c:	6819      	ldr	r1, [r3, #0]
 8007c7e:	1858      	adds	r0, r3, r1
 8007c80:	42a0      	cmp	r0, r4
 8007c82:	d10b      	bne.n	8007c9c <_free_r+0x74>
 8007c84:	6820      	ldr	r0, [r4, #0]
 8007c86:	4401      	add	r1, r0
 8007c88:	1858      	adds	r0, r3, r1
 8007c8a:	4282      	cmp	r2, r0
 8007c8c:	6019      	str	r1, [r3, #0]
 8007c8e:	d1dd      	bne.n	8007c4c <_free_r+0x24>
 8007c90:	6810      	ldr	r0, [r2, #0]
 8007c92:	6852      	ldr	r2, [r2, #4]
 8007c94:	605a      	str	r2, [r3, #4]
 8007c96:	4401      	add	r1, r0
 8007c98:	6019      	str	r1, [r3, #0]
 8007c9a:	e7d7      	b.n	8007c4c <_free_r+0x24>
 8007c9c:	d902      	bls.n	8007ca4 <_free_r+0x7c>
 8007c9e:	230c      	movs	r3, #12
 8007ca0:	602b      	str	r3, [r5, #0]
 8007ca2:	e7d3      	b.n	8007c4c <_free_r+0x24>
 8007ca4:	6820      	ldr	r0, [r4, #0]
 8007ca6:	1821      	adds	r1, r4, r0
 8007ca8:	428a      	cmp	r2, r1
 8007caa:	bf04      	itt	eq
 8007cac:	6811      	ldreq	r1, [r2, #0]
 8007cae:	6852      	ldreq	r2, [r2, #4]
 8007cb0:	6062      	str	r2, [r4, #4]
 8007cb2:	bf04      	itt	eq
 8007cb4:	1809      	addeq	r1, r1, r0
 8007cb6:	6021      	streq	r1, [r4, #0]
 8007cb8:	605c      	str	r4, [r3, #4]
 8007cba:	e7c7      	b.n	8007c4c <_free_r+0x24>
 8007cbc:	bd38      	pop	{r3, r4, r5, pc}
 8007cbe:	bf00      	nop
 8007cc0:	200000b8 	.word	0x200000b8

08007cc4 <_malloc_r>:
 8007cc4:	b570      	push	{r4, r5, r6, lr}
 8007cc6:	1ccd      	adds	r5, r1, #3
 8007cc8:	f025 0503 	bic.w	r5, r5, #3
 8007ccc:	3508      	adds	r5, #8
 8007cce:	2d0c      	cmp	r5, #12
 8007cd0:	bf38      	it	cc
 8007cd2:	250c      	movcc	r5, #12
 8007cd4:	2d00      	cmp	r5, #0
 8007cd6:	4606      	mov	r6, r0
 8007cd8:	db01      	blt.n	8007cde <_malloc_r+0x1a>
 8007cda:	42a9      	cmp	r1, r5
 8007cdc:	d903      	bls.n	8007ce6 <_malloc_r+0x22>
 8007cde:	230c      	movs	r3, #12
 8007ce0:	6033      	str	r3, [r6, #0]
 8007ce2:	2000      	movs	r0, #0
 8007ce4:	bd70      	pop	{r4, r5, r6, pc}
 8007ce6:	f000 f857 	bl	8007d98 <__malloc_lock>
 8007cea:	4a21      	ldr	r2, [pc, #132]	; (8007d70 <_malloc_r+0xac>)
 8007cec:	6814      	ldr	r4, [r2, #0]
 8007cee:	4621      	mov	r1, r4
 8007cf0:	b991      	cbnz	r1, 8007d18 <_malloc_r+0x54>
 8007cf2:	4c20      	ldr	r4, [pc, #128]	; (8007d74 <_malloc_r+0xb0>)
 8007cf4:	6823      	ldr	r3, [r4, #0]
 8007cf6:	b91b      	cbnz	r3, 8007d00 <_malloc_r+0x3c>
 8007cf8:	4630      	mov	r0, r6
 8007cfa:	f000 f83d 	bl	8007d78 <_sbrk_r>
 8007cfe:	6020      	str	r0, [r4, #0]
 8007d00:	4629      	mov	r1, r5
 8007d02:	4630      	mov	r0, r6
 8007d04:	f000 f838 	bl	8007d78 <_sbrk_r>
 8007d08:	1c43      	adds	r3, r0, #1
 8007d0a:	d124      	bne.n	8007d56 <_malloc_r+0x92>
 8007d0c:	230c      	movs	r3, #12
 8007d0e:	6033      	str	r3, [r6, #0]
 8007d10:	4630      	mov	r0, r6
 8007d12:	f000 f842 	bl	8007d9a <__malloc_unlock>
 8007d16:	e7e4      	b.n	8007ce2 <_malloc_r+0x1e>
 8007d18:	680b      	ldr	r3, [r1, #0]
 8007d1a:	1b5b      	subs	r3, r3, r5
 8007d1c:	d418      	bmi.n	8007d50 <_malloc_r+0x8c>
 8007d1e:	2b0b      	cmp	r3, #11
 8007d20:	d90f      	bls.n	8007d42 <_malloc_r+0x7e>
 8007d22:	600b      	str	r3, [r1, #0]
 8007d24:	50cd      	str	r5, [r1, r3]
 8007d26:	18cc      	adds	r4, r1, r3
 8007d28:	4630      	mov	r0, r6
 8007d2a:	f000 f836 	bl	8007d9a <__malloc_unlock>
 8007d2e:	f104 000b 	add.w	r0, r4, #11
 8007d32:	1d23      	adds	r3, r4, #4
 8007d34:	f020 0007 	bic.w	r0, r0, #7
 8007d38:	1ac3      	subs	r3, r0, r3
 8007d3a:	d0d3      	beq.n	8007ce4 <_malloc_r+0x20>
 8007d3c:	425a      	negs	r2, r3
 8007d3e:	50e2      	str	r2, [r4, r3]
 8007d40:	e7d0      	b.n	8007ce4 <_malloc_r+0x20>
 8007d42:	428c      	cmp	r4, r1
 8007d44:	684b      	ldr	r3, [r1, #4]
 8007d46:	bf16      	itet	ne
 8007d48:	6063      	strne	r3, [r4, #4]
 8007d4a:	6013      	streq	r3, [r2, #0]
 8007d4c:	460c      	movne	r4, r1
 8007d4e:	e7eb      	b.n	8007d28 <_malloc_r+0x64>
 8007d50:	460c      	mov	r4, r1
 8007d52:	6849      	ldr	r1, [r1, #4]
 8007d54:	e7cc      	b.n	8007cf0 <_malloc_r+0x2c>
 8007d56:	1cc4      	adds	r4, r0, #3
 8007d58:	f024 0403 	bic.w	r4, r4, #3
 8007d5c:	42a0      	cmp	r0, r4
 8007d5e:	d005      	beq.n	8007d6c <_malloc_r+0xa8>
 8007d60:	1a21      	subs	r1, r4, r0
 8007d62:	4630      	mov	r0, r6
 8007d64:	f000 f808 	bl	8007d78 <_sbrk_r>
 8007d68:	3001      	adds	r0, #1
 8007d6a:	d0cf      	beq.n	8007d0c <_malloc_r+0x48>
 8007d6c:	6025      	str	r5, [r4, #0]
 8007d6e:	e7db      	b.n	8007d28 <_malloc_r+0x64>
 8007d70:	200000b8 	.word	0x200000b8
 8007d74:	200000bc 	.word	0x200000bc

08007d78 <_sbrk_r>:
 8007d78:	b538      	push	{r3, r4, r5, lr}
 8007d7a:	4c06      	ldr	r4, [pc, #24]	; (8007d94 <_sbrk_r+0x1c>)
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	4605      	mov	r5, r0
 8007d80:	4608      	mov	r0, r1
 8007d82:	6023      	str	r3, [r4, #0]
 8007d84:	f7ff fb7a 	bl	800747c <_sbrk>
 8007d88:	1c43      	adds	r3, r0, #1
 8007d8a:	d102      	bne.n	8007d92 <_sbrk_r+0x1a>
 8007d8c:	6823      	ldr	r3, [r4, #0]
 8007d8e:	b103      	cbz	r3, 8007d92 <_sbrk_r+0x1a>
 8007d90:	602b      	str	r3, [r5, #0]
 8007d92:	bd38      	pop	{r3, r4, r5, pc}
 8007d94:	200008a0 	.word	0x200008a0

08007d98 <__malloc_lock>:
 8007d98:	4770      	bx	lr

08007d9a <__malloc_unlock>:
 8007d9a:	4770      	bx	lr

08007d9c <_init>:
 8007d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d9e:	bf00      	nop
 8007da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007da2:	bc08      	pop	{r3}
 8007da4:	469e      	mov	lr, r3
 8007da6:	4770      	bx	lr

08007da8 <_fini>:
 8007da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007daa:	bf00      	nop
 8007dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dae:	bc08      	pop	{r3}
 8007db0:	469e      	mov	lr, r3
 8007db2:	4770      	bx	lr
