// Seed: 845416032
module module_0 (
    output tri id_0,
    output tri1 id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5
);
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd40,
    parameter id_5 = 32'd26
) (
    output wand  id_0,
    input  tri   id_1,
    input  uwire id_2
    , id_8,
    output wor   _id_3,
    output uwire id_4,
    output wor   _id_5,
    output uwire id_6
);
  logic id_9;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic [id_5 : id_3] id_10 = ~id_9;
endmodule
