{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682250565429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682250565429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 19:49:25 2023 " "Processing started: Sun Apr 23 19:49:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682250565429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682250565429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Counter_23 -c Counter_10927143 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Counter_23 -c Counter_10927143" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682250565429 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Counter_10927143_6_1200mv_85c_slow.vho D:/code/Verilog/Lab_5/simulation/modelsim/ simulation " "Generated file Counter_10927143_6_1200mv_85c_slow.vho in folder \"D:/code/Verilog/Lab_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682250565856 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Counter_10927143_6_1200mv_0c_slow.vho D:/code/Verilog/Lab_5/simulation/modelsim/ simulation " "Generated file Counter_10927143_6_1200mv_0c_slow.vho in folder \"D:/code/Verilog/Lab_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682250565877 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Counter_10927143_min_1200mv_0c_fast.vho D:/code/Verilog/Lab_5/simulation/modelsim/ simulation " "Generated file Counter_10927143_min_1200mv_0c_fast.vho in folder \"D:/code/Verilog/Lab_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682250565896 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Counter_10927143.vho D:/code/Verilog/Lab_5/simulation/modelsim/ simulation " "Generated file Counter_10927143.vho in folder \"D:/code/Verilog/Lab_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682250565916 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Counter_10927143_6_1200mv_85c_vhd_slow.sdo D:/code/Verilog/Lab_5/simulation/modelsim/ simulation " "Generated file Counter_10927143_6_1200mv_85c_vhd_slow.sdo in folder \"D:/code/Verilog/Lab_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682250565937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Counter_10927143_6_1200mv_0c_vhd_slow.sdo D:/code/Verilog/Lab_5/simulation/modelsim/ simulation " "Generated file Counter_10927143_6_1200mv_0c_vhd_slow.sdo in folder \"D:/code/Verilog/Lab_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682250565955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Counter_10927143_min_1200mv_0c_vhd_fast.sdo D:/code/Verilog/Lab_5/simulation/modelsim/ simulation " "Generated file Counter_10927143_min_1200mv_0c_vhd_fast.sdo in folder \"D:/code/Verilog/Lab_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682250565972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Counter_10927143_vhd.sdo D:/code/Verilog/Lab_5/simulation/modelsim/ simulation " "Generated file Counter_10927143_vhd.sdo in folder \"D:/code/Verilog/Lab_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682250565991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682250566043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 19:49:26 2023 " "Processing ended: Sun Apr 23 19:49:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682250566043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682250566043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682250566043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682250566043 ""}
