*****************************************************************

Copyright (c) 2014 by SHENZHEN PANGO MICROSYSTEMS CO.,LTD
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_DDC_E2]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

  IMPORTANT [SCRIPT GENERATED, DO NOT EDIT MANUALLY!]

*******************************************************************************/

tech
operator GTP_DDC_E2
{
    parameter
    (
        string GRS_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string CLKA_GATE_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string WCLK_DELAY_SEL = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string DDC_MODE = "QUAD_RATE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "HALF_RATE | QUAD_RATE" */,
        string R_EXTEND = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit DELAY_SEL = 1'b0,
        string IFIFO_GENERIC = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit RADDR_INIT[2:0] = 3'b000,
        bit DATA_RATE[1:0] = 2'b00
    );

    port
    (
        output WCLK,
        output WCLK_DELAY,
        output DQSI_DELAY,
        output DQSIB_DELAY,
        output DGTS,
        output IFIFO_WADDR[2:0],
        output IFIFO_RADDR[2:0],
        output READ_VALID,
        output DQS_DRIFT[1:0],
        output DRIFT_DETECT_ERR,
        output DQS_DRIFT_STATUS,
        output DQS_SAMPLE,
        input RST,
        input RST_TRAINING_N,
        input CLKA /* pragma PAP_IS_CLOCK_PIN */,
        input CLKB /* pragma PAP_IS_CLOCK_PIN */,
        input DQSI,
        input DQSIB,
        input DELAY_STEP0[7:0],
        input DELAY_STEP1[7:0],
        input DELAY_STEP2[7:0],
        input DELAY_STEP3[7:0],
        input DELAY_STEP4[7:0],
        input DQS_GATE_CTRL[3:0],
        input GATE_SEL,
        input CLK_GATE_CTRL[1:0],
        input CLKA_GATE
    );
};
