// Seed: 3068752643
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign module_1.type_7 = 0;
endmodule
module module_1 ();
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_2;
  supply0 id_3 = 1;
  logic [7:0] id_4;
  assign id_1 = id_4[1'h0];
  final $display(id_3);
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    input  uwire id_0,
    input  wand  id_1,
    output uwire id_2
);
  tri id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_4 = 0;
  assign id_2 = id_1;
  xor primCall (id_2, id_0, id_4, id_1);
  wire id_5;
  id_6(
      .id_0(), .id_1(1), .id_2(1'b0), .id_3(id_5), .id_4(1)
  );
endmodule
