Culsans Unit Test Bench
================================================================================

The Culsans Unit Test Bench verifies the coherency functionality of a system
with two or more CVA6 cores connected with a coherency interconnect. The test bench
uses a modified version of the CVA6 core with everything except the cache subsystem
stripped away.

The test bench applies stimuli directly to the cache CPU ports. Several monitors 
and scoreboards are active to verify the behaviour.

.. figure:: _static/images/culsans_unit_tb.png
    :alt: Culsans unit test bench

    Culsans unit test bench


.. include:: ../../modules/cva6/corev_apu/tb/tb_std_cache_subsystem/README.rst

.. include:: test.rst
    :alt: included file

:doc:`my document <test.rst>` 

This is a link to the Overview: :ref:`ov`

`Link text <https://www.dn.se>`_

`Link text <./test.rst>`_

`tb_std_cache_subsystem <../../modules/cva6/corev_apu/tb/tb_std_cache_subsystem/README.rst>`_



.. _ov:

Overview
--------------------------------------------------------------------------------

Test


Not a caption

.. table:: List of people

    +-------+--------+
    | jonas | Niklas |
    +=======+========+
    | hej   | daaa   |
    +-------+--------+
    | hej   | daaa   |
    +-------+--------+

This is a link to the Overview: :ref:`ov`
