---
body_class: "sub-page-body"
layout: layouts/base.njk
title: "Delay Models in VLSI | VLSI Physical Design Hub"
description: "Summary of delay models used for STA, including NLDM and CCS, and how slew and load affect timing."
keywords: "delay models, NLDM, CCS, STA, slew, load, VLSI"
og_type: "article"
permalink: /delay_models/
---

<header id="main-header">


        <a href="/" class="logo">VLSI <span>Hub</span></a>





        <nav class="page-nav" id="page-navigation">


            <a href="/">Home</a>


            <a href="/blog/">Blog</a>


            <a href="/work_sited/">Works Cited</a>


            <a href="/about/#about">About</a>


            <a href="/about/#contact">Contact</a>


        </nav>





        <button class="mobile-nav-toggle" aria-controls="page-navigation" aria-expanded="false">


            <span class="hamburger-line"></span>


            <span class="hamburger-line"></span>


            <span class="hamburger-line"></span>


        </button>


    </header>


    <main class="container">


        <article>


            <section class="hero-section scroll-reveal">


                <h1>Delay Models</h1>


                <p>How tools estimate cell delay and slew under real loads.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Overview</h2>


                <p>Timing engines use pre-characterized models to estimate cell delay and output slew. These models are essential for fast, accurate static timing analysis across large designs.</p>


                <p>The accuracy of delay modeling depends on input slew, output load, and interconnect effects.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Key Models</h2>


                <p>NLDM uses lookup tables indexed by input slew and output capacitance. It is fast and widely supported.</p>


                <p>CCS models output current waveforms and captures non-linear effects better at advanced nodes.</p>


                <p>Interconnect delay adds RC effects and can dominate total path delay in deep submicron designs.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Practical Guidance</h2>


                <p>Use CCS where available for better accuracy on aggressive nodes.</p>


                <p>Keep slew within library limits to avoid pessimistic or invalid timing.</p>


                <p>Use real extracted parasitics during late-stage signoff.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Related Topics</h2>


                <ul>


                    <li><a href="/std_cell_types/">Standard Cell Types</a></li>


                    <li><a href="/sta/">Static Timing Analysis</a></li>


                    <li><a href="/routing/">Routing</a></li>


                </ul>


            </section>





                        <section class="related-topics scroll-reveal">
                <h3>Related Topics</h3>
                <p>Use these connected concepts to move to the next stage in the physical design flow.</p>
                <ul class="related-links-grid">
                    <li><a href="/logic_synthesis/">Logic Synthesis</a></li>
                    <li><a href="/advanced_logic_synthesis/">Advanced Logic Synthesis</a></li>
                    <li><a href="/advanced_synthesis/">Advanced Synthesis</a></li>
                    <li><a href="/cmos_fundamentals/">CMOS Fundamentals</a></li>
                    <li><a href="/ccs_modeling/">CCS Modeling</a></li>
                    <li><a href="/std_cell_types/">Standard Cell Types</a></li>
                    <li><a href="/pd_cells/">Physical Design Cells</a></li>
                    <li><a href="/pd_inputs/">PD Inputs</a></li>
                </ul>
            </section>
            <section class="bottom-nav">


                <a href="/std_cell_types/">


                    <span class="nav-label">&larr; Previous</span>


                    <span class="nav-title">Standard Cell Types</span>


                </a>


                <a href="/sta/" class="nav-next">


                    <span class="nav-label">Next &rarr;</span>


                    <span class="nav-title">Static Timing Analysis</span>


                </a>


            </section>


        </article>


    </main>


    <script src="/main.js" defer></script>