Loading plugins phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\Balance.cyprj -d CY8C5888LTI-LP097 -s C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.557ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.071ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Balance.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\Balance.cyprj -dcpsoc3 Balance.v -verilog
======================================================================

======================================================================
Compiling:  Balance.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\Balance.cyprj -dcpsoc3 Balance.v -verilog
======================================================================

======================================================================
Compiling:  Balance.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\Balance.cyprj -dcpsoc3 -verilog Balance.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 22 15:41:06 2018


======================================================================
Compiling:  Balance.v
Program  :   vpp
Options  :    -yv2 -q10 Balance.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 22 15:41:06 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Balance.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Balance.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\Balance.cyprj -dcpsoc3 -verilog Balance.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 22 15:41:07 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\codegentemp\Balance.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\codegentemp\Balance.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Balance.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\Balance.cyprj -dcpsoc3 -verilog Balance.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 22 15:41:09 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\codegentemp\Balance.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\codegentemp\Balance.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_2357
	\Handle_Encoder:Net_1129\
	\Handle_Encoder:Cnt16:Net_82\
	\Handle_Encoder:Cnt16:Net_95\
	\Handle_Encoder:Cnt16:Net_91\
	\Handle_Encoder:Cnt16:Net_102\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\
	\PWM_Steer:PWMUDB:km_run\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Steer:PWMUDB:capt_rising\
	\PWM_Steer:PWMUDB:capt_falling\
	\PWM_Steer:PWMUDB:trig_rise\
	\PWM_Steer:PWMUDB:trig_fall\
	\PWM_Steer:PWMUDB:sc_kill\
	\PWM_Steer:PWMUDB:min_kill\
	\PWM_Steer:PWMUDB:km_tc\
	\PWM_Steer:PWMUDB:db_tc\
	\PWM_Steer:PWMUDB:dith_sel\
	\PWM_Steer:PWMUDB:compare2\
	\PWM_Steer:Net_101\
	Net_172
	Net_173
	\PWM_Steer:PWMUDB:MODULE_1:b_31\
	\PWM_Steer:PWMUDB:MODULE_1:b_30\
	\PWM_Steer:PWMUDB:MODULE_1:b_29\
	\PWM_Steer:PWMUDB:MODULE_1:b_28\
	\PWM_Steer:PWMUDB:MODULE_1:b_27\
	\PWM_Steer:PWMUDB:MODULE_1:b_26\
	\PWM_Steer:PWMUDB:MODULE_1:b_25\
	\PWM_Steer:PWMUDB:MODULE_1:b_24\
	\PWM_Steer:PWMUDB:MODULE_1:b_23\
	\PWM_Steer:PWMUDB:MODULE_1:b_22\
	\PWM_Steer:PWMUDB:MODULE_1:b_21\
	\PWM_Steer:PWMUDB:MODULE_1:b_20\
	\PWM_Steer:PWMUDB:MODULE_1:b_19\
	\PWM_Steer:PWMUDB:MODULE_1:b_18\
	\PWM_Steer:PWMUDB:MODULE_1:b_17\
	\PWM_Steer:PWMUDB:MODULE_1:b_16\
	\PWM_Steer:PWMUDB:MODULE_1:b_15\
	\PWM_Steer:PWMUDB:MODULE_1:b_14\
	\PWM_Steer:PWMUDB:MODULE_1:b_13\
	\PWM_Steer:PWMUDB:MODULE_1:b_12\
	\PWM_Steer:PWMUDB:MODULE_1:b_11\
	\PWM_Steer:PWMUDB:MODULE_1:b_10\
	\PWM_Steer:PWMUDB:MODULE_1:b_9\
	\PWM_Steer:PWMUDB:MODULE_1:b_8\
	\PWM_Steer:PWMUDB:MODULE_1:b_7\
	\PWM_Steer:PWMUDB:MODULE_1:b_6\
	\PWM_Steer:PWMUDB:MODULE_1:b_5\
	\PWM_Steer:PWMUDB:MODULE_1:b_4\
	\PWM_Steer:PWMUDB:MODULE_1:b_3\
	\PWM_Steer:PWMUDB:MODULE_1:b_2\
	\PWM_Steer:PWMUDB:MODULE_1:b_1\
	\PWM_Steer:PWMUDB:MODULE_1:b_0\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_174
	Net_171
	\PWM_Steer:Net_113\
	\PWM_Steer:Net_107\
	\PWM_Steer:Net_114\
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_184
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\SBUS_UART:BUART:tx_hd_send_break\
	\SBUS_UART:BUART:tx_ctrl_mark\
	\SBUS_UART:BUART:reset_sr\
	Net_297
	Net_301
	\SBUS_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_1\
	\SBUS_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_0\
	\SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	\SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	Net_298
	\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_0\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_1\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_1\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:lt_0\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:gt_0\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:lti_0\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:gti_0\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_0\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_0\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:xeq\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:xlt\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:xlte\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:xgt\
	\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:xgte\
	\SBUS_UART:BUART:sRX:MODULE_11:lt\
	\SBUS_UART:BUART:sRX:MODULE_11:eq\
	\SBUS_UART:BUART:sRX:MODULE_11:gt\
	\SBUS_UART:BUART:sRX:MODULE_11:gte\
	\SBUS_UART:BUART:sRX:MODULE_11:lte\
	\PWM_Brake:PWMUDB:km_run\
	\PWM_Brake:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Brake:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Brake:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Brake:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Brake:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Brake:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Brake:PWMUDB:capt_rising\
	\PWM_Brake:PWMUDB:capt_falling\
	\PWM_Brake:PWMUDB:trig_rise\
	\PWM_Brake:PWMUDB:trig_fall\
	\PWM_Brake:PWMUDB:sc_kill\
	\PWM_Brake:PWMUDB:min_kill\
	\PWM_Brake:PWMUDB:km_tc\
	\PWM_Brake:PWMUDB:db_tc\
	\PWM_Brake:PWMUDB:dith_sel\
	\PWM_Brake:PWMUDB:compare2\
	\PWM_Brake:Net_101\
	Net_2329
	Net_2330
	\PWM_Brake:PWMUDB:MODULE_12:b_31\
	\PWM_Brake:PWMUDB:MODULE_12:b_30\
	\PWM_Brake:PWMUDB:MODULE_12:b_29\
	\PWM_Brake:PWMUDB:MODULE_12:b_28\
	\PWM_Brake:PWMUDB:MODULE_12:b_27\
	\PWM_Brake:PWMUDB:MODULE_12:b_26\
	\PWM_Brake:PWMUDB:MODULE_12:b_25\
	\PWM_Brake:PWMUDB:MODULE_12:b_24\
	\PWM_Brake:PWMUDB:MODULE_12:b_23\
	\PWM_Brake:PWMUDB:MODULE_12:b_22\
	\PWM_Brake:PWMUDB:MODULE_12:b_21\
	\PWM_Brake:PWMUDB:MODULE_12:b_20\
	\PWM_Brake:PWMUDB:MODULE_12:b_19\
	\PWM_Brake:PWMUDB:MODULE_12:b_18\
	\PWM_Brake:PWMUDB:MODULE_12:b_17\
	\PWM_Brake:PWMUDB:MODULE_12:b_16\
	\PWM_Brake:PWMUDB:MODULE_12:b_15\
	\PWM_Brake:PWMUDB:MODULE_12:b_14\
	\PWM_Brake:PWMUDB:MODULE_12:b_13\
	\PWM_Brake:PWMUDB:MODULE_12:b_12\
	\PWM_Brake:PWMUDB:MODULE_12:b_11\
	\PWM_Brake:PWMUDB:MODULE_12:b_10\
	\PWM_Brake:PWMUDB:MODULE_12:b_9\
	\PWM_Brake:PWMUDB:MODULE_12:b_8\
	\PWM_Brake:PWMUDB:MODULE_12:b_7\
	\PWM_Brake:PWMUDB:MODULE_12:b_6\
	\PWM_Brake:PWMUDB:MODULE_12:b_5\
	\PWM_Brake:PWMUDB:MODULE_12:b_4\
	\PWM_Brake:PWMUDB:MODULE_12:b_3\
	\PWM_Brake:PWMUDB:MODULE_12:b_2\
	\PWM_Brake:PWMUDB:MODULE_12:b_1\
	\PWM_Brake:PWMUDB:MODULE_12:b_0\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_31\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_30\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_29\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_28\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_27\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_26\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_25\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_24\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_31\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_30\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_29\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_28\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_27\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_26\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_25\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_24\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_23\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_22\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_21\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_20\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_19\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_18\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_17\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_16\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_15\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_14\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_13\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_12\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_11\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_10\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_9\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_8\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_7\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_6\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_5\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_4\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_3\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_2\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_1\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:b_0\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_31\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_30\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_29\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_28\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_27\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_26\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_25\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_24\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_23\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_22\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_21\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_20\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_19\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_18\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_17\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_16\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_15\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_14\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_13\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_12\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_11\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_10\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_9\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_8\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_7\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_6\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_5\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_4\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_3\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_2\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2331
	Net_2328
	\PWM_Brake:Net_113\
	\PWM_Brake:Net_107\
	\PWM_Brake:Net_114\
	\QuadDec_1:Net_1129\
	\QuadDec_1:Cnt16:Net_82\
	\QuadDec_1:Cnt16:Net_95\
	\QuadDec_1:Cnt16:Net_91\
	\QuadDec_1:Cnt16:Net_102\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_2350
	\CMG_UART:BUART:reset_sr\
	Net_2386
	\CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:b_1\
	\CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:b_0\
	\CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_0\
	\CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:gta_0\
	Net_2381
	\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_0\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:albi_1\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:agbi_1\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:lt_0\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:gt_0\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:lti_0\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:gti_0\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:albi_0\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:agbi_0\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:xeq\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:xlt\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:xlte\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:xgt\
	\CMG_UART:BUART:sRX:MODULE_17:g1:a0:xgte\
	\CMG_UART:BUART:sRX:MODULE_17:lt\
	\CMG_UART:BUART:sRX:MODULE_17:eq\
	\CMG_UART:BUART:sRX:MODULE_17:gt\
	\CMG_UART:BUART:sRX:MODULE_17:gte\
	\CMG_UART:BUART:sRX:MODULE_17:lte\

    Synthesized names
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_31\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_30\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_29\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_28\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_27\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_26\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_25\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_24\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_23\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_22\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_21\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_20\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_19\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_18\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_17\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_16\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_15\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_14\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_13\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_12\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_11\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_10\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_9\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_8\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_7\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_6\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_5\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_4\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_3\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_2\

Deleted 366 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_187
Aliasing one to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__Rx_RPi_net_0 to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__Steering_PWM_net_0 to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__Steering_Dir_net_0 to tmpOE__Tx_RPi_net_0
Aliasing Net_1700 to Net_187
Aliasing \Steering_Timer:Net_260\ to Net_187
Aliasing \Steering_Timer:Net_102\ to tmpOE__Tx_RPi_net_0
Aliasing \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_187
Aliasing \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_187
Aliasing \Handle_Encoder:Cnt16:CounterUDB:capt_rising\ to Net_187
Aliasing \Handle_Encoder:Cnt16:CounterUDB:underflow\ to \Handle_Encoder:Cnt16:CounterUDB:status_1\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:tc_i\ to \Handle_Encoder:Cnt16:CounterUDB:reload_tc\
Aliasing \Handle_Encoder:bQuadDec:status_4\ to Net_187
Aliasing \Handle_Encoder:bQuadDec:status_5\ to Net_187
Aliasing \Handle_Encoder:bQuadDec:status_6\ to Net_187
Aliasing \Handle_Encoder:Net_1229\ to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__Handle_Encoder_A_net_0 to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__Handle_Encoder_B_net_0 to tmpOE__Tx_RPi_net_0
Aliasing \PWM_Steer:PWMUDB:hwCapture\ to Net_187
Aliasing \PWM_Steer:PWMUDB:trig_out\ to tmpOE__Tx_RPi_net_0
Aliasing Net_46 to Net_187
Aliasing \PWM_Steer:PWMUDB:runmode_enable\\S\ to Net_187
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\S\ to Net_187
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\S\ to Net_187
Aliasing \PWM_Steer:PWMUDB:final_kill\ to tmpOE__Tx_RPi_net_0
Aliasing \PWM_Steer:PWMUDB:dith_count_1\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:dith_count_1\\S\ to Net_187
Aliasing \PWM_Steer:PWMUDB:dith_count_0\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:dith_count_0\\S\ to Net_187
Aliasing \PWM_Steer:PWMUDB:status_6\ to Net_187
Aliasing \PWM_Steer:PWMUDB:status_4\ to Net_187
Aliasing \PWM_Steer:PWMUDB:cmp2\ to Net_187
Aliasing \PWM_Steer:PWMUDB:cmp1_status_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:cmp1_status_reg\\S\ to Net_187
Aliasing \PWM_Steer:PWMUDB:cmp2_status_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:cmp2_status_reg\\S\ to Net_187
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\S\ to Net_187
Aliasing \PWM_Steer:PWMUDB:cs_addr_0\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:pwm1_i\ to Net_187
Aliasing \PWM_Steer:PWMUDB:pwm2_i\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_23\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_22\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_21\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_20\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_19\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_18\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_17\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_16\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_15\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_14\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_13\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_12\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_11\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_10\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_9\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_8\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_7\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_6\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_5\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_4\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_3\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_2\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_RPi_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to Net_187
Aliasing \UART:BUART:HalfDuplexSend\ to Net_187
Aliasing \UART:BUART:FinalParityType_1\ to Net_187
Aliasing \UART:BUART:FinalParityType_0\ to Net_187
Aliasing \UART:BUART:FinalAddrMode_2\ to Net_187
Aliasing \UART:BUART:FinalAddrMode_1\ to Net_187
Aliasing \UART:BUART:FinalAddrMode_0\ to Net_187
Aliasing \UART:BUART:tx_ctrl_mark\ to Net_187
Aliasing \UART:BUART:tx_status_6\ to Net_187
Aliasing \UART:BUART:tx_status_5\ to Net_187
Aliasing \UART:BUART:tx_status_4\ to Net_187
Aliasing \UART:BUART:rx_count7_bit8_wire\ to Net_187
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_RPi_net_0
Aliasing MODIN3_1 to MODIN2_1
Aliasing MODIN3_0 to MODIN2_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to Net_187
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__Tx_RPi_net_0
Aliasing MODIN4_1 to MODIN2_1
Aliasing MODIN4_0 to MODIN2_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__Tx_RPi_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to Net_187
Aliasing \UART:BUART:rx_status_1\ to Net_187
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to Net_187
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to Net_187
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to Net_187
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to Net_187
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to Net_187
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to Net_187
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to Net_187
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__Tx_RPi_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__Tx_RPi_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to Net_187
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__TestPin_net_0 to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__SW_net_0 to tmpOE__Tx_RPi_net_0
Aliasing \VDAC8_1:Net_83\ to Net_187
Aliasing \VDAC8_1:Net_81\ to Net_187
Aliasing \VDAC8_1:Net_82\ to Net_187
Aliasing \SBUS_UART:BUART:HalfDuplexSend\ to Net_187
Aliasing \SBUS_UART:BUART:FinalParityType_1\ to Net_187
Aliasing \SBUS_UART:BUART:FinalParityType_0\ to tmpOE__Tx_RPi_net_0
Aliasing \SBUS_UART:BUART:FinalAddrMode_2\ to Net_187
Aliasing \SBUS_UART:BUART:FinalAddrMode_1\ to Net_187
Aliasing \SBUS_UART:BUART:FinalAddrMode_0\ to Net_187
Aliasing \SBUS_UART:BUART:rx_count7_bit8_wire\ to Net_187
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_RPi_net_0
Aliasing MODIN7_1 to MODIN6_1
Aliasing MODIN7_0 to MODIN6_0
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to Net_187
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to tmpOE__Tx_RPi_net_0
Aliasing MODIN8_1 to MODIN6_1
Aliasing MODIN8_0 to MODIN6_0
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to tmpOE__Tx_RPi_net_0
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to Net_187
Aliasing \SBUS_UART:BUART:rx_status_1\ to Net_187
Aliasing \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newa_6\ to Net_187
Aliasing \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newa_5\ to Net_187
Aliasing \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newa_4\ to Net_187
Aliasing \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_6\ to Net_187
Aliasing \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_5\ to Net_187
Aliasing \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_4\ to Net_187
Aliasing \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_3\ to Net_187
Aliasing \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_2\ to tmpOE__Tx_RPi_net_0
Aliasing \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_1\ to tmpOE__Tx_RPi_net_0
Aliasing \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_0\ to Net_187
Aliasing \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__Rx_SBUS_net_0 to tmpOE__Tx_RPi_net_0
Aliasing Net_308 to Net_187
Aliasing \PWM_Brake:PWMUDB:hwCapture\ to Net_187
Aliasing \PWM_Brake:PWMUDB:trig_out\ to tmpOE__Tx_RPi_net_0
Aliasing Net_1162 to Net_187
Aliasing \PWM_Brake:PWMUDB:runmode_enable\\S\ to Net_187
Aliasing \PWM_Brake:PWMUDB:ltch_kill_reg\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:ltch_kill_reg\\S\ to Net_187
Aliasing \PWM_Brake:PWMUDB:min_kill_reg\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:min_kill_reg\\S\ to Net_187
Aliasing \PWM_Brake:PWMUDB:final_kill\ to tmpOE__Tx_RPi_net_0
Aliasing \PWM_Brake:PWMUDB:dith_count_1\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:dith_count_1\\S\ to Net_187
Aliasing \PWM_Brake:PWMUDB:dith_count_0\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:dith_count_0\\S\ to Net_187
Aliasing \PWM_Brake:PWMUDB:status_6\ to Net_187
Aliasing \PWM_Brake:PWMUDB:status_4\ to Net_187
Aliasing \PWM_Brake:PWMUDB:cmp2\ to Net_187
Aliasing \PWM_Brake:PWMUDB:cmp1_status_reg\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:cmp1_status_reg\\S\ to Net_187
Aliasing \PWM_Brake:PWMUDB:cmp2_status_reg\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:cmp2_status_reg\\S\ to Net_187
Aliasing \PWM_Brake:PWMUDB:final_kill_reg\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:final_kill_reg\\S\ to Net_187
Aliasing \PWM_Brake:PWMUDB:cs_addr_0\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:pwm1_i\ to Net_187
Aliasing \PWM_Brake:PWMUDB:pwm2_i\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_23\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_22\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_21\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_20\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_19\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_18\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_17\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_16\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_15\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_14\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_13\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_12\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_11\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_10\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_9\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_8\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_7\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_6\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_5\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_4\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_3\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_2\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__Brake_PWM_net_0 to tmpOE__Tx_RPi_net_0
Aliasing \Throttle:Net_83\ to Net_187
Aliasing \Throttle:Net_81\ to Net_187
Aliasing \Throttle:Net_82\ to Net_187
Aliasing tmpOE__Throttle_Pin_net_0 to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__RearHall_Pin_net_0 to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__FrontHall_Pin_net_0 to tmpOE__Tx_RPi_net_0
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_187
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_187
Aliasing \QuadDec_1:Cnt16:CounterUDB:capt_rising\ to Net_187
Aliasing \QuadDec_1:Cnt16:CounterUDB:underflow\ to \QuadDec_1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_1:Cnt16:CounterUDB:tc_i\ to \QuadDec_1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_1:bQuadDec:status_4\ to Net_187
Aliasing \QuadDec_1:bQuadDec:status_5\ to Net_187
Aliasing \QuadDec_1:bQuadDec:status_6\ to Net_187
Aliasing \QuadDec_1:Net_1229\ to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__Motor_Encoder_A_net_0 to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__Motor_Encoder_B_net_0 to tmpOE__Tx_RPi_net_0
Aliasing Net_12 to Net_187
Aliasing \Speed_Timer:Net_260\ to Net_187
Aliasing \Speed_Timer:Net_102\ to tmpOE__Tx_RPi_net_0
Aliasing Net_2384 to Net_187
Aliasing \CMG_UART:BUART:tx_hd_send_break\ to Net_187
Aliasing \CMG_UART:BUART:HalfDuplexSend\ to Net_187
Aliasing \CMG_UART:BUART:FinalParityType_1\ to Net_187
Aliasing \CMG_UART:BUART:FinalParityType_0\ to Net_187
Aliasing \CMG_UART:BUART:FinalAddrMode_2\ to Net_187
Aliasing \CMG_UART:BUART:FinalAddrMode_1\ to Net_187
Aliasing \CMG_UART:BUART:FinalAddrMode_0\ to Net_187
Aliasing \CMG_UART:BUART:tx_ctrl_mark\ to Net_187
Aliasing \CMG_UART:BUART:tx_status_6\ to Net_187
Aliasing \CMG_UART:BUART:tx_status_5\ to Net_187
Aliasing \CMG_UART:BUART:tx_status_4\ to Net_187
Aliasing \CMG_UART:BUART:rx_count7_bit8_wire\ to Net_187
Aliasing \CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_RPi_net_0
Aliasing \CMG_UART:BUART:sRX:s23Poll:MODIN12_1\ to \CMG_UART:BUART:sRX:s23Poll:MODIN11_1\
Aliasing \CMG_UART:BUART:sRX:s23Poll:MODIN12_0\ to \CMG_UART:BUART:sRX:s23Poll:MODIN11_0\
Aliasing \CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_1\ to Net_187
Aliasing \CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_0\ to tmpOE__Tx_RPi_net_0
Aliasing \CMG_UART:BUART:sRX:s23Poll:MODIN13_1\ to \CMG_UART:BUART:sRX:s23Poll:MODIN11_1\
Aliasing \CMG_UART:BUART:sRX:s23Poll:MODIN13_0\ to \CMG_UART:BUART:sRX:s23Poll:MODIN11_0\
Aliasing \CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_1\ to tmpOE__Tx_RPi_net_0
Aliasing \CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_0\ to Net_187
Aliasing \CMG_UART:BUART:rx_status_1\ to Net_187
Aliasing \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newa_6\ to Net_187
Aliasing \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newa_5\ to Net_187
Aliasing \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newa_4\ to Net_187
Aliasing \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_6\ to Net_187
Aliasing \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_5\ to Net_187
Aliasing \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_4\ to Net_187
Aliasing \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_3\ to Net_187
Aliasing \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_2\ to tmpOE__Tx_RPi_net_0
Aliasing \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_1\ to tmpOE__Tx_RPi_net_0
Aliasing \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_0\ to Net_187
Aliasing \CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__CMG_Rx_net_0 to tmpOE__Tx_RPi_net_0
Aliasing tmpOE__CMG_Tx_net_0 to tmpOE__Tx_RPi_net_0
Aliasing \Handle_Encoder:Cnt16:CounterUDB:prevCapture\\D\ to Net_187
Aliasing \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Handle_Encoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\D\ to tmpOE__Tx_RPi_net_0
Aliasing \PWM_Steer:PWMUDB:prevCapture\\D\ to Net_187
Aliasing \PWM_Steer:PWMUDB:trig_last\\D\ to Net_187
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Tx_RPi_net_0
Aliasing \PWM_Steer:PWMUDB:prevCompare1\\D\ to \PWM_Steer:PWMUDB:pwm_temp\
Aliasing \PWM_Steer:PWMUDB:tc_i_reg\\D\ to \PWM_Steer:PWMUDB:status_2\
Aliasing \UART:BUART:rx_break_status\\D\ to Net_187
Aliasing \SBUS_UART:BUART:reset_reg\\D\ to Net_187
Aliasing \SBUS_UART:BUART:rx_break_status\\D\ to Net_187
Aliasing \PWM_Brake:PWMUDB:min_kill_reg\\D\ to tmpOE__Tx_RPi_net_0
Aliasing \PWM_Brake:PWMUDB:prevCapture\\D\ to Net_187
Aliasing \PWM_Brake:PWMUDB:trig_last\\D\ to Net_187
Aliasing \PWM_Brake:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Tx_RPi_net_0
Aliasing \PWM_Brake:PWMUDB:prevCompare1\\D\ to \PWM_Brake:PWMUDB:pwm_temp\
Aliasing \PWM_Brake:PWMUDB:tc_i_reg\\D\ to \PWM_Brake:PWMUDB:status_2\
Aliasing \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ to Net_187
Aliasing \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \CMG_UART:BUART:rx_break_status\\D\ to Net_187
Removing Lhs of wire zero[7] = Net_187[0]
Removing Lhs of wire one[8] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire tmpOE__Rx_RPi_net_0[11] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire tmpOE__Steering_PWM_net_0[17] = tmpOE__Tx_RPi_net_0[2]
Removing Rhs of wire Net_273[18] = \PWM_Steer:Net_96\[421]
Removing Rhs of wire Net_273[18] = \PWM_Steer:PWMUDB:pwm_i_reg\[413]
Removing Lhs of wire tmpOE__Steering_Dir_net_0[24] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire Net_1700[29] = Net_187[0]
Removing Lhs of wire \Steering_Timer:Net_260\[32] = Net_187[0]
Removing Lhs of wire \Steering_Timer:Net_266\[33] = tmpOE__Tx_RPi_net_0[2]
Removing Rhs of wire Net_2351[37] = \Steering_Timer:Net_57\[36]
Removing Lhs of wire \Steering_Timer:Net_102\[39] = tmpOE__Tx_RPi_net_0[2]
Removing Rhs of wire \Handle_Encoder:Net_1275\[44] = \Handle_Encoder:Cnt16:Net_49\[45]
Removing Rhs of wire \Handle_Encoder:Net_1275\[44] = \Handle_Encoder:Cnt16:CounterUDB:tc_reg_i\[102]
Removing Lhs of wire \Handle_Encoder:Cnt16:Net_89\[47] = \Handle_Encoder:Net_1251\[48]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\[58] = Net_187[0]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\[59] = Net_187[0]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_enable\[71] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[63]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:capt_rising\[73] = Net_187[0]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:capt_falling\[74] = \Handle_Encoder:Cnt16:CounterUDB:prevCapture\[72]
Removing Rhs of wire \Handle_Encoder:Net_1260\[78] = \Handle_Encoder:bQuadDec:state_2\[216]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:final_enable\[80] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[63]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:counter_enable\[81] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[63]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_0\[82] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_status\[83]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_1\[84] = \Handle_Encoder:Cnt16:CounterUDB:per_zero\[85]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_2\[86] = \Handle_Encoder:Cnt16:CounterUDB:overflow_status\[87]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_3\[88] = \Handle_Encoder:Cnt16:CounterUDB:underflow_status\[89]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_4\[90] = \Handle_Encoder:Cnt16:CounterUDB:hwCapture\[76]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_5\[91] = \Handle_Encoder:Cnt16:CounterUDB:fifo_full\[92]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_6\[93] = \Handle_Encoder:Cnt16:CounterUDB:fifo_nempty\[94]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:overflow\[96] = \Handle_Encoder:Cnt16:CounterUDB:per_FF\[97]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:underflow\[98] = \Handle_Encoder:Cnt16:CounterUDB:status_1\[84]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:tc_i\[101] = \Handle_Encoder:Cnt16:CounterUDB:reload_tc\[79]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[103] = \Handle_Encoder:Cnt16:CounterUDB:cmp_equal\[104]
Removing Rhs of wire \Handle_Encoder:Net_1264\[107] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\[106]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:dp_dir\[111] = \Handle_Encoder:Net_1251\[48]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_2\[112] = \Handle_Encoder:Net_1251\[48]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_1\[113] = \Handle_Encoder:Cnt16:CounterUDB:count_enable\[110]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_0\[114] = \Handle_Encoder:Cnt16:CounterUDB:reload\[77]
Removing Lhs of wire \Handle_Encoder:Net_1290\[191] = \Handle_Encoder:Net_1275\[44]
Removing Lhs of wire \Handle_Encoder:bQuadDec:index_filt\[214] = \Handle_Encoder:Net_1232\[215]
Removing Lhs of wire \Handle_Encoder:Net_1232\[215] = tmpOE__Tx_RPi_net_0[2]
Removing Rhs of wire \Handle_Encoder:bQuadDec:error\[217] = \Handle_Encoder:bQuadDec:state_3\[218]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_0\[221] = \Handle_Encoder:Net_530\[222]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_1\[223] = \Handle_Encoder:Net_611\[224]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_2\[225] = \Handle_Encoder:Net_1260\[78]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_3\[226] = \Handle_Encoder:bQuadDec:error\[217]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_4\[227] = Net_187[0]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_5\[228] = Net_187[0]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_6\[229] = Net_187[0]
Removing Lhs of wire \Handle_Encoder:Net_1229\[234] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \Handle_Encoder:Net_1272\[235] = \Handle_Encoder:Net_1264\[107]
Removing Lhs of wire tmpOE__Handle_Encoder_A_net_0[238] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire tmpOE__Handle_Encoder_B_net_0[244] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \PWM_Steer:PWMUDB:ctrl_enable\[262] = \PWM_Steer:PWMUDB:control_7\[254]
Removing Lhs of wire \PWM_Steer:PWMUDB:hwCapture\[272] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:hwEnable\[273] = \PWM_Steer:PWMUDB:control_7\[254]
Removing Lhs of wire \PWM_Steer:PWMUDB:trig_out\[277] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\R\[279] = Net_187[0]
Removing Lhs of wire Net_46[280] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\S\[281] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_enable\[282] = \PWM_Steer:PWMUDB:runmode_enable\[278]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\R\[286] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\S\[287] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\R\[288] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\S\[289] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill\[292] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_1\[296] = \PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_1\[583]
Removing Lhs of wire \PWM_Steer:PWMUDB:add_vi_vv_MODGEN_1_0\[298] = \PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_0\[584]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_1\\R\[299] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_1\\S\[300] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_0\\R\[301] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_0\\S\[302] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:status_6\[305] = Net_187[0]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_5\[306] = \PWM_Steer:PWMUDB:final_kill_reg\[320]
Removing Lhs of wire \PWM_Steer:PWMUDB:status_4\[307] = Net_187[0]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_3\[308] = \PWM_Steer:PWMUDB:fifo_full\[327]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_1\[310] = \PWM_Steer:PWMUDB:cmp2_status_reg\[319]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_0\[311] = \PWM_Steer:PWMUDB:cmp1_status_reg\[318]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status\[316] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2\[317] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\R\[321] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\S\[322] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\R\[323] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\S\[324] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\R\[325] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\S\[326] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_2\[328] = \PWM_Steer:PWMUDB:tc_i\[284]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_1\[329] = \PWM_Steer:PWMUDB:runmode_enable\[278]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_0\[330] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:compare1\[411] = \PWM_Steer:PWMUDB:cmp1_less\[382]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm1_i\[416] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm2_i\[418] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm_temp\[424] = \PWM_Steer:PWMUDB:cmp1\[314]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_23\[465] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_22\[466] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_21\[467] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_20\[468] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_19\[469] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_18\[470] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_17\[471] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_16\[472] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_15\[473] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_14\[474] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_13\[475] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_12\[476] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_11\[477] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_10\[478] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_9\[479] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_8\[480] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_7\[481] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_6\[482] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_5\[483] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_4\[484] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_3\[485] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_2\[486] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_1\[487] = \PWM_Steer:PWMUDB:MODIN1_1\[488]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODIN1_1\[488] = \PWM_Steer:PWMUDB:dith_count_1\[295]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:a_0\[489] = \PWM_Steer:PWMUDB:MODIN1_0\[490]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODIN1_0\[490] = \PWM_Steer:PWMUDB:dith_count_0\[297]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[622] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[623] = tmpOE__Tx_RPi_net_0[2]
Removing Rhs of wire Net_2339[631] = \UART:BUART:tx_interrupt_out\[649]
Removing Lhs of wire \UART:Net_61\[634] = \UART:Net_9\[633]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[638] = Net_187[0]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[639] = Net_187[0]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[640] = Net_187[0]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[641] = Net_187[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[642] = Net_187[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[643] = Net_187[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[644] = Net_187[0]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[645] = Net_187[0]
Removing Rhs of wire Net_189[650] = \UART:BUART:rx_interrupt_out\[651]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[655] = \UART:BUART:tx_bitclk_dp\[691]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[701] = \UART:BUART:tx_counter_dp\[692]
Removing Lhs of wire \UART:BUART:tx_status_6\[702] = Net_187[0]
Removing Lhs of wire \UART:BUART:tx_status_5\[703] = Net_187[0]
Removing Lhs of wire \UART:BUART:tx_status_4\[704] = Net_187[0]
Removing Lhs of wire \UART:BUART:tx_status_1\[706] = \UART:BUART:tx_fifo_empty\[669]
Removing Lhs of wire \UART:BUART:tx_status_3\[708] = \UART:BUART:tx_fifo_notfull\[668]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[768] = Net_187[0]
Removing Rhs of wire add_vv_vv_MODGEN_2_1[775] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[786]
Removing Rhs of wire add_vv_vv_MODGEN_2_0[777] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[787]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[778] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[803]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[779] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[817]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[780] = MODIN2_1[781]
Removing Rhs of wire MODIN2_1[781] = \UART:BUART:pollcount_1\[774]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[782] = MODIN2_0[783]
Removing Rhs of wire MODIN2_0[783] = \UART:BUART:pollcount_0\[776]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[789] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[790] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[791] = MODIN2_1[781]
Removing Lhs of wire MODIN3_1[792] = MODIN2_1[781]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[793] = MODIN2_0[783]
Removing Lhs of wire MODIN3_0[794] = MODIN2_0[783]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[795] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[796] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[797] = MODIN2_1[781]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[798] = MODIN2_0[783]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[799] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[800] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[805] = MODIN2_1[781]
Removing Lhs of wire MODIN4_1[806] = MODIN2_1[781]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[807] = MODIN2_0[783]
Removing Lhs of wire MODIN4_0[808] = MODIN2_0[783]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[809] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[810] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[811] = MODIN2_1[781]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[812] = MODIN2_0[783]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[813] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[814] = Net_187[0]
Removing Lhs of wire \UART:BUART:rx_status_1\[821] = Net_187[0]
Removing Rhs of wire \UART:BUART:rx_status_2\[822] = \UART:BUART:rx_parity_error_status\[823]
Removing Rhs of wire \UART:BUART:rx_status_3\[824] = \UART:BUART:rx_stop_bit_error\[825]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[835] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[884]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[839] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[906]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[840] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[841] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[842] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[843] = MODIN5_6[844]
Removing Rhs of wire MODIN5_6[844] = \UART:BUART:rx_count_6\[763]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[845] = MODIN5_5[846]
Removing Rhs of wire MODIN5_5[846] = \UART:BUART:rx_count_5\[764]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[847] = MODIN5_4[848]
Removing Rhs of wire MODIN5_4[848] = \UART:BUART:rx_count_4\[765]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[849] = MODIN5_3[850]
Removing Rhs of wire MODIN5_3[850] = \UART:BUART:rx_count_3\[766]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[851] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[852] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[853] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[854] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[855] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[856] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[857] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[858] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[859] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[860] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[861] = MODIN5_6[844]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[862] = MODIN5_5[846]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[863] = MODIN5_4[848]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[864] = MODIN5_3[850]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[865] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[866] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[867] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[868] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[869] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[870] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[871] = Net_187[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[886] = \UART:BUART:rx_postpoll\[722]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[887] = \UART:BUART:rx_parity_bit\[838]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[888] = \UART:BUART:rx_postpoll\[722]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[889] = \UART:BUART:rx_parity_bit\[838]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[890] = \UART:BUART:rx_postpoll\[722]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[891] = \UART:BUART:rx_parity_bit\[838]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[893] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[894] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[892]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[895] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[892]
Removing Lhs of wire tmpOE__TestPin_net_0[917] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire tmpOE__SW_net_0[923] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \VDAC8_1:Net_83\[929] = Net_187[0]
Removing Lhs of wire \VDAC8_1:Net_81\[930] = Net_187[0]
Removing Lhs of wire \VDAC8_1:Net_82\[931] = Net_187[0]
Removing Lhs of wire \SBUS_UART:Net_61\[934] = Net_50[935]
Removing Lhs of wire \SBUS_UART:BUART:HalfDuplexSend\[940] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:FinalParityType_1\[941] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:FinalParityType_0\[942] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:FinalAddrMode_2\[943] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:FinalAddrMode_1\[944] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:FinalAddrMode_0\[945] = Net_187[0]
Removing Rhs of wire Net_302[952] = \SBUS_UART:BUART:rx_interrupt_out\[953]
Removing Lhs of wire \SBUS_UART:BUART:rx_count7_bit8_wire\[1007] = Net_187[0]
Removing Rhs of wire Net_210[1014] = \GlitchFilter_1:genblk1[0]:last_state\[1171]
Removing Rhs of wire add_vv_vv_MODGEN_7_1[1015] = \SBUS_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\[1026]
Removing Rhs of wire add_vv_vv_MODGEN_7_0[1017] = \SBUS_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\[1027]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[1018] = \SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[1043]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[1019] = \SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[1057]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_1\[1020] = MODIN6_1[1021]
Removing Rhs of wire MODIN6_1[1021] = \SBUS_UART:BUART:pollcount_1\[1013]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_0\[1022] = MODIN6_0[1023]
Removing Rhs of wire MODIN6_0[1023] = \SBUS_UART:BUART:pollcount_0\[1016]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1029] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1030] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[1031] = MODIN6_1[1021]
Removing Lhs of wire MODIN7_1[1032] = MODIN6_1[1021]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[1033] = MODIN6_0[1023]
Removing Lhs of wire MODIN7_0[1034] = MODIN6_0[1023]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[1035] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[1036] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[1037] = MODIN6_1[1021]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[1038] = MODIN6_0[1023]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[1039] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[1040] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[1045] = MODIN6_1[1021]
Removing Lhs of wire MODIN8_1[1046] = MODIN6_1[1021]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[1047] = MODIN6_0[1023]
Removing Lhs of wire MODIN8_0[1048] = MODIN6_0[1023]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[1049] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[1050] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[1051] = MODIN6_1[1021]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[1052] = MODIN6_0[1023]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[1053] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[1054] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:rx_status_1\[1061] = Net_187[0]
Removing Rhs of wire \SBUS_UART:BUART:rx_status_2\[1062] = \SBUS_UART:BUART:rx_parity_error_status\[1063]
Removing Rhs of wire \SBUS_UART:BUART:rx_status_3\[1064] = \SBUS_UART:BUART:rx_stop_bit_error\[1065]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[1075] = \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_0\[1124]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[1079] = \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:xneq\[1146]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newa_6\[1080] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newa_5\[1081] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newa_4\[1082] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newa_3\[1083] = MODIN9_6[1084]
Removing Rhs of wire MODIN9_6[1084] = \SBUS_UART:BUART:rx_count_6\[1002]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newa_2\[1085] = MODIN9_5[1086]
Removing Rhs of wire MODIN9_5[1086] = \SBUS_UART:BUART:rx_count_5\[1003]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newa_1\[1087] = MODIN9_4[1088]
Removing Rhs of wire MODIN9_4[1088] = \SBUS_UART:BUART:rx_count_4\[1004]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newa_0\[1089] = MODIN9_3[1090]
Removing Rhs of wire MODIN9_3[1090] = \SBUS_UART:BUART:rx_count_3\[1005]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_6\[1091] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_5\[1092] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_4\[1093] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_3\[1094] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_2\[1095] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_1\[1096] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:newb_0\[1097] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:dataa_6\[1098] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:dataa_5\[1099] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:dataa_4\[1100] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:dataa_3\[1101] = MODIN9_6[1084]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:dataa_2\[1102] = MODIN9_5[1086]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:dataa_1\[1103] = MODIN9_4[1088]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:dataa_0\[1104] = MODIN9_3[1090]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:datab_6\[1105] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:datab_5\[1106] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:datab_4\[1107] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:datab_3\[1108] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:datab_2\[1109] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:datab_1\[1110] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_10:g2:a0:datab_0\[1111] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:newa_0\[1126] = \SBUS_UART:BUART:rx_postpoll\[961]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:newb_0\[1127] = \SBUS_UART:BUART:rx_parity_bit\[1078]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:dataa_0\[1128] = \SBUS_UART:BUART:rx_postpoll\[961]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:datab_0\[1129] = \SBUS_UART:BUART:rx_parity_bit\[1078]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:a_0\[1130] = \SBUS_UART:BUART:rx_postpoll\[961]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:b_0\[1131] = \SBUS_UART:BUART:rx_parity_bit\[1078]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\[1133] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:eq_0\[1134] = \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\[1132]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:eqi_0\[1135] = \SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\[1132]
Removing Lhs of wire tmpOE__Rx_SBUS_net_0[1158] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire Net_308[1170] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:ctrl_enable\[1186] = \PWM_Brake:PWMUDB:control_7\[1178]
Removing Lhs of wire \PWM_Brake:PWMUDB:hwCapture\[1196] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:hwEnable\[1197] = \PWM_Brake:PWMUDB:control_7\[1178]
Removing Lhs of wire \PWM_Brake:PWMUDB:trig_out\[1201] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \PWM_Brake:PWMUDB:runmode_enable\\R\[1203] = Net_187[0]
Removing Lhs of wire Net_1162[1204] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:runmode_enable\\S\[1205] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_enable\[1206] = \PWM_Brake:PWMUDB:runmode_enable\[1202]
Removing Lhs of wire \PWM_Brake:PWMUDB:ltch_kill_reg\\R\[1210] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:ltch_kill_reg\\S\[1211] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:min_kill_reg\\R\[1212] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:min_kill_reg\\S\[1213] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_kill\[1216] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_1\[1220] = \PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_1\[1507]
Removing Lhs of wire \PWM_Brake:PWMUDB:add_vi_vv_MODGEN_12_0\[1222] = \PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_0\[1508]
Removing Lhs of wire \PWM_Brake:PWMUDB:dith_count_1\\R\[1223] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:dith_count_1\\S\[1224] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:dith_count_0\\R\[1225] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:dith_count_0\\S\[1226] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:status_6\[1229] = Net_187[0]
Removing Rhs of wire \PWM_Brake:PWMUDB:status_5\[1230] = \PWM_Brake:PWMUDB:final_kill_reg\[1244]
Removing Lhs of wire \PWM_Brake:PWMUDB:status_4\[1231] = Net_187[0]
Removing Rhs of wire \PWM_Brake:PWMUDB:status_3\[1232] = \PWM_Brake:PWMUDB:fifo_full\[1251]
Removing Rhs of wire \PWM_Brake:PWMUDB:status_1\[1234] = \PWM_Brake:PWMUDB:cmp2_status_reg\[1243]
Removing Rhs of wire \PWM_Brake:PWMUDB:status_0\[1235] = \PWM_Brake:PWMUDB:cmp1_status_reg\[1242]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp2_status\[1240] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp2\[1241] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp1_status_reg\\R\[1245] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp1_status_reg\\S\[1246] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp2_status_reg\\R\[1247] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp2_status_reg\\S\[1248] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_kill_reg\\R\[1249] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_kill_reg\\S\[1250] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:cs_addr_2\[1252] = \PWM_Brake:PWMUDB:tc_i\[1208]
Removing Lhs of wire \PWM_Brake:PWMUDB:cs_addr_1\[1253] = \PWM_Brake:PWMUDB:runmode_enable\[1202]
Removing Lhs of wire \PWM_Brake:PWMUDB:cs_addr_0\[1254] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:compare1\[1335] = \PWM_Brake:PWMUDB:cmp1_less\[1306]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm1_i\[1340] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm2_i\[1342] = Net_187[0]
Removing Rhs of wire \PWM_Brake:Net_96\[1345] = \PWM_Brake:PWMUDB:pwm_i_reg\[1337]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm_temp\[1348] = \PWM_Brake:PWMUDB:cmp1\[1238]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_23\[1389] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_22\[1390] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_21\[1391] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_20\[1392] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_19\[1393] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_18\[1394] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_17\[1395] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_16\[1396] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_15\[1397] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_14\[1398] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_13\[1399] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_12\[1400] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_11\[1401] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_10\[1402] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_9\[1403] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_8\[1404] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_7\[1405] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_6\[1406] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_5\[1407] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_4\[1408] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_3\[1409] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_2\[1410] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_1\[1411] = \PWM_Brake:PWMUDB:MODIN10_1\[1412]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODIN10_1\[1412] = \PWM_Brake:PWMUDB:dith_count_1\[1219]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:a_0\[1413] = \PWM_Brake:PWMUDB:MODIN10_0\[1414]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODIN10_0\[1414] = \PWM_Brake:PWMUDB:dith_count_0\[1221]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[1546] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[1547] = tmpOE__Tx_RPi_net_0[2]
Removing Rhs of wire Net_371[1548] = \PWM_Brake:Net_96\[1345]
Removing Lhs of wire tmpOE__Brake_PWM_net_0[1556] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \Throttle:Net_83\[1562] = Net_187[0]
Removing Lhs of wire \Throttle:Net_81\[1563] = Net_187[0]
Removing Lhs of wire \Throttle:Net_82\[1564] = Net_187[0]
Removing Lhs of wire tmpOE__Throttle_Pin_net_0[1569] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire tmpOE__RearHall_Pin_net_0[1585] = tmpOE__Tx_RPi_net_0[2]
Removing Rhs of wire Net_2345[1591] = \Speed_Timer:Net_57\[1812]
Removing Lhs of wire tmpOE__FrontHall_Pin_net_0[1597] = tmpOE__Tx_RPi_net_0[2]
Removing Rhs of wire \QuadDec_1:Net_1275\[1605] = \QuadDec_1:Cnt16:Net_49\[1606]
Removing Rhs of wire \QuadDec_1:Net_1275\[1605] = \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\[1662]
Removing Lhs of wire \QuadDec_1:Cnt16:Net_89\[1608] = \QuadDec_1:Net_1251\[1609]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\[1618] = Net_187[0]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\[1619] = Net_187[0]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\[1631] = \QuadDec_1:Cnt16:CounterUDB:control_7\[1623]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_rising\[1633] = Net_187[0]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_falling\[1634] = \QuadDec_1:Cnt16:CounterUDB:prevCapture\[1632]
Removing Rhs of wire \QuadDec_1:Net_1260\[1638] = \QuadDec_1:bQuadDec:state_2\[1776]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:final_enable\[1640] = \QuadDec_1:Cnt16:CounterUDB:control_7\[1623]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:counter_enable\[1641] = \QuadDec_1:Cnt16:CounterUDB:control_7\[1623]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_0\[1642] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\[1643]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_1\[1644] = \QuadDec_1:Cnt16:CounterUDB:per_zero\[1645]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_2\[1646] = \QuadDec_1:Cnt16:CounterUDB:overflow_status\[1647]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_3\[1648] = \QuadDec_1:Cnt16:CounterUDB:underflow_status\[1649]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:status_4\[1650] = \QuadDec_1:Cnt16:CounterUDB:hwCapture\[1636]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_5\[1651] = \QuadDec_1:Cnt16:CounterUDB:fifo_full\[1652]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_6\[1653] = \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\[1654]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow\[1656] = \QuadDec_1:Cnt16:CounterUDB:per_FF\[1657]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow\[1658] = \QuadDec_1:Cnt16:CounterUDB:status_1\[1644]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_i\[1661] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[1639]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[1663] = \QuadDec_1:Cnt16:CounterUDB:cmp_equal\[1664]
Removing Rhs of wire \QuadDec_1:Net_1264\[1667] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\[1666]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:dp_dir\[1671] = \QuadDec_1:Net_1251\[1609]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\[1672] = \QuadDec_1:Net_1251\[1609]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\[1673] = \QuadDec_1:Cnt16:CounterUDB:count_enable\[1670]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\[1674] = \QuadDec_1:Cnt16:CounterUDB:reload\[1637]
Removing Lhs of wire \QuadDec_1:Net_1290\[1751] = \QuadDec_1:Net_1275\[1605]
Removing Lhs of wire \QuadDec_1:bQuadDec:index_filt\[1774] = \QuadDec_1:Net_1232\[1775]
Removing Lhs of wire \QuadDec_1:Net_1232\[1775] = tmpOE__Tx_RPi_net_0[2]
Removing Rhs of wire \QuadDec_1:bQuadDec:error\[1777] = \QuadDec_1:bQuadDec:state_3\[1778]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_0\[1781] = \QuadDec_1:Net_530\[1782]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_1\[1783] = \QuadDec_1:Net_611\[1784]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_2\[1785] = \QuadDec_1:Net_1260\[1638]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_3\[1786] = \QuadDec_1:bQuadDec:error\[1777]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_4\[1787] = Net_187[0]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_5\[1788] = Net_187[0]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_6\[1789] = Net_187[0]
Removing Lhs of wire \QuadDec_1:Net_1229\[1793] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \QuadDec_1:Net_1272\[1794] = \QuadDec_1:Net_1264\[1667]
Removing Lhs of wire tmpOE__Motor_Encoder_A_net_0[1797] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire tmpOE__Motor_Encoder_B_net_0[1802] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire Net_12[1806] = Net_187[0]
Removing Lhs of wire \Speed_Timer:Net_260\[1808] = Net_187[0]
Removing Lhs of wire \Speed_Timer:Net_266\[1809] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \Speed_Timer:Net_102\[1814] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:Net_61\[1818] = \CMG_UART:Net_9\[1817]
Removing Lhs of wire Net_2384[1822] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:tx_hd_send_break\[1823] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:HalfDuplexSend\[1824] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:FinalParityType_1\[1825] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:FinalParityType_0\[1826] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:FinalAddrMode_2\[1827] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:FinalAddrMode_1\[1828] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:FinalAddrMode_0\[1829] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:tx_ctrl_mark\[1830] = Net_187[0]
Removing Rhs of wire Net_2387[1837] = \CMG_UART:BUART:rx_interrupt_out\[1838]
Removing Rhs of wire \CMG_UART:BUART:tx_bitclk_enable_pre\[1842] = \CMG_UART:BUART:tx_bitclk_dp\[1878]
Removing Lhs of wire \CMG_UART:BUART:tx_counter_tc\[1888] = \CMG_UART:BUART:tx_counter_dp\[1879]
Removing Lhs of wire \CMG_UART:BUART:tx_status_6\[1889] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:tx_status_5\[1890] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:tx_status_4\[1891] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:tx_status_1\[1893] = \CMG_UART:BUART:tx_fifo_empty\[1856]
Removing Lhs of wire \CMG_UART:BUART:tx_status_3\[1895] = \CMG_UART:BUART:tx_fifo_notfull\[1855]
Removing Lhs of wire \CMG_UART:BUART:rx_count7_bit8_wire\[1955] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_13_1\[1963] = \CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_1\[1974]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_13_0\[1965] = \CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_0\[1975]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_14\[1966] = \CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\[1991]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_15\[1967] = \CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_0\[2005]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:a_1\[1968] = \CMG_UART:BUART:sRX:s23Poll:MODIN11_1\[1969]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODIN11_1\[1969] = \CMG_UART:BUART:pollcount_1\[1961]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:a_0\[1970] = \CMG_UART:BUART:sRX:s23Poll:MODIN11_0\[1971]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODIN11_0\[1971] = \CMG_UART:BUART:pollcount_0\[1964]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[1977] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[1978] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_1\[1979] = \CMG_UART:BUART:pollcount_1\[1961]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODIN12_1\[1980] = \CMG_UART:BUART:pollcount_1\[1961]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_0\[1981] = \CMG_UART:BUART:pollcount_0\[1964]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODIN12_0\[1982] = \CMG_UART:BUART:pollcount_0\[1964]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_1\[1983] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_0\[1984] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_1\[1985] = \CMG_UART:BUART:pollcount_1\[1961]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_0\[1986] = \CMG_UART:BUART:pollcount_0\[1964]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_1\[1987] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_0\[1988] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:newa_1\[1993] = \CMG_UART:BUART:pollcount_1\[1961]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODIN13_1\[1994] = \CMG_UART:BUART:pollcount_1\[1961]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:newa_0\[1995] = \CMG_UART:BUART:pollcount_0\[1964]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODIN13_0\[1996] = \CMG_UART:BUART:pollcount_0\[1964]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_1\[1997] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_0\[1998] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:dataa_1\[1999] = \CMG_UART:BUART:pollcount_1\[1961]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:dataa_0\[2000] = \CMG_UART:BUART:pollcount_0\[1964]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:datab_1\[2001] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:datab_0\[2002] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:rx_status_1\[2009] = Net_187[0]
Removing Rhs of wire \CMG_UART:BUART:rx_status_2\[2010] = \CMG_UART:BUART:rx_parity_error_status\[2011]
Removing Rhs of wire \CMG_UART:BUART:rx_status_3\[2012] = \CMG_UART:BUART:rx_stop_bit_error\[2013]
Removing Lhs of wire \CMG_UART:BUART:sRX:cmp_vv_vv_MODGEN_16\[2023] = \CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_0\[2072]
Removing Lhs of wire \CMG_UART:BUART:sRX:cmp_vv_vv_MODGEN_17\[2027] = \CMG_UART:BUART:sRX:MODULE_17:g1:a0:xneq\[2094]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newa_6\[2028] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newa_5\[2029] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newa_4\[2030] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newa_3\[2031] = \CMG_UART:BUART:sRX:MODIN14_6\[2032]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODIN14_6\[2032] = \CMG_UART:BUART:rx_count_6\[1950]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newa_2\[2033] = \CMG_UART:BUART:sRX:MODIN14_5\[2034]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODIN14_5\[2034] = \CMG_UART:BUART:rx_count_5\[1951]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newa_1\[2035] = \CMG_UART:BUART:sRX:MODIN14_4\[2036]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODIN14_4\[2036] = \CMG_UART:BUART:rx_count_4\[1952]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newa_0\[2037] = \CMG_UART:BUART:sRX:MODIN14_3\[2038]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODIN14_3\[2038] = \CMG_UART:BUART:rx_count_3\[1953]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_6\[2039] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_5\[2040] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_4\[2041] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_3\[2042] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_2\[2043] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_1\[2044] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:newb_0\[2045] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:dataa_6\[2046] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:dataa_5\[2047] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:dataa_4\[2048] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:dataa_3\[2049] = \CMG_UART:BUART:rx_count_6\[1950]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:dataa_2\[2050] = \CMG_UART:BUART:rx_count_5\[1951]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:dataa_1\[2051] = \CMG_UART:BUART:rx_count_4\[1952]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:dataa_0\[2052] = \CMG_UART:BUART:rx_count_3\[1953]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:datab_6\[2053] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:datab_5\[2054] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:datab_4\[2055] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:datab_3\[2056] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:datab_2\[2057] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:datab_1\[2058] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_16:g2:a0:datab_0\[2059] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_17:g1:a0:newa_0\[2074] = \CMG_UART:BUART:rx_postpoll\[1909]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_17:g1:a0:newb_0\[2075] = \CMG_UART:BUART:rx_parity_bit\[2026]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_17:g1:a0:dataa_0\[2076] = \CMG_UART:BUART:rx_postpoll\[1909]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_17:g1:a0:datab_0\[2077] = \CMG_UART:BUART:rx_parity_bit\[2026]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:a_0\[2078] = \CMG_UART:BUART:rx_postpoll\[1909]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:b_0\[2079] = \CMG_UART:BUART:rx_parity_bit\[2026]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:aeqb_0\[2081] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:eq_0\[2082] = \CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:xnor_array_0\[2080]
Removing Lhs of wire \CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:eqi_0\[2083] = \CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:xnor_array_0\[2080]
Removing Lhs of wire tmpOE__CMG_Rx_net_0[2105] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire tmpOE__CMG_Tx_net_0[2110] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:prevCapture\\D\[2117] = Net_187[0]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\[2118] = \Handle_Encoder:Cnt16:CounterUDB:overflow\[96]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\[2119] = \Handle_Encoder:Cnt16:CounterUDB:status_1\[84]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\[2120] = \Handle_Encoder:Cnt16:CounterUDB:reload_tc\[79]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:prevCompare\\D\[2121] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[103]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2122] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[103]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\\D\[2123] = \Handle_Encoder:Net_1203\[109]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\D\[2131] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \PWM_Steer:PWMUDB:prevCapture\\D\[2132] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:trig_last\\D\[2133] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\D\[2136] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \PWM_Steer:PWMUDB:prevCompare1\\D\[2139] = \PWM_Steer:PWMUDB:cmp1\[314]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\D\[2140] = \PWM_Steer:PWMUDB:cmp1_status\[315]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\D\[2141] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm_i_reg\\D\[2143] = \PWM_Steer:PWMUDB:pwm_i\[414]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm1_i_reg\\D\[2144] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm2_i_reg\\D\[2145] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:tc_i_reg\\D\[2146] = \PWM_Steer:PWMUDB:status_2\[309]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2147] = Net_187[0]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2162] = \UART:BUART:rx_bitclk_pre\[757]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2171] = \UART:BUART:rx_parity_error_pre\[833]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2172] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:reset_reg\\D\[2176] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:rx_bitclk\\D\[2182] = \SBUS_UART:BUART:rx_bitclk_pre\[996]
Removing Lhs of wire \SBUS_UART:BUART:rx_break_status\\D\[2192] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:min_kill_reg\\D\[2198] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \PWM_Brake:PWMUDB:prevCapture\\D\[2199] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:trig_last\\D\[2200] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:ltch_kill_reg\\D\[2203] = tmpOE__Tx_RPi_net_0[2]
Removing Lhs of wire \PWM_Brake:PWMUDB:prevCompare1\\D\[2206] = \PWM_Brake:PWMUDB:cmp1\[1238]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp1_status_reg\\D\[2207] = \PWM_Brake:PWMUDB:cmp1_status\[1239]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp2_status_reg\\D\[2208] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm_i_reg\\D\[2210] = \PWM_Brake:PWMUDB:pwm_i\[1338]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm1_i_reg\\D\[2211] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm2_i_reg\\D\[2212] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:tc_i_reg\\D\[2213] = \PWM_Brake:PWMUDB:status_2\[1233]
Removing Lhs of wire \EdgeDetect_Rear:last\\D\[2214] = Net_2343[1581]
Removing Lhs of wire \EdgeDetect_Front:last\\D\[2215] = Net_2340[1593]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\[2217] = Net_187[0]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\[2218] = \QuadDec_1:Cnt16:CounterUDB:overflow\[1656]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\[2219] = \QuadDec_1:Cnt16:CounterUDB:status_1\[1644]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\[2220] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[1639]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\[2221] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[1663]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2222] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[1663]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\[2223] = \QuadDec_1:Net_1203\[1669]
Removing Lhs of wire \CMG_UART:BUART:reset_reg\\D\[2231] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:rx_bitclk\\D\[2246] = \CMG_UART:BUART:rx_bitclk_pre\[1944]
Removing Lhs of wire \CMG_UART:BUART:rx_parity_error_pre\\D\[2255] = \CMG_UART:BUART:rx_parity_error_pre\[2021]
Removing Lhs of wire \CMG_UART:BUART:rx_break_status\\D\[2256] = Net_187[0]

------------------------------------------------------
Aliased 0 equations, 580 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_187' (cost = 0):
Net_187 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Tx_RPi_net_0' (cost = 0):
tmpOE__Tx_RPi_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\Handle_Encoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Handle_Encoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Handle_Encoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Handle_Encoder:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Handle_Encoder:Cnt16:CounterUDB:reload_tc\ <= (\Handle_Encoder:Cnt16:CounterUDB:status_1\
	OR \Handle_Encoder:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:A_j\' (cost = 1):
\Handle_Encoder:bQuadDec:A_j\ <= ((\Handle_Encoder:bQuadDec:quad_A_delayed_0\ and \Handle_Encoder:bQuadDec:quad_A_delayed_1\ and \Handle_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:A_k\' (cost = 3):
\Handle_Encoder:bQuadDec:A_k\ <= ((not \Handle_Encoder:bQuadDec:quad_A_delayed_0\ and not \Handle_Encoder:bQuadDec:quad_A_delayed_1\ and not \Handle_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:B_j\' (cost = 1):
\Handle_Encoder:bQuadDec:B_j\ <= ((\Handle_Encoder:bQuadDec:quad_B_delayed_0\ and \Handle_Encoder:bQuadDec:quad_B_delayed_1\ and \Handle_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:B_k\' (cost = 3):
\Handle_Encoder:bQuadDec:B_k\ <= ((not \Handle_Encoder:bQuadDec:quad_B_delayed_0\ and not \Handle_Encoder:bQuadDec:quad_B_delayed_1\ and not \Handle_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1151\' (cost = 0):
\Handle_Encoder:Net_1151\ <= (not \Handle_Encoder:Net_1251\);

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1287\' (cost = 0):
\Handle_Encoder:Net_1287\ <= (not \Handle_Encoder:Net_1264\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:cmp1\' (cost = 0):
\PWM_Steer:PWMUDB:cmp1\ <= (\PWM_Steer:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Steer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Steer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Steer:PWMUDB:dith_count_1\ and \PWM_Steer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN2_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_0' (cost = 0):
add_vv_vv_MODGEN_2_0 <= (not MODIN2_0);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (MODIN2_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not MODIN2_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not MODIN5_6 and not MODIN5_4)
	OR (not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not MODIN5_6 and not MODIN5_4)
	OR (not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:rx_addressmatch\' (cost = 0):
\SBUS_UART:BUART:rx_addressmatch\ <= (\SBUS_UART:BUART:rx_addressmatch2\
	OR \SBUS_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:rx_bitclk_pre\' (cost = 1):
\SBUS_UART:BUART:rx_bitclk_pre\ <= ((not \SBUS_UART:BUART:rx_count_2\ and not \SBUS_UART:BUART:rx_count_1\ and not \SBUS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\SBUS_UART:BUART:rx_bitclk_pre16x\ <= ((not \SBUS_UART:BUART:rx_count_2\ and \SBUS_UART:BUART:rx_count_1\ and \SBUS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:rx_poll_bit1\' (cost = 1):
\SBUS_UART:BUART:rx_poll_bit1\ <= ((not \SBUS_UART:BUART:rx_count_2\ and not \SBUS_UART:BUART:rx_count_1\ and \SBUS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:rx_poll_bit2\' (cost = 1):
\SBUS_UART:BUART:rx_poll_bit2\ <= ((not \SBUS_UART:BUART:rx_count_2\ and not \SBUS_UART:BUART:rx_count_1\ and not \SBUS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:pollingrange\' (cost = 4):
\SBUS_UART:BUART:pollingrange\ <= ((not \SBUS_UART:BUART:rx_count_2\ and not \SBUS_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN6_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_0' (cost = 0):
add_vv_vv_MODGEN_7_0 <= (not MODIN6_0);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <= (MODIN6_1);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <= (not MODIN6_1);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_6\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_6\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_5\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_5\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_4\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_4\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_3\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_3\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_3\ <= (MODIN9_6);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_2\' (cost = 1):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_2\ <= ((not MODIN9_6 and not MODIN9_5));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_2\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_2\ <= (MODIN9_6);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_1\' (cost = 2):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_1\ <= ((not MODIN9_6 and not MODIN9_4)
	OR (not MODIN9_6 and not MODIN9_5));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_1\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:gta_1\ <= (MODIN9_6);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_0\' (cost = 4):
\SBUS_UART:BUART:sRX:MODULE_10:g2:a0:lta_0\ <= ((not MODIN9_6 and not MODIN9_4)
	OR (not MODIN9_6 and not MODIN9_5));

Note:  Expanding virtual equation for 'Net_206' (cost = 0):
Net_206 <= (not Net_79);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 2):
\GlitchFilter_1:genblk1[0]:or_term\ <= (\GlitchFilter_1:genblk1[0]:sample\
	OR not Net_79);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((not Net_79 and \GlitchFilter_1:genblk1[0]:sample\));

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:cmp1\' (cost = 0):
\PWM_Brake:PWMUDB:cmp1\ <= (\PWM_Brake:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Brake:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_0\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_0\ <= (not \PWM_Brake:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Brake:PWMUDB:dith_count_1\ and \PWM_Brake:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_j\' (cost = 1):
\QuadDec_1:bQuadDec:A_j\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_k\' (cost = 3):
\QuadDec_1:bQuadDec:A_k\ <= ((not \QuadDec_1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_j\' (cost = 1):
\QuadDec_1:bQuadDec:B_j\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_k\' (cost = 3):
\QuadDec_1:bQuadDec:B_k\ <= ((not \QuadDec_1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:Net_1151\' (cost = 0):
\QuadDec_1:Net_1151\ <= (not \QuadDec_1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_1:Net_1287\' (cost = 0):
\QuadDec_1:Net_1287\ <= (not \QuadDec_1:Net_1264\);

Note:  Expanding virtual equation for '\CMG_UART:BUART:rx_addressmatch\' (cost = 0):
\CMG_UART:BUART:rx_addressmatch\ <= (\CMG_UART:BUART:rx_addressmatch2\
	OR \CMG_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\CMG_UART:BUART:rx_bitclk_pre\' (cost = 1):
\CMG_UART:BUART:rx_bitclk_pre\ <= ((not \CMG_UART:BUART:rx_count_2\ and not \CMG_UART:BUART:rx_count_1\ and not \CMG_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\CMG_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\CMG_UART:BUART:rx_bitclk_pre16x\ <= ((not \CMG_UART:BUART:rx_count_2\ and \CMG_UART:BUART:rx_count_1\ and \CMG_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\CMG_UART:BUART:rx_poll_bit1\' (cost = 1):
\CMG_UART:BUART:rx_poll_bit1\ <= ((not \CMG_UART:BUART:rx_count_2\ and not \CMG_UART:BUART:rx_count_1\ and \CMG_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\CMG_UART:BUART:rx_poll_bit2\' (cost = 1):
\CMG_UART:BUART:rx_poll_bit2\ <= ((not \CMG_UART:BUART:rx_count_2\ and not \CMG_UART:BUART:rx_count_1\ and not \CMG_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\CMG_UART:BUART:pollingrange\' (cost = 4):
\CMG_UART:BUART:pollingrange\ <= ((not \CMG_UART:BUART:rx_count_2\ and not \CMG_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\CMG_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_0\' (cost = 0):
\CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_0\ <= (not \CMG_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_1\' (cost = 0):
\CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_1\' (cost = 0):
\CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_1\ <= (\CMG_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_1\' (cost = 0):
\CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_1\ <= (not \CMG_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:gta_1\' (cost = 0):
\CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_6\' (cost = 0):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_6\' (cost = 0):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_5\' (cost = 0):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_5\' (cost = 0):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_4\' (cost = 0):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_4\' (cost = 0):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_3\' (cost = 0):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_3\' (cost = 0):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_3\ <= (\CMG_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_2\' (cost = 1):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_2\ <= ((not \CMG_UART:BUART:rx_count_6\ and not \CMG_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_2\' (cost = 0):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_2\ <= (\CMG_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_1\' (cost = 2):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_1\ <= ((not \CMG_UART:BUART:rx_count_6\ and not \CMG_UART:BUART:rx_count_4\)
	OR (not \CMG_UART:BUART:rx_count_6\ and not \CMG_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_1\' (cost = 0):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:gta_1\ <= (\CMG_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_0\' (cost = 8):
\CMG_UART:BUART:sRX:MODULE_16:g2:a0:lta_0\ <= ((not \CMG_UART:BUART:rx_count_6\ and not \CMG_UART:BUART:rx_count_4\)
	OR (not \CMG_UART:BUART:rx_count_6\ and not \CMG_UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1248\' (cost = 2):
\Handle_Encoder:Net_1248\ <= ((not \Handle_Encoder:Net_1264\ and \Handle_Encoder:Net_1275\));

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Steer:PWMUDB:dith_count_0\ and \PWM_Steer:PWMUDB:dith_count_1\)
	OR (not \PWM_Steer:PWMUDB:dith_count_1\ and \PWM_Steer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not MODIN2_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_1' (cost = 2):
add_vv_vv_MODGEN_2_1 <= ((not MODIN2_0 and MODIN2_1)
	OR (not MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 4):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= ((not MODIN6_1 and not MODIN6_0));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= (not MODIN6_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_1' (cost = 2):
add_vv_vv_MODGEN_7_1 <= ((not MODIN6_0 and MODIN6_1)
	OR (not MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_1\' (cost = 2):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:s_1\ <= ((not \PWM_Brake:PWMUDB:dith_count_0\ and \PWM_Brake:PWMUDB:dith_count_1\)
	OR (not \PWM_Brake:PWMUDB:dith_count_1\ and \PWM_Brake:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_1:Net_1248\' (cost = 2):
\QuadDec_1:Net_1248\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\' (cost = 4):
\CMG_UART:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\ <= ((not \CMG_UART:BUART:pollcount_1\ and not \CMG_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_0\' (cost = 0):
\CMG_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_0\ <= (not \CMG_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_1\' (cost = 2):
\CMG_UART:BUART:sRX:s23Poll:MODULE_13:g2:a0:s_1\ <= ((not \CMG_UART:BUART:pollcount_0\ and \CMG_UART:BUART:pollcount_1\)
	OR (not \CMG_UART:BUART:pollcount_1\ and \CMG_UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (MODIN2_1
	OR (Net_188 and MODIN2_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_188 and not MODIN2_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN2_1 and not MODIN2_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN2_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_188 and MODIN2_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not Net_188 and not MODIN2_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN2_1 and not MODIN2_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN2_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_188 and MODIN2_0 and \UART:BUART:rx_parity_bit\));

Note:  Virtual signal \SBUS_UART:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\SBUS_UART:BUART:rx_postpoll\ <= (MODIN6_1
	OR (Net_210 and MODIN6_0));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not \SBUS_UART:BUART:rx_postpoll\ and not \SBUS_UART:BUART:rx_parity_bit\)
	OR (\SBUS_UART:BUART:rx_postpoll\ and \SBUS_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\ <= ((not \SBUS_UART:BUART:rx_postpoll\ and not \SBUS_UART:BUART:rx_parity_bit\)
	OR (\SBUS_UART:BUART:rx_postpoll\ and \SBUS_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:xneq\' (cost = 2):
\SBUS_UART:BUART:sRX:MODULE_11:g1:a0:xneq\ <= ((not \SBUS_UART:BUART:rx_parity_bit\ and \SBUS_UART:BUART:rx_postpoll\)
	OR (not \SBUS_UART:BUART:rx_postpoll\ and \SBUS_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\CMG_UART:BUART:rx_postpoll\' (cost = 72):
\CMG_UART:BUART:rx_postpoll\ <= (\CMG_UART:BUART:pollcount_1\
	OR (Net_2385 and \CMG_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:xnor_array_0\ <= ((not \CMG_UART:BUART:pollcount_1\ and not Net_2385 and not \CMG_UART:BUART:rx_parity_bit\)
	OR (not \CMG_UART:BUART:pollcount_1\ and not \CMG_UART:BUART:pollcount_0\ and not \CMG_UART:BUART:rx_parity_bit\)
	OR (\CMG_UART:BUART:pollcount_1\ and \CMG_UART:BUART:rx_parity_bit\)
	OR (Net_2385 and \CMG_UART:BUART:pollcount_0\ and \CMG_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\CMG_UART:BUART:sRX:MODULE_17:g1:a0:gx:u0:aeqb_1\ <= ((not \CMG_UART:BUART:pollcount_1\ and not Net_2385 and not \CMG_UART:BUART:rx_parity_bit\)
	OR (not \CMG_UART:BUART:pollcount_1\ and not \CMG_UART:BUART:pollcount_0\ and not \CMG_UART:BUART:rx_parity_bit\)
	OR (\CMG_UART:BUART:pollcount_1\ and \CMG_UART:BUART:rx_parity_bit\)
	OR (Net_2385 and \CMG_UART:BUART:pollcount_0\ and \CMG_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 164 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Handle_Encoder:Cnt16:CounterUDB:hwCapture\ to Net_187
Aliasing \PWM_Steer:PWMUDB:final_capture\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_187
Aliasing \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_187
Aliasing \UART:BUART:rx_status_0\ to Net_187
Aliasing \UART:BUART:rx_status_6\ to Net_187
Aliasing \SBUS_UART:BUART:rx_status_0\ to Net_187
Aliasing \SBUS_UART:BUART:rx_status_6\ to Net_187
Aliasing \PWM_Brake:PWMUDB:final_capture\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_187
Aliasing \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_187
Aliasing \QuadDec_1:Cnt16:CounterUDB:hwCapture\ to Net_187
Aliasing \CMG_UART:BUART:rx_status_0\ to Net_187
Aliasing \CMG_UART:BUART:rx_status_6\ to Net_187
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\D\ to Net_187
Aliasing \UART:BUART:rx_markspace_status\\D\ to Net_187
Aliasing \UART:BUART:rx_parity_error_status\\D\ to Net_187
Aliasing \UART:BUART:rx_addr_match_status\\D\ to Net_187
Aliasing \SBUS_UART:BUART:rx_markspace_status\\D\ to Net_187
Aliasing \SBUS_UART:BUART:rx_addr_match_status\\D\ to Net_187
Aliasing \PWM_Brake:PWMUDB:final_kill_reg\\D\ to Net_187
Aliasing \CMG_UART:BUART:rx_markspace_status\\D\ to Net_187
Aliasing \CMG_UART:BUART:rx_parity_error_status\\D\ to Net_187
Aliasing \CMG_UART:BUART:rx_addr_match_status\\D\ to Net_187
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:hwCapture\[76] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_capture\[332] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[593] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[603] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[613] = Net_187[0]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[721] = \UART:BUART:rx_bitclk\[769]
Removing Lhs of wire \UART:BUART:rx_status_0\[819] = Net_187[0]
Removing Lhs of wire \UART:BUART:rx_status_6\[828] = Net_187[0]
Removing Rhs of wire \SBUS_UART:BUART:rx_bitclk_enable\[960] = \SBUS_UART:BUART:rx_bitclk\[1008]
Removing Lhs of wire \SBUS_UART:BUART:rx_status_0\[1059] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:rx_status_6\[1068] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_capture\[1256] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\[1517] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\[1527] = Net_187[0]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\[1537] = Net_187[0]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:hwCapture\[1636] = Net_187[0]
Removing Rhs of wire \CMG_UART:BUART:rx_bitclk_enable\[1908] = \CMG_UART:BUART:rx_bitclk\[1956]
Removing Lhs of wire \CMG_UART:BUART:rx_status_0\[2007] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:rx_status_6\[2016] = Net_187[0]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\D\[2134] = \PWM_Steer:PWMUDB:control_7\[254]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\D\[2142] = Net_187[0]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2154] = \UART:BUART:tx_ctrl_mark_last\[712]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2166] = Net_187[0]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2167] = Net_187[0]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2169] = Net_187[0]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2170] = \UART:BUART:rx_markspace_pre\[832]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2175] = \UART:BUART:rx_parity_bit\[838]
Removing Lhs of wire \SBUS_UART:BUART:rx_markspace_status\\D\[2186] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:rx_addr_match_status\\D\[2189] = Net_187[0]
Removing Lhs of wire \SBUS_UART:BUART:rx_markspace_pre\\D\[2190] = \SBUS_UART:BUART:rx_markspace_pre\[1072]
Removing Lhs of wire \PWM_Brake:PWMUDB:runmode_enable\\D\[2201] = \PWM_Brake:PWMUDB:control_7\[1178]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_kill_reg\\D\[2209] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:tx_ctrl_mark_last\\D\[2238] = \CMG_UART:BUART:tx_ctrl_mark_last\[1899]
Removing Lhs of wire \CMG_UART:BUART:rx_markspace_status\\D\[2250] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:rx_parity_error_status\\D\[2251] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:rx_addr_match_status\\D\[2253] = Net_187[0]
Removing Lhs of wire \CMG_UART:BUART:rx_markspace_pre\\D\[2254] = \CMG_UART:BUART:rx_markspace_pre\[2020]
Removing Lhs of wire \CMG_UART:BUART:rx_parity_bit\\D\[2259] = \CMG_UART:BUART:rx_parity_bit\[2026]

------------------------------------------------------
Aliased 0 equations, 38 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_188 and MODIN2_0)
	OR (not MODIN2_1 and not MODIN2_0 and \UART:BUART:rx_parity_bit\)
	OR (not Net_188 and not MODIN2_1 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and MODIN2_1));

Note:  Deleted unused equation:
\CMG_UART:BUART:sRX:MODULE_17:g1:a0:xneq\ <= ((not \CMG_UART:BUART:rx_parity_bit\ and Net_2385 and \CMG_UART:BUART:pollcount_0\)
	OR (not \CMG_UART:BUART:pollcount_1\ and not \CMG_UART:BUART:pollcount_0\ and \CMG_UART:BUART:rx_parity_bit\)
	OR (not \CMG_UART:BUART:pollcount_1\ and not Net_2385 and \CMG_UART:BUART:rx_parity_bit\)
	OR (not \CMG_UART:BUART:rx_parity_bit\ and \CMG_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\Balance.cyprj" -dcpsoc3 Balance.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.329ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 22 May 2018 15:41:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Balance.cydsn\Balance.cyprj -d CY8C5888LTI-LP097 Balance.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_187
    Removed wire end \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_187
    Removed wire end \PWM_Steer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_187
    Removed wire end \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_187
    Removed wire end \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_187
    Removed wire end \PWM_Brake:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_187
    Converted constant MacroCell: \Handle_Encoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \SBUS_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \SBUS_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \SBUS_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \SBUS_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \CMG_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \CMG_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \CMG_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \CMG_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \CMG_UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_325
    Digital Clock 1: Automatic-assigning  clock 'Clock_4'. Fanout=6, Signal=Net_42
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_120
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_50
    Digital Clock 4: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'CMG_UART_IntClock'. Fanout=1, Signal=\CMG_UART:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_629
    Digital Clock 7: Automatic-assigning  clock 'Clock_3'. Fanout=3, Signal=Net_293
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Handle_Encoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Steer:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SBUS_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Brake:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \CMG_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CMG_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CMG_UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: CMG_Rx(0), CMG_Tx(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_1:Net_1264\, Duplicate of \QuadDec_1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Net_1264\ (fanout=2)

    Removing \Handle_Encoder:Net_1264\, Duplicate of \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Handle_Encoder:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \CMG_UART:BUART:rx_parity_bit\, Duplicate of \CMG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\CMG_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CMG_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \CMG_UART:BUART:rx_address_detected\, Duplicate of \CMG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\CMG_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CMG_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \CMG_UART:BUART:rx_parity_error_pre\, Duplicate of \CMG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\CMG_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CMG_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \CMG_UART:BUART:rx_markspace_pre\, Duplicate of \CMG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\CMG_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CMG_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \CMG_UART:BUART:rx_state_1\, Duplicate of \CMG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\CMG_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CMG_UART:BUART:rx_state_1\ (fanout=8)

    Removing \CMG_UART:BUART:tx_parity_bit\, Duplicate of \CMG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\CMG_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CMG_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \CMG_UART:BUART:tx_mark\, Duplicate of \CMG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\CMG_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CMG_UART:BUART:tx_mark\ (fanout=0)

    Removing \SBUS_UART:BUART:rx_address_detected\, Duplicate of \SBUS_UART:BUART:rx_state_1\ 
    MacroCell: Name=\SBUS_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SBUS_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \SBUS_UART:BUART:rx_markspace_pre\, Duplicate of \SBUS_UART:BUART:rx_state_1\ 
    MacroCell: Name=\SBUS_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SBUS_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_RPi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilities: DIGITAL, ROUTABLE, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_RPi(0)__PA ,
            pin_input => Net_183 ,
            pad => Tx_RPi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_RPi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_RPi(0)__PA ,
            fb => Net_188 ,
            pad => Rx_RPi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Steering_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Steering_PWM(0)__PA ,
            pin_input => Net_273 ,
            pad => Steering_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Steering_Dir(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Steering_Dir(0)__PA ,
            pad => Steering_Dir(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Handle_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Handle_Encoder_A(0)__PA ,
            fb => Net_39 ,
            pad => Handle_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Handle_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Handle_Encoder_B(0)__PA ,
            fb => Net_40 ,
            pad => Handle_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TestPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TestPin(0)__PA ,
            pad => TestPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW(0)__PA ,
            pad => SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_SBUS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_SBUS(0)__PA ,
            fb => Net_79 ,
            pad => Rx_SBUS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Brake_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Brake_PWM(0)__PA ,
            pin_input => Net_371 ,
            pad => Brake_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Throttle_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Throttle_Pin(0)__PA ,
            analog_term => Net_1309 ,
            pad => Throttle_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RearHall_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RearHall_Pin(0)__PA ,
            fb => Net_2343 ,
            pad => RearHall_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FrontHall_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FrontHall_Pin(0)__PA ,
            fb => Net_2340 ,
            pad => FrontHall_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Encoder_A(0)__PA ,
            fb => Net_1431 ,
            pad => Motor_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Encoder_B(0)__PA ,
            fb => Net_1432 ,
            pad => Motor_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CMG_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CMG_Rx(0)__PA ,
            fb => Net_2385 ,
            pad => CMG_Rx(0)_PAD );

    Pin : Name = CMG_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CMG_Tx(0)__PA ,
            pin_input => Net_2380 ,
            pad => CMG_Tx(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_530\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * !\Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_Steer:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * \PWM_Steer:PWMUDB:tc_i\
        );
        Output = \PWM_Steer:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_183, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_183 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN2_1
            + MODIN2_0 * Net_188_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_210 * MODIN6_0
            + MODIN6_1
        );
        Output = \SBUS_UART:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\SBUS_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SBUS_UART:BUART:rx_load_fifo\ * \SBUS_UART:BUART:rx_fifofull\
        );
        Output = \SBUS_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SBUS_UART:BUART:rx_fifonotempty\ * 
              \SBUS_UART:BUART:rx_state_stop1_reg\
        );
        Output = \SBUS_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_Brake:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:runmode_enable\ * \PWM_Brake:PWMUDB:tc_i\
        );
        Output = \PWM_Brake:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_2344, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EdgeDetect_Rear:last\ * !Net_2343
        );
        Output = Net_2344 (fanout=1)

    MacroCell: Name=Net_2341, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EdgeDetect_Front:last\ * !Net_2340
        );
        Output = Net_2341 (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)

    MacroCell: Name=Net_2380, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CMG_UART:BUART:txn\
        );
        Output = Net_2380 (fanout=1)

    MacroCell: Name=\CMG_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\
            + !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_state_2\
        );
        Output = \CMG_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\CMG_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              \CMG_UART:BUART:tx_fifo_empty\ * \CMG_UART:BUART:tx_state_2\
        );
        Output = \CMG_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\CMG_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CMG_UART:BUART:tx_fifo_notfull\
        );
        Output = \CMG_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\CMG_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\
        );
        Output = \CMG_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\CMG_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CMG_UART:BUART:pollcount_1\
            + \CMG_UART:BUART:pollcount_0\ * Net_2385_SYNCOUT
        );
        Output = \CMG_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\CMG_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CMG_UART:BUART:rx_load_fifo\ * \CMG_UART:BUART:rx_fifofull\
        );
        Output = \CMG_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\CMG_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CMG_UART:BUART:rx_fifonotempty\ * 
              \CMG_UART:BUART:rx_state_stop1_reg\
        );
        Output = \CMG_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_39
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_40
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1431
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1432
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251_split\
        );
        Output = \Handle_Encoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Net_1275\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Handle_Encoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1203_split\
        );
        Output = \Handle_Encoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\
            + \Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\
            + \Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:error\
            + !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1260\ (fanout=10)

    MacroCell: Name=\Handle_Encoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Handle_Encoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\PWM_Steer:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:control_7\
        );
        Output = \PWM_Steer:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Steer:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Steer:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steer:PWMUDB:prevCompare1\ * \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_273, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * 
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = Net_273 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !MODIN2_0
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !Net_188_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_188_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN2_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !MODIN2_1 * 
              MODIN2_0 * Net_188_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN2_1 * 
              !MODIN2_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN2_1 * 
              !Net_188_SYNCOUT
        );
        Output = MODIN2_1 (fanout=4)

    MacroCell: Name=MODIN2_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !MODIN2_0 * 
              Net_188_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN2_0 * 
              !Net_188_SYNCOUT
        );
        Output = MODIN2_0 (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !MODIN2_0
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !Net_188_SYNCOUT
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_188_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SBUS_UART:BUART:rx_state_1\ (fanout=11)

    MacroCell: Name=\SBUS_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \SBUS_UART:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\SBUS_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\SBUS_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \SBUS_UART:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\SBUS_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !Net_210 * \SBUS_UART:BUART:rx_last\
        );
        Output = \SBUS_UART:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\SBUS_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !\SBUS_UART:BUART:rx_count_0\
        );
        Output = \SBUS_UART:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\SBUS_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN6_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !Net_210 * MODIN6_1
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              Net_210 * !MODIN6_1 * MODIN6_0
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              MODIN6_1 * !MODIN6_0
        );
        Output = MODIN6_1 (fanout=2)

    MacroCell: Name=MODIN6_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !Net_210 * MODIN6_0
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              Net_210 * !MODIN6_0
        );
        Output = MODIN6_0 (fanout=3)

    MacroCell: Name=\SBUS_UART:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\ * 
              \SBUS_UART:BUART:rx_parity_error_pre\
        );
        Output = \SBUS_UART:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\ * 
              \SBUS_UART:BUART:rx_parity_error_pre\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_parity_error_pre\ * 
              \SBUS_UART:BUART:rx_parity_bit\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_parity_error_pre\ * 
              !\SBUS_UART:BUART:rx_parity_bit\
        );
        Output = \SBUS_UART:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\SBUS_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_210
        );
        Output = \SBUS_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\ * \SBUS_UART:BUART:rx_parity_bit\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_79
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=Net_210, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_210 * !Net_79 * \GlitchFilter_1:genblk1[0]:sample\
            + Net_210 * Net_79 * !\GlitchFilter_1:genblk1[0]:sample\
        );
        Output = Net_210 (fanout=6)

    MacroCell: Name=\PWM_Brake:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:control_7\
        );
        Output = \PWM_Brake:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Brake:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = \PWM_Brake:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Brake:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Brake:PWMUDB:prevCompare1\ * \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = \PWM_Brake:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_371, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:runmode_enable\ * 
              \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = Net_371 (fanout=1)

    MacroCell: Name=\EdgeDetect_Rear:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_629) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2343
        );
        Output = \EdgeDetect_Rear:last\ (fanout=1)

    MacroCell: Name=\EdgeDetect_Front:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_629) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2340
        );
        Output = \EdgeDetect_Front:last\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Handle_Encoder:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Handle_Encoder:Net_1260\ * \Handle_Encoder:Net_1203\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1203_split\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\CMG_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \CMG_UART:BUART:txn\ * \CMG_UART:BUART:tx_state_1\ * 
              !\CMG_UART:BUART:tx_bitclk\
            + \CMG_UART:BUART:txn\ * \CMG_UART:BUART:tx_state_2\
            + !\CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_shift_out\ * !\CMG_UART:BUART:tx_state_2\
            + !\CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_state_2\ * !\CMG_UART:BUART:tx_bitclk\
            + \CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_shift_out\ * !\CMG_UART:BUART:tx_state_2\ * 
              !\CMG_UART:BUART:tx_counter_dp\ * \CMG_UART:BUART:tx_bitclk\
        );
        Output = \CMG_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\CMG_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              \CMG_UART:BUART:tx_state_2\
            + \CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_2\ * 
              \CMG_UART:BUART:tx_counter_dp\ * \CMG_UART:BUART:tx_bitclk\
            + \CMG_UART:BUART:tx_state_0\ * !\CMG_UART:BUART:tx_state_2\ * 
              \CMG_UART:BUART:tx_bitclk\
        );
        Output = \CMG_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\CMG_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              !\CMG_UART:BUART:tx_fifo_empty\
            + !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_fifo_empty\ * !\CMG_UART:BUART:tx_state_2\
            + \CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              \CMG_UART:BUART:tx_fifo_empty\ * \CMG_UART:BUART:tx_state_2\
            + \CMG_UART:BUART:tx_state_0\ * !\CMG_UART:BUART:tx_state_2\ * 
              \CMG_UART:BUART:tx_bitclk\
        );
        Output = \CMG_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\CMG_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              \CMG_UART:BUART:tx_state_2\
            + \CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              \CMG_UART:BUART:tx_state_2\
            + \CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_state_2\ * \CMG_UART:BUART:tx_bitclk\
            + \CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_2\ * 
              \CMG_UART:BUART:tx_counter_dp\ * \CMG_UART:BUART:tx_bitclk\
        );
        Output = \CMG_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\CMG_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_state_2\
            + !\CMG_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \CMG_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\CMG_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CMG_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\CMG_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * 
              !\CMG_UART:BUART:rx_state_3\ * \CMG_UART:BUART:rx_state_2\ * 
              !\CMG_UART:BUART:pollcount_1\ * !\CMG_UART:BUART:pollcount_0\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * 
              !\CMG_UART:BUART:rx_state_3\ * \CMG_UART:BUART:rx_state_2\ * 
              !\CMG_UART:BUART:pollcount_1\ * !Net_2385_SYNCOUT
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_5\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_4\
        );
        Output = \CMG_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\CMG_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_5\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_4\
        );
        Output = \CMG_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\CMG_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_3\ * 
              \CMG_UART:BUART:rx_state_2\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_5\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_4\
        );
        Output = \CMG_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\CMG_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_3\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_2\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * \CMG_UART:BUART:rx_last\ * 
              !Net_2385_SYNCOUT
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_5\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_4\
        );
        Output = \CMG_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\CMG_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              !\CMG_UART:BUART:rx_count_0\
        );
        Output = \CMG_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\CMG_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * \CMG_UART:BUART:rx_state_3\ * 
              \CMG_UART:BUART:rx_state_2\
        );
        Output = \CMG_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\CMG_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              !\CMG_UART:BUART:pollcount_1\ * \CMG_UART:BUART:pollcount_0\ * 
              Net_2385_SYNCOUT
            + !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              \CMG_UART:BUART:pollcount_1\ * !\CMG_UART:BUART:pollcount_0\
            + !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              \CMG_UART:BUART:pollcount_1\ * !Net_2385_SYNCOUT
        );
        Output = \CMG_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\CMG_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              !\CMG_UART:BUART:pollcount_0\ * Net_2385_SYNCOUT
            + !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              \CMG_UART:BUART:pollcount_0\ * !Net_2385_SYNCOUT
        );
        Output = \CMG_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\QuadDec_1:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203_split\ (fanout=1)

    MacroCell: Name=\CMG_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_3\ * 
              \CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:pollcount_1\ * 
              !\CMG_UART:BUART:pollcount_0\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_3\ * 
              \CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:pollcount_1\ * 
              !Net_2385_SYNCOUT
        );
        Output = \CMG_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\CMG_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2385_SYNCOUT
        );
        Output = \CMG_UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_2 => \Handle_Encoder:Net_1251\ ,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_2 => \Handle_Encoder:Net_1251\ ,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Handle_Encoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Steer:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Steer:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Steer:PWMUDB:status_3\ ,
            chain_in => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SBUS_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_50 ,
            cs_addr_2 => \SBUS_UART:BUART:rx_state_1\ ,
            cs_addr_1 => \SBUS_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \SBUS_UART:BUART:rx_bitclk_enable\ ,
            route_si => \SBUS_UART:BUART:rx_postpoll\ ,
            f0_load => \SBUS_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \SBUS_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \SBUS_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Brake:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_2 => \PWM_Brake:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Brake:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Brake:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Brake:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_2 => \PWM_Brake:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Brake:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Brake:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Brake:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Brake:PWMUDB:status_3\ ,
            chain_in => \PWM_Brake:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\CMG_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \CMG_UART:Net_9\ ,
            cs_addr_2 => \CMG_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \CMG_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \CMG_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \CMG_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \CMG_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \CMG_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \CMG_UART:Net_9\ ,
            cs_addr_0 => \CMG_UART:BUART:counter_load_not\ ,
            ce0_reg => \CMG_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \CMG_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CMG_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \CMG_UART:Net_9\ ,
            cs_addr_2 => \CMG_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \CMG_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \CMG_UART:BUART:rx_bitclk_enable\ ,
            route_si => \CMG_UART:BUART:rx_postpoll\ ,
            f0_load => \CMG_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \CMG_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \CMG_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Handle_Encoder:Net_1260\ ,
            clock => Net_42 ,
            status_6 => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Handle_Encoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Handle_Encoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Handle_Encoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Handle_Encoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_42 ,
            status_3 => \Handle_Encoder:bQuadDec:error\ ,
            status_2 => \Handle_Encoder:Net_1260\ ,
            status_1 => \Handle_Encoder:Net_611\ ,
            status_0 => \Handle_Encoder:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Steer:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_325 ,
            status_3 => \PWM_Steer:PWMUDB:status_3\ ,
            status_2 => \PWM_Steer:PWMUDB:status_2\ ,
            status_0 => \PWM_Steer:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_2339 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_189 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SBUS_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_50 ,
            status_5 => \SBUS_UART:BUART:rx_status_5\ ,
            status_4 => \SBUS_UART:BUART:rx_status_4\ ,
            status_3 => \SBUS_UART:BUART:rx_status_3\ ,
            status_2 => \SBUS_UART:BUART:rx_status_2\ ,
            interrupt => Net_302 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Brake:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_120 ,
            status_3 => \PWM_Brake:PWMUDB:status_3\ ,
            status_2 => \PWM_Brake:PWMUDB:status_2\ ,
            status_0 => \PWM_Brake:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_1:Net_1260\ ,
            clock => Net_42 ,
            status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_42 ,
            status_3 => \QuadDec_1:bQuadDec:error\ ,
            status_2 => \QuadDec_1:Net_1260\ ,
            status_1 => \QuadDec_1:Net_611\ ,
            status_0 => \QuadDec_1:Net_530\ ,
            interrupt => Net_1435 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\CMG_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \CMG_UART:Net_9\ ,
            status_3 => \CMG_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \CMG_UART:BUART:tx_status_2\ ,
            status_1 => \CMG_UART:BUART:tx_fifo_empty\ ,
            status_0 => \CMG_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\CMG_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \CMG_UART:Net_9\ ,
            status_5 => \CMG_UART:BUART:rx_status_5\ ,
            status_4 => \CMG_UART:BUART:rx_status_4\ ,
            status_3 => \CMG_UART:BUART:rx_status_3\ ,
            interrupt => Net_2387 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =CMG_Rx(0)_SYNC
        PORT MAP (
            in => Net_2385 ,
            out => Net_2385_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_RPi(0)_SYNC
        PORT MAP (
            in => Net_188 ,
            out => Net_188_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_42 ,
            control_7 => \Handle_Encoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Handle_Encoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Handle_Encoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Handle_Encoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Handle_Encoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Handle_Encoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Handle_Encoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Handle_Encoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Steer:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_325 ,
            control_7 => \PWM_Steer:PWMUDB:control_7\ ,
            control_6 => \PWM_Steer:PWMUDB:control_6\ ,
            control_5 => \PWM_Steer:PWMUDB:control_5\ ,
            control_4 => \PWM_Steer:PWMUDB:control_4\ ,
            control_3 => \PWM_Steer:PWMUDB:control_3\ ,
            control_2 => \PWM_Steer:PWMUDB:control_2\ ,
            control_1 => \PWM_Steer:PWMUDB:control_1\ ,
            control_0 => \PWM_Steer:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Brake:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_120 ,
            control_7 => \PWM_Brake:PWMUDB:control_7\ ,
            control_6 => \PWM_Brake:PWMUDB:control_6\ ,
            control_5 => \PWM_Brake:PWMUDB:control_5\ ,
            control_4 => \PWM_Brake:PWMUDB:control_4\ ,
            control_3 => \PWM_Brake:PWMUDB:control_3\ ,
            control_2 => \PWM_Brake:PWMUDB:control_2\ ,
            control_1 => \PWM_Brake:PWMUDB:control_1\ ,
            control_0 => \PWM_Brake:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_42 ,
            control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => MODIN5_6 ,
            count_5 => MODIN5_5 ,
            count_4 => MODIN5_4 ,
            count_3 => MODIN5_3 ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SBUS_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_50 ,
            load => \SBUS_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN9_6 ,
            count_5 => MODIN9_5 ,
            count_4 => MODIN9_4 ,
            count_3 => MODIN9_3 ,
            count_2 => \SBUS_UART:BUART:rx_count_2\ ,
            count_1 => \SBUS_UART:BUART:rx_count_1\ ,
            count_0 => \SBUS_UART:BUART:rx_count_0\ ,
            tc => \SBUS_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\CMG_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \CMG_UART:Net_9\ ,
            load => \CMG_UART:BUART:rx_counter_load\ ,
            count_6 => \CMG_UART:BUART:rx_count_6\ ,
            count_5 => \CMG_UART:BUART:rx_count_5\ ,
            count_4 => \CMG_UART:BUART:rx_count_4\ ,
            count_3 => \CMG_UART:BUART:rx_count_3\ ,
            count_2 => \CMG_UART:BUART:rx_count_2\ ,
            count_1 => \CMG_UART:BUART:rx_count_1\ ,
            count_0 => \CMG_UART:BUART:rx_count_0\ ,
            tc => \CMG_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_2351 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_2339 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SBUS_Interrupt
        PORT MAP (
            interrupt => Net_302 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Timer_Interrupt
        PORT MAP (
            interrupt => Net_293_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Hall_Interrupt_Rear
        PORT MAP (
            interrupt => Net_2344 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Speed_Control_Interrupt
        PORT MAP (
            interrupt => Net_2345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Hall_Interrupt_Front
        PORT MAP (
            interrupt => Net_2341 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_1:isr\
        PORT MAP (
            interrupt => Net_1435 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Rpi_Tx_Interrupt
        PORT MAP (
            interrupt => Net_189 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =CMG_UART_Rx_ISR
        PORT MAP (
            interrupt => Net_2387 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   20 :   28 :   48 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  139 :   53 :  192 : 72.40 %
  Unique P-terms              :  239 :  145 :  384 : 62.24 %
  Total P-terms               :  271 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :   15 :    9 :   24 : 62.50 %
    StatusI Registers         :   11 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.204ms
Tech Mapping phase: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : Brake_PWM(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : FrontHall_Pin(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Handle_Encoder_A(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Handle_Encoder_B(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Motor_Encoder_A(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Motor_Encoder_B(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RearHall_Pin(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Rx_RPi(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_SBUS(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SW(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Steering_Dir(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Steering_PWM(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : TestPin(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Throttle_Pin(0) (fixed)
[IOP=(12)][IoId=(2)] : Tx_RPi(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Tx_RPi_SIOREF_0 (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_Throttle:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \Throttle:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 53% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : Brake_PWM(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : FrontHall_Pin(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Handle_Encoder_A(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Handle_Encoder_B(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Motor_Encoder_A(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Motor_Encoder_B(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RearHall_Pin(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Rx_RPi(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_SBUS(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SW(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Steering_Dir(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Steering_PWM(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : TestPin(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Throttle_Pin(0) (fixed)
[IOP=(12)][IoId=(2)] : Tx_RPi(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Tx_RPi_SIOREF_0 (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_Throttle:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \Throttle:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.325ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1309 {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_224 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_sio_p12_23
    sio_p12_23
  }
  Net: Net_1296 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: \Throttle:Net_77\ {
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  p3_7                                             -> Net_1309
  opamp_3_vminus_x_p3_7                            -> Net_1309
  opamp_3_vminus                                   -> Net_1309
  vidac_2_vout                                     -> Net_224
  agl5_x_vidac_2_vout                              -> Net_224
  agl5                                             -> Net_224
  agl5_x_sio_p12_23                                -> Net_224
  sio_p12_23                                       -> Net_224
  vidac_3_vout                                     -> Net_1296
  agr5_x_vidac_3_vout                              -> Net_1296
  agr5                                             -> Net_1296
  agr5_x_opamp_3_vplus                             -> Net_1296
  opamp_3_vplus                                    -> Net_1296
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.193ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.50
                   Pterms :            5.35
               Macrocells :            2.90
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.165ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.67 :       5.79
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SBUS_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_210 * MODIN6_0
            + MODIN6_1
        );
        Output = \SBUS_UART:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\SBUS_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_210
        );
        Output = \SBUS_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN6_0, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !Net_210 * MODIN6_0
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              Net_210 * !MODIN6_0
        );
        Output = MODIN6_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN6_1, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !Net_210 * MODIN6_1
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              Net_210 * !MODIN6_1 * MODIN6_0
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              MODIN6_1 * !MODIN6_0
        );
        Output = MODIN6_1 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SBUS_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SBUS_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !\SBUS_UART:BUART:rx_count_0\
        );
        Output = \SBUS_UART:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SBUS_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !Net_210 * \SBUS_UART:BUART:rx_last\
        );
        Output = \SBUS_UART:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }
}

count7cell: Name =\SBUS_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_50 ,
        load => \SBUS_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN9_6 ,
        count_5 => MODIN9_5 ,
        count_4 => MODIN9_4 ,
        count_3 => MODIN9_3 ,
        count_2 => \SBUS_UART:BUART:rx_count_2\ ,
        count_1 => \SBUS_UART:BUART:rx_count_1\ ,
        count_0 => \SBUS_UART:BUART:rx_count_0\ ,
        tc => \SBUS_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\CMG_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              !\CMG_UART:BUART:pollcount_0\ * Net_2385_SYNCOUT
            + !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              \CMG_UART:BUART:pollcount_0\ * !Net_2385_SYNCOUT
        );
        Output = \CMG_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CMG_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              !\CMG_UART:BUART:rx_count_0\
        );
        Output = \CMG_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CMG_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2385_SYNCOUT
        );
        Output = \CMG_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CMG_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CMG_UART:BUART:pollcount_1\
            + \CMG_UART:BUART:pollcount_0\ * Net_2385_SYNCOUT
        );
        Output = \CMG_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_210, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_210 * !Net_79 * \GlitchFilter_1:genblk1[0]:sample\
            + Net_210 * Net_79 * !\GlitchFilter_1:genblk1[0]:sample\
        );
        Output = Net_210 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_79
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CMG_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CMG_UART:BUART:rx_fifonotempty\ * 
              \CMG_UART:BUART:rx_state_stop1_reg\
        );
        Output = \CMG_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CMG_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \CMG_UART:Net_9\ ,
        cs_addr_2 => \CMG_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \CMG_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \CMG_UART:BUART:rx_bitclk_enable\ ,
        route_si => \CMG_UART:BUART:rx_postpoll\ ,
        f0_load => \CMG_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \CMG_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \CMG_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\CMG_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \CMG_UART:Net_9\ ,
        status_5 => \CMG_UART:BUART:rx_status_5\ ,
        status_4 => \CMG_UART:BUART:rx_status_4\ ,
        status_3 => \CMG_UART:BUART:rx_status_3\ ,
        interrupt => Net_2387 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CMG_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * 
              !\CMG_UART:BUART:rx_state_3\ * \CMG_UART:BUART:rx_state_2\ * 
              !\CMG_UART:BUART:pollcount_1\ * !\CMG_UART:BUART:pollcount_0\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * 
              !\CMG_UART:BUART:rx_state_3\ * \CMG_UART:BUART:rx_state_2\ * 
              !\CMG_UART:BUART:pollcount_1\ * !Net_2385_SYNCOUT
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_5\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_4\
        );
        Output = \CMG_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CMG_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_3\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_2\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * \CMG_UART:BUART:rx_last\ * 
              !Net_2385_SYNCOUT
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_5\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_4\
        );
        Output = \CMG_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CMG_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_3\ * 
              \CMG_UART:BUART:rx_state_2\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_5\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_4\
        );
        Output = \CMG_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CMG_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \CMG_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\CMG_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_3\ * 
              \CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:pollcount_1\ * 
              !\CMG_UART:BUART:pollcount_0\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_3\ * 
              \CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:pollcount_1\ * 
              !Net_2385_SYNCOUT
        );
        Output = \CMG_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CMG_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * \CMG_UART:BUART:rx_state_3\ * 
              \CMG_UART:BUART:rx_state_2\
        );
        Output = \CMG_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CMG_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * 
              \CMG_UART:BUART:rx_bitclk_enable\ * \CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_5\
            + !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              \CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\ * !\CMG_UART:BUART:rx_count_6\ * 
              !\CMG_UART:BUART:rx_count_4\
        );
        Output = \CMG_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CMG_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CMG_UART:BUART:tx_ctrl_mark_last\ * 
              !\CMG_UART:BUART:rx_state_0\ * !\CMG_UART:BUART:rx_state_3\ * 
              !\CMG_UART:BUART:rx_state_2\
        );
        Output = \CMG_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\

count7cell: Name =\CMG_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \CMG_UART:Net_9\ ,
        load => \CMG_UART:BUART:rx_counter_load\ ,
        count_6 => \CMG_UART:BUART:rx_count_6\ ,
        count_5 => \CMG_UART:BUART:rx_count_5\ ,
        count_4 => \CMG_UART:BUART:rx_count_4\ ,
        count_3 => \CMG_UART:BUART:rx_count_3\ ,
        count_2 => \CMG_UART:BUART:rx_count_2\ ,
        count_1 => \CMG_UART:BUART:rx_count_1\ ,
        count_0 => \CMG_UART:BUART:rx_count_0\ ,
        tc => \CMG_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steer:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * \PWM_Steer:PWMUDB:tc_i\
        );
        Output = \PWM_Steer:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_273, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * 
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = Net_273 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CMG_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CMG_UART:BUART:rx_load_fifo\ * \CMG_UART:BUART:rx_fifofull\
        );
        Output = \CMG_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Steer:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Steer:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Steer:PWMUDB:status_3\ ,
        chain_in => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\

synccell: Name =CMG_Rx(0)_SYNC
    PORT MAP (
        in => Net_2385 ,
        out => Net_2385_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2341, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EdgeDetect_Front:last\ * !Net_2340
        );
        Output = Net_2341 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EdgeDetect_Rear:last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_629) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2343
        );
        Output = \EdgeDetect_Rear:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2344, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EdgeDetect_Rear:last\ * !Net_2343
        );
        Output = Net_2344 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\EdgeDetect_Front:last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_629) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2340
        );
        Output = \EdgeDetect_Front:last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1203_split\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_1:Net_1260\ ,
        clock => Net_42 ,
        status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SBUS_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SBUS_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SBUS_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \SBUS_UART:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SBUS_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \SBUS_UART:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SBUS_UART:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\ * 
              \SBUS_UART:BUART:rx_parity_error_pre\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_parity_error_pre\ * 
              \SBUS_UART:BUART:rx_parity_bit\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_parity_error_pre\ * 
              !\SBUS_UART:BUART:rx_parity_bit\
        );
        Output = \SBUS_UART:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SBUS_UART:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\ * \SBUS_UART:BUART:rx_parity_bit\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SBUS_UART:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\ * 
              \SBUS_UART:BUART:rx_parity_error_pre\
        );
        Output = \SBUS_UART:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SBUS_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CMG_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \CMG_UART:BUART:txn\ * \CMG_UART:BUART:tx_state_1\ * 
              !\CMG_UART:BUART:tx_bitclk\
            + \CMG_UART:BUART:txn\ * \CMG_UART:BUART:tx_state_2\
            + !\CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_shift_out\ * !\CMG_UART:BUART:tx_state_2\
            + !\CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_state_2\ * !\CMG_UART:BUART:tx_bitclk\
            + \CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_shift_out\ * !\CMG_UART:BUART:tx_state_2\ * 
              !\CMG_UART:BUART:tx_counter_dp\ * \CMG_UART:BUART:tx_bitclk\
        );
        Output = \CMG_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CMG_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\
            + !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_state_2\
        );
        Output = \CMG_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2380, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CMG_UART:BUART:txn\
        );
        Output = Net_2380 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\CMG_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              \CMG_UART:BUART:tx_state_2\
            + \CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              \CMG_UART:BUART:tx_state_2\
            + \CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_state_2\ * \CMG_UART:BUART:tx_bitclk\
            + \CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_2\ * 
              \CMG_UART:BUART:tx_counter_dp\ * \CMG_UART:BUART:tx_bitclk\
        );
        Output = \CMG_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CMG_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_state_2\
            + !\CMG_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \CMG_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CMG_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              \CMG_UART:BUART:tx_state_2\
            + \CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_2\ * 
              \CMG_UART:BUART:tx_counter_dp\ * \CMG_UART:BUART:tx_bitclk\
            + \CMG_UART:BUART:tx_state_0\ * !\CMG_UART:BUART:tx_state_2\ * 
              \CMG_UART:BUART:tx_bitclk\
        );
        Output = \CMG_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \CMG_UART:Net_9\ ,
        cs_addr_0 => \CMG_UART:BUART:counter_load_not\ ,
        ce0_reg => \CMG_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \CMG_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Steer:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:control_7\
        );
        Output = \PWM_Steer:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_371, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:runmode_enable\ * 
              \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = Net_371 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\PWM_Steer:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_325 ,
        status_3 => \PWM_Steer:PWMUDB:status_3\ ,
        status_2 => \PWM_Steer:PWMUDB:status_2\ ,
        status_0 => \PWM_Steer:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Steer:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_325 ,
        control_7 => \PWM_Steer:PWMUDB:control_7\ ,
        control_6 => \PWM_Steer:PWMUDB:control_6\ ,
        control_5 => \PWM_Steer:PWMUDB:control_5\ ,
        control_4 => \PWM_Steer:PWMUDB:control_4\ ,
        control_3 => \PWM_Steer:PWMUDB:control_3\ ,
        control_2 => \PWM_Steer:PWMUDB:control_2\ ,
        control_1 => \PWM_Steer:PWMUDB:control_1\ ,
        control_0 => \PWM_Steer:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steer:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steer:PWMUDB:prevCompare1\ * \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Steer:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_2339 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CMG_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              !\CMG_UART:BUART:tx_fifo_empty\
            + !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              !\CMG_UART:BUART:tx_fifo_empty\ * !\CMG_UART:BUART:tx_state_2\
            + \CMG_UART:BUART:tx_state_1\ * \CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              \CMG_UART:BUART:tx_fifo_empty\ * \CMG_UART:BUART:tx_state_2\
            + \CMG_UART:BUART:tx_state_0\ * !\CMG_UART:BUART:tx_state_2\ * 
              \CMG_UART:BUART:tx_bitclk\
        );
        Output = \CMG_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CMG_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CMG_UART:BUART:tx_state_1\ * !\CMG_UART:BUART:tx_state_0\ * 
              \CMG_UART:BUART:tx_bitclk_enable_pre\ * 
              \CMG_UART:BUART:tx_fifo_empty\ * \CMG_UART:BUART:tx_state_2\
        );
        Output = \CMG_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CMG_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\CMG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              !\CMG_UART:BUART:pollcount_1\ * \CMG_UART:BUART:pollcount_0\ * 
              Net_2385_SYNCOUT
            + !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              \CMG_UART:BUART:pollcount_1\ * !\CMG_UART:BUART:pollcount_0\
            + !\CMG_UART:BUART:rx_count_2\ * !\CMG_UART:BUART:rx_count_1\ * 
              \CMG_UART:BUART:pollcount_1\ * !Net_2385_SYNCOUT
        );
        Output = \CMG_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Brake:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:control_7\
        );
        Output = \PWM_Brake:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CMG_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CMG_UART:BUART:tx_fifo_notfull\
        );
        Output = \CMG_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\CMG_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \CMG_UART:Net_9\ ,
        status_3 => \CMG_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \CMG_UART:BUART:tx_status_2\ ,
        status_1 => \CMG_UART:BUART:tx_fifo_empty\ ,
        status_0 => \CMG_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CMG_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \CMG_UART:Net_9\ ,
        cs_addr_2 => \CMG_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \CMG_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \CMG_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \CMG_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \CMG_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \CMG_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_42 ,
        control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SBUS_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SBUS_UART:BUART:rx_load_fifo\ * \SBUS_UART:BUART:rx_fifofull\
        );
        Output = \SBUS_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SBUS_UART:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SBUS_UART:BUART:rx_state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SBUS_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SBUS_UART:BUART:rx_fifonotempty\ * 
              \SBUS_UART:BUART:rx_state_stop1_reg\
        );
        Output = \SBUS_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SBUS_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_50 ,
        cs_addr_2 => \SBUS_UART:BUART:rx_state_1\ ,
        cs_addr_1 => \SBUS_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \SBUS_UART:BUART:rx_bitclk_enable\ ,
        route_si => \SBUS_UART:BUART:rx_postpoll\ ,
        f0_load => \SBUS_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \SBUS_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \SBUS_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SBUS_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_50 ,
        status_5 => \SBUS_UART:BUART:rx_status_5\ ,
        status_4 => \SBUS_UART:BUART:rx_status_4\ ,
        status_3 => \SBUS_UART:BUART:rx_status_3\ ,
        status_2 => \SBUS_UART:BUART:rx_status_2\ ,
        interrupt => Net_302 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_1275\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_2 => \Handle_Encoder:Net_1251\ ,
        cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Handle_Encoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Handle_Encoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_42 ,
        status_3 => \Handle_Encoder:bQuadDec:error\ ,
        status_2 => \Handle_Encoder:Net_1260\ ,
        status_1 => \Handle_Encoder:Net_611\ ,
        status_0 => \Handle_Encoder:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Brake:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_2 => \PWM_Brake:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Brake:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Brake:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Handle_Encoder:Net_1260\ ,
        clock => Net_42 ,
        status_6 => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Handle_Encoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Handle_Encoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Handle_Encoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1251\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251_split\
        );
        Output = \Handle_Encoder:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_1203\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1203_split\
        );
        Output = \Handle_Encoder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Net_611\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * !\Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Net_530\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_42 ,
        status_3 => \QuadDec_1:bQuadDec:error\ ,
        status_2 => \QuadDec_1:Net_1260\ ,
        status_1 => \QuadDec_1:Net_611\ ,
        status_0 => \QuadDec_1:Net_530\ ,
        interrupt => Net_1435 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\
            + \Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }
}

controlcell: Name =\PWM_Brake:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_120 ,
        control_7 => \PWM_Brake:PWMUDB:control_7\ ,
        control_6 => \PWM_Brake:PWMUDB:control_6\ ,
        control_5 => \PWM_Brake:PWMUDB:control_5\ ,
        control_4 => \PWM_Brake:PWMUDB:control_4\ ,
        control_3 => \PWM_Brake:PWMUDB:control_3\ ,
        control_2 => \PWM_Brake:PWMUDB:control_2\ ,
        control_1 => \PWM_Brake:PWMUDB:control_1\ ,
        control_0 => \PWM_Brake:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !MODIN2_0
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !Net_188_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_188_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !MODIN2_0
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !Net_188_SYNCOUT
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_189 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Net_1260\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:error\
            + !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_2 => \Handle_Encoder:Net_1251\ ,
        cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

synccell: Name =Rx_RPi(0)_SYNC
    PORT MAP (
        in => Net_188 ,
        out => Net_188_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN2_1, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !MODIN2_1 * 
              MODIN2_0 * Net_188_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN2_1 * 
              !MODIN2_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN2_1 * 
              !Net_188_SYNCOUT
        );
        Output = MODIN2_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN2_1
            + MODIN2_0 * Net_188_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN2_0, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !MODIN2_0 * 
              Net_188_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN2_0 * 
              !Net_188_SYNCOUT
        );
        Output = MODIN2_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_188_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => MODIN5_6 ,
        count_5 => MODIN5_5 ,
        count_4 => MODIN5_4 ,
        count_3 => MODIN5_3 ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Brake:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = \PWM_Brake:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Brake:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:runmode_enable\ * \PWM_Brake:PWMUDB:tc_i\
        );
        Output = \PWM_Brake:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Brake:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Brake:PWMUDB:prevCompare1\ * \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = \PWM_Brake:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_183, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_183 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Brake:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_2 => \PWM_Brake:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Brake:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Brake:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Brake:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Brake:PWMUDB:status_3\ ,
        chain_in => \PWM_Brake:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Brake:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_120 ,
        status_3 => \PWM_Brake:PWMUDB:status_3\ ,
        status_2 => \PWM_Brake:PWMUDB:status_2\ ,
        status_0 => \PWM_Brake:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\
            + \Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_39
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1432
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Handle_Encoder:Net_1260\ * \Handle_Encoder:Net_1203\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_42 ,
        control_7 => \Handle_Encoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Handle_Encoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Handle_Encoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Handle_Encoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Handle_Encoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Handle_Encoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Handle_Encoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Handle_Encoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1431
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_40
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =CMG_UART_Rx_ISR
        PORT MAP (
            interrupt => Net_2387 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Hall_Interrupt_Front
        PORT MAP (
            interrupt => Net_2341 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Hall_Interrupt_Rear
        PORT MAP (
            interrupt => Net_2344 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =Rpi_Tx_Interrupt
        PORT MAP (
            interrupt => Net_189 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =SBUS_Interrupt
        PORT MAP (
            interrupt => Net_302 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =Timer_Interrupt
        PORT MAP (
            interrupt => Net_293_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\QuadDec_1:isr\
        PORT MAP (
            interrupt => Net_1435 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_2339 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Speed_Control_Interrupt
        PORT MAP (
            interrupt => Net_2345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_2351 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = CMG_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CMG_Tx(0)__PA ,
        pin_input => Net_2380 ,
        pad => CMG_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Encoder_B(0)__PA ,
        fb => Net_1432 ,
        pad => Motor_Encoder_B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Encoder_A(0)__PA ,
        fb => Net_1431 ,
        pad => Motor_Encoder_A(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Handle_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Handle_Encoder_B(0)__PA ,
        fb => Net_40 ,
        pad => Handle_Encoder_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Handle_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Handle_Encoder_A(0)__PA ,
        fb => Net_39 ,
        pad => Handle_Encoder_A(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_SBUS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_SBUS(0)__PA ,
        fb => Net_79 ,
        pad => Rx_SBUS(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Brake_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Brake_PWM(0)__PA ,
        pin_input => Net_371 ,
        pad => Brake_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TestPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TestPin(0)__PA ,
        pad => TestPin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW(0)__PA ,
        pad => SW(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Steering_Dir(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Steering_Dir(0)__PA ,
        pad => Steering_Dir(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Steering_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Steering_PWM(0)__PA ,
        pin_input => Net_273 ,
        pad => Steering_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RearHall_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RearHall_Pin(0)__PA ,
        fb => Net_2343 ,
        pad => RearHall_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = FrontHall_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FrontHall_Pin(0)__PA ,
        fb => Net_2340 ,
        pad => FrontHall_Pin(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = Rx_RPi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_RPi(0)__PA ,
        fb => Net_188 ,
        pad => Rx_RPi(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Throttle_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Throttle_Pin(0)__PA ,
        analog_term => Net_1309 ,
        pad => Throttle_Pin(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Tx_RPi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilities: DIGITAL, ROUTABLE, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_RPi(0)__PA ,
        pin_input => Net_183 ,
        pad => Tx_RPi(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=3]: 
Pin : Name = CMG_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CMG_Rx(0)__PA ,
        fb => Net_2385 ,
        pad => CMG_Rx(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_325 ,
            dclk_0 => Net_325_local ,
            dclk_glb_1 => Net_42 ,
            dclk_1 => Net_42_local ,
            dclk_glb_2 => Net_120 ,
            dclk_2 => Net_120_local ,
            dclk_glb_3 => Net_50 ,
            dclk_3 => Net_50_local ,
            dclk_glb_4 => \UART:Net_9\ ,
            dclk_4 => \UART:Net_9_local\ ,
            dclk_glb_5 => \CMG_UART:Net_9\ ,
            dclk_5 => \CMG_UART:Net_9_local\ ,
            dclk_glb_6 => Net_629 ,
            dclk_6 => Net_629_local ,
            dclk_glb_7 => Net_293 ,
            dclk_7 => Net_293_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Speed_Timer:TimerHW\
        PORT MAP (
            clock => Net_293 ,
            enable => __ONE__ ,
            tc => \Speed_Timer:Net_51\ ,
            cmp => \Speed_Timer:Net_261\ ,
            irq => Net_2345 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Steering_Timer:TimerHW\
        PORT MAP (
            clock => Net_293 ,
            enable => __ONE__ ,
            tc => \Steering_Timer:Net_51\ ,
            cmp => \Steering_Timer:Net_261\ ,
            irq => Net_2351 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_224 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\Throttle:viDAC8\
        PORT MAP (
            vout => Net_1296 ,
            iout => \Throttle:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Opamp_Throttle:ABuf\
        PORT MAP (
            vplus => Net_1296 ,
            vminus => Net_1309 ,
            vout => Net_1309 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+-----------------
   0 |   1 |       |      NONE |         CMOS_OUT |           CMG_Tx(0) | In(Net_2380)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  Motor_Encoder_B(0) | FB(Net_1432)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |  Motor_Encoder_A(0) | FB(Net_1431)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Handle_Encoder_B(0) | FB(Net_40)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Handle_Encoder_A(0) | FB(Net_39)
-----+-----+-------+-----------+------------------+---------------------+-----------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_SBUS(0) | FB(Net_79)
-----+-----+-------+-----------+------------------+---------------------+-----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |        Brake_PWM(0) | In(Net_371)
     |   1 |     * |      NONE |         CMOS_OUT |          TestPin(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |               SW(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |     Steering_Dir(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |     Steering_PWM(0) | In(Net_273)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     RearHall_Pin(0) | FB(Net_2343)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |    FrontHall_Pin(0) | FB(Net_2340)
-----+-----+-------+-----------+------------------+---------------------+-----------------
   3 |   3 |     * |      NONE |     HI_Z_DIGITAL |           Rx_RPi(0) | FB(Net_188)
     |   7 |     * |      NONE |      HI_Z_ANALOG |     Throttle_Pin(0) | Analog(Net_1309)
-----+-----+-------+-----------+------------------+---------------------+-----------------
  12 |   2 |     * |      NONE |         CMOS_OUT |           Tx_RPi(0) | In(Net_183)
-----+-----+-------+-----------+------------------+---------------------+-----------------
  15 |   3 |       |      NONE |     HI_Z_DIGITAL |           CMG_Rx(0) | FB(Net_2385)
------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.083ms
Digital Placement phase: Elapsed time ==> 3s.632ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Balance_r.vh2" --pcf-path "Balance.pco" --des-name "Balance" --dsf-path "Balance.dsf" --sdc-path "Balance.sdc" --lib-path "Balance_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.946ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.183ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Balance_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.728ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.224ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.580ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.581ms
API generation phase: Elapsed time ==> 2s.624ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.000ms
