<stg><name>sha256_transform</name>


<trans_list>

<trans id="183" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_state_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_7_read)

]]></Node>
<StgValue><ssdm name="ctx_state_7_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ctx_state_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_6_read)

]]></Node>
<StgValue><ssdm name="ctx_state_6_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %ctx_state_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_5_read)

]]></Node>
<StgValue><ssdm name="ctx_state_5_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %ctx_state_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_4_read)

]]></Node>
<StgValue><ssdm name="ctx_state_4_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %ctx_state_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_3_read)

]]></Node>
<StgValue><ssdm name="ctx_state_3_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %ctx_state_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_2_read)

]]></Node>
<StgValue><ssdm name="ctx_state_2_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %ctx_state_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_1_read)

]]></Node>
<StgValue><ssdm name="ctx_state_1_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %ctx_state_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_0_read)

]]></Node>
<StgValue><ssdm name="ctx_state_0_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:8  %m = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="m"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %0 ], [ %add_ln34, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i7 [ 0, %0 ], [ %j, %2 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln34 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %add_ln34 = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln34, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln36 = zext i7 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data_addr = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
:2  %data_load = load i8* %data_addr, align 1

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="7">
<![CDATA[
:3  %trunc_ln34 = trunc i7 %j_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %or_ln36 = or i6 %trunc_ln34, 1

]]></Node>
<StgValue><ssdm name="or_ln36"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
:5  %zext_ln36_1 = zext i6 %or_ln36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %data_addr_1 = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="6">
<![CDATA[
:7  %data_load_1 = load i8* %data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:20  %j = add i7 4, %j_0

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
:2  %data_load = load i8* %data_addr, align 1

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="6">
<![CDATA[
:7  %data_load_1 = load i8* %data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %or_ln36_1 = or i6 %trunc_ln34, 2

]]></Node>
<StgValue><ssdm name="or_ln36_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="6">
<![CDATA[
:9  %zext_ln36_2 = zext i6 %or_ln36_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %data_addr_2 = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="6">
<![CDATA[
:11  %data_load_2 = load i8* %data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %or_ln36_2 = or i6 %trunc_ln34, 3

]]></Node>
<StgValue><ssdm name="or_ln36_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="6">
<![CDATA[
:13  %zext_ln36_3 = zext i6 %or_ln36_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %data_addr_3 = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="data_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="6">
<![CDATA[
:15  %data_load_3 = load i8* %data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="6">
<![CDATA[
:11  %data_load_2 = load i8* %data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="6">
<![CDATA[
:15  %data_load_3 = load i8* %data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:16  %or_ln36_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_load, i8 %data_load_1, i8 %data_load_2, i8 %data_load_3)

]]></Node>
<StgValue><ssdm name="or_ln36_5"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
:17  %zext_ln36_4 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %m_addr = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="m_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:19  store i32 %or_ln36_5, i32* %m_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i7 [ %i, %3 ], [ 16, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln38 = icmp eq i7 %i_1, -64

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln38, label %.preheader8.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln40 = add i7 -2, %i_1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln40 = zext i7 %add_ln40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %m_addr_1 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="m_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
:3  %m_load = load i32* %m_addr_1, align 4

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %add_ln40_1 = add i7 -7, %i_1

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="7">
<![CDATA[
:15  %zext_ln40_1 = zext i7 %add_ln40_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %m_addr_2 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="m_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
:17  %m_load_1 = load i32* %m_addr_2, align 4

]]></Node>
<StgValue><ssdm name="m_load_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
:3  %m_load = load i32* %m_addr_1, align 4

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
:17  %m_load_1 = load i32* %m_addr_2, align 4

]]></Node>
<StgValue><ssdm name="m_load_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18  %add_ln40_2 = add i7 -15, %i_1

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="7">
<![CDATA[
:19  %zext_ln40_2 = zext i7 %add_ln40_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %m_addr_3 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="m_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
:21  %m_load_2 = load i32* %m_addr_3, align 4

]]></Node>
<StgValue><ssdm name="m_load_2"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:32  %add_ln40_3 = add i7 -16, %i_1

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="7">
<![CDATA[
:33  %zext_ln40_3 = zext i7 %add_ln40_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %m_addr_4 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="m_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
:35  %m_load_3 = load i32* %m_addr_4, align 4

]]></Node>
<StgValue><ssdm name="m_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %lshr_ln = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_load, i32 17, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="32">
<![CDATA[
:5  %trunc_ln40 = trunc i32 %m_load to i17

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
:6  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln40, i15 %lshr_ln)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %lshr_ln40_1 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_load, i32 19, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln40_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="32">
<![CDATA[
:8  %trunc_ln40_1 = trunc i32 %m_load to i19

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:9  %or_ln40_1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln40_1, i13 %lshr_ln40_1)

]]></Node>
<StgValue><ssdm name="or_ln40_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %lshr_ln40_2 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_load, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln40_2"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="22">
<![CDATA[
:11  %zext_ln40_5 = zext i22 %lshr_ln40_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %xor_ln40 = xor i32 %zext_ln40_5, %or_ln40_1

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %xor_ln40_1 = xor i32 %xor_ln40, %or_ln

]]></Node>
<StgValue><ssdm name="xor_ln40_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
:21  %m_load_2 = load i32* %m_addr_3, align 4

]]></Node>
<StgValue><ssdm name="m_load_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %lshr_ln40_3 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_load_2, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln40_3"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="32">
<![CDATA[
:23  %trunc_ln40_2 = trunc i32 %m_load_2 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln40_2"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
:24  %or_ln40_2 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln40_2, i25 %lshr_ln40_3)

]]></Node>
<StgValue><ssdm name="or_ln40_2"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %lshr_ln40_4 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_load_2, i32 18, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln40_4"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="32">
<![CDATA[
:26  %trunc_ln40_3 = trunc i32 %m_load_2 to i18

]]></Node>
<StgValue><ssdm name="trunc_ln40_3"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
:27  %or_ln40_3 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln40_3, i14 %lshr_ln40_4)

]]></Node>
<StgValue><ssdm name="or_ln40_3"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %lshr_ln40_5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_load_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln40_5"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="29">
<![CDATA[
:29  %zext_ln40_6 = zext i29 %lshr_ln40_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %xor_ln40_2 = xor i32 %zext_ln40_6, %or_ln40_3

]]></Node>
<StgValue><ssdm name="xor_ln40_2"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %xor_ln40_3 = xor i32 %xor_ln40_2, %or_ln40_2

]]></Node>
<StgValue><ssdm name="xor_ln40_3"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
:35  %m_load_3 = load i32* %m_addr_4, align 4

]]></Node>
<StgValue><ssdm name="m_load_3"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %add_ln40_5 = add i32 %xor_ln40_1, %xor_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %add_ln40_4 = add i32 %m_load_1, %m_load_3

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %add_ln40_6 = add i32 %add_ln40_5, %add_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="7">
<![CDATA[
:39  %zext_ln40_4 = zext i7 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %m_addr_5 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="m_addr_5"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:41  store i32 %add_ln40_6, i32* %m_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:42  %i = add i7 1, %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader8:0  %h_0 = phi i32 [ %h, %4 ], [ %ctx_state_7_read_1, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader8:1  %h = phi i32 [ %g, %4 ], [ %ctx_state_6_read_1, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader8:2  %g = phi i32 [ %f, %4 ], [ %ctx_state_5_read_1, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader8:3  %f = phi i32 [ %e, %4 ], [ %ctx_state_4_read_1, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader8:4  %d_0 = phi i32 [ %d, %4 ], [ %ctx_state_3_read_1, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="d_0"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader8:5  %d = phi i32 [ %c, %4 ], [ %ctx_state_2_read_1, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader8:6  %c = phi i32 [ %b, %4 ], [ %ctx_state_1_read_1, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader8:7  %b = phi i32 [ %a, %4 ], [ %ctx_state_0_read_1, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader8:8  %i_2 = phi i7 [ %i_3, %4 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:9  %icmp_ln51 = icmp eq i7 %i_2, -64

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:11  %i_3 = add i7 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:12  br i1 %icmp_ln51, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %lshr_ln1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %f, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="32">
<![CDATA[
:1  %trunc_ln53 = trunc i32 %f to i6

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:2  %or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln53, i26 %lshr_ln1)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %lshr_ln53_1 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %f, i32 11, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln53_1"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="32">
<![CDATA[
:4  %trunc_ln53_1 = trunc i32 %f to i11

]]></Node>
<StgValue><ssdm name="trunc_ln53_1"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
:5  %or_ln53_1 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln53_1, i21 %lshr_ln53_1)

]]></Node>
<StgValue><ssdm name="or_ln53_1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %lshr_ln53_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %f, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln53_2"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="25" op_0_bw="32">
<![CDATA[
:7  %trunc_ln53_2 = trunc i32 %f to i25

]]></Node>
<StgValue><ssdm name="trunc_ln53_2"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:8  %or_ln53_2 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln53_2, i7 %lshr_ln53_2)

]]></Node>
<StgValue><ssdm name="or_ln53_2"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %xor_ln53 = xor i32 %or_ln1, %or_ln53_1

]]></Node>
<StgValue><ssdm name="xor_ln53"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %xor_ln53_1 = xor i32 %xor_ln53, %or_ln53_2

]]></Node>
<StgValue><ssdm name="xor_ln53_1"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %and_ln53 = and i32 %f, %g

]]></Node>
<StgValue><ssdm name="and_ln53"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %xor_ln53_2 = xor i32 %f, -1

]]></Node>
<StgValue><ssdm name="xor_ln53_2"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %and_ln53_1 = and i32 %h, %xor_ln53_2

]]></Node>
<StgValue><ssdm name="and_ln53_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %xor_ln53_3 = xor i32 %and_ln53, %and_ln53_1

]]></Node>
<StgValue><ssdm name="xor_ln53_3"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="7">
<![CDATA[
:15  %zext_ln53 = zext i7 %i_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %k_addr = getelementptr inbounds [64 x i32]* @k, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="k_addr"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
:17  %k_load = load i32* %k_addr, align 4

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %m_addr_6 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="m_addr_6"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
:19  %m_load_4 = load i32* %m_addr_6, align 4

]]></Node>
<StgValue><ssdm name="m_load_4"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %add_ln53_1 = add i32 %xor_ln53_1, %xor_ln53_3

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %add_ln53_2 = add i32 %add_ln53_1, %h_0

]]></Node>
<StgValue><ssdm name="add_ln53_2"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %xor_ln54_2 = xor i32 %c, %d

]]></Node>
<StgValue><ssdm name="xor_ln54_2"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %and_ln54 = and i32 %b, %xor_ln54_2

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %and_ln54_1 = and i32 %c, %d

]]></Node>
<StgValue><ssdm name="and_ln54_1"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %xor_ln54_3 = xor i32 %and_ln54, %and_ln54_1

]]></Node>
<StgValue><ssdm name="xor_ln54_3"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln65 = add i32 %b, %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln66 = add i32 %c, %ctx_state_1_read_1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln67 = add i32 %d, %ctx_state_2_read_1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln68 = add i32 %d_0, %ctx_state_3_read_1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln69 = add i32 %f, %ctx_state_4_read_1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln70 = add i32 %g, %ctx_state_5_read_1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln71 = add i32 %h, %ctx_state_6_read_1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln72 = add i32 %h_0, %ctx_state_7_read_1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:8  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %add_ln65, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:9  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %add_ln66, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:10  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %add_ln67, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:11  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %add_ln68, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:12  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %add_ln69, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:13  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %add_ln70, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:14  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %add_ln71, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:15  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %add_ln72, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="256">
<![CDATA[
:16  ret { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln73"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
:17  %k_load = load i32* %k_addr, align 4

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
:19  %m_load_4 = load i32* %m_addr_6, align 4

]]></Node>
<StgValue><ssdm name="m_load_4"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %add_ln53 = add i32 %k_load, %m_load_4

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %t1 = add i32 %add_ln53_2, %add_ln53

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %lshr_ln2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="32">
<![CDATA[
:25  %trunc_ln54 = trunc i32 %b to i2

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
:26  %or_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln54, i30 %lshr_ln2)

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %lshr_ln54_1 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %b, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln54_1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="32">
<![CDATA[
:28  %trunc_ln54_1 = trunc i32 %b to i13

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
:29  %or_ln54_1 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln54_1, i19 %lshr_ln54_1)

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %lshr_ln54_2 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %b, i32 22, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln54_2"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="22" op_0_bw="32">
<![CDATA[
:31  %trunc_ln54_2 = trunc i32 %b to i22

]]></Node>
<StgValue><ssdm name="trunc_ln54_2"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:32  %or_ln54_2 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln54_2, i10 %lshr_ln54_2)

]]></Node>
<StgValue><ssdm name="or_ln54_2"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %xor_ln54 = xor i32 %or_ln2, %or_ln54_1

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %xor_ln54_1 = xor i32 %xor_ln54, %or_ln54_2

]]></Node>
<StgValue><ssdm name="xor_ln54_1"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %e = add i32 %t1, %d_0

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %add_ln62 = add i32 %xor_ln54_3, %t1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %a = add i32 %add_ln62, %xor_ln54_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="199" name="ctx_state_0_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ctx_state_0_read"/></StgValue>
</port>
<port id="200" name="ctx_state_1_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ctx_state_1_read"/></StgValue>
</port>
<port id="201" name="ctx_state_2_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ctx_state_2_read"/></StgValue>
</port>
<port id="202" name="ctx_state_3_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ctx_state_3_read"/></StgValue>
</port>
<port id="203" name="ctx_state_4_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ctx_state_4_read"/></StgValue>
</port>
<port id="204" name="ctx_state_5_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ctx_state_5_read"/></StgValue>
</port>
<port id="205" name="ctx_state_6_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ctx_state_6_read"/></StgValue>
</port>
<port id="206" name="ctx_state_7_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ctx_state_7_read"/></StgValue>
</port>
<port id="207" name="data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="208" name="k" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="210" from="_ssdm_op_Read.ap_auto.i32" to="ctx_state_7_read_1" fromId="209" toId="12">
</dataflow>
<dataflow id="211" from="ctx_state_7_read" to="ctx_state_7_read_1" fromId="206" toId="12">
</dataflow>
<dataflow id="212" from="_ssdm_op_Read.ap_auto.i32" to="ctx_state_6_read_1" fromId="209" toId="13">
</dataflow>
<dataflow id="213" from="ctx_state_6_read" to="ctx_state_6_read_1" fromId="205" toId="13">
</dataflow>
<dataflow id="214" from="_ssdm_op_Read.ap_auto.i32" to="ctx_state_5_read_1" fromId="209" toId="14">
</dataflow>
<dataflow id="215" from="ctx_state_5_read" to="ctx_state_5_read_1" fromId="204" toId="14">
</dataflow>
<dataflow id="216" from="_ssdm_op_Read.ap_auto.i32" to="ctx_state_4_read_1" fromId="209" toId="15">
</dataflow>
<dataflow id="217" from="ctx_state_4_read" to="ctx_state_4_read_1" fromId="203" toId="15">
</dataflow>
<dataflow id="218" from="_ssdm_op_Read.ap_auto.i32" to="ctx_state_3_read_1" fromId="209" toId="16">
</dataflow>
<dataflow id="219" from="ctx_state_3_read" to="ctx_state_3_read_1" fromId="202" toId="16">
</dataflow>
<dataflow id="220" from="_ssdm_op_Read.ap_auto.i32" to="ctx_state_2_read_1" fromId="209" toId="17">
</dataflow>
<dataflow id="221" from="ctx_state_2_read" to="ctx_state_2_read_1" fromId="201" toId="17">
</dataflow>
<dataflow id="222" from="_ssdm_op_Read.ap_auto.i32" to="ctx_state_1_read_1" fromId="209" toId="18">
</dataflow>
<dataflow id="223" from="ctx_state_1_read" to="ctx_state_1_read_1" fromId="200" toId="18">
</dataflow>
<dataflow id="224" from="_ssdm_op_Read.ap_auto.i32" to="ctx_state_0_read_1" fromId="209" toId="19">
</dataflow>
<dataflow id="225" from="ctx_state_0_read" to="ctx_state_0_read_1" fromId="199" toId="19">
</dataflow>
<dataflow id="227" from="StgValue_226" to="m" fromId="226" toId="20">
</dataflow>
<dataflow id="229" from="StgValue_228" to="i_0" fromId="228" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="230" from="br_ln34" to="i_0" fromId="21" toId="22">
</dataflow>
<dataflow id="231" from="add_ln34" to="i_0" fromId="26" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="232" from="br_ln34" to="i_0" fromId="54" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="234" from="StgValue_233" to="j_0" fromId="233" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="235" from="br_ln34" to="j_0" fromId="21" toId="23">
</dataflow>
<dataflow id="236" from="j" to="j_0" fromId="36" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="br_ln34" to="j_0" fromId="54" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="238" from="i_0" to="icmp_ln34" fromId="22" toId="24">
</dataflow>
<dataflow id="240" from="StgValue_239" to="icmp_ln34" fromId="239" toId="24">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="241" toId="25">
</dataflow>
<dataflow id="244" from="StgValue_243" to="speclooptripcount_ln0" fromId="243" toId="25">
</dataflow>
<dataflow id="245" from="StgValue_243" to="speclooptripcount_ln0" fromId="243" toId="25">
</dataflow>
<dataflow id="246" from="StgValue_243" to="speclooptripcount_ln0" fromId="243" toId="25">
</dataflow>
<dataflow id="247" from="i_0" to="add_ln34" fromId="22" toId="26">
</dataflow>
<dataflow id="249" from="StgValue_248" to="add_ln34" fromId="248" toId="26">
</dataflow>
<dataflow id="250" from="icmp_ln34" to="br_ln34" fromId="24" toId="27">
</dataflow>
<dataflow id="251" from="j_0" to="zext_ln36" fromId="23" toId="28">
</dataflow>
<dataflow id="252" from="data" to="data_addr" fromId="207" toId="29">
</dataflow>
<dataflow id="254" from="StgValue_253" to="data_addr" fromId="253" toId="29">
</dataflow>
<dataflow id="255" from="zext_ln36" to="data_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="256" from="data_addr" to="data_load" fromId="29" toId="30">
</dataflow>
<dataflow id="257" from="j_0" to="trunc_ln34" fromId="23" toId="31">
</dataflow>
<dataflow id="258" from="trunc_ln34" to="or_ln36" fromId="31" toId="32">
</dataflow>
<dataflow id="260" from="StgValue_259" to="or_ln36" fromId="259" toId="32">
</dataflow>
<dataflow id="261" from="or_ln36" to="zext_ln36_1" fromId="32" toId="33">
</dataflow>
<dataflow id="262" from="data" to="data_addr_1" fromId="207" toId="34">
</dataflow>
<dataflow id="263" from="StgValue_253" to="data_addr_1" fromId="253" toId="34">
</dataflow>
<dataflow id="264" from="zext_ln36_1" to="data_addr_1" fromId="33" toId="34">
</dataflow>
<dataflow id="265" from="data_addr_1" to="data_load_1" fromId="34" toId="35">
</dataflow>
<dataflow id="267" from="StgValue_266" to="j" fromId="266" toId="36">
</dataflow>
<dataflow id="268" from="j_0" to="j" fromId="23" toId="36">
</dataflow>
<dataflow id="269" from="data_addr" to="data_load" fromId="29" toId="38">
</dataflow>
<dataflow id="270" from="data_addr_1" to="data_load_1" fromId="34" toId="39">
</dataflow>
<dataflow id="271" from="trunc_ln34" to="or_ln36_1" fromId="31" toId="40">
</dataflow>
<dataflow id="273" from="StgValue_272" to="or_ln36_1" fromId="272" toId="40">
</dataflow>
<dataflow id="274" from="or_ln36_1" to="zext_ln36_2" fromId="40" toId="41">
</dataflow>
<dataflow id="275" from="data" to="data_addr_2" fromId="207" toId="42">
</dataflow>
<dataflow id="276" from="StgValue_253" to="data_addr_2" fromId="253" toId="42">
</dataflow>
<dataflow id="277" from="zext_ln36_2" to="data_addr_2" fromId="41" toId="42">
</dataflow>
<dataflow id="278" from="data_addr_2" to="data_load_2" fromId="42" toId="43">
</dataflow>
<dataflow id="279" from="trunc_ln34" to="or_ln36_2" fromId="31" toId="44">
</dataflow>
<dataflow id="281" from="StgValue_280" to="or_ln36_2" fromId="280" toId="44">
</dataflow>
<dataflow id="282" from="or_ln36_2" to="zext_ln36_3" fromId="44" toId="45">
</dataflow>
<dataflow id="283" from="data" to="data_addr_3" fromId="207" toId="46">
</dataflow>
<dataflow id="284" from="StgValue_253" to="data_addr_3" fromId="253" toId="46">
</dataflow>
<dataflow id="285" from="zext_ln36_3" to="data_addr_3" fromId="45" toId="46">
</dataflow>
<dataflow id="286" from="data_addr_3" to="data_load_3" fromId="46" toId="47">
</dataflow>
<dataflow id="287" from="data_addr_2" to="data_load_2" fromId="42" toId="48">
</dataflow>
<dataflow id="288" from="data_addr_3" to="data_load_3" fromId="46" toId="49">
</dataflow>
<dataflow id="290" from="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8" to="or_ln36_5" fromId="289" toId="50">
</dataflow>
<dataflow id="291" from="data_load" to="or_ln36_5" fromId="38" toId="50">
</dataflow>
<dataflow id="292" from="data_load_1" to="or_ln36_5" fromId="39" toId="50">
</dataflow>
<dataflow id="293" from="data_load_2" to="or_ln36_5" fromId="48" toId="50">
</dataflow>
<dataflow id="294" from="data_load_3" to="or_ln36_5" fromId="49" toId="50">
</dataflow>
<dataflow id="295" from="i_0" to="zext_ln36_4" fromId="22" toId="51">
</dataflow>
<dataflow id="296" from="m" to="m_addr" fromId="20" toId="52">
</dataflow>
<dataflow id="297" from="StgValue_253" to="m_addr" fromId="253" toId="52">
</dataflow>
<dataflow id="298" from="zext_ln36_4" to="m_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="299" from="or_ln36_5" to="store_ln36" fromId="50" toId="53">
</dataflow>
<dataflow id="300" from="m_addr" to="store_ln36" fromId="52" toId="53">
</dataflow>
<dataflow id="301" from="i" to="i_1" fromId="106" toId="55">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="302" from="br_ln38" to="i_1" fromId="107" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="304" from="StgValue_303" to="i_1" fromId="303" toId="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="305" from="br_ln38" to="i_1" fromId="37" toId="55">
</dataflow>
<dataflow id="306" from="i_1" to="icmp_ln38" fromId="55" toId="56">
</dataflow>
<dataflow id="308" from="StgValue_307" to="icmp_ln38" fromId="307" toId="56">
</dataflow>
<dataflow id="309" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="241" toId="57">
</dataflow>
<dataflow id="311" from="StgValue_310" to="speclooptripcount_ln0" fromId="310" toId="57">
</dataflow>
<dataflow id="312" from="StgValue_310" to="speclooptripcount_ln0" fromId="310" toId="57">
</dataflow>
<dataflow id="313" from="StgValue_310" to="speclooptripcount_ln0" fromId="310" toId="57">
</dataflow>
<dataflow id="314" from="icmp_ln38" to="br_ln38" fromId="56" toId="58">
</dataflow>
<dataflow id="316" from="StgValue_315" to="add_ln40" fromId="315" toId="59">
</dataflow>
<dataflow id="317" from="i_1" to="add_ln40" fromId="55" toId="59">
</dataflow>
<dataflow id="318" from="add_ln40" to="zext_ln40" fromId="59" toId="60">
</dataflow>
<dataflow id="319" from="m" to="m_addr_1" fromId="20" toId="61">
</dataflow>
<dataflow id="320" from="StgValue_253" to="m_addr_1" fromId="253" toId="61">
</dataflow>
<dataflow id="321" from="zext_ln40" to="m_addr_1" fromId="60" toId="61">
</dataflow>
<dataflow id="322" from="m_addr_1" to="m_load" fromId="61" toId="62">
</dataflow>
<dataflow id="324" from="StgValue_323" to="add_ln40_1" fromId="323" toId="63">
</dataflow>
<dataflow id="325" from="i_1" to="add_ln40_1" fromId="55" toId="63">
</dataflow>
<dataflow id="326" from="add_ln40_1" to="zext_ln40_1" fromId="63" toId="64">
</dataflow>
<dataflow id="327" from="m" to="m_addr_2" fromId="20" toId="65">
</dataflow>
<dataflow id="328" from="StgValue_253" to="m_addr_2" fromId="253" toId="65">
</dataflow>
<dataflow id="329" from="zext_ln40_1" to="m_addr_2" fromId="64" toId="65">
</dataflow>
<dataflow id="330" from="m_addr_2" to="m_load_1" fromId="65" toId="66">
</dataflow>
<dataflow id="331" from="m_addr_1" to="m_load" fromId="61" toId="68">
</dataflow>
<dataflow id="332" from="m_addr_2" to="m_load_1" fromId="65" toId="69">
</dataflow>
<dataflow id="334" from="StgValue_333" to="add_ln40_2" fromId="333" toId="70">
</dataflow>
<dataflow id="335" from="i_1" to="add_ln40_2" fromId="55" toId="70">
</dataflow>
<dataflow id="336" from="add_ln40_2" to="zext_ln40_2" fromId="70" toId="71">
</dataflow>
<dataflow id="337" from="m" to="m_addr_3" fromId="20" toId="72">
</dataflow>
<dataflow id="338" from="StgValue_253" to="m_addr_3" fromId="253" toId="72">
</dataflow>
<dataflow id="339" from="zext_ln40_2" to="m_addr_3" fromId="71" toId="72">
</dataflow>
<dataflow id="340" from="m_addr_3" to="m_load_2" fromId="72" toId="73">
</dataflow>
<dataflow id="342" from="StgValue_341" to="add_ln40_3" fromId="341" toId="74">
</dataflow>
<dataflow id="343" from="i_1" to="add_ln40_3" fromId="55" toId="74">
</dataflow>
<dataflow id="344" from="add_ln40_3" to="zext_ln40_3" fromId="74" toId="75">
</dataflow>
<dataflow id="345" from="m" to="m_addr_4" fromId="20" toId="76">
</dataflow>
<dataflow id="346" from="StgValue_253" to="m_addr_4" fromId="253" toId="76">
</dataflow>
<dataflow id="347" from="zext_ln40_3" to="m_addr_4" fromId="75" toId="76">
</dataflow>
<dataflow id="348" from="m_addr_4" to="m_load_3" fromId="76" toId="77">
</dataflow>
<dataflow id="350" from="_ssdm_op_PartSelect.i15.i32.i32.i32" to="lshr_ln" fromId="349" toId="78">
</dataflow>
<dataflow id="351" from="m_load" to="lshr_ln" fromId="68" toId="78">
</dataflow>
<dataflow id="353" from="StgValue_352" to="lshr_ln" fromId="352" toId="78">
</dataflow>
<dataflow id="355" from="StgValue_354" to="lshr_ln" fromId="354" toId="78">
</dataflow>
<dataflow id="356" from="m_load" to="trunc_ln40" fromId="68" toId="79">
</dataflow>
<dataflow id="358" from="_ssdm_op_BitConcatenate.i32.i17.i15" to="or_ln" fromId="357" toId="80">
</dataflow>
<dataflow id="359" from="trunc_ln40" to="or_ln" fromId="79" toId="80">
</dataflow>
<dataflow id="360" from="lshr_ln" to="or_ln" fromId="78" toId="80">
</dataflow>
<dataflow id="362" from="_ssdm_op_PartSelect.i13.i32.i32.i32" to="lshr_ln40_1" fromId="361" toId="81">
</dataflow>
<dataflow id="363" from="m_load" to="lshr_ln40_1" fromId="68" toId="81">
</dataflow>
<dataflow id="365" from="StgValue_364" to="lshr_ln40_1" fromId="364" toId="81">
</dataflow>
<dataflow id="366" from="StgValue_354" to="lshr_ln40_1" fromId="354" toId="81">
</dataflow>
<dataflow id="367" from="m_load" to="trunc_ln40_1" fromId="68" toId="82">
</dataflow>
<dataflow id="369" from="_ssdm_op_BitConcatenate.i32.i19.i13" to="or_ln40_1" fromId="368" toId="83">
</dataflow>
<dataflow id="370" from="trunc_ln40_1" to="or_ln40_1" fromId="82" toId="83">
</dataflow>
<dataflow id="371" from="lshr_ln40_1" to="or_ln40_1" fromId="81" toId="83">
</dataflow>
<dataflow id="373" from="_ssdm_op_PartSelect.i22.i32.i32.i32" to="lshr_ln40_2" fromId="372" toId="84">
</dataflow>
<dataflow id="374" from="m_load" to="lshr_ln40_2" fromId="68" toId="84">
</dataflow>
<dataflow id="376" from="StgValue_375" to="lshr_ln40_2" fromId="375" toId="84">
</dataflow>
<dataflow id="377" from="StgValue_354" to="lshr_ln40_2" fromId="354" toId="84">
</dataflow>
<dataflow id="378" from="lshr_ln40_2" to="zext_ln40_5" fromId="84" toId="85">
</dataflow>
<dataflow id="379" from="zext_ln40_5" to="xor_ln40" fromId="85" toId="86">
</dataflow>
<dataflow id="380" from="or_ln40_1" to="xor_ln40" fromId="83" toId="86">
</dataflow>
<dataflow id="381" from="xor_ln40" to="xor_ln40_1" fromId="86" toId="87">
</dataflow>
<dataflow id="382" from="or_ln" to="xor_ln40_1" fromId="80" toId="87">
</dataflow>
<dataflow id="383" from="m_addr_3" to="m_load_2" fromId="72" toId="88">
</dataflow>
<dataflow id="385" from="_ssdm_op_PartSelect.i25.i32.i32.i32" to="lshr_ln40_3" fromId="384" toId="89">
</dataflow>
<dataflow id="386" from="m_load_2" to="lshr_ln40_3" fromId="88" toId="89">
</dataflow>
<dataflow id="388" from="StgValue_387" to="lshr_ln40_3" fromId="387" toId="89">
</dataflow>
<dataflow id="389" from="StgValue_354" to="lshr_ln40_3" fromId="354" toId="89">
</dataflow>
<dataflow id="390" from="m_load_2" to="trunc_ln40_2" fromId="88" toId="90">
</dataflow>
<dataflow id="392" from="_ssdm_op_BitConcatenate.i32.i7.i25" to="or_ln40_2" fromId="391" toId="91">
</dataflow>
<dataflow id="393" from="trunc_ln40_2" to="or_ln40_2" fromId="90" toId="91">
</dataflow>
<dataflow id="394" from="lshr_ln40_3" to="or_ln40_2" fromId="89" toId="91">
</dataflow>
<dataflow id="396" from="_ssdm_op_PartSelect.i14.i32.i32.i32" to="lshr_ln40_4" fromId="395" toId="92">
</dataflow>
<dataflow id="397" from="m_load_2" to="lshr_ln40_4" fromId="88" toId="92">
</dataflow>
<dataflow id="399" from="StgValue_398" to="lshr_ln40_4" fromId="398" toId="92">
</dataflow>
<dataflow id="400" from="StgValue_354" to="lshr_ln40_4" fromId="354" toId="92">
</dataflow>
<dataflow id="401" from="m_load_2" to="trunc_ln40_3" fromId="88" toId="93">
</dataflow>
<dataflow id="403" from="_ssdm_op_BitConcatenate.i32.i18.i14" to="or_ln40_3" fromId="402" toId="94">
</dataflow>
<dataflow id="404" from="trunc_ln40_3" to="or_ln40_3" fromId="93" toId="94">
</dataflow>
<dataflow id="405" from="lshr_ln40_4" to="or_ln40_3" fromId="92" toId="94">
</dataflow>
<dataflow id="407" from="_ssdm_op_PartSelect.i29.i32.i32.i32" to="lshr_ln40_5" fromId="406" toId="95">
</dataflow>
<dataflow id="408" from="m_load_2" to="lshr_ln40_5" fromId="88" toId="95">
</dataflow>
<dataflow id="410" from="StgValue_409" to="lshr_ln40_5" fromId="409" toId="95">
</dataflow>
<dataflow id="411" from="StgValue_354" to="lshr_ln40_5" fromId="354" toId="95">
</dataflow>
<dataflow id="412" from="lshr_ln40_5" to="zext_ln40_6" fromId="95" toId="96">
</dataflow>
<dataflow id="413" from="zext_ln40_6" to="xor_ln40_2" fromId="96" toId="97">
</dataflow>
<dataflow id="414" from="or_ln40_3" to="xor_ln40_2" fromId="94" toId="97">
</dataflow>
<dataflow id="415" from="xor_ln40_2" to="xor_ln40_3" fromId="97" toId="98">
</dataflow>
<dataflow id="416" from="or_ln40_2" to="xor_ln40_3" fromId="91" toId="98">
</dataflow>
<dataflow id="417" from="m_addr_4" to="m_load_3" fromId="76" toId="99">
</dataflow>
<dataflow id="418" from="xor_ln40_1" to="add_ln40_5" fromId="87" toId="100">
</dataflow>
<dataflow id="419" from="xor_ln40_3" to="add_ln40_5" fromId="98" toId="100">
</dataflow>
<dataflow id="420" from="m_load_1" to="add_ln40_4" fromId="69" toId="101">
</dataflow>
<dataflow id="421" from="m_load_3" to="add_ln40_4" fromId="99" toId="101">
</dataflow>
<dataflow id="422" from="add_ln40_5" to="add_ln40_6" fromId="100" toId="102">
</dataflow>
<dataflow id="423" from="add_ln40_4" to="add_ln40_6" fromId="101" toId="102">
</dataflow>
<dataflow id="424" from="i_1" to="zext_ln40_4" fromId="55" toId="103">
</dataflow>
<dataflow id="425" from="m" to="m_addr_5" fromId="20" toId="104">
</dataflow>
<dataflow id="426" from="StgValue_253" to="m_addr_5" fromId="253" toId="104">
</dataflow>
<dataflow id="427" from="zext_ln40_4" to="m_addr_5" fromId="103" toId="104">
</dataflow>
<dataflow id="428" from="add_ln40_6" to="store_ln40" fromId="102" toId="105">
</dataflow>
<dataflow id="429" from="m_addr_5" to="store_ln40" fromId="104" toId="105">
</dataflow>
<dataflow id="431" from="StgValue_430" to="i" fromId="430" toId="106">
</dataflow>
<dataflow id="432" from="i_1" to="i" fromId="55" toId="106">
</dataflow>
<dataflow id="433" from="h" to="h_0" fromId="109" toId="108">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="434" from="br_ln51" to="h_0" fromId="182" toId="108">
<BackEdge/>
</dataflow>
<dataflow id="435" from="ctx_state_7_read_1" to="h_0" fromId="12" toId="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="436" from="br_ln51" to="h_0" fromId="67" toId="108">
</dataflow>
<dataflow id="437" from="g" to="h" fromId="110" toId="109">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="438" from="br_ln51" to="h" fromId="182" toId="109">
<BackEdge/>
</dataflow>
<dataflow id="439" from="ctx_state_6_read_1" to="h" fromId="13" toId="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="440" from="br_ln51" to="h" fromId="67" toId="109">
</dataflow>
<dataflow id="441" from="f" to="g" fromId="111" toId="110">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="442" from="br_ln51" to="g" fromId="182" toId="110">
<BackEdge/>
</dataflow>
<dataflow id="443" from="ctx_state_5_read_1" to="g" fromId="14" toId="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="444" from="br_ln51" to="g" fromId="67" toId="110">
</dataflow>
<dataflow id="445" from="e" to="f" fromId="179" toId="111">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="446" from="br_ln51" to="f" fromId="182" toId="111">
<BackEdge/>
</dataflow>
<dataflow id="447" from="ctx_state_4_read_1" to="f" fromId="15" toId="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="448" from="br_ln51" to="f" fromId="67" toId="111">
</dataflow>
<dataflow id="449" from="d" to="d_0" fromId="113" toId="112">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="450" from="br_ln51" to="d_0" fromId="182" toId="112">
<BackEdge/>
</dataflow>
<dataflow id="451" from="ctx_state_3_read_1" to="d_0" fromId="16" toId="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="452" from="br_ln51" to="d_0" fromId="67" toId="112">
</dataflow>
<dataflow id="453" from="c" to="d" fromId="114" toId="113">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="454" from="br_ln51" to="d" fromId="182" toId="113">
<BackEdge/>
</dataflow>
<dataflow id="455" from="ctx_state_2_read_1" to="d" fromId="17" toId="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="456" from="br_ln51" to="d" fromId="67" toId="113">
</dataflow>
<dataflow id="457" from="b" to="c" fromId="115" toId="114">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="458" from="br_ln51" to="c" fromId="182" toId="114">
<BackEdge/>
</dataflow>
<dataflow id="459" from="ctx_state_1_read_1" to="c" fromId="18" toId="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="460" from="br_ln51" to="c" fromId="67" toId="114">
</dataflow>
<dataflow id="461" from="a" to="b" fromId="181" toId="115">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="462" from="br_ln51" to="b" fromId="182" toId="115">
<BackEdge/>
</dataflow>
<dataflow id="463" from="ctx_state_0_read_1" to="b" fromId="19" toId="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="464" from="br_ln51" to="b" fromId="67" toId="115">
</dataflow>
<dataflow id="465" from="i_3" to="i_2" fromId="119" toId="116">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="466" from="br_ln51" to="i_2" fromId="182" toId="116">
<BackEdge/>
</dataflow>
<dataflow id="467" from="StgValue_233" to="i_2" fromId="233" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="468" from="br_ln51" to="i_2" fromId="67" toId="116">
</dataflow>
<dataflow id="469" from="i_2" to="icmp_ln51" fromId="116" toId="117">
</dataflow>
<dataflow id="470" from="StgValue_307" to="icmp_ln51" fromId="307" toId="117">
</dataflow>
<dataflow id="471" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="241" toId="118">
</dataflow>
<dataflow id="473" from="StgValue_472" to="speclooptripcount_ln0" fromId="472" toId="118">
</dataflow>
<dataflow id="474" from="StgValue_472" to="speclooptripcount_ln0" fromId="472" toId="118">
</dataflow>
<dataflow id="475" from="StgValue_472" to="speclooptripcount_ln0" fromId="472" toId="118">
</dataflow>
<dataflow id="476" from="i_2" to="i_3" fromId="116" toId="119">
</dataflow>
<dataflow id="477" from="StgValue_430" to="i_3" fromId="430" toId="119">
</dataflow>
<dataflow id="478" from="icmp_ln51" to="br_ln51" fromId="117" toId="120">
</dataflow>
<dataflow id="480" from="_ssdm_op_PartSelect.i26.i32.i32.i32" to="lshr_ln1" fromId="479" toId="121">
</dataflow>
<dataflow id="481" from="f" to="lshr_ln1" fromId="111" toId="121">
</dataflow>
<dataflow id="483" from="StgValue_482" to="lshr_ln1" fromId="482" toId="121">
</dataflow>
<dataflow id="484" from="StgValue_354" to="lshr_ln1" fromId="354" toId="121">
</dataflow>
<dataflow id="485" from="f" to="trunc_ln53" fromId="111" toId="122">
</dataflow>
<dataflow id="487" from="_ssdm_op_BitConcatenate.i32.i6.i26" to="or_ln1" fromId="486" toId="123">
</dataflow>
<dataflow id="488" from="trunc_ln53" to="or_ln1" fromId="122" toId="123">
</dataflow>
<dataflow id="489" from="lshr_ln1" to="or_ln1" fromId="121" toId="123">
</dataflow>
<dataflow id="491" from="_ssdm_op_PartSelect.i21.i32.i32.i32" to="lshr_ln53_1" fromId="490" toId="124">
</dataflow>
<dataflow id="492" from="f" to="lshr_ln53_1" fromId="111" toId="124">
</dataflow>
<dataflow id="494" from="StgValue_493" to="lshr_ln53_1" fromId="493" toId="124">
</dataflow>
<dataflow id="495" from="StgValue_354" to="lshr_ln53_1" fromId="354" toId="124">
</dataflow>
<dataflow id="496" from="f" to="trunc_ln53_1" fromId="111" toId="125">
</dataflow>
<dataflow id="498" from="_ssdm_op_BitConcatenate.i32.i11.i21" to="or_ln53_1" fromId="497" toId="126">
</dataflow>
<dataflow id="499" from="trunc_ln53_1" to="or_ln53_1" fromId="125" toId="126">
</dataflow>
<dataflow id="500" from="lshr_ln53_1" to="or_ln53_1" fromId="124" toId="126">
</dataflow>
<dataflow id="502" from="_ssdm_op_PartSelect.i7.i32.i32.i32" to="lshr_ln53_2" fromId="501" toId="127">
</dataflow>
<dataflow id="503" from="f" to="lshr_ln53_2" fromId="111" toId="127">
</dataflow>
<dataflow id="505" from="StgValue_504" to="lshr_ln53_2" fromId="504" toId="127">
</dataflow>
<dataflow id="506" from="StgValue_354" to="lshr_ln53_2" fromId="354" toId="127">
</dataflow>
<dataflow id="507" from="f" to="trunc_ln53_2" fromId="111" toId="128">
</dataflow>
<dataflow id="509" from="_ssdm_op_BitConcatenate.i32.i25.i7" to="or_ln53_2" fromId="508" toId="129">
</dataflow>
<dataflow id="510" from="trunc_ln53_2" to="or_ln53_2" fromId="128" toId="129">
</dataflow>
<dataflow id="511" from="lshr_ln53_2" to="or_ln53_2" fromId="127" toId="129">
</dataflow>
<dataflow id="512" from="or_ln1" to="xor_ln53" fromId="123" toId="130">
</dataflow>
<dataflow id="513" from="or_ln53_1" to="xor_ln53" fromId="126" toId="130">
</dataflow>
<dataflow id="514" from="xor_ln53" to="xor_ln53_1" fromId="130" toId="131">
</dataflow>
<dataflow id="515" from="or_ln53_2" to="xor_ln53_1" fromId="129" toId="131">
</dataflow>
<dataflow id="516" from="f" to="and_ln53" fromId="111" toId="132">
</dataflow>
<dataflow id="517" from="g" to="and_ln53" fromId="110" toId="132">
</dataflow>
<dataflow id="518" from="f" to="xor_ln53_2" fromId="111" toId="133">
</dataflow>
<dataflow id="520" from="StgValue_519" to="xor_ln53_2" fromId="519" toId="133">
</dataflow>
<dataflow id="521" from="h" to="and_ln53_1" fromId="109" toId="134">
</dataflow>
<dataflow id="522" from="xor_ln53_2" to="and_ln53_1" fromId="133" toId="134">
</dataflow>
<dataflow id="523" from="and_ln53" to="xor_ln53_3" fromId="132" toId="135">
</dataflow>
<dataflow id="524" from="and_ln53_1" to="xor_ln53_3" fromId="134" toId="135">
</dataflow>
<dataflow id="525" from="i_2" to="zext_ln53" fromId="116" toId="136">
</dataflow>
<dataflow id="526" from="k" to="k_addr" fromId="208" toId="137">
</dataflow>
<dataflow id="527" from="StgValue_253" to="k_addr" fromId="253" toId="137">
</dataflow>
<dataflow id="528" from="zext_ln53" to="k_addr" fromId="136" toId="137">
</dataflow>
<dataflow id="529" from="k_addr" to="k_load" fromId="137" toId="138">
</dataflow>
<dataflow id="530" from="m" to="m_addr_6" fromId="20" toId="139">
</dataflow>
<dataflow id="531" from="StgValue_253" to="m_addr_6" fromId="253" toId="139">
</dataflow>
<dataflow id="532" from="zext_ln53" to="m_addr_6" fromId="136" toId="139">
</dataflow>
<dataflow id="533" from="m_addr_6" to="m_load_4" fromId="139" toId="140">
</dataflow>
<dataflow id="534" from="xor_ln53_1" to="add_ln53_1" fromId="131" toId="141">
</dataflow>
<dataflow id="535" from="xor_ln53_3" to="add_ln53_1" fromId="135" toId="141">
</dataflow>
<dataflow id="536" from="add_ln53_1" to="add_ln53_2" fromId="141" toId="142">
</dataflow>
<dataflow id="537" from="h_0" to="add_ln53_2" fromId="108" toId="142">
</dataflow>
<dataflow id="538" from="c" to="xor_ln54_2" fromId="114" toId="143">
</dataflow>
<dataflow id="539" from="d" to="xor_ln54_2" fromId="113" toId="143">
</dataflow>
<dataflow id="540" from="b" to="and_ln54" fromId="115" toId="144">
</dataflow>
<dataflow id="541" from="xor_ln54_2" to="and_ln54" fromId="143" toId="144">
</dataflow>
<dataflow id="542" from="c" to="and_ln54_1" fromId="114" toId="145">
</dataflow>
<dataflow id="543" from="d" to="and_ln54_1" fromId="113" toId="145">
</dataflow>
<dataflow id="544" from="and_ln54" to="xor_ln54_3" fromId="144" toId="146">
</dataflow>
<dataflow id="545" from="and_ln54_1" to="xor_ln54_3" fromId="145" toId="146">
</dataflow>
<dataflow id="546" from="b" to="add_ln65" fromId="115" toId="147">
</dataflow>
<dataflow id="547" from="ctx_state_0_read_1" to="add_ln65" fromId="19" toId="147">
</dataflow>
<dataflow id="548" from="c" to="add_ln66" fromId="114" toId="148">
</dataflow>
<dataflow id="549" from="ctx_state_1_read_1" to="add_ln66" fromId="18" toId="148">
</dataflow>
<dataflow id="550" from="d" to="add_ln67" fromId="113" toId="149">
</dataflow>
<dataflow id="551" from="ctx_state_2_read_1" to="add_ln67" fromId="17" toId="149">
</dataflow>
<dataflow id="552" from="d_0" to="add_ln68" fromId="112" toId="150">
</dataflow>
<dataflow id="553" from="ctx_state_3_read_1" to="add_ln68" fromId="16" toId="150">
</dataflow>
<dataflow id="554" from="f" to="add_ln69" fromId="111" toId="151">
</dataflow>
<dataflow id="555" from="ctx_state_4_read_1" to="add_ln69" fromId="15" toId="151">
</dataflow>
<dataflow id="556" from="g" to="add_ln70" fromId="110" toId="152">
</dataflow>
<dataflow id="557" from="ctx_state_5_read_1" to="add_ln70" fromId="14" toId="152">
</dataflow>
<dataflow id="558" from="h" to="add_ln71" fromId="109" toId="153">
</dataflow>
<dataflow id="559" from="ctx_state_6_read_1" to="add_ln71" fromId="13" toId="153">
</dataflow>
<dataflow id="560" from="h_0" to="add_ln72" fromId="108" toId="154">
</dataflow>
<dataflow id="561" from="ctx_state_7_read_1" to="add_ln72" fromId="12" toId="154">
</dataflow>
<dataflow id="563" from="StgValue_562" to="mrv" fromId="562" toId="155">
</dataflow>
<dataflow id="564" from="add_ln65" to="mrv" fromId="147" toId="155">
</dataflow>
<dataflow id="565" from="mrv" to="mrv_1" fromId="155" toId="156">
</dataflow>
<dataflow id="566" from="add_ln66" to="mrv_1" fromId="148" toId="156">
</dataflow>
<dataflow id="567" from="mrv_1" to="mrv_2" fromId="156" toId="157">
</dataflow>
<dataflow id="568" from="add_ln67" to="mrv_2" fromId="149" toId="157">
</dataflow>
<dataflow id="569" from="mrv_2" to="mrv_3" fromId="157" toId="158">
</dataflow>
<dataflow id="570" from="add_ln68" to="mrv_3" fromId="150" toId="158">
</dataflow>
<dataflow id="571" from="mrv_3" to="mrv_4" fromId="158" toId="159">
</dataflow>
<dataflow id="572" from="add_ln69" to="mrv_4" fromId="151" toId="159">
</dataflow>
<dataflow id="573" from="mrv_4" to="mrv_5" fromId="159" toId="160">
</dataflow>
<dataflow id="574" from="add_ln70" to="mrv_5" fromId="152" toId="160">
</dataflow>
<dataflow id="575" from="mrv_5" to="mrv_6" fromId="160" toId="161">
</dataflow>
<dataflow id="576" from="add_ln71" to="mrv_6" fromId="153" toId="161">
</dataflow>
<dataflow id="577" from="mrv_6" to="mrv_7" fromId="161" toId="162">
</dataflow>
<dataflow id="578" from="add_ln72" to="mrv_7" fromId="154" toId="162">
</dataflow>
<dataflow id="579" from="mrv_7" to="ret_ln73" fromId="162" toId="163">
</dataflow>
<dataflow id="580" from="k_addr" to="k_load" fromId="137" toId="164">
</dataflow>
<dataflow id="581" from="m_addr_6" to="m_load_4" fromId="139" toId="165">
</dataflow>
<dataflow id="582" from="k_load" to="add_ln53" fromId="164" toId="166">
</dataflow>
<dataflow id="583" from="m_load_4" to="add_ln53" fromId="165" toId="166">
</dataflow>
<dataflow id="584" from="add_ln53_2" to="t1" fromId="142" toId="167">
</dataflow>
<dataflow id="585" from="add_ln53" to="t1" fromId="166" toId="167">
</dataflow>
<dataflow id="587" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="lshr_ln2" fromId="586" toId="168">
</dataflow>
<dataflow id="588" from="b" to="lshr_ln2" fromId="115" toId="168">
</dataflow>
<dataflow id="590" from="StgValue_589" to="lshr_ln2" fromId="589" toId="168">
</dataflow>
<dataflow id="591" from="StgValue_354" to="lshr_ln2" fromId="354" toId="168">
</dataflow>
<dataflow id="592" from="b" to="trunc_ln54" fromId="115" toId="169">
</dataflow>
<dataflow id="594" from="_ssdm_op_BitConcatenate.i32.i2.i30" to="or_ln2" fromId="593" toId="170">
</dataflow>
<dataflow id="595" from="trunc_ln54" to="or_ln2" fromId="169" toId="170">
</dataflow>
<dataflow id="596" from="lshr_ln2" to="or_ln2" fromId="168" toId="170">
</dataflow>
<dataflow id="598" from="_ssdm_op_PartSelect.i19.i32.i32.i32" to="lshr_ln54_1" fromId="597" toId="171">
</dataflow>
<dataflow id="599" from="b" to="lshr_ln54_1" fromId="115" toId="171">
</dataflow>
<dataflow id="601" from="StgValue_600" to="lshr_ln54_1" fromId="600" toId="171">
</dataflow>
<dataflow id="602" from="StgValue_354" to="lshr_ln54_1" fromId="354" toId="171">
</dataflow>
<dataflow id="603" from="b" to="trunc_ln54_1" fromId="115" toId="172">
</dataflow>
<dataflow id="605" from="_ssdm_op_BitConcatenate.i32.i13.i19" to="or_ln54_1" fromId="604" toId="173">
</dataflow>
<dataflow id="606" from="trunc_ln54_1" to="or_ln54_1" fromId="172" toId="173">
</dataflow>
<dataflow id="607" from="lshr_ln54_1" to="or_ln54_1" fromId="171" toId="173">
</dataflow>
<dataflow id="609" from="_ssdm_op_PartSelect.i10.i32.i32.i32" to="lshr_ln54_2" fromId="608" toId="174">
</dataflow>
<dataflow id="610" from="b" to="lshr_ln54_2" fromId="115" toId="174">
</dataflow>
<dataflow id="612" from="StgValue_611" to="lshr_ln54_2" fromId="611" toId="174">
</dataflow>
<dataflow id="613" from="StgValue_354" to="lshr_ln54_2" fromId="354" toId="174">
</dataflow>
<dataflow id="614" from="b" to="trunc_ln54_2" fromId="115" toId="175">
</dataflow>
<dataflow id="616" from="_ssdm_op_BitConcatenate.i32.i22.i10" to="or_ln54_2" fromId="615" toId="176">
</dataflow>
<dataflow id="617" from="trunc_ln54_2" to="or_ln54_2" fromId="175" toId="176">
</dataflow>
<dataflow id="618" from="lshr_ln54_2" to="or_ln54_2" fromId="174" toId="176">
</dataflow>
<dataflow id="619" from="or_ln2" to="xor_ln54" fromId="170" toId="177">
</dataflow>
<dataflow id="620" from="or_ln54_1" to="xor_ln54" fromId="173" toId="177">
</dataflow>
<dataflow id="621" from="xor_ln54" to="xor_ln54_1" fromId="177" toId="178">
</dataflow>
<dataflow id="622" from="or_ln54_2" to="xor_ln54_1" fromId="176" toId="178">
</dataflow>
<dataflow id="623" from="t1" to="e" fromId="167" toId="179">
</dataflow>
<dataflow id="624" from="d_0" to="e" fromId="112" toId="179">
</dataflow>
<dataflow id="625" from="xor_ln54_3" to="add_ln62" fromId="146" toId="180">
</dataflow>
<dataflow id="626" from="t1" to="add_ln62" fromId="167" toId="180">
</dataflow>
<dataflow id="627" from="add_ln62" to="a" fromId="180" toId="181">
</dataflow>
<dataflow id="628" from="xor_ln54_1" to="a" fromId="178" toId="181">
</dataflow>
<dataflow id="629" from="icmp_ln34" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="630" from="icmp_ln38" to="StgValue_5" fromId="56" toId="5">
</dataflow>
<dataflow id="631" from="icmp_ln51" to="StgValue_9" fromId="117" toId="9">
</dataflow>
</dataflows>


</stg>
