0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.srcs/sim_1/new/testbench.v,1750263118,verilog,,,,testbench,,,,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.srcs/sources_1/new/BasicLEDController.v,1750941205,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.srcs/sim_1/new/testbench.v,,BasicLEDController,,,,,,,,
