{
  "state mapping": {  
    "rf":"RTL.rf",
    "mem":{
      "wen"   :"RTL.mem_w_en@0",
      "waddr" :"RTL.mem_w_addr@0",
      "wdata" :"RTL.mem_w_data@0",
      "ren"   :"RTL.mem_r_en@0",
      "raddr" :"RTL.mem_r_addr@0",
      "rdata" :"RTL.mem_r_data@0"
    }},

  "RTL interface connection" : {
    "CLOCK" : "clk",
    "RESET" : "rst"
  },

  "input mapping": {
     "op":"RTL.op",
     "operand1":"RTL.operand1",
     "operand2":"RTL.operand2"
  },

  "additional mapping" : [
    "ILA.operand1 <= 5 && ILA.operand2 <= 5"
  ]
}
