// Seed: 2601534990
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wor id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_9 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    output tri id_3,
    input tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    output logic id_7,
    input wire id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    output uwire id_12,
    input tri0 id_13,
    output supply0 id_14
);
  always @(posedge -1) begin : LABEL_0
    id_7 = id_1;
  end
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  assign modCall_1.id_9 = 0;
  parameter id_17 = {1, -1};
endmodule
