Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_FSM_CPU_TEST_isim_beh.exe -prj C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_FSM_CPU_TEST_beh.prj work.COMBO_FSM_CPU_TEST work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/one_bit_full_adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Four_Bit_Adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Sixteen_Bit_Adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Sixty_Four_Bit_Adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Thirty_Two_Bit_Multiplier.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Thirty_Two_Bit_Divider.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Sixty_Four_Bit_Subtractor.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Adder2_32bit_adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Thirty_Two_Bit_Program_Counter.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Sixty_Four_Bit_Sign_Extender.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Sixty_Four_Bit_Register_File.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Mux3.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Mux2.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Mux1.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Instruction_Memory_Thirty_Two_Bit.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/FSM_Controller.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Data_Memory.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/ALU.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Adder1_32bit_adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_FSM_CPU_TEST.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Sixty_Four_Bit_Subtractor.v" Line 40: Size mismatch in connection of port <c_in>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_FSM_CPU_TEST.v" Line 234: Size mismatch in connection of port <data_to_write>. Formal port size is 32-bit while actual signal size is 64-bit.
WARNING:HDLCompiler:189 - "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_FSM_CPU_TEST.v" Line 238: Size mismatch in connection of port <answer_answer>. Formal port size is 32-bit while actual signal size is 64-bit.
Completed static elaboration
Compiling module Thirty_Two_Bit_Program_Counter
Compiling module Instruction_Memory_Thirty_Two_Bi...
Compiling module FSM_Controller
Compiling module one_bit_full_adder
Compiling module Four_Bit_Adder
Compiling module Sixteen_Bit_Adder
Compiling module Adder2_32bit_adder
Compiling module Adder1_32bit_adder
Compiling module Mux1
Compiling module Sixty_Four_Bit_Register_File
Compiling module Mux2
Compiling module Mux3
Compiling module Sixty_Four_Bit_Sign_Extender
Compiling module Sixty_Four_Bit_Adder
Compiling module Sixty_Four_Bit_Subtractor
Compiling module Thirty_Two_Bit_Multiplier
Compiling module Thirty_Two_Bit_Divider
Compiling module ALU
Compiling module Data_Memory
Compiling module COMBO_FSM_CPU_TEST
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_FSM_CPU_TEST_isim_beh.exe
Fuse Memory Usage: 28944 KB
Fuse CPU Usage: 624 ms
