<<<<<<< HEAD
# do /home/corsi/Z01/Projetos/tools/scripts/../Z01-Simulator-rtl-2/do/sim.do
=======
# do /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01-Privado/Projetos/tools/Z01-Simulator-rtl-2/do/sim.do
>>>>>>> upstream/master
# 1
# 1
# 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 16:07:31 on Apr 18,2018
# vcom -work z01 ./Modulos/dispositivos/RAM_fpga/RAM16K.vhd 
=======
# Start time: 10:55:50 on Apr 26,2018
# vcom -work work Modulos/Dispositivos/RAM/RAM16K.vhd 
>>>>>>> upstream/master
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
<<<<<<< HEAD
# End time: 16:07:31 on Apr 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:31 on Apr 18,2018
# vcom -work z01 ./Modulos/dispositivos/ROM/ROM32K.vhd 
=======
# End time: 10:55:51 on Apr 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:51 on Apr 26,2018
# vcom -work work Modulos/Dispositivos/ROM/ROM32K.vhd 
>>>>>>> upstream/master
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
<<<<<<< HEAD
# End time: 16:07:31 on Apr 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim z01.computador_tb 
# Start time: 16:07:31 on Apr 18,2018
=======
# End time: 10:55:51 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:51 on Apr 26,2018
# vcom -reportprogress 300 -work work Modulos/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 10:55:51 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 10:55:51 on Apr 26,2018
>>>>>>> upstream/master
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
<<<<<<< HEAD
# Loading z01.computador_tb(rtl)
# Loading z01.computador(logic)
# Loading z01.cpu(arch)
# Loading z01.controlunit(arch)
# Loading z01.register16(arch)
# Loading z01.binarydigit(arch)
# Loading z01.mux2way(arch)
# Loading z01.flipflopd(arch)
# Loading z01.mux16(arch)
# Loading z01.pc(arch)
# Loading z01.alu(arch)
# Loading z01.zerador16(struczero16)
# Loading z01.inversor16(strucnega16)
# Loading z01.add16(arch)
# Loading z01.fulladder(arch)
# Loading z01.and16(arch)
# Loading z01.comparador16(struccomp16)
# Loading altera_mf.altera_mf_components
# Loading z01.rom32k(syn)
=======
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading work.pll(rtl)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(arch)
# Loading work.mux2way(arch)
# Loading work.flipflopd(arch)
# Loading work.mux16(arch)
# Loading work.pc(arch)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.and16(arch)
# Loading work.comparador16(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
>>>>>>> upstream/master
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
<<<<<<< HEAD
# Loading z01.ram16k(syn)
# ** Warning: Design size of 10915 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 5 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 5 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 5 ns  Iteration: 1  Instance: /computador_tb/c1/RAM/altsyncram_component
# End time: 16:07:32 on Apr 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
=======
# Loading work.memoryio(logic)
# Loading work.screen(logic)
# Loading work.ram16k(syn)
# ** Warning: Design size of 11057 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/DISPLAY/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/DISPLAY/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/DISPLAY/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/DISPLAY/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/DISPLAY/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/DISPLAY/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /computador_tb/c1/MEMORY_MAPED
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /computador_tb/c1/MEMORY_MAPED
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /computador_tb/c1/MEMORY_MAPED
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /computador_tb/c1/MEMORY_MAPED
# End time: 10:55:51 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 12
>>>>>>> upstream/master
