// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_9_val,
        x_10_val,
        x_12_val,
        x_13_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_10_val;
input  [17:0] x_12_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_334_p2;
reg   [0:0] icmp_ln86_reg_1304;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1304_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1_fu_340_p2;
reg   [0:0] icmp_ln86_1_reg_1312;
reg   [0:0] icmp_ln86_1_reg_1312_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2_fu_346_p2;
reg   [0:0] icmp_ln86_2_reg_1318;
wire   [0:0] icmp_ln86_3_fu_352_p2;
reg   [0:0] icmp_ln86_3_reg_1323;
reg   [0:0] icmp_ln86_3_reg_1323_pp0_iter1_reg;
wire   [0:0] icmp_ln86_4_fu_358_p2;
reg   [0:0] icmp_ln86_4_reg_1329;
reg   [0:0] icmp_ln86_4_reg_1329_pp0_iter1_reg;
wire   [0:0] icmp_ln86_5_fu_364_p2;
reg   [0:0] icmp_ln86_5_reg_1335;
reg   [0:0] icmp_ln86_5_reg_1335_pp0_iter1_reg;
wire   [0:0] icmp_ln86_6_fu_370_p2;
reg   [0:0] icmp_ln86_6_reg_1342;
wire   [0:0] icmp_ln86_7_fu_376_p2;
reg   [0:0] icmp_ln86_7_reg_1348;
reg   [0:0] icmp_ln86_7_reg_1348_pp0_iter1_reg;
wire   [0:0] icmp_ln86_8_fu_382_p2;
reg   [0:0] icmp_ln86_8_reg_1354;
reg   [0:0] icmp_ln86_8_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_8_reg_1354_pp0_iter2_reg;
wire   [0:0] icmp_ln86_9_fu_388_p2;
reg   [0:0] icmp_ln86_9_reg_1360;
reg   [0:0] icmp_ln86_9_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_9_reg_1360_pp0_iter2_reg;
reg   [0:0] icmp_ln86_9_reg_1360_pp0_iter3_reg;
wire   [0:0] icmp_ln86_10_fu_394_p2;
reg   [0:0] icmp_ln86_10_reg_1366;
reg   [0:0] icmp_ln86_10_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_10_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_10_reg_1366_pp0_iter3_reg;
wire   [0:0] icmp_ln86_11_fu_400_p2;
reg   [0:0] icmp_ln86_11_reg_1372;
reg   [0:0] icmp_ln86_11_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_11_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_11_reg_1372_pp0_iter3_reg;
reg   [0:0] icmp_ln86_11_reg_1372_pp0_iter4_reg;
wire   [0:0] icmp_ln86_12_fu_406_p2;
reg   [0:0] icmp_ln86_12_reg_1378;
reg   [0:0] icmp_ln86_12_reg_1378_pp0_iter1_reg;
wire   [0:0] icmp_ln86_13_fu_412_p2;
reg   [0:0] icmp_ln86_13_reg_1385;
reg   [0:0] icmp_ln86_13_reg_1385_pp0_iter1_reg;
reg   [0:0] icmp_ln86_13_reg_1385_pp0_iter2_reg;
reg   [0:0] icmp_ln86_13_reg_1385_pp0_iter3_reg;
reg   [0:0] icmp_ln86_13_reg_1385_pp0_iter4_reg;
reg   [0:0] icmp_ln86_13_reg_1385_pp0_iter5_reg;
wire   [0:0] icmp_ln86_14_fu_418_p2;
reg   [0:0] icmp_ln86_14_reg_1391;
wire   [0:0] icmp_ln86_15_fu_424_p2;
reg   [0:0] icmp_ln86_15_reg_1397;
reg   [0:0] icmp_ln86_15_reg_1397_pp0_iter1_reg;
wire   [0:0] icmp_ln86_16_fu_430_p2;
reg   [0:0] icmp_ln86_16_reg_1402;
reg   [0:0] icmp_ln86_16_reg_1402_pp0_iter1_reg;
wire   [0:0] icmp_ln86_17_fu_436_p2;
reg   [0:0] icmp_ln86_17_reg_1407;
reg   [0:0] icmp_ln86_17_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_17_reg_1407_pp0_iter2_reg;
wire   [0:0] icmp_ln86_18_fu_442_p2;
reg   [0:0] icmp_ln86_18_reg_1412;
reg   [0:0] icmp_ln86_18_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_18_reg_1412_pp0_iter2_reg;
wire   [0:0] icmp_ln86_19_fu_448_p2;
reg   [0:0] icmp_ln86_19_reg_1417;
reg   [0:0] icmp_ln86_19_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_19_reg_1417_pp0_iter2_reg;
wire   [0:0] icmp_ln86_20_fu_454_p2;
reg   [0:0] icmp_ln86_20_reg_1422;
reg   [0:0] icmp_ln86_20_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_20_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_20_reg_1422_pp0_iter3_reg;
wire   [0:0] icmp_ln86_21_fu_460_p2;
reg   [0:0] icmp_ln86_21_reg_1427;
reg   [0:0] icmp_ln86_21_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_21_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_21_reg_1427_pp0_iter3_reg;
wire   [0:0] icmp_ln86_22_fu_466_p2;
reg   [0:0] icmp_ln86_22_reg_1432;
reg   [0:0] icmp_ln86_22_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_22_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_22_reg_1432_pp0_iter3_reg;
wire   [0:0] icmp_ln86_23_fu_472_p2;
reg   [0:0] icmp_ln86_23_reg_1437;
reg   [0:0] icmp_ln86_23_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_23_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_23_reg_1437_pp0_iter3_reg;
reg   [0:0] icmp_ln86_23_reg_1437_pp0_iter4_reg;
wire   [0:0] icmp_ln86_24_fu_478_p2;
reg   [0:0] icmp_ln86_24_reg_1442;
reg   [0:0] icmp_ln86_24_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_24_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_24_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_24_reg_1442_pp0_iter4_reg;
wire   [0:0] icmp_ln86_25_fu_484_p2;
reg   [0:0] icmp_ln86_25_reg_1447;
reg   [0:0] icmp_ln86_25_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_25_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_25_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_25_reg_1447_pp0_iter4_reg;
wire   [0:0] icmp_ln86_26_fu_490_p2;
reg   [0:0] icmp_ln86_26_reg_1452;
reg   [0:0] icmp_ln86_26_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_26_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_26_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_26_reg_1452_pp0_iter4_reg;
reg   [0:0] icmp_ln86_26_reg_1452_pp0_iter5_reg;
wire   [0:0] icmp_ln86_27_fu_496_p2;
reg   [0:0] icmp_ln86_27_reg_1457;
reg   [0:0] icmp_ln86_27_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_27_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_27_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_27_reg_1457_pp0_iter4_reg;
reg   [0:0] icmp_ln86_27_reg_1457_pp0_iter5_reg;
wire   [0:0] icmp_ln86_28_fu_502_p2;
reg   [0:0] icmp_ln86_28_reg_1462;
reg   [0:0] icmp_ln86_28_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_28_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_28_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_28_reg_1462_pp0_iter4_reg;
reg   [0:0] icmp_ln86_28_reg_1462_pp0_iter5_reg;
reg   [0:0] icmp_ln86_28_reg_1462_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_508_p2;
reg   [0:0] xor_ln104_reg_1467;
wire   [0:0] xor_ln104_2_fu_514_p2;
reg   [0:0] xor_ln104_2_reg_1473;
reg   [0:0] xor_ln104_2_reg_1473_pp0_iter1_reg;
wire   [0:0] and_ln102_fu_520_p2;
reg   [0:0] and_ln102_reg_1479;
wire   [0:0] and_ln102_1_fu_524_p2;
reg   [0:0] and_ln102_1_reg_1485;
wire   [0:0] and_ln102_2_fu_532_p2;
reg   [0:0] and_ln102_2_reg_1490;
wire   [0:0] and_ln104_4_fu_542_p2;
reg   [0:0] and_ln104_4_reg_1496;
wire   [0:0] and_ln102_5_fu_548_p2;
reg   [0:0] and_ln102_5_reg_1501;
reg   [0:0] and_ln102_5_reg_1501_pp0_iter2_reg;
reg   [0:0] and_ln102_5_reg_1501_pp0_iter3_reg;
reg   [0:0] and_ln102_5_reg_1501_pp0_iter4_reg;
reg   [0:0] and_ln102_5_reg_1501_pp0_iter5_reg;
wire   [0:0] and_ln102_6_fu_564_p2;
reg   [0:0] and_ln102_6_reg_1508;
wire   [0:0] and_ln104_7_fu_590_p2;
reg   [0:0] and_ln104_7_reg_1514;
reg   [0:0] and_ln104_7_reg_1514_pp0_iter2_reg;
reg   [0:0] and_ln104_7_reg_1514_pp0_iter3_reg;
reg   [0:0] and_ln104_7_reg_1514_pp0_iter4_reg;
reg   [0:0] and_ln104_7_reg_1514_pp0_iter5_reg;
reg   [0:0] and_ln104_7_reg_1514_pp0_iter6_reg;
wire   [0:0] or_ln117_fu_596_p2;
reg   [0:0] or_ln117_reg_1520;
wire   [0:0] and_ln104_2_fu_617_p2;
reg   [0:0] and_ln104_2_reg_1530;
wire   [0:0] and_ln102_3_fu_622_p2;
reg   [0:0] and_ln102_3_reg_1535;
reg   [0:0] and_ln102_3_reg_1535_pp0_iter3_reg;
wire   [0:0] and_ln104_3_fu_632_p2;
reg   [0:0] and_ln104_3_reg_1542;
reg   [0:0] and_ln104_3_reg_1542_pp0_iter3_reg;
wire   [0:0] and_ln102_4_fu_638_p2;
reg   [0:0] and_ln102_4_reg_1548;
reg   [0:0] and_ln102_4_reg_1548_pp0_iter3_reg;
reg   [0:0] and_ln102_4_reg_1548_pp0_iter4_reg;
wire   [0:0] and_ln102_7_fu_647_p2;
reg   [0:0] and_ln102_7_reg_1555;
wire   [0:0] and_ln102_11_fu_652_p2;
reg   [0:0] and_ln102_11_reg_1560;
reg   [0:0] and_ln102_11_reg_1560_pp0_iter3_reg;
reg   [0:0] and_ln102_11_reg_1560_pp0_iter4_reg;
wire   [0:0] or_ln117_4_fu_730_p2;
reg   [0:0] or_ln117_4_reg_1566;
wire   [2:0] select_ln117_4_fu_742_p3;
reg   [2:0] select_ln117_4_reg_1571;
wire   [0:0] or_ln117_6_fu_750_p2;
reg   [0:0] or_ln117_6_reg_1576;
wire   [0:0] or_ln117_8_fu_756_p2;
reg   [0:0] or_ln117_8_reg_1582;
wire   [0:0] or_ln117_16_fu_760_p2;
reg   [0:0] or_ln117_16_reg_1590;
reg   [0:0] or_ln117_16_reg_1590_pp0_iter3_reg;
reg   [0:0] or_ln117_16_reg_1590_pp0_iter4_reg;
wire   [0:0] and_ln102_9_fu_773_p2;
reg   [0:0] and_ln102_9_reg_1598;
wire   [0:0] or_ln117_10_fu_844_p2;
reg   [0:0] or_ln117_10_reg_1604;
wire   [3:0] select_ln117_10_fu_857_p3;
reg   [3:0] select_ln117_10_reg_1609;
wire   [0:0] or_ln117_12_fu_865_p2;
reg   [0:0] or_ln117_12_reg_1614;
wire   [0:0] and_ln102_10_fu_879_p2;
reg   [0:0] and_ln102_10_reg_1621;
wire   [4:0] select_ln117_16_fu_969_p3;
reg   [4:0] select_ln117_16_reg_1626;
wire   [0:0] or_ln117_18_fu_976_p2;
reg   [0:0] or_ln117_18_reg_1631;
wire   [0:0] and_ln102_12_fu_986_p2;
reg   [0:0] and_ln102_12_reg_1637;
wire   [0:0] or_ln117_22_fu_1058_p2;
reg   [0:0] or_ln117_22_reg_1643;
wire   [4:0] select_ln117_22_fu_1071_p3;
reg   [4:0] select_ln117_22_reg_1650;
wire   [0:0] or_ln117_26_fu_1128_p2;
reg   [0:0] or_ln117_26_reg_1655;
wire   [4:0] select_ln117_26_fu_1140_p3;
reg   [4:0] select_ln117_26_reg_1661;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_5_fu_537_p2;
wire   [0:0] and_ln104_1_fu_528_p2;
wire   [0:0] xor_ln104_6_fu_553_p2;
wire   [0:0] xor_ln104_12_fu_569_p2;
wire   [0:0] and_ln104_5_fu_558_p2;
wire   [0:0] xor_ln104_14_fu_585_p2;
wire   [0:0] and_ln104_6_fu_574_p2;
wire   [0:0] and_ln102_13_fu_580_p2;
wire   [0:0] xor_ln104_1_fu_602_p2;
wire   [0:0] xor_ln104_3_fu_612_p2;
wire   [0:0] and_ln104_fu_607_p2;
wire   [0:0] xor_ln104_4_fu_627_p2;
wire   [0:0] xor_ln104_7_fu_642_p2;
wire   [0:0] and_ln102_28_fu_660_p2;
wire   [0:0] or_ln117_29_fu_670_p2;
wire   [0:0] or_ln117_30_fu_674_p2;
wire   [0:0] or_ln117_31_fu_679_p2;
wire   [0:0] and_ln102_14_fu_656_p2;
wire   [1:0] zext_ln117_fu_684_p1;
wire   [0:0] or_ln117_1_fu_688_p2;
wire   [1:0] select_ln117_fu_693_p3;
wire   [1:0] select_ln117_1_fu_704_p3;
wire   [0:0] or_ln117_2_fu_700_p2;
wire   [0:0] and_ln102_15_fu_665_p2;
wire   [2:0] zext_ln117_1_fu_712_p1;
wire   [0:0] or_ln117_3_fu_716_p2;
wire   [2:0] select_ln117_2_fu_722_p3;
wire   [2:0] select_ln117_3_fu_734_p3;
wire   [0:0] xor_ln104_8_fu_764_p2;
wire   [0:0] and_ln102_29_fu_781_p2;
wire   [0:0] and_ln102_8_fu_769_p2;
wire   [0:0] and_ln102_16_fu_777_p2;
wire   [0:0] or_ln117_5_fu_796_p2;
wire   [2:0] select_ln117_5_fu_801_p3;
wire   [0:0] and_ln102_17_fu_786_p2;
wire   [3:0] zext_ln117_2_fu_808_p1;
wire   [0:0] or_ln117_7_fu_812_p2;
wire   [3:0] select_ln117_6_fu_817_p3;
wire   [0:0] and_ln102_18_fu_791_p2;
wire   [3:0] select_ln117_7_fu_824_p3;
wire   [0:0] or_ln117_9_fu_832_p2;
wire   [3:0] select_ln117_8_fu_837_p3;
wire   [3:0] select_ln117_9_fu_849_p3;
wire   [0:0] xor_ln104_9_fu_869_p2;
wire   [0:0] and_ln102_30_fu_883_p2;
wire   [0:0] xor_ln104_10_fu_874_p2;
wire   [0:0] and_ln102_31_fu_897_p2;
wire   [0:0] and_ln102_19_fu_888_p2;
wire   [0:0] or_ln117_11_fu_907_p2;
wire   [0:0] and_ln102_20_fu_893_p2;
wire   [3:0] select_ln117_11_fu_912_p3;
wire   [0:0] or_ln117_13_fu_919_p2;
wire   [3:0] select_ln117_12_fu_924_p3;
wire   [3:0] select_ln117_13_fu_935_p3;
wire   [0:0] or_ln117_14_fu_931_p2;
wire   [0:0] and_ln102_21_fu_902_p2;
wire   [4:0] zext_ln117_3_fu_943_p1;
wire   [0:0] or_ln117_15_fu_947_p2;
wire   [4:0] select_ln117_14_fu_953_p3;
wire   [4:0] select_ln117_15_fu_961_p3;
wire   [0:0] xor_ln104_11_fu_981_p2;
wire   [0:0] and_ln102_32_fu_994_p2;
wire   [0:0] and_ln102_22_fu_990_p2;
wire   [0:0] or_ln117_17_fu_1008_p2;
wire   [0:0] and_ln102_23_fu_999_p2;
wire   [4:0] select_ln117_17_fu_1013_p3;
wire   [0:0] or_ln117_19_fu_1020_p2;
wire   [4:0] select_ln117_18_fu_1025_p3;
wire   [0:0] or_ln117_20_fu_1032_p2;
wire   [0:0] and_ln102_24_fu_1004_p2;
wire   [4:0] select_ln117_19_fu_1036_p3;
wire   [0:0] or_ln117_21_fu_1044_p2;
wire   [4:0] select_ln117_20_fu_1050_p3;
wire   [4:0] select_ln117_21_fu_1063_p3;
wire   [0:0] xor_ln104_13_fu_1079_p2;
wire   [0:0] and_ln102_33_fu_1088_p2;
wire   [0:0] and_ln102_25_fu_1084_p2;
wire   [0:0] or_ln117_23_fu_1098_p2;
wire   [0:0] or_ln117_24_fu_1103_p2;
wire   [0:0] and_ln102_26_fu_1093_p2;
wire   [4:0] select_ln117_23_fu_1107_p3;
wire   [0:0] or_ln117_25_fu_1114_p2;
wire   [4:0] select_ln117_24_fu_1120_p3;
wire   [4:0] select_ln117_25_fu_1132_p3;
wire   [0:0] and_ln102_27_fu_1148_p2;
wire   [0:0] or_ln117_27_fu_1152_p2;
wire   [11:0] tmp_fu_1168_p61;
wire   [4:0] tmp_fu_1168_p62;
wire   [0:0] or_ln117_28_fu_1157_p2;
wire   [11:0] tmp_fu_1168_p63;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_13_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] tmp_fu_1168_p1;
wire   [4:0] tmp_fu_1168_p3;
wire   [4:0] tmp_fu_1168_p5;
wire   [4:0] tmp_fu_1168_p7;
wire   [4:0] tmp_fu_1168_p9;
wire   [4:0] tmp_fu_1168_p11;
wire   [4:0] tmp_fu_1168_p13;
wire   [4:0] tmp_fu_1168_p15;
wire   [4:0] tmp_fu_1168_p17;
wire   [4:0] tmp_fu_1168_p19;
wire   [4:0] tmp_fu_1168_p21;
wire   [4:0] tmp_fu_1168_p23;
wire   [4:0] tmp_fu_1168_p25;
wire   [4:0] tmp_fu_1168_p27;
wire   [4:0] tmp_fu_1168_p29;
wire   [4:0] tmp_fu_1168_p31;
wire  signed [4:0] tmp_fu_1168_p33;
wire  signed [4:0] tmp_fu_1168_p35;
wire  signed [4:0] tmp_fu_1168_p37;
wire  signed [4:0] tmp_fu_1168_p39;
wire  signed [4:0] tmp_fu_1168_p41;
wire  signed [4:0] tmp_fu_1168_p43;
wire  signed [4:0] tmp_fu_1168_p45;
wire  signed [4:0] tmp_fu_1168_p47;
wire  signed [4:0] tmp_fu_1168_p49;
wire  signed [4:0] tmp_fu_1168_p51;
wire  signed [4:0] tmp_fu_1168_p53;
wire  signed [4:0] tmp_fu_1168_p55;
wire  signed [4:0] tmp_fu_1168_p57;
wire  signed [4:0] tmp_fu_1168_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_61_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_61_5_12_1_1_x_U1266(
    .din0(12'd1871),
    .din1(12'd1595),
    .din2(12'd278),
    .din3(12'd3741),
    .din4(12'd1607),
    .din5(12'd441),
    .din6(12'd3549),
    .din7(12'd417),
    .din8(12'd2625),
    .din9(12'd3979),
    .din10(12'd3),
    .din11(12'd408),
    .din12(12'd3596),
    .din13(12'd3965),
    .din14(12'd3866),
    .din15(12'd1244),
    .din16(12'd3903),
    .din17(12'd840),
    .din18(12'd79),
    .din19(12'd3977),
    .din20(12'd4008),
    .din21(12'd24),
    .din22(12'd540),
    .din23(12'd3884),
    .din24(12'd4041),
    .din25(12'd3910),
    .din26(12'd375),
    .din27(12'd6),
    .din28(12'd512),
    .din29(12'd3906),
    .def(tmp_fu_1168_p61),
    .sel(tmp_fu_1168_p62),
    .dout(tmp_fu_1168_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_10_reg_1621 <= and_ln102_10_fu_879_p2;
        and_ln102_11_reg_1560 <= and_ln102_11_fu_652_p2;
        and_ln102_11_reg_1560_pp0_iter3_reg <= and_ln102_11_reg_1560;
        and_ln102_11_reg_1560_pp0_iter4_reg <= and_ln102_11_reg_1560_pp0_iter3_reg;
        and_ln102_12_reg_1637 <= and_ln102_12_fu_986_p2;
        and_ln102_1_reg_1485 <= and_ln102_1_fu_524_p2;
        and_ln102_2_reg_1490 <= and_ln102_2_fu_532_p2;
        and_ln102_3_reg_1535 <= and_ln102_3_fu_622_p2;
        and_ln102_3_reg_1535_pp0_iter3_reg <= and_ln102_3_reg_1535;
        and_ln102_4_reg_1548 <= and_ln102_4_fu_638_p2;
        and_ln102_4_reg_1548_pp0_iter3_reg <= and_ln102_4_reg_1548;
        and_ln102_4_reg_1548_pp0_iter4_reg <= and_ln102_4_reg_1548_pp0_iter3_reg;
        and_ln102_5_reg_1501 <= and_ln102_5_fu_548_p2;
        and_ln102_5_reg_1501_pp0_iter2_reg <= and_ln102_5_reg_1501;
        and_ln102_5_reg_1501_pp0_iter3_reg <= and_ln102_5_reg_1501_pp0_iter2_reg;
        and_ln102_5_reg_1501_pp0_iter4_reg <= and_ln102_5_reg_1501_pp0_iter3_reg;
        and_ln102_5_reg_1501_pp0_iter5_reg <= and_ln102_5_reg_1501_pp0_iter4_reg;
        and_ln102_6_reg_1508 <= and_ln102_6_fu_564_p2;
        and_ln102_7_reg_1555 <= and_ln102_7_fu_647_p2;
        and_ln102_9_reg_1598 <= and_ln102_9_fu_773_p2;
        and_ln102_reg_1479 <= and_ln102_fu_520_p2;
        and_ln104_2_reg_1530 <= and_ln104_2_fu_617_p2;
        and_ln104_3_reg_1542 <= and_ln104_3_fu_632_p2;
        and_ln104_3_reg_1542_pp0_iter3_reg <= and_ln104_3_reg_1542;
        and_ln104_4_reg_1496 <= and_ln104_4_fu_542_p2;
        and_ln104_7_reg_1514 <= and_ln104_7_fu_590_p2;
        and_ln104_7_reg_1514_pp0_iter2_reg <= and_ln104_7_reg_1514;
        and_ln104_7_reg_1514_pp0_iter3_reg <= and_ln104_7_reg_1514_pp0_iter2_reg;
        and_ln104_7_reg_1514_pp0_iter4_reg <= and_ln104_7_reg_1514_pp0_iter3_reg;
        and_ln104_7_reg_1514_pp0_iter5_reg <= and_ln104_7_reg_1514_pp0_iter4_reg;
        and_ln104_7_reg_1514_pp0_iter6_reg <= and_ln104_7_reg_1514_pp0_iter5_reg;
        icmp_ln86_10_reg_1366 <= icmp_ln86_10_fu_394_p2;
        icmp_ln86_10_reg_1366_pp0_iter1_reg <= icmp_ln86_10_reg_1366;
        icmp_ln86_10_reg_1366_pp0_iter2_reg <= icmp_ln86_10_reg_1366_pp0_iter1_reg;
        icmp_ln86_10_reg_1366_pp0_iter3_reg <= icmp_ln86_10_reg_1366_pp0_iter2_reg;
        icmp_ln86_11_reg_1372 <= icmp_ln86_11_fu_400_p2;
        icmp_ln86_11_reg_1372_pp0_iter1_reg <= icmp_ln86_11_reg_1372;
        icmp_ln86_11_reg_1372_pp0_iter2_reg <= icmp_ln86_11_reg_1372_pp0_iter1_reg;
        icmp_ln86_11_reg_1372_pp0_iter3_reg <= icmp_ln86_11_reg_1372_pp0_iter2_reg;
        icmp_ln86_11_reg_1372_pp0_iter4_reg <= icmp_ln86_11_reg_1372_pp0_iter3_reg;
        icmp_ln86_12_reg_1378 <= icmp_ln86_12_fu_406_p2;
        icmp_ln86_12_reg_1378_pp0_iter1_reg <= icmp_ln86_12_reg_1378;
        icmp_ln86_13_reg_1385 <= icmp_ln86_13_fu_412_p2;
        icmp_ln86_13_reg_1385_pp0_iter1_reg <= icmp_ln86_13_reg_1385;
        icmp_ln86_13_reg_1385_pp0_iter2_reg <= icmp_ln86_13_reg_1385_pp0_iter1_reg;
        icmp_ln86_13_reg_1385_pp0_iter3_reg <= icmp_ln86_13_reg_1385_pp0_iter2_reg;
        icmp_ln86_13_reg_1385_pp0_iter4_reg <= icmp_ln86_13_reg_1385_pp0_iter3_reg;
        icmp_ln86_13_reg_1385_pp0_iter5_reg <= icmp_ln86_13_reg_1385_pp0_iter4_reg;
        icmp_ln86_14_reg_1391 <= icmp_ln86_14_fu_418_p2;
        icmp_ln86_15_reg_1397 <= icmp_ln86_15_fu_424_p2;
        icmp_ln86_15_reg_1397_pp0_iter1_reg <= icmp_ln86_15_reg_1397;
        icmp_ln86_16_reg_1402 <= icmp_ln86_16_fu_430_p2;
        icmp_ln86_16_reg_1402_pp0_iter1_reg <= icmp_ln86_16_reg_1402;
        icmp_ln86_17_reg_1407 <= icmp_ln86_17_fu_436_p2;
        icmp_ln86_17_reg_1407_pp0_iter1_reg <= icmp_ln86_17_reg_1407;
        icmp_ln86_17_reg_1407_pp0_iter2_reg <= icmp_ln86_17_reg_1407_pp0_iter1_reg;
        icmp_ln86_18_reg_1412 <= icmp_ln86_18_fu_442_p2;
        icmp_ln86_18_reg_1412_pp0_iter1_reg <= icmp_ln86_18_reg_1412;
        icmp_ln86_18_reg_1412_pp0_iter2_reg <= icmp_ln86_18_reg_1412_pp0_iter1_reg;
        icmp_ln86_19_reg_1417 <= icmp_ln86_19_fu_448_p2;
        icmp_ln86_19_reg_1417_pp0_iter1_reg <= icmp_ln86_19_reg_1417;
        icmp_ln86_19_reg_1417_pp0_iter2_reg <= icmp_ln86_19_reg_1417_pp0_iter1_reg;
        icmp_ln86_1_reg_1312 <= icmp_ln86_1_fu_340_p2;
        icmp_ln86_1_reg_1312_pp0_iter1_reg <= icmp_ln86_1_reg_1312;
        icmp_ln86_20_reg_1422 <= icmp_ln86_20_fu_454_p2;
        icmp_ln86_20_reg_1422_pp0_iter1_reg <= icmp_ln86_20_reg_1422;
        icmp_ln86_20_reg_1422_pp0_iter2_reg <= icmp_ln86_20_reg_1422_pp0_iter1_reg;
        icmp_ln86_20_reg_1422_pp0_iter3_reg <= icmp_ln86_20_reg_1422_pp0_iter2_reg;
        icmp_ln86_21_reg_1427 <= icmp_ln86_21_fu_460_p2;
        icmp_ln86_21_reg_1427_pp0_iter1_reg <= icmp_ln86_21_reg_1427;
        icmp_ln86_21_reg_1427_pp0_iter2_reg <= icmp_ln86_21_reg_1427_pp0_iter1_reg;
        icmp_ln86_21_reg_1427_pp0_iter3_reg <= icmp_ln86_21_reg_1427_pp0_iter2_reg;
        icmp_ln86_22_reg_1432 <= icmp_ln86_22_fu_466_p2;
        icmp_ln86_22_reg_1432_pp0_iter1_reg <= icmp_ln86_22_reg_1432;
        icmp_ln86_22_reg_1432_pp0_iter2_reg <= icmp_ln86_22_reg_1432_pp0_iter1_reg;
        icmp_ln86_22_reg_1432_pp0_iter3_reg <= icmp_ln86_22_reg_1432_pp0_iter2_reg;
        icmp_ln86_23_reg_1437 <= icmp_ln86_23_fu_472_p2;
        icmp_ln86_23_reg_1437_pp0_iter1_reg <= icmp_ln86_23_reg_1437;
        icmp_ln86_23_reg_1437_pp0_iter2_reg <= icmp_ln86_23_reg_1437_pp0_iter1_reg;
        icmp_ln86_23_reg_1437_pp0_iter3_reg <= icmp_ln86_23_reg_1437_pp0_iter2_reg;
        icmp_ln86_23_reg_1437_pp0_iter4_reg <= icmp_ln86_23_reg_1437_pp0_iter3_reg;
        icmp_ln86_24_reg_1442 <= icmp_ln86_24_fu_478_p2;
        icmp_ln86_24_reg_1442_pp0_iter1_reg <= icmp_ln86_24_reg_1442;
        icmp_ln86_24_reg_1442_pp0_iter2_reg <= icmp_ln86_24_reg_1442_pp0_iter1_reg;
        icmp_ln86_24_reg_1442_pp0_iter3_reg <= icmp_ln86_24_reg_1442_pp0_iter2_reg;
        icmp_ln86_24_reg_1442_pp0_iter4_reg <= icmp_ln86_24_reg_1442_pp0_iter3_reg;
        icmp_ln86_25_reg_1447 <= icmp_ln86_25_fu_484_p2;
        icmp_ln86_25_reg_1447_pp0_iter1_reg <= icmp_ln86_25_reg_1447;
        icmp_ln86_25_reg_1447_pp0_iter2_reg <= icmp_ln86_25_reg_1447_pp0_iter1_reg;
        icmp_ln86_25_reg_1447_pp0_iter3_reg <= icmp_ln86_25_reg_1447_pp0_iter2_reg;
        icmp_ln86_25_reg_1447_pp0_iter4_reg <= icmp_ln86_25_reg_1447_pp0_iter3_reg;
        icmp_ln86_26_reg_1452 <= icmp_ln86_26_fu_490_p2;
        icmp_ln86_26_reg_1452_pp0_iter1_reg <= icmp_ln86_26_reg_1452;
        icmp_ln86_26_reg_1452_pp0_iter2_reg <= icmp_ln86_26_reg_1452_pp0_iter1_reg;
        icmp_ln86_26_reg_1452_pp0_iter3_reg <= icmp_ln86_26_reg_1452_pp0_iter2_reg;
        icmp_ln86_26_reg_1452_pp0_iter4_reg <= icmp_ln86_26_reg_1452_pp0_iter3_reg;
        icmp_ln86_26_reg_1452_pp0_iter5_reg <= icmp_ln86_26_reg_1452_pp0_iter4_reg;
        icmp_ln86_27_reg_1457 <= icmp_ln86_27_fu_496_p2;
        icmp_ln86_27_reg_1457_pp0_iter1_reg <= icmp_ln86_27_reg_1457;
        icmp_ln86_27_reg_1457_pp0_iter2_reg <= icmp_ln86_27_reg_1457_pp0_iter1_reg;
        icmp_ln86_27_reg_1457_pp0_iter3_reg <= icmp_ln86_27_reg_1457_pp0_iter2_reg;
        icmp_ln86_27_reg_1457_pp0_iter4_reg <= icmp_ln86_27_reg_1457_pp0_iter3_reg;
        icmp_ln86_27_reg_1457_pp0_iter5_reg <= icmp_ln86_27_reg_1457_pp0_iter4_reg;
        icmp_ln86_28_reg_1462 <= icmp_ln86_28_fu_502_p2;
        icmp_ln86_28_reg_1462_pp0_iter1_reg <= icmp_ln86_28_reg_1462;
        icmp_ln86_28_reg_1462_pp0_iter2_reg <= icmp_ln86_28_reg_1462_pp0_iter1_reg;
        icmp_ln86_28_reg_1462_pp0_iter3_reg <= icmp_ln86_28_reg_1462_pp0_iter2_reg;
        icmp_ln86_28_reg_1462_pp0_iter4_reg <= icmp_ln86_28_reg_1462_pp0_iter3_reg;
        icmp_ln86_28_reg_1462_pp0_iter5_reg <= icmp_ln86_28_reg_1462_pp0_iter4_reg;
        icmp_ln86_28_reg_1462_pp0_iter6_reg <= icmp_ln86_28_reg_1462_pp0_iter5_reg;
        icmp_ln86_2_reg_1318 <= icmp_ln86_2_fu_346_p2;
        icmp_ln86_3_reg_1323 <= icmp_ln86_3_fu_352_p2;
        icmp_ln86_3_reg_1323_pp0_iter1_reg <= icmp_ln86_3_reg_1323;
        icmp_ln86_4_reg_1329 <= icmp_ln86_4_fu_358_p2;
        icmp_ln86_4_reg_1329_pp0_iter1_reg <= icmp_ln86_4_reg_1329;
        icmp_ln86_5_reg_1335 <= icmp_ln86_5_fu_364_p2;
        icmp_ln86_5_reg_1335_pp0_iter1_reg <= icmp_ln86_5_reg_1335;
        icmp_ln86_6_reg_1342 <= icmp_ln86_6_fu_370_p2;
        icmp_ln86_7_reg_1348 <= icmp_ln86_7_fu_376_p2;
        icmp_ln86_7_reg_1348_pp0_iter1_reg <= icmp_ln86_7_reg_1348;
        icmp_ln86_8_reg_1354 <= icmp_ln86_8_fu_382_p2;
        icmp_ln86_8_reg_1354_pp0_iter1_reg <= icmp_ln86_8_reg_1354;
        icmp_ln86_8_reg_1354_pp0_iter2_reg <= icmp_ln86_8_reg_1354_pp0_iter1_reg;
        icmp_ln86_9_reg_1360 <= icmp_ln86_9_fu_388_p2;
        icmp_ln86_9_reg_1360_pp0_iter1_reg <= icmp_ln86_9_reg_1360;
        icmp_ln86_9_reg_1360_pp0_iter2_reg <= icmp_ln86_9_reg_1360_pp0_iter1_reg;
        icmp_ln86_9_reg_1360_pp0_iter3_reg <= icmp_ln86_9_reg_1360_pp0_iter2_reg;
        icmp_ln86_reg_1304 <= icmp_ln86_fu_334_p2;
        icmp_ln86_reg_1304_pp0_iter1_reg <= icmp_ln86_reg_1304;
        or_ln117_10_reg_1604 <= or_ln117_10_fu_844_p2;
        or_ln117_12_reg_1614 <= or_ln117_12_fu_865_p2;
        or_ln117_16_reg_1590 <= or_ln117_16_fu_760_p2;
        or_ln117_16_reg_1590_pp0_iter3_reg <= or_ln117_16_reg_1590;
        or_ln117_16_reg_1590_pp0_iter4_reg <= or_ln117_16_reg_1590_pp0_iter3_reg;
        or_ln117_18_reg_1631 <= or_ln117_18_fu_976_p2;
        or_ln117_22_reg_1643 <= or_ln117_22_fu_1058_p2;
        or_ln117_26_reg_1655 <= or_ln117_26_fu_1128_p2;
        or_ln117_4_reg_1566 <= or_ln117_4_fu_730_p2;
        or_ln117_6_reg_1576 <= or_ln117_6_fu_750_p2;
        or_ln117_8_reg_1582 <= or_ln117_8_fu_756_p2;
        or_ln117_reg_1520 <= or_ln117_fu_596_p2;
        select_ln117_10_reg_1609 <= select_ln117_10_fu_857_p3;
        select_ln117_16_reg_1626 <= select_ln117_16_fu_969_p3;
        select_ln117_22_reg_1650 <= select_ln117_22_fu_1071_p3;
        select_ln117_26_reg_1661 <= select_ln117_26_fu_1140_p3;
        select_ln117_4_reg_1571 <= select_ln117_4_fu_742_p3;
        xor_ln104_2_reg_1473 <= xor_ln104_2_fu_514_p2;
        xor_ln104_2_reg_1473_pp0_iter1_reg <= xor_ln104_2_reg_1473;
        xor_ln104_reg_1467 <= xor_ln104_fu_508_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_12_val_int_reg <= x_12_val;
        x_13_val_int_reg <= x_13_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign and_ln102_10_fu_879_p2 = (icmp_ln86_11_reg_1372_pp0_iter3_reg & and_ln102_4_reg_1548_pp0_iter3_reg);

assign and_ln102_11_fu_652_p2 = (icmp_ln86_12_reg_1378_pp0_iter1_reg & and_ln104_4_reg_1496);

assign and_ln102_12_fu_986_p2 = (icmp_ln86_13_reg_1385_pp0_iter4_reg & and_ln102_5_reg_1501_pp0_iter4_reg);

assign and_ln102_13_fu_580_p2 = (icmp_ln86_14_reg_1391 & and_ln104_5_fu_558_p2);

assign and_ln102_14_fu_656_p2 = (icmp_ln86_15_reg_1397_pp0_iter1_reg & and_ln102_6_reg_1508);

assign and_ln102_15_fu_665_p2 = (and_ln102_2_reg_1490 & and_ln102_28_fu_660_p2);

assign and_ln102_16_fu_777_p2 = (icmp_ln86_17_reg_1407_pp0_iter2_reg & and_ln102_7_reg_1555);

assign and_ln102_17_fu_786_p2 = (and_ln104_2_reg_1530 & and_ln102_29_fu_781_p2);

assign and_ln102_18_fu_791_p2 = (icmp_ln86_19_reg_1417_pp0_iter2_reg & and_ln102_8_fu_769_p2);

assign and_ln102_19_fu_888_p2 = (and_ln102_3_reg_1535_pp0_iter3_reg & and_ln102_30_fu_883_p2);

assign and_ln102_1_fu_524_p2 = (xor_ln104_reg_1467 & icmp_ln86_2_reg_1318);

assign and_ln102_20_fu_893_p2 = (icmp_ln86_21_reg_1427_pp0_iter3_reg & and_ln102_9_reg_1598);

assign and_ln102_21_fu_902_p2 = (and_ln104_3_reg_1542_pp0_iter3_reg & and_ln102_31_fu_897_p2);

assign and_ln102_22_fu_990_p2 = (icmp_ln86_23_reg_1437_pp0_iter4_reg & and_ln102_10_reg_1621);

assign and_ln102_23_fu_999_p2 = (and_ln102_4_reg_1548_pp0_iter4_reg & and_ln102_32_fu_994_p2);

assign and_ln102_24_fu_1004_p2 = (icmp_ln86_25_reg_1447_pp0_iter4_reg & and_ln102_11_reg_1560_pp0_iter4_reg);

assign and_ln102_25_fu_1084_p2 = (icmp_ln86_26_reg_1452_pp0_iter5_reg & and_ln102_12_reg_1637);

assign and_ln102_26_fu_1093_p2 = (and_ln102_5_reg_1501_pp0_iter5_reg & and_ln102_33_fu_1088_p2);

assign and_ln102_27_fu_1148_p2 = (icmp_ln86_28_reg_1462_pp0_iter6_reg & and_ln104_7_reg_1514_pp0_iter6_reg);

assign and_ln102_28_fu_660_p2 = (xor_ln104_7_fu_642_p2 & icmp_ln86_16_reg_1402_pp0_iter1_reg);

assign and_ln102_29_fu_781_p2 = (xor_ln104_8_fu_764_p2 & icmp_ln86_18_reg_1412_pp0_iter2_reg);

assign and_ln102_2_fu_532_p2 = (icmp_ln86_3_reg_1323 & and_ln102_fu_520_p2);

assign and_ln102_30_fu_883_p2 = (xor_ln104_9_fu_869_p2 & icmp_ln86_20_reg_1422_pp0_iter3_reg);

assign and_ln102_31_fu_897_p2 = (xor_ln104_10_fu_874_p2 & icmp_ln86_22_reg_1432_pp0_iter3_reg);

assign and_ln102_32_fu_994_p2 = (xor_ln104_11_fu_981_p2 & icmp_ln86_24_reg_1442_pp0_iter4_reg);

assign and_ln102_33_fu_1088_p2 = (xor_ln104_13_fu_1079_p2 & icmp_ln86_27_reg_1457_pp0_iter5_reg);

assign and_ln102_3_fu_622_p2 = (icmp_ln86_4_reg_1329_pp0_iter1_reg & and_ln104_fu_607_p2);

assign and_ln102_4_fu_638_p2 = (icmp_ln86_5_reg_1335_pp0_iter1_reg & and_ln102_1_reg_1485);

assign and_ln102_5_fu_548_p2 = (icmp_ln86_6_reg_1342 & and_ln104_1_fu_528_p2);

assign and_ln102_6_fu_564_p2 = (icmp_ln86_7_reg_1348 & and_ln102_2_fu_532_p2);

assign and_ln102_7_fu_647_p2 = (icmp_ln86_8_reg_1354_pp0_iter1_reg & and_ln104_2_fu_617_p2);

assign and_ln102_8_fu_769_p2 = (icmp_ln86_9_reg_1360_pp0_iter2_reg & and_ln102_3_reg_1535);

assign and_ln102_9_fu_773_p2 = (icmp_ln86_10_reg_1366_pp0_iter2_reg & and_ln104_3_reg_1542);

assign and_ln102_fu_520_p2 = (icmp_ln86_reg_1304 & icmp_ln86_1_reg_1312);

assign and_ln104_1_fu_528_p2 = (xor_ln104_reg_1467 & xor_ln104_2_reg_1473);

assign and_ln104_2_fu_617_p2 = (xor_ln104_3_fu_612_p2 & and_ln102_reg_1479);

assign and_ln104_3_fu_632_p2 = (xor_ln104_4_fu_627_p2 & and_ln104_fu_607_p2);

assign and_ln104_4_fu_542_p2 = (xor_ln104_5_fu_537_p2 & and_ln102_1_fu_524_p2);

assign and_ln104_5_fu_558_p2 = (xor_ln104_6_fu_553_p2 & and_ln104_1_fu_528_p2);

assign and_ln104_6_fu_574_p2 = (xor_ln104_12_fu_569_p2 & and_ln104_4_fu_542_p2);

assign and_ln104_7_fu_590_p2 = (xor_ln104_14_fu_585_p2 & and_ln104_5_fu_558_p2);

assign and_ln104_fu_607_p2 = (xor_ln104_1_fu_602_p2 & icmp_ln86_reg_1304_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_28_fu_1157_p2[0:0] == 1'b1) ? tmp_fu_1168_p63 : 12'd0);

assign icmp_ln86_10_fu_394_p2 = (($signed(x_2_val_int_reg) < $signed(18'd1906)) ? 1'b1 : 1'b0);

assign icmp_ln86_11_fu_400_p2 = (($signed(x_1_val_int_reg) < $signed(18'd794)) ? 1'b1 : 1'b0);

assign icmp_ln86_12_fu_406_p2 = (($signed(x_10_val_int_reg) < $signed(18'd1738)) ? 1'b1 : 1'b0);

assign icmp_ln86_13_fu_412_p2 = (($signed(x_13_val_int_reg) < $signed(18'd824)) ? 1'b1 : 1'b0);

assign icmp_ln86_14_fu_418_p2 = (($signed(x_6_val_int_reg) < $signed(18'd262113)) ? 1'b1 : 1'b0);

assign icmp_ln86_15_fu_424_p2 = (($signed(x_4_val_int_reg) < $signed(18'd569)) ? 1'b1 : 1'b0);

assign icmp_ln86_16_fu_430_p2 = (($signed(x_6_val_int_reg) < $signed(18'd493)) ? 1'b1 : 1'b0);

assign icmp_ln86_17_fu_436_p2 = (($signed(x_12_val_int_reg) < $signed(18'd261356)) ? 1'b1 : 1'b0);

assign icmp_ln86_18_fu_442_p2 = (($signed(x_9_val_int_reg) < $signed(18'd316)) ? 1'b1 : 1'b0);

assign icmp_ln86_19_fu_448_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1350)) ? 1'b1 : 1'b0);

assign icmp_ln86_1_fu_340_p2 = (($signed(x_0_val_int_reg) < $signed(18'd260930)) ? 1'b1 : 1'b0);

assign icmp_ln86_20_fu_454_p2 = (($signed(x_6_val_int_reg) < $signed(18'd221)) ? 1'b1 : 1'b0);

assign icmp_ln86_21_fu_460_p2 = (($signed(x_9_val_int_reg) < $signed(18'd261100)) ? 1'b1 : 1'b0);

assign icmp_ln86_22_fu_466_p2 = (($signed(x_1_val_int_reg) < $signed(18'd680)) ? 1'b1 : 1'b0);

assign icmp_ln86_23_fu_472_p2 = (($signed(x_10_val_int_reg) < $signed(18'd1624)) ? 1'b1 : 1'b0);

assign icmp_ln86_24_fu_478_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261947)) ? 1'b1 : 1'b0);

assign icmp_ln86_25_fu_484_p2 = (($signed(x_5_val_int_reg) < $signed(18'd96)) ? 1'b1 : 1'b0);

assign icmp_ln86_26_fu_490_p2 = (($signed(x_9_val_int_reg) < $signed(18'd770)) ? 1'b1 : 1'b0);

assign icmp_ln86_27_fu_496_p2 = (($signed(x_10_val_int_reg) < $signed(18'd261961)) ? 1'b1 : 1'b0);

assign icmp_ln86_28_fu_502_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261109)) ? 1'b1 : 1'b0);

assign icmp_ln86_2_fu_346_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261104)) ? 1'b1 : 1'b0);

assign icmp_ln86_3_fu_352_p2 = (($signed(x_1_val_int_reg) < $signed(18'd898)) ? 1'b1 : 1'b0);

assign icmp_ln86_4_fu_358_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1886)) ? 1'b1 : 1'b0);

assign icmp_ln86_5_fu_364_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261100)) ? 1'b1 : 1'b0);

assign icmp_ln86_6_fu_370_p2 = (($signed(x_9_val_int_reg) < $signed(18'd1404)) ? 1'b1 : 1'b0);

assign icmp_ln86_7_fu_376_p2 = (($signed(x_6_val_int_reg) < $signed(18'd407)) ? 1'b1 : 1'b0);

assign icmp_ln86_8_fu_382_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261722)) ? 1'b1 : 1'b0);

assign icmp_ln86_9_fu_388_p2 = (($signed(x_3_val_int_reg) < $signed(18'd1617)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_334_p2 = (($signed(x_15_val_int_reg) < $signed(18'd595)) ? 1'b1 : 1'b0);

assign or_ln117_10_fu_844_p2 = (or_ln117_8_reg_1582 | and_ln102_8_fu_769_p2);

assign or_ln117_11_fu_907_p2 = (or_ln117_10_reg_1604 | and_ln102_19_fu_888_p2);

assign or_ln117_12_fu_865_p2 = (or_ln117_8_reg_1582 | and_ln102_3_reg_1535);

assign or_ln117_13_fu_919_p2 = (or_ln117_12_reg_1614 | and_ln102_20_fu_893_p2);

assign or_ln117_14_fu_931_p2 = (or_ln117_12_reg_1614 | and_ln102_9_reg_1598);

assign or_ln117_15_fu_947_p2 = (or_ln117_14_fu_931_p2 | and_ln102_21_fu_902_p2);

assign or_ln117_16_fu_760_p2 = (or_ln117_reg_1520 | icmp_ln86_reg_1304_pp0_iter1_reg);

assign or_ln117_17_fu_1008_p2 = (or_ln117_16_reg_1590_pp0_iter4_reg | and_ln102_22_fu_990_p2);

assign or_ln117_18_fu_976_p2 = (or_ln117_16_reg_1590_pp0_iter3_reg | and_ln102_10_fu_879_p2);

assign or_ln117_19_fu_1020_p2 = (or_ln117_18_reg_1631 | and_ln102_23_fu_999_p2);

assign or_ln117_1_fu_688_p2 = (or_ln117_reg_1520 | and_ln102_14_fu_656_p2);

assign or_ln117_20_fu_1032_p2 = (or_ln117_16_reg_1590_pp0_iter4_reg | and_ln102_4_reg_1548_pp0_iter4_reg);

assign or_ln117_21_fu_1044_p2 = (or_ln117_20_fu_1032_p2 | and_ln102_24_fu_1004_p2);

assign or_ln117_22_fu_1058_p2 = (or_ln117_20_fu_1032_p2 | and_ln102_11_reg_1560_pp0_iter4_reg);

assign or_ln117_23_fu_1098_p2 = (or_ln117_22_reg_1643 | and_ln102_25_fu_1084_p2);

assign or_ln117_24_fu_1103_p2 = (or_ln117_22_reg_1643 | and_ln102_12_reg_1637);

assign or_ln117_25_fu_1114_p2 = (or_ln117_24_fu_1103_p2 | and_ln102_26_fu_1093_p2);

assign or_ln117_26_fu_1128_p2 = (or_ln117_22_reg_1643 | and_ln102_5_reg_1501_pp0_iter5_reg);

assign or_ln117_27_fu_1152_p2 = (or_ln117_26_reg_1655 | and_ln102_27_fu_1148_p2);

assign or_ln117_28_fu_1157_p2 = (or_ln117_26_reg_1655 | and_ln104_7_reg_1514_pp0_iter6_reg);

assign or_ln117_29_fu_670_p2 = (xor_ln104_2_reg_1473_pp0_iter1_reg | icmp_ln86_reg_1304_pp0_iter1_reg);

assign or_ln117_2_fu_700_p2 = (or_ln117_reg_1520 | and_ln102_6_reg_1508);

assign or_ln117_30_fu_674_p2 = (or_ln117_29_fu_670_p2 | icmp_ln86_5_reg_1335_pp0_iter1_reg);

assign or_ln117_31_fu_679_p2 = (or_ln117_30_fu_674_p2 | icmp_ln86_12_reg_1378_pp0_iter1_reg);

assign or_ln117_3_fu_716_p2 = (or_ln117_2_fu_700_p2 | and_ln102_15_fu_665_p2);

assign or_ln117_4_fu_730_p2 = (or_ln117_reg_1520 | and_ln102_2_reg_1490);

assign or_ln117_5_fu_796_p2 = (or_ln117_4_reg_1566 | and_ln102_16_fu_777_p2);

assign or_ln117_6_fu_750_p2 = (or_ln117_4_fu_730_p2 | and_ln102_7_fu_647_p2);

assign or_ln117_7_fu_812_p2 = (or_ln117_6_reg_1576 | and_ln102_17_fu_786_p2);

assign or_ln117_8_fu_756_p2 = (or_ln117_reg_1520 | and_ln102_reg_1479);

assign or_ln117_9_fu_832_p2 = (or_ln117_8_reg_1582 | and_ln102_18_fu_791_p2);

assign or_ln117_fu_596_p2 = (and_ln104_6_fu_574_p2 | and_ln102_13_fu_580_p2);

assign select_ln117_10_fu_857_p3 = ((or_ln117_10_fu_844_p2[0:0] == 1'b1) ? select_ln117_9_fu_849_p3 : 4'd12);

assign select_ln117_11_fu_912_p3 = ((or_ln117_11_fu_907_p2[0:0] == 1'b1) ? select_ln117_10_reg_1609 : 4'd13);

assign select_ln117_12_fu_924_p3 = ((or_ln117_12_reg_1614[0:0] == 1'b1) ? select_ln117_11_fu_912_p3 : 4'd14);

assign select_ln117_13_fu_935_p3 = ((or_ln117_13_fu_919_p2[0:0] == 1'b1) ? select_ln117_12_fu_924_p3 : 4'd15);

assign select_ln117_14_fu_953_p3 = ((or_ln117_14_fu_931_p2[0:0] == 1'b1) ? zext_ln117_3_fu_943_p1 : 5'd16);

assign select_ln117_15_fu_961_p3 = ((or_ln117_15_fu_947_p2[0:0] == 1'b1) ? select_ln117_14_fu_953_p3 : 5'd17);

assign select_ln117_16_fu_969_p3 = ((or_ln117_16_reg_1590_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_15_fu_961_p3 : 5'd18);

assign select_ln117_17_fu_1013_p3 = ((or_ln117_17_fu_1008_p2[0:0] == 1'b1) ? select_ln117_16_reg_1626 : 5'd19);

assign select_ln117_18_fu_1025_p3 = ((or_ln117_18_reg_1631[0:0] == 1'b1) ? select_ln117_17_fu_1013_p3 : 5'd20);

assign select_ln117_19_fu_1036_p3 = ((or_ln117_19_fu_1020_p2[0:0] == 1'b1) ? select_ln117_18_fu_1025_p3 : 5'd21);

assign select_ln117_1_fu_704_p3 = ((or_ln117_1_fu_688_p2[0:0] == 1'b1) ? select_ln117_fu_693_p3 : 2'd3);

assign select_ln117_20_fu_1050_p3 = ((or_ln117_20_fu_1032_p2[0:0] == 1'b1) ? select_ln117_19_fu_1036_p3 : 5'd22);

assign select_ln117_21_fu_1063_p3 = ((or_ln117_21_fu_1044_p2[0:0] == 1'b1) ? select_ln117_20_fu_1050_p3 : 5'd23);

assign select_ln117_22_fu_1071_p3 = ((or_ln117_22_fu_1058_p2[0:0] == 1'b1) ? select_ln117_21_fu_1063_p3 : 5'd24);

assign select_ln117_23_fu_1107_p3 = ((or_ln117_23_fu_1098_p2[0:0] == 1'b1) ? select_ln117_22_reg_1650 : 5'd25);

assign select_ln117_24_fu_1120_p3 = ((or_ln117_24_fu_1103_p2[0:0] == 1'b1) ? select_ln117_23_fu_1107_p3 : 5'd26);

assign select_ln117_25_fu_1132_p3 = ((or_ln117_25_fu_1114_p2[0:0] == 1'b1) ? select_ln117_24_fu_1120_p3 : 5'd27);

assign select_ln117_26_fu_1140_p3 = ((or_ln117_26_fu_1128_p2[0:0] == 1'b1) ? select_ln117_25_fu_1132_p3 : 5'd28);

assign select_ln117_2_fu_722_p3 = ((or_ln117_2_fu_700_p2[0:0] == 1'b1) ? zext_ln117_1_fu_712_p1 : 3'd4);

assign select_ln117_3_fu_734_p3 = ((or_ln117_3_fu_716_p2[0:0] == 1'b1) ? select_ln117_2_fu_722_p3 : 3'd5);

assign select_ln117_4_fu_742_p3 = ((or_ln117_4_fu_730_p2[0:0] == 1'b1) ? select_ln117_3_fu_734_p3 : 3'd6);

assign select_ln117_5_fu_801_p3 = ((or_ln117_5_fu_796_p2[0:0] == 1'b1) ? select_ln117_4_reg_1571 : 3'd7);

assign select_ln117_6_fu_817_p3 = ((or_ln117_6_reg_1576[0:0] == 1'b1) ? zext_ln117_2_fu_808_p1 : 4'd8);

assign select_ln117_7_fu_824_p3 = ((or_ln117_7_fu_812_p2[0:0] == 1'b1) ? select_ln117_6_fu_817_p3 : 4'd9);

assign select_ln117_8_fu_837_p3 = ((or_ln117_8_reg_1582[0:0] == 1'b1) ? select_ln117_7_fu_824_p3 : 4'd10);

assign select_ln117_9_fu_849_p3 = ((or_ln117_9_fu_832_p2[0:0] == 1'b1) ? select_ln117_8_fu_837_p3 : 4'd11);

assign select_ln117_fu_693_p3 = ((or_ln117_reg_1520[0:0] == 1'b1) ? zext_ln117_fu_684_p1 : 2'd2);

assign tmp_fu_1168_p61 = 'bx;

assign tmp_fu_1168_p62 = ((or_ln117_27_fu_1152_p2[0:0] == 1'b1) ? select_ln117_26_reg_1661 : 5'd29);

assign xor_ln104_10_fu_874_p2 = (icmp_ln86_10_reg_1366_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_11_fu_981_p2 = (icmp_ln86_11_reg_1372_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_12_fu_569_p2 = (icmp_ln86_12_reg_1378 ^ 1'd1);

assign xor_ln104_13_fu_1079_p2 = (icmp_ln86_13_reg_1385_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_14_fu_585_p2 = (icmp_ln86_14_reg_1391 ^ 1'd1);

assign xor_ln104_1_fu_602_p2 = (icmp_ln86_1_reg_1312_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_2_fu_514_p2 = (icmp_ln86_2_fu_346_p2 ^ 1'd1);

assign xor_ln104_3_fu_612_p2 = (icmp_ln86_3_reg_1323_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_4_fu_627_p2 = (icmp_ln86_4_reg_1329_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_5_fu_537_p2 = (icmp_ln86_5_reg_1335 ^ 1'd1);

assign xor_ln104_6_fu_553_p2 = (icmp_ln86_6_reg_1342 ^ 1'd1);

assign xor_ln104_7_fu_642_p2 = (icmp_ln86_7_reg_1348_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_8_fu_764_p2 = (icmp_ln86_8_reg_1354_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_9_fu_869_p2 = (icmp_ln86_9_reg_1360_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_fu_508_p2 = (icmp_ln86_fu_334_p2 ^ 1'd1);

assign zext_ln117_1_fu_712_p1 = select_ln117_1_fu_704_p3;

assign zext_ln117_2_fu_808_p1 = select_ln117_5_fu_801_p3;

assign zext_ln117_3_fu_943_p1 = select_ln117_13_fu_935_p3;

assign zext_ln117_fu_684_p1 = or_ln117_31_fu_679_p2;

endmodule //my_prj_decision_function
