Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 19:05:01 2019
| Host         : Photonics running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decode_b_timing_summary_routed.rpt -pb decode_b_timing_summary_routed.pb -rpx decode_b_timing_summary_routed.rpx -warn_on_violation
| Design       : decode_b
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 45 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.411        0.000                      0                   64        0.147        0.000                      0                   64        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk          {0.000 5.000}      10.000          100.000         
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.411        0.000                      0                   64        0.182        0.000                      0                   64        4.500        0.000                       0                    46  
sys_clk_pin         8.411        0.000                      0                   64        0.182        0.000                      0                   64        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                 8.411        0.000                      0                   64        0.147        0.000                      0                   64  
clk           sys_clk_pin         8.411        0.000                      0                   64        0.147        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.795ns (47.564%)  route 0.876ns (52.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.652 r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.876     6.529    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.317     6.846 r  decode_b_default_clock_driver/clockdriver/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.846    decode_b_default_clock_driver/clockdriver/p_0_in[2]
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.118    15.257    decode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/src_ce_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/p_0_out
    SLICE_X1Y91          FDSE                                         r  decode_b_struct/parallel_to_serial/src_ce_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/clk_IBUF_BUFG
    SLICE_X1Y91          FDSE                                         r  decode_b_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDSE (Setup_fdse_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.619%)  route 0.127ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.127    41.771    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    41.519    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.070    41.589    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.589    
                         arrival time                          41.771    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.055     1.687    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_3
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.503    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)        -0.006     1.497    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 f  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.104     1.772    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X3Y92          LUT5 (Prop_lut5_I1_O)        0.048     1.820 r  decode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.820    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.107     1.623    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.921%)  route 0.131ns (48.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.131    41.775    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/o[3]_4
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.515    41.503    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.075    41.578    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.578    
                         arrival time                          41.775    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    51.503    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.120    51.765    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    51.810 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000    51.810    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/i[1]_6
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    52.019    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    51.607    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.607    
                         arrival time                          51.810    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    51.503    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.121    51.766    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    51.811 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__0/O
                         net (fo=1, routed)           0.000    51.811    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/i[2]_7
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    52.019    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    51.608    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.608    
                         arrival time                          51.811    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.117     1.748    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_4
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499     1.519    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.024     1.543    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.104     1.736    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_2
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499     1.519    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.011     1.530    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.171%)  route 0.129ns (47.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.129    41.774    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/o[0]_1
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    41.519    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.047    41.566    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.566    
                         arrival time                          41.774    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 f  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.104     1.772    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  decode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.817    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091     1.607    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.795ns (47.564%)  route 0.876ns (52.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.652 r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.876     6.529    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.317     6.846 r  decode_b_default_clock_driver/clockdriver/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.846    decode_b_default_clock_driver/clockdriver/p_0_in[2]
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.118    15.257    decode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/src_ce_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/p_0_out
    SLICE_X1Y91          FDSE                                         r  decode_b_struct/parallel_to_serial/src_ce_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/clk_IBUF_BUFG
    SLICE_X1Y91          FDSE                                         r  decode_b_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDSE (Setup_fdse_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.619%)  route 0.127ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.127    41.771    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    41.519    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.070    41.589    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.589    
                         arrival time                          41.771    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.055     1.687    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_3
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.503    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)        -0.006     1.497    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 f  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.104     1.772    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X3Y92          LUT5 (Prop_lut5_I1_O)        0.048     1.820 r  decode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.820    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.107     1.623    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.921%)  route 0.131ns (48.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.131    41.775    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/o[3]_4
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.515    41.503    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.075    41.578    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.578    
                         arrival time                          41.775    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    51.503    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.120    51.765    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    51.810 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000    51.810    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/i[1]_6
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    52.019    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    51.607    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.607    
                         arrival time                          51.810    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    51.503    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.121    51.766    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    51.811 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__0/O
                         net (fo=1, routed)           0.000    51.811    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/i[2]_7
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    52.019    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    51.608    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.608    
                         arrival time                          51.811    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.117     1.748    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_4
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499     1.519    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.024     1.543    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.104     1.736    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_2
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499     1.519    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.011     1.530    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.171%)  route 0.129ns (47.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.129    41.774    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/o[0]_1
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    41.519    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.047    41.566    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.566    
                         arrival time                          41.774    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 f  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.104     1.772    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  decode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.817    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091     1.607    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.795ns (47.564%)  route 0.876ns (52.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.652 r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.876     6.529    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.317     6.846 r  decode_b_default_clock_driver/clockdriver/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.846    decode_b_default_clock_driver/clockdriver/p_0_in[2]
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.118    15.257    decode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/src_ce_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/p_0_out
    SLICE_X1Y91          FDSE                                         r  decode_b_struct/parallel_to_serial/src_ce_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/clk_IBUF_BUFG
    SLICE_X1Y91          FDSE                                         r  decode_b_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDSE (Setup_fdse_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.619%)  route 0.127ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.127    41.771    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    41.519    
                         clock uncertainty            0.035    41.555    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.070    41.625    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.625    
                         arrival time                          41.771    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.055     1.687    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_3
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.503    
                         clock uncertainty            0.035     1.539    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)        -0.006     1.533    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 f  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.104     1.772    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X3Y92          LUT5 (Prop_lut5_I1_O)        0.048     1.820 r  decode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.820    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.107     1.659    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.921%)  route 0.131ns (48.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.131    41.775    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/o[3]_4
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.515    41.503    
                         clock uncertainty            0.035    41.539    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.075    41.614    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.614    
                         arrival time                          41.775    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    51.503    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.120    51.765    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    51.810 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000    51.810    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/i[1]_6
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    52.019    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
                         clock uncertainty            0.035    51.552    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    51.643    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.643    
                         arrival time                          51.810    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    51.503    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.121    51.766    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    51.811 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__0/O
                         net (fo=1, routed)           0.000    51.811    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/i[2]_7
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    52.019    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
                         clock uncertainty            0.035    51.552    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    51.644    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.644    
                         arrival time                          51.811    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.117     1.748    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_4
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499     1.519    
                         clock uncertainty            0.035     1.555    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.024     1.579    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.104     1.736    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_2
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499     1.519    
                         clock uncertainty            0.035     1.555    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.011     1.566    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.171%)  route 0.129ns (47.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.129    41.774    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/o[0]_1
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    41.519    
                         clock uncertainty            0.035    41.555    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.047    41.602    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.602    
                         arrival time                          41.774    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 f  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.104     1.772    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  decode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.817    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091     1.643    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.795ns (47.564%)  route 0.876ns (52.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.652 r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.876     6.529    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.317     6.846 r  decode_b_default_clock_driver/clockdriver/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.846    decode_b_default_clock_driver/clockdriver/p_0_in[2]
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.118    15.257    decode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/src_ce_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.808%)  route 0.783ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_b_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.783     6.476    decode_b_struct/parallel_to_serial/p_0_out
    SLICE_X1Y91          FDSE                                         r  decode_b_struct/parallel_to_serial/src_ce_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_struct/parallel_to_serial/clk_IBUF_BUFG
    SLICE_X1Y91          FDSE                                         r  decode_b_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y91          FDSE (Setup_fdse_C_CE)      -0.205    14.909    decode_b_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.174    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.159    decode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.876    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524    14.593    decode_b_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.619%)  route 0.127ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.127    41.771    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    41.519    
                         clock uncertainty            0.035    41.555    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.070    41.625    decode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.625    
                         arrival time                          41.771    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.055     1.687    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_3
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.503    
                         clock uncertainty            0.035     1.539    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)        -0.006     1.533    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 f  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.104     1.772    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X3Y92          LUT5 (Prop_lut5_I1_O)        0.048     1.820 r  decode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.820    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.107     1.659    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.921%)  route 0.131ns (48.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.131    41.775    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/o[3]_4
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.515    41.503    
                         clock uncertainty            0.035    41.539    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.075    41.614    decode_b_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.614    
                         arrival time                          41.775    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    51.503    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.120    51.765    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    51.810 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000    51.810    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/i[1]_6
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    52.019    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
                         clock uncertainty            0.035    51.552    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    51.643    decode_b_struct/parallel_to_serial/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.643    
                         arrival time                          51.810    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    51.503    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.121    51.766    decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    51.811 r  decode_b_struct/serial_to_parallel/fd_array[0].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__0/O
                         net (fo=1, routed)           0.000    51.811    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/i[2]_7
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    52.019    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
                         clock uncertainty            0.035    51.552    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    51.644    decode_b_struct/parallel_to_serial/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.644    
                         arrival time                          51.811    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.117     1.748    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_4
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499     1.519    
                         clock uncertainty            0.035     1.555    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.024     1.579    decode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.104     1.736    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_2
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499     1.519    
                         clock uncertainty            0.035     1.555    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.011     1.566    decode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.171%)  route 0.129ns (47.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590    41.503    decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    41.644 r  decode_b_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.129    41.774    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/o[0]_1
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860    42.019    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    41.519    
                         clock uncertainty            0.035    41.555    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.047    41.602    decode_b_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.602    
                         arrival time                          41.774    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.503    decode_b_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 f  decode_b_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.104     1.772    decode_b_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  decode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.817    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091     1.643    decode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.174    





