<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware: Board - CV5 Titanium</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<link rel="search" href="../../search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="Hardware"/>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-ambarella.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../Ambarella.png"/></td>
  <td id="projectalign">
   <div id="projectname">Hardware<span id="projectnumber">&#160;1.0.0 @ 2024.07.10 14:12:44</span>
   </div>
   <div id="projectbrief">placeholder</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,true,'search.html','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('da/d9e/page_cv5_timn.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div><div class="header">
  <div class="headertitle"><div class="title">Board - CV5 Titanium </div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p >This chapter provides details on setting up the hardware for the evaluation kit (EVK) and is divided into the following sections:<br  />
</p>
<ul>
<li>Section <a class="el" href="../../da/d9e/page_cv5_timn.html#cv5_timn_evk_package">1 EVK Package</a></li>
<li>Section <a class="el" href="../../da/d9e/page_cv5_timn.html#cv5_timn_overview">2 Overview of the EVK Board</a></li>
<li>Section <a class="el" href="../../da/d9e/page_cv5_timn.html#cv5_timn_setting_up">3 Setting up the EVK Board</a></li>
<li>Section <a class="el" href="../../da/d9e/page_cv5_timn.html#cv5_timn_system_io_hardware_control">4 CV5 EVK System I/O and Hardware Control</a></li>
<li>Section <a class="el" href="../../da/d9e/page_cv5_timn.html#cv5_timn_doc_license">5 License</a> <hr  />
</li>
</ul>
<h1><a class="anchor" id="cv5_timn_evk_package"></a>
1 EVK Package</h1>
<p >The Ambarella Cooper Linux EVK contains the following hardware and accessories. If any of the following components are missing from the EVK package, contact the Ambarella support team.<br  />
</p>
<table class="doxtable">
<tr>
<td align="center"><b> EVK Board: </b> </td><td>The board that comes furnished with the Ambarella CV5 system on chip (SoC) </td></tr>
<tr>
<td align="center"><b> Sensor board: </b> </td><td>The sensor board that is connected to the EVK board as the video input (VIN) </td></tr>
<tr>
<td align="center"><b> Cables: </b> </td><td>Serial cable and USB cable </td></tr>
<tr>
<td align="center"><b> EVK firmware: </b> </td><td>The firmware in the folder Binary/ that is upgraded to the EVK board </td></tr>
<tr>
<td align="center"><b> Install program: </b> </td><td>The tools in the folder Tools/ that are used for evaluation, including <br  />
 AmbaUSB, PortServer, USBServer, and the VLC player </td></tr>
<tr>
<td align="center"><b> Getting started guide: </b> </td><td>The document providing information on how to use the EVK </td></tr>
</table>
<p >The pre-loaded demonstration application is provided through the following:<br  />
</p>
<table class="doxtable">
<tr>
<td align="center" width="165px"><b> Unit test program: </b> </td><td>The unit test applications used to evaluate features using commands from<br  />
 the command line interface </td></tr>
</table>
<hr  />
<h1><a class="anchor" id="cv5_timn_overview"></a>
2 Overview of the EVK Board</h1>
<p >The figure below provides an overview of the major components and input / output (I/O) connectors of the CV5 EVK board.<br  />
</p>
<div class="image">
<img src="../../cv5_timn_evk_board.png" alt=""/>
<div class="caption">
Figure 2-1. CV5 Timn EVK Board.</div></div>
<p >The major components and I/O connectors identified in the figure above are as follows:<br  />
</p>
<ol type="1">
<li>Universal asynchronous receiver / transmitter (UART1) DB9 with flow control</li>
<li>USB to serial debug UART + firmware download port</li>
<li>Internal power on / off</li>
<li>Reset</li>
<li>External power on / off</li>
<li>Microcontroller unit (MCU) reset</li>
<li>Audio line-out</li>
<li>Analog microphone (MIC)</li>
<li>Digital MIC</li>
<li>Joint test action group (JTAG)</li>
<li>Dual in-line package (DIP) switches</li>
<li>VIN port1</li>
<li>VIN port2</li>
<li>VIN port3</li>
<li>VIN port3</li>
<li>Mobile industry processor interface® (MIPI) digital serial interface (DSI) video output (VOUT)</li>
<li>USB 3.0 host</li>
<li>USB Type-C</li>
<li>Micro USB3 . 0 device</li>
<li>Composite video broadcast signal (CVBS) VOUT</li>
<li>Infrared (IR)-receiver</li>
<li>Peripheral component interconnect express (PCIe) X4 port</li>
<li>Ethernet</li>
<li>Ethernet</li>
<li>12-V DC power</li>
<li>High definition multimedia interface (HDMI) VOUT <hr  />
</li>
</ol>
<h1><a class="anchor" id="cv5_timn_setting_up"></a>
3 Setting up the EVK Board</h1>
<p >Use the following steps to set up the EVK hardware for the first time.<br  />
</p>
<ul>
<li>Using a grounding strap or another verified device to protect the board from static charges and connect the communication cables to the board before connecting any equipment to the power supply.<br  />
</li>
<li>Ensure that the parallel sensors used on the CV5 boards are compatible with the adapter, then carefully insert the sensor board to the slot of the primary VIN, which is component 1 on the EVK board (see the following figure). Ensure that the sensor board is secure before proceeding.<br  />
</li>
</ul>
<div class="image">
<img src="../../cv5_timn_sensor_board_inserted.png" alt=""/>
<div class="caption">
Figure 3-1. Sensor Board Inserted into the CV5 Timn Board.</div></div>
<ul>
<li>Use an Ethernet cable to connect the Ethernet port on the EVK board to the network port on the host PC.<br  />
</li>
<li>For high-definition (HD) preview, connect a video display with an HDMI input to the HDMI connector on the EVK board.<br  />
</li>
</ul>
<div class="image">
<img src="../../cv5_timn_connected_hdmi_ethernet_usb_cable.png" alt=""/>
<div class="caption">
Figure 3-2. CV5 Timn Board with the HDMI / Ethernet / USB Cable Connected.</div></div>
<ul>
<li>For the UART console window, the Timn EVK board is equipped with a USB serial bridge. Connect the EVK board to the host PC using a USB Mini A cable.<br  />
</li>
<li>To ensure protection from electro-static discharge (ESD), first connect the power cable to the EVK power jack on the board, and then connect the cable to the power supply.<br  />
 <hr  />
</li>
</ul>
<h1><a class="anchor" id="cv5_timn_system_io_hardware_control"></a>
4 CV5 EVK System I/O and Hardware Control</h1>
<h2><a class="anchor" id="cv5_timn_connectors"></a>
4.1 Connectors</h2>
<p >The following figures show all main I/O connectors on the top and bottom sides (respectively) of the CV5 EVK base board Rev3.0.<br  />
</p>
<div class="image">
<img src="../../cv5_timn_major_io_connectors_on_the_top_side.png" alt=""/>
<div class="caption">
Figure 4-1. Major I/O Connectors on the Top Side of the CV5 EVK Base Board.</div></div>
 <div class="image">
<img src="../../cv5_timn_major_io_connectors_on_the_bottom_side.png" alt=""/>
<div class="caption">
Figure 4-2. Major I/O Connectors on the Bottom Side of the CV5 EVK Base Board.</div></div>
<p >Refer to the table below for a list of the main I/O connectors shown in the figures above.<br  />
</p>
<a class="anchor" id="main_board_connectors"></a>
<table class="doxtable">
<caption>Table 4-1. Main Board Connectors.</caption>
<tr>
<th>Item </th><th>Designator </th><th>Functions </th><th>Notes </th></tr>
<tr>
<td align="center">1 </td><td align="center">J63 </td><td>UART1 </td><td>DB9 connector with hardware flow control </td></tr>
<tr>
<td align="center">2 </td><td align="center">SW19 </td><td>Key button </td><td>Key button for general purpose input / output (GPIO) debug </td></tr>
<tr>
<td align="center">3 </td><td align="center">J105 </td><td>Power measurement </td><td>15x2, 1.25-mm connector for power measurement </td></tr>
<tr>
<td align="center">4 </td><td align="center">J106 </td><td>Power measurement </td><td>10x2, 1.25-mm connector for power measurement </td></tr>
<tr>
<td align="center">5 </td><td align="center">SW1~SW5 </td><td>PINMUX switch </td><td>2-SPST / 4-SPST switches for PINMUX selection </td></tr>
<tr>
<td align="center">6 </td><td align="center">J46 </td><td>HDMI transmit (TX) </td><td>Vertical HDMI receptacle </td></tr>
<tr>
<td align="center">7 </td><td align="center">J55 </td><td>Audio HP out </td><td>3.5-mm audio jack </td></tr>
<tr>
<td align="center">8 </td><td align="center">J47 </td><td>Composite video broadcasting signal (CVBS) output </td><td>Mono RCA jack </td></tr>
<tr>
<td align="center">9 </td><td align="center">U91 </td><td>IR input </td><td>IR receiver </td></tr>
<tr>
<td align="center">10 </td><td align="center">J76 </td><td>Controller area network (CAN) bus </td><td>2x2, 2.54-mm connector for the CAN bus </td></tr>
<tr>
<td align="center">11 </td><td align="center">J37/J36 </td><td>PCIe x4 </td><td>Standard PCIe x4 card edge connectors </td></tr>
<tr>
<td align="center">12 </td><td align="center">J69 </td><td>JTAG connector </td><td>10x2, 2.54-mm connector for the JTAG </td></tr>
<tr>
<td align="center">13 </td><td align="center">J50 </td><td>Ethernet </td><td>10 / 100 / 1000 Base-T Ethernet single port with LEDs (link / act) </td></tr>
<tr>
<td align="center">14 </td><td align="center">SW6~SW9 </td><td>Power-on configuration (POC) switch </td><td>2-SPST / 4-SPST / 8-SPST switches for POC setting </td></tr>
<tr>
<td align="center">15 </td><td align="center">BAT2 </td><td>Real-time clock (RTC) battery holder </td><td>2032 battery holder for the RTC </td></tr>
<tr>
<td align="center">16 </td><td align="center">J72 </td><td>MCU serial wire debug (SWD) connector </td><td>5x2, 2.54-mm connector for the MCU debug tool </td></tr>
<tr>
<td align="center">17 </td><td align="center">J75 </td><td>MCU reset button </td><td>Button to reset the MCU </td></tr>
<tr>
<td align="center">18 </td><td align="center">SW13 </td><td>Reset button </td><td>Button to make the system warm boot </td></tr>
<tr>
<td align="center">19 </td><td align="center">SW20 </td><td>MCU power-on button </td><td>Button to indicate to the MCU to power on the system </td></tr>
<tr>
<td align="center">20 </td><td align="center">SW23 </td><td>Power ON / OFF switch button </td><td>Button to make the system switch between the power on and power<br  />
 off states when the external power sequencer is used </td></tr>
<tr>
<td align="center">21 </td><td align="center">J78 </td><td>Power jack </td><td>12-V system power adapter input, 2.5 mm </td></tr>
<tr>
<td align="center">22 </td><td align="center">J51 </td><td>Ethernet1 </td><td>10 / 100 / 1000 Base-T Ethernet single port with LEDs (link / act) </td></tr>
<tr>
<td align="center">23 </td><td align="center">SW14~SW18 </td><td>ADC1 key buttons </td><td>Key buttons in ADC1 to simulate menu / direction buttons </td></tr>
<tr>
<td align="center">24 </td><td align="center">J25 </td><td>USB 2.0 device / serial debug port </td><td>Micro-B USB receptacle </td></tr>
<tr>
<td align="center">25 </td><td align="center">J29 </td><td>USB 3.1 device </td><td>Micro-B USB 3.0 receptacle </td></tr>
<tr>
<td align="center">26 </td><td align="center">J31 </td><td>USB 3.1 host </td><td>Type-A USB 3.0 receptacle </td></tr>
<tr>
<td align="center">27 </td><td align="center">J32 </td><td>USB 3.1 hub host </td><td>Type-C USB 3.0 receptacle </td></tr>
<tr>
<td align="center">28 </td><td align="center">J33 / J34 / J35 </td><td>USB 3.1 hub host </td><td>Type-A USB 3.0 receptacle </td></tr>
<tr>
<td align="center">29 </td><td align="center">J1 / J2 </td><td>Core board connector </td><td>120- / 180-pin high-speed ground plane sockets </td></tr>
<tr>
<td align="center">30 </td><td align="center">J48 / J49 </td><td>VOUT MIPI DSI A / B </td><td>40-pin, 0.5-mm FPC connector for VOUT MIPI DSI </td></tr>
<tr>
<td align="center">31 </td><td align="center">J43 / J44 </td><td>VIN DCPHY </td><td>41-pin, 0.5-mm connector for VIN DCPHY </td></tr>
<tr>
<td align="center">32 </td><td align="center">J42 </td><td>VIN SLVS-EC </td><td>51-pin, 0.5-mm connector for VIN SLVS-EC </td></tr>
<tr>
<td align="center">33 </td><td align="center">J39 </td><td>VIN SLVS+DPHY </td><td>164-pin PCIe connector for VIN SLVS+DPHY </td></tr>
<tr>
<td align="center">34 </td><td align="center">J38 </td><td>SSD hard drive </td><td>Non-volatile memory express (NVMe) M2 connector </td></tr>
<tr>
<td align="center">35 </td><td align="center">J13 </td><td>SDIO0 </td><td>SD socket for SDIO0 I/F </td></tr>
<tr>
<td align="center">36 </td><td align="center">J19 </td><td>SDIO1 </td><td>Micro-SD socket for SDIO1 I/F </td></tr>
<tr>
<td align="center">37 </td><td align="center">BAT1 </td><td>Lithium battery </td><td>1.5-V lithium battery for RTC </td></tr>
<tr>
<td align="center">38 </td><td align="center">SW1 </td><td>IMU </td><td>IMU in data ready interrupt mode </td></tr>
</table>
<h2><a class="anchor" id="cv5_timn_system_io_configurations"></a>
4.2 System I/O Configurations</h2>
<p >The CV5 EVK base board supplies abundant I/O interfaces for a variety of applications. Ensure that the system I/O interfaces are properly configured with the on-board hardware jumpers and switches.<br  />
</p>
<p >The figure below provides the locations of the jumpers and switches listed in this chapter.<br  />
</p>
<div class="image">
<img src="../../cv5_timn_major_jumpers_for_system_io_on_the_top_side.png" alt=""/>
<div class="caption">
Figure 4-3. Major Jumpers for the System I/O Configurations on the Top Side of the CV5 EVK Base Board.</div></div>
 <div class="image">
<img src="../../cv5_timn_major_jumpers_for_system_io_on_the_bottom_side.png" alt=""/>
<div class="caption">
Figure 4-4. Major Jumpers for the System I/O Configurations on the Bottom Side of the CV5 EVK Base Board.</div></div>
 <div class="image">
<img src="../../cv5_timn_major_jumpers_for_system_io_top_side_core_board.png" alt=""/>
<div class="caption">
Figure 4-5. Major Jumpers for the System I/O Configurations on the Top Side of the CV5 EVK Core Board.</div></div>
<h3><a class="anchor" id="cv5_timn_system_io_uart1"></a>
4.2.1 UART1</h3>
<p >UART1 is available in J63, which is the DB9 connector for the EIA / TIA 232 serial interface. UART1 supports hardware flow control and direct memory access (DMA).<br  />
</p>
<ul>
<li>Assemble the jumpers on J60 / J62 / J66 / J67</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_uart1.png" alt=""/>
<div class="caption">
Figure 4-6. Jumpers and Switches for UART1.</div></div>
<h3><a class="anchor" id="cv5_timn_system_io_gpio_debug"></a>
4.2.2 General Purpose Input / Output (GPIO) Debug</h3>
<p >SW19 is a key button for software GPIO debugging. SW19 is connected to GPIO138, which includes a default pull-high in hardware. The software can configure GPIO138 to verify the general input / output function. Pressing SW19 will assert low to GPIO138.<br  />
</p>
<ul>
<li>SW2.pin3 = ON: Connect GPIO138 to SW19</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_gpio_debug.png" alt=""/>
<div class="caption">
Figure 4-7. Jumpers and Switches for GPIO Debug (GPIO138).</div></div>
<h3><a class="anchor" id="cv5_timn_system_io_power_measurement"></a>
4.2.3 Power Measurement</h3>
<p >J105 and J106 are designed for power measurement. J105 and J106 have 30 / 20 pins and 1.25-mm pitch connectors with a customized PIN-out. Contact the Ambarella support team for more details.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_system_io_hdmi_tx"></a>
4.2.4 HDMI Transmit</h3>
<p >J46 is a standard vertical 19-pin HDMI receptacle for HDMI TX. Assemble the jumper on J45 to enable 5-V power on J46.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_system_io_audio_hp_out"></a>
4.2.5 Audio Headphone out</h3>
<p >The on-board audio coder / decoder (codec) is AU8810. The audio HP out is available in J55, which is a 3.5-mm audio jack.<br  />
</p>
<p >The CV5 CLK_AU signal can be chosen to output to AU8810 or the external audio codec through SW12.<br  />
</p>
<ul>
<li>Assemble the jumpers on J52 and J54</li>
<li>SW12 = OFF: Connect to AU8810</li>
<li>SW12 = ON: Connect to the external audio codec</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_audio_hp_out.png" alt=""/>
<div class="caption">
Figure 4-8. Jumpers and Switches for Audio HP-Out.</div></div>
<h3><a class="anchor" id="cv5_timn_system_io_cvbs_output"></a>
4.2.6 CVBS Output</h3>
<p >J47 is a mono RCA jack for the CVBS output.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_system_io_ir_receiver"></a>
4.2.7 Infrared (IR) Receiver</h3>
<p >U91 is an IR receiver module for the infrared remote control systems with a 38-kHz carrier frequency.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_system_io_pinmux_sw1_to_sw5"></a>
4.2.8 PINMUX Switch – SW1~SW5</h3>
<p >SW1, SW2, and SW4 are 4-SPST switches, while SW3 and SW5 are 2-SPST switches used for the PINMUX selection.<br  />
</p>
<p >The table below shows a summary of the PINMUX switches. Refer to each sector for details.<br  />
</p>
<a class="anchor" id="cv5_evk_mux_configurations"></a>
<table class="doxtable">
<caption>Table 4-2. CV5 EVK Mux Configurations.</caption>
<tr>
<th>Switch </th><th>Pin </th><th>Status </th><th>Function </th><th>Description </th></tr>
<tr>
<td align="center" rowspan="26">SW1 </td><td align="center" rowspan="8">Pin1 </td><td align="center" rowspan="4">OFF </td><td>GPIO65 as VSDELAY_HSYNC_OUT_0 </td><td>HSYNC0 to VIN / DCPHY1 connector </td></tr>
<tr>
<td>GPIO66 as VSDELAY_HSYNC_OUT_1 </td><td>HSYNC1 to SLVC-EC / DCPHY0 connector </td></tr>
<tr>
<td>GPIO67 as EXT_HSYNC_SRC_INPUT </td><td>HSYNC source input </td></tr>
<tr>
<td>GPIO68 as EXT_VSYNC_SRC_INPUT </td><td>VSYNC source input </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO65 as GPIO65 </td><td>GPIO </td></tr>
<tr>
<td>GPIO66 as GPIO66 </td><td>GPIO </td></tr>
<tr>
<td>GPIO67 as DMIC_CLK </td><td>DMIC clock </td></tr>
<tr>
<td>GPIO68 as DMIC_DAT </td><td>DMIC data </td></tr>
<tr>
<td align="center" rowspan="8">Pin2 </td><td align="center" rowspan="4">OFF </td><td>GPIO69 as SSI1_SCLK </td><td>SS1 clock </td></tr>
<tr>
<td>GPIO70 as SSI1_TXD </td><td>SSI1 TX Data </td></tr>
<tr>
<td>GPIO71 as SSI1_RXD </td><td>SSI1 RX Data </td></tr>
<tr>
<td>GPIO72 as SSI1_EN0 </td><td>SSI1 to Gyro </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO69 as GPIO69 </td><td>GPIO69 to VIN </td></tr>
<tr>
<td>GPIO70 as GPIO70 </td><td>GPIO70 to VIN </td></tr>
<tr>
<td>GPIO71 as GPIO71 </td><td>GPIO71 to VIN </td></tr>
<tr>
<td>GPIO72 as GPIO72 </td><td>GPIO72 to VIN </td></tr>
<tr>
<td align="center" rowspan="6">Pin3 </td><td align="center" rowspan="3">OFF </td><td>GPIO73 as SSI1_EN1 </td><td>SSI1 to MIPI_DSI_A connector </td></tr>
<tr>
<td>GPIO74 as SSI1_EN2 </td><td>SSI1 to MIPI_DSI_B connector </td></tr>
<tr>
<td>GPIO75 as SSI1_EN3 </td><td>SSI1 to debug connector </td></tr>
<tr>
<td align="center" rowspan="3">ON </td><td>GPIO73 as GPIO73 </td><td>GPIO73 to VIN </td></tr>
<tr>
<td>GPIO74 as GPIO74 </td><td>GPIO74 to VIN </td></tr>
<tr>
<td>GPIO75 as GPIO75 </td><td>GPIO75 to VIN </td></tr>
<tr>
<td align="center" rowspan="4">Pin4 </td><td align="center" rowspan="2">OFF </td><td>GPIO76 as GPIO76 </td><td>GPIO76 to VIN </td></tr>
<tr>
<td>GPIO77 as GPIO77 </td><td>GPIO77 to VIN </td></tr>
<tr>
<td align="center" rowspan="2">ON </td><td>GPIO76 as IDCSCLK </td><td>IDCS clock </td></tr>
<tr>
<td>GPIO77 as IDCSDATA </td><td>IDCS data </td></tr>
<tr>
<td align="center" rowspan="28">SW2 </td><td align="center" rowspan="8">Pin1 </td><td align="center" rowspan="4">OFF </td><td>GPIO92 as SDIO0_D[0] </td><td>SDIO0 for SD socket </td></tr>
<tr>
<td>GPIO93 as SDIO0_D[1] </td><td>SDIO0 for SD socket </td></tr>
<tr>
<td>GPIO94 as SDIO0_D[2] </td><td>SDIO0 for SD socket </td></tr>
<tr>
<td>GPIO95 as SDIO0_D[3] </td><td>SDIO0 for SD socket </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO92 as VSDELAY_VSYNC_OUT_0 </td><td>VSYNC0 to VIN </td></tr>
<tr>
<td>GPIO93 as VSDELAY_VSYNC_OUT_1 </td><td>VSYNC1 to SLVS-EC </td></tr>
<tr>
<td>GPIO94 as VSDELAY_VSYNC_OUT_2 </td><td>VSYNC2 to DCPHY0 </td></tr>
<tr>
<td>GPIO95 as VSDELAY_VSYNC_OUT_3 </td><td>VSYNC3 to DCPHY1 </td></tr>
<tr>
<td align="center" rowspan="8">Pin2 </td><td align="center" rowspan="4">OFF </td><td>GPIO96 as SDIO0_CLK </td><td>SDIO0 for SD socket </td></tr>
<tr>
<td>GPIO97 as SDIO0_CMD </td><td>SDIO0 for SD socket </td></tr>
<tr>
<td>GPIO98 as SDIO0_CD </td><td>SDIO0 for SD socket </td></tr>
<tr>
<td>GPIO99 as SDIO0_WP </td><td>SDIO0 for SD socket </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO96 as IDC1CLK </td><td>IDC1 to DCPHY1 / MIPI_DSI_A connector </td></tr>
<tr>
<td>GPIO97 as IDC1DATA </td><td>IDC1 to DCPHY1 / MIPI_DSI_A connector </td></tr>
<tr>
<td>GPIO98 as GPIO98 </td><td>GPIO </td></tr>
<tr>
<td>GPIO99 as GPIO99 </td><td>GPIO </td></tr>
<tr>
<td align="center" rowspan="4">Pin3 </td><td align="center" rowspan="2">OFF </td><td>GPIO100 as GPIO100 </td><td>SDIO0 PWRON for SD socket </td></tr>
<tr>
<td>GPIO138 as SDIO0_HS_SEL </td><td>SDIO0_HS_SEL </td></tr>
<tr>
<td align="center" rowspan="2">ON </td><td>GPIO100 as GPIO100 </td><td>Reset to DCPHY1 connector </td></tr>
<tr>
<td>GPIO138 as GPIO138 </td><td>GPIO </td></tr>
<tr>
<td align="center" rowspan="8">Pin4 </td><td align="center" rowspan="4">OFF </td><td>GPIO101 as SDIO1_D[0] </td><td>SDIO1 for Micro-SD socket </td></tr>
<tr>
<td>GPIO102 as SDIO1_D[1] </td><td>SDIO1 for Micro-SD socket </td></tr>
<tr>
<td>GPIO103 as SDIO1_D[2] </td><td>SDIO1 for Micro-SD socket </td></tr>
<tr>
<td>GPIO104 as SDIO1_D[3] </td><td>SDIO1 for Micro-SD socket </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO101 as SSI3_RXD </td><td>SSI3 RX data </td></tr>
<tr>
<td>GPIO102 as SSI3_TXD </td><td>SSI3 TX data </td></tr>
<tr>
<td>GPIO103 as SSI3_SCLK </td><td>SSI3 clock </td></tr>
<tr>
<td>GPIO104 as SSI3_EN0 </td><td>SSI3 to DCPHY1 / SLVS-EC connector </td></tr>
<tr>
<td align="center" rowspan="12">SW3 </td><td align="center" rowspan="8">Pin1 </td><td align="center" rowspan="4">OFF </td><td>GPIO105 as SDIO1_CLK </td><td>SDIO1 for Micro-SD socket </td></tr>
<tr>
<td>GPIO106 as SDIO1_CMD </td><td>SDIO1 for Micro-SD socket </td></tr>
<tr>
<td>GPIO107 as SDIO1_CD </td><td>SDIO1 for Micro-SD socket </td></tr>
<tr>
<td>GPIO108 as SDIO1_WP </td><td>SDIO1 for Micro-SD socket </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO105 as GPIO105 </td><td>GPIO105 to DCPHY0 / SLVS-EC </td></tr>
<tr>
<td>GPIO106 as GPIO106 </td><td>GPIO106 to DCPHY0 </td></tr>
<tr>
<td>GPIO107 as IDC5CLK </td><td>IDC5 to DCPHY1 / SLVS-EC connector </td></tr>
<tr>
<td>GPIO108 as IDC5DATA </td><td>IDC5 to DCPHY1 / SLVS-EC connector </td></tr>
<tr>
<td align="center" rowspan="4">Pin2 </td><td align="center" rowspan="2">OFF </td><td>GPIO109 as GPIO109 </td><td>SDIO1 PWRON for the Micro-SD socket </td></tr>
<tr>
<td>GPIO132 as SDIO1_HS_SEL </td><td>SDIO1_HS_SEL </td></tr>
<tr>
<td align="center" rowspan="2">ON </td><td>GPIO109 as GPIO109 </td><td>GPIO109 as reset to DCPHY0 / SLVS-EC connector </td></tr>
<tr>
<td>GPIO132 as GPIO132 </td><td>GPIO132 as FLASH debug </td></tr>
<tr>
<td align="center" rowspan="26">SW4 </td><td align="center" rowspan="8">Pin1 </td><td align="center" rowspan="4">OFF </td><td>GPIO133 as I2S1_CLK or UART2_AHB_RX </td><td>I2S1 or UART2 to external audio codec debug connector </td></tr>
<tr>
<td>GPIO134 as I2S1_SI_0 or UART2_AHB_TX </td><td>I2S1 or UART2 to external audio codec debug connector </td></tr>
<tr>
<td>GPIO135 as I2S1_SO_0 or UART2_AHB_CTS_N </td><td>I2S1 or UART2 to external audio codec debug connector </td></tr>
<tr>
<td>GPIO136 as I2S1_WS or UART2_AHB_RTS_N </td><td>I2S1 or UART2 to external audio codec debug connector </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO133 as SSI4_SCLK </td><td>SSI4 to DCPHY1 connector </td></tr>
<tr>
<td>GPIO134 as SSI4_TXD </td><td>SSI4 to DCPHY1 connector </td></tr>
<tr>
<td>GPIO135 as SSI4_RXD </td><td>SSI4 to DCPHY1 connector </td></tr>
<tr>
<td>GPIO136 as SSI4_EN0 </td><td>SSI4 to DCPHY1 connector </td></tr>
<tr>
<td align="center" rowspan="2">Pin2 </td><td align="center">OFF </td><td>GPIO0 as IR_IN </td><td>IR receiver (Input) </td></tr>
<tr>
<td align="center">ON </td><td>GPIO0 as WDT_EXT_RST_L </td><td>WDTn </td></tr>
<tr>
<td align="center" rowspan="8">Pin3 </td><td aling="center" rowspan="4">OFF </td><td>GPIO119 as GPIO119 </td><td>GPIO </td></tr>
<tr>
<td>GPIO120 as GPIO120 </td><td>GPIO </td></tr>
<tr>
<td>GPIO121 as GPIO121 </td><td>GPIO </td></tr>
<tr>
<td>GPIO122 as GPIO122 </td><td>GPIO </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO119 as USB32C_OVERCURRENT </td><td>USB32_Over_Current </td></tr>
<tr>
<td>GPIO120 as USB32C_DRIVE_VBUS </td><td>USB32_PWRON </td></tr>
<tr>
<td>GPIO121 as PWM10 </td><td>PWM10 </td></tr>
<tr>
<td>GPIO122 as PWM11 </td><td>PWM11 </td></tr>
<tr>
<td align="center" rowspan="8">Pin4 </td><td aling="center" rowspan="4">OFF </td><td>GPIO123 as GPIO123 </td><td>GPIO123 to MIPI_DSI_A </td></tr>
<tr>
<td>GPIO124 as GPIO124 </td><td>GPIO124 to MIPI_DSI_A </td></tr>
<tr>
<td>GPIO125 as GPIO125 </td><td>GPIO125 to MIPI_DSI_A </td></tr>
<tr>
<td>GPIO126 as GPIO126 </td><td>GPIO126 to MIPI_DSI_A </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO123 as UART1_AHB_RX </td><td>UART1 </td></tr>
<tr>
<td>GPIO124 as UART1_AHB_TX </td><td>UART1 </td></tr>
<tr>
<td>GPIO125 as UART1_AHB_CTS_N </td><td>UART1 </td></tr>
<tr>
<td>GPIO126 as UART1_AHB_RTS_N </td><td>UART1 </td></tr>
<tr>
<td align="center" rowspan="16">SW5 </td><td align="center" rowspan="8">Pin1 </td><td align="center" rowspan="4">OFF </td><td>GPIO127 as GPIO127 </td><td>GPIO127 to MIPI_DSI_B </td></tr>
<tr>
<td>GPIO128 as GPIO128 </td><td>GPIO128 to MIPI_DSI_B </td></tr>
<tr>
<td>GPIO129 as GPIO129 </td><td>GPIO129 to MIPI_DSI_B </td></tr>
<tr>
<td>GPIO130 as GPIO130 </td><td>GPIO130 to MIPI_DSI_B </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO127 as CAN0_RX </td><td>CAN0 </td></tr>
<tr>
<td>GPIO128 as CAN0_TX </td><td>CAN0 </td></tr>
<tr>
<td>GPIO129 as CAN1_RX </td><td>CAN1 </td></tr>
<tr>
<td>GPIO130 as CAN1_TX </td><td>CAN1 </td></tr>
<tr>
<td align="center" rowspan="8">Pin2 </td><td align="center" rowspan="4">OFF </td><td>GPIO106 as IDC4CLK </td><td>IDC4 for VIN / external RTC </td></tr>
<tr>
<td>GPIO107 as IDC4DATA </td><td>IDC4 for VIN / external RTC </td></tr>
<tr>
<td>GPIO108 as IDC3CLK </td><td>IDC3 for VIN / EXGPIO </td></tr>
<tr>
<td>GPIO109 as IDC3DATA </td><td>IDC3 for VIN / EXGPIO </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO106 as SSI2_SCLK </td><td>SSI2 in debug header </td></tr>
<tr>
<td>GPIO107 as SSI2_TXD </td><td>SSI2 in debug header </td></tr>
<tr>
<td>GPIO108 as SSI2_RXD </td><td>SSI2 in debug header </td></tr>
<tr>
<td>GPIO109 as SSI2_EN0 </td><td>SSI2 in debug header </td></tr>
</table>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_sw1_to_sw5.png" alt=""/>
<div class="caption">
Figure 4-9. Jumpers and Switches for SW1~SW5.</div></div>
<h3><a class="anchor" id="cv5_timn_system_poc_switch_sw6_sw9"></a>
4.2.9 POC Switch ― SW6~SW9</h3>
<p >The table below shows the CV5 power on configuration (POC) setup in SW6~SW9. Contact the Ambarella support team for the POC user guide.<br  />
</p>
<a class="anchor" id="cv5_evk_poc_setup"></a>
<table class="doxtable">
<caption>Table 4-3. CV5 EVK POC Setup.</caption>
<tr>
<th>Designator </th><th>Pins </th><th>Notes </th></tr>
<tr>
<td align="center" rowspan="8">SW6 </td><td align="center">pin A1 </td><td>POC[21]=BOOT_OPTION[8] </td></tr>
<tr>
<td align="center">pin A2 </td><td>POC[1]=CLK_FRE[0] </td></tr>
<tr>
<td align="center">pin A3 </td><td>POC[2]=CLK_FRE[1] </td></tr>
<tr>
<td align="center">pin A4 </td><td>POC[3]=CLK_FRE[2] </td></tr>
<tr>
<td align="center">pin A5 </td><td>POC[8]=BOOT_BYPASS </td></tr>
<tr>
<td align="center">pin A6 </td><td>POC[30]=RESERVED </td></tr>
<tr>
<td align="center">pin A7 </td><td>POC[31]=SYSCONFIG_SRC </td></tr>
<tr>
<td align="center">pin A8 </td><td>POC[13]=BOOT_OPTION[0] </td></tr>
<tr>
<td align="center" rowspan="8">SW7 </td><td align="center">pin A1 </td><td>POC[16]=BOOT_OPTION[3] </td></tr>
<tr>
<td align="center">pin A2 </td><td>POC[17]=BOOT_OPTION[4] </td></tr>
<tr>
<td align="center">pin A3 </td><td>POC[18]=BOOT_OPTION[5] </td></tr>
<tr>
<td align="center">pin A4 </td><td>POC[19]=BOOT_OPTION[6] </td></tr>
<tr>
<td align="center">pin A5 </td><td>POC[20]=BOOT_OPTION[7] </td></tr>
<tr>
<td align="center">pin A6 </td><td>POC[4]=BOOT_MODE[0] </td></tr>
<tr>
<td align="center">pin A7 </td><td>POC[5]=BOOT_MODE[1] </td></tr>
<tr>
<td align="center">pin A8 </td><td>POC[6]=SECURE_BOOT </td></tr>
<tr>
<td align="center" rowspan="2">SW8 </td><td align="center">pin A1 </td><td>POC[14]=BOOT_OPTION[1] </td></tr>
<tr>
<td align="center">pin A2 </td><td>POC[15]=BOOT_OPTION[2] </td></tr>
<tr>
<td align="center">SW9 </td><td align="center">pin A1 </td><td>POC[10]=FORCE_USB_BOOT </td></tr>
</table>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_poc.png" alt=""/>
<div class="caption">
Figure 4-10. Jumpers and Switches for POC.</div></div>
<h3><a class="anchor" id="cv5_timn_poc_table"></a>
4.2.10 CV5 POC Table</h3>
<a class="anchor" id="cv5_timn_evk_poc_table"></a>
<table class="doxtable">
<caption>Table 4-3. CV5 POC Table.</caption>
<tr>
<th>POC bit </th><th>PIN Name </th><th colspan="5">Description </th><th>EVK Default </th></tr>
<tr>
<td>POC[3:1] </td><td>ENET_TXD[3:1] </td><td colspan="5">IDSP/CORE/DDR Clock config <br  />
 VDSP/IDSP/VISION/CORTEX/NAND(contact for below frequency setting) <br  />
 000: 912 / 1104 / 1104 / 1584 / 528 Mhz <br  />
 001: 1200 / 1200 / 1392 / 1800 / 528 Mhz <br  />
 010: 504 / 600 / 600 / 816 / 264 Mhz <br  />
 011: 960 / 1056 / 1056 / 1536 / 528 Mhz <br  />
 100: 1056 / 1152 / 1152 / 1632 / 528 Mhz <br  />
 101: 1008 / 1056 / 1056 / 1584 / 528 Mhz <br  />
 110: 504 / 600 / 600 / 816 / 360 Mhz <br  />
 111: 432 / 432 / 432 / 432 / 264 Mhz </td><td>111 </td></tr>
<tr>
<td>POC[5:4] </td><td>ENET1_TXD[1:0] </td><td colspan="5">Boot Mode [1:0] <br  />
 00: SPINOR <br  />
 01: NAND (include SPI NAND) <br  />
 10: eMMC <br  />
 11: PCIe </td><td>01 </td></tr>
<tr>
<td>POC[6] </td><td>ENET1_TXD[2] </td><td colspan="5">Secure boot: <br  />
 0: Clear boot <br  />
 1: Secure boot </td><td>0 </td></tr>
<tr>
<td>POC[8] </td><td>CLK_AU[8] </td><td colspan="5">Boot Bypass: <br  />
 0: disable <br  />
 1: enable </td><td>0 </td></tr>
<tr>
<td>POC[10] </td><td>ENET_PTP_PPS </td><td colspan="5">Force USB boot: <br  />
 0: disable <br  />
 1: enable </td><td>0 </td></tr>
<tr>
<td rowspan="2">[21:13] </td><td></td><td colspan="5">Boot Options[8:0] </td><td></td></tr>
<tr>
<td></td><td><b> Boot Option </b> </td><td><b> SPI-NOR </b> </td><td><b> NAND </b> </td><td><b> eMMC </b> </td><td><b> PCIe </b> </td><td></td></tr>
<tr>
<td>POC[21] </td><td>ENET_GTX_CLK </td><td>boot_option[8] </td><td></td><td></td><td><b> eMMC boot controller sel </b> <br  />
 1: Legancy SD </td><td></td><td></td></tr>
<tr>
<td>POC[20] </td><td>SHSYNC </td><td>boot_option[7] </td><td></td><td><b> 8K BST code size Select </b> <br  />
 0: 4K BST code size <br  />
 1: 8K BST code size </td><td><b> eMMC bst 8k </b> <br  />
 0: 4K BST code size <br  />
 1: 8K BST code size </td><td></td><td>1 </td></tr>
<tr>
<td>POC[19] </td><td>SVSYNC </td><td>boot_option[6] </td><td></td><td></td><td><b> tRSCA sel boot </b> <br  />
 0: For tRSCA=75 SD clock cycles <br  />
 1: For tRSCA=10000 SD clock cycles </td><td></td><td></td></tr>
<tr>
<td>POC[18] </td><td>PWM0 </td><td>boot_option[5] </td><td></td><td><b> SCK Mode </b> <br  />
 0: Mode 0 (CPOL = 0. CPHA = 0) <br  />
 1: Mode 3 (CPOL = 1. CPHA = 1) <br  />
 </td><td><b> tRSCA </b> <br  />
 Set this value to 1 to delay the timing of boot initialization </td><td></td><td>0 </td></tr>
<tr>
<td>POC[17] </td><td>ENET1_PTP_PPS </td><td>boot_option[4] </td><td></td><td><b> 4K/2K Page Select </b> <br  />
 0: 4K-page <br  />
 1: 2K-page </td><td><b> eMMC reset for SW Boot </b> <br  />
 When eMMC boot = 1, mmc_boot_sel = 1 and emmc_reset_default_on = 1. Legacy SD controller will drive sdio1_reset signal through pad sd_reset. </td><td>Ref24 </td><td>1 </td></tr>
<tr>
<td>POC[16] </td><td>I2S_SO_0 </td><td>boot_option[3] </td><td><b> SPI Mode Selection </b> <br  />
 0: SPI mode 0 <br  />
 1: SPI mode 1 </td><td><b> Skip ECC check for Blank </b> <br  />
 0: Do not skip ECC check for blank pages <br  />
 1: Skip ECC check for blank pages </td><td><b> eMMC boot sd pull </b> <br  />
 When 0: No pull on sd_cmd and sd_d[7:0] <br  />
 When 1: Interal pull high on sd_cmd and sd_d[7:0] </td><td>DDR5 </td><td>1 </td></tr>
<tr>
<td>POC[15] </td><td>UART_APB_TX </td><td>boot_option[2] </td><td><b> Boot Mode[2] </b> <br  />
 Take reference to table: <a class="el" href="../../da/d9e/page_cv5_timn.html#cv5_boot_mode_table">cv5_boot_mode_table</a> </td><td><b> NAND ECC BCH Enable </b> <br  />
 Enable ECC BCH function or not </td><td><b> 4-bit Bus Width </b> <br  />
 Use 4 SD data pins for boot </td><td>Gen </td><td>0 </td></tr>
<tr>
<td>POC[14] </td><td>UART1_AHB_TX </td><td>boot_option[1] </td><td><b> Boot Mode[1] </b> <br  />
 Take reference to table: <a class="el" href="../../da/d9e/page_cv5_timn.html#cv5_boot_mode_table">cv5_boot_mode_table</a> </td><td><b> NAND Spare Cell 2x </b> <br  />
 0: Support 1X NAND spare area <br  />
 When NAND page size if 0: Spare area = 128 B <br  />
 When NAND page size if 1: Spare area = 64 B <br  />
 1: Support 2X NAND spare area <br  />
 When NAND page size if 0: Spare area = 256 B <br  />
 When NAND page size if 1: Spare area = 128 B </td><td><b> 8-bit Bus Width </b> <br  />
 Use 8 SD data pins for boot </td><td rowspan="2">sub-mode[1:0] </td><td>1 </td></tr>
<tr>
<td>POC[13] </td><td>UART0_AHB_TX </td><td>boot_option[0] </td><td><b> Boot Mode[0] </b> <br  />
 Take reference to table: <a class="el" href="../../da/d9e/page_cv5_timn.html#cv5_boot_mode_table">cv5_boot_mode_table</a> </td><td><b> Flash Fast Boot </b> <br  />
 0: Normal NAND flash component read cycle time <br  />
 1: Shorter NAND flash component read cycle time </td><td><b> hs boot </b> <br  />
 0: Default-Speed Mode (12.5 MB/sec interface speed related for sd4_boot or 25 MB/sec interface speed for sd8_boot) <br  />
 1: High-Speed Mode (25 MB/sec interface speed for sd4_boot, 50 MB/sec interface speed for sd8_boot) </td><td>0 </td></tr>
<tr bgcolor="#00FFFF">
<td>POC[30] </td><td>I2S_WS </td><td colspan="5">Reserved (Set to 0) </td><td></td></tr>
<tr>
<td>POC[31] </td><td>PWM1 </td><td colspan="5">Source of sys config data: <br  />
 0: config data is set by pins <br  />
 1: config data is read from on-chip efuse rom </td><td>1 </td></tr>
</table>
<a class="anchor" id="cv5_boot_mode_table"></a>
<table class="doxtable">
<caption>Table 4-4. Boot Modes of SPI NOR.</caption>
<tr>
<th>Boot Option </th><th colspan="6">Description </th><th>POC Pin </th></tr>
<tr>
<td rowspan="7">Boot mode </td><td colspan="6">Initial boot mode </td><td rowspan="7">15:13 </td></tr>
<tr>
<td><b> Boot Mode </b> </td><td><b> Target Device </b> </td><td><b> Interface </b> </td><td><b> Address #Bytes </b> </td><td><b> Read Command </b> </td><td><b> Reset Command </b> </td></tr>
<tr>
<td>0 </td><td>Generic Device </td><td>Extended SPI (a) </td><td>3 </td><td>0x03 </td><td>0x66-0x99 (b) </td></tr>
<tr>
<td>1 </td><td>Generic Device </td><td>Extended SPI </td><td>3 </td><td>0x03 </td><td>0xFF-0xF0 (c) </td></tr>
<tr>
<td>2 </td><td>Micron </td><td>Octave-IO, A/D DDR (d), Dummy Length 16 </td><td>4 </td><td>0x8B </td><td>0x66-0x99 </td></tr>
<tr>
<td>3-7 </td><td>(Reserved) </td><td></td><td></td><td></td><td></td></tr>
<tr>
<td colspan="6"><b> Note </b> <br  />
 (a) SPI transmission bit order for all modes is MSB first. <br  />
 (b) MICRON / MXIC / GigaDevice. Reset enable (0x66) followed by reset command (0x99). <br  />
 (c) Spansion. Mode bit reset (MBR; 0xFF) followed by reset command (0xF0) <br  />
 (d) A/D DDR &ndash; Double samples per clock on address / data stage. </td></tr>
</table>
<h3><a class="anchor" id="cv5_timn_can_bus"></a>
4.2.11 Controller Area Network (CAN) Bus</h3>
<p >J76 is a 2x2, 2.54-mm connector for the CAN bus. J77 is a jumper that enables the CAN transceiver. In normal mode, assemble the jumper on J77.<br  />
</p>
<ul>
<li>SW21 = OFF: Select CAN0</li>
<li>SW21 = ON: Select CAN1</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_can.png" alt=""/>
<div class="caption">
Figure 4-11. Jumpers and Switches for CAN.</div></div>
<h3><a class="anchor" id="cv5_timn_pcie_x4"></a>
4.2.12 PCIe x4</h3>
<p >J36 and J37 are two standard, 64-pin PCIe x4 card edge connectors.</p>
<p >The PCIe reference clock is generated from the PCIe clock generator PI6CG18401, which can be configured through SW22.<br  />
</p>
<ul>
<li>SW22.pin1 = OFF: Disable the SS function</li>
<li>SW22.pin1 = ON: Enable the SS function at -0.5% spread</li>
<li>SW22.pin2 = OFF: Power on the PCIe clock generator</li>
<li>SW22.pin2 = ON: Power down the PCIe clock generator</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_pcie_4.png" alt=""/>
<div class="caption">
Figure 4-12. Jumpers and Switches for PCIe x 4.</div></div>
<h3><a class="anchor" id="cv5_timn_jtag_connector"></a>
4.2.13 Joint Test Action Group (JTAG) Connector</h3>
<p >J60 is a 10x2, 2.54-mm connector for JTAG debugging.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_rtc_battery_holder"></a>
4.2.14 Real-time Clock (RTC) Battery Holder</h3>
<p >BAT2 is a 2032 battery holder for the CV5 RTC block. By default, the battery is not assembled. Ensure correct battery polarity during assembly.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_mcu_swd_connector"></a>
4.2.15 MCU Serial Wire Debug (SWD) Connector</h3>
<p >J72 is a 5x2, 2.54-mm connector for the MCU debug tool. It supports a 2-pin serial wire debug function only.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_mcu_reset_button"></a>
4.2.16 MCU Reset Button</h3>
<p >J75 is the MCU reset button, which triggers an active-low signal to assert a hardware reset to the MCU.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_reset_button"></a>
4.2.17 Reset Button</h3>
<p >SW13 functions as the system reset button, which triggers an active-low signal to assert a system reset to CV5 power-on reset (POR) pin.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_mcu_power_on_button"></a>
4.2.18 MCU Power-on Button</h3>
<p >SW20 functions as a power-on button, which triggers an active-low signal to indicate a power-on action to the MCU. Ensure that the software has enabled this function in the MCU.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_power_on_off_switch_button"></a>
4.2.19 Power ON / OFF Switch Button</h3>
<p >SW23 functions as a system power ON / OFF switch button. Pressing SW23 will power on the system if the system is in the OFF state, or power off the system if the system is in the ON state. Do not assemble a jumper on J79. If there is a jumper on J79, it will bypass SW23.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_power_jack"></a>
4.2.20 Power Jack</h3>
<p >J78 is a standard 2.5-mm power jack for an external 12-V power adapter. Plugging the power adapter through J78 supplies the power for the CV5 EVK base board.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_ethernet0"></a>
4.2.21 Ethernet0</h3>
<p >The CV5 EVK base board supports 1.8-V I/O between the MAC and the PHY only.<br  />
 CV5 requires a 125-MHz reference clock if GMAC functions. The 125-MHz clock can be chosen from external oscillator or from GPHY. Use switch SW30 to choose which is used.<br  />
</p>
<ul>
<li>SW30 = OFF: Select 125-MHz clock from external oscillator</li>
<li>SW30 = ON: Select 125-MHz clock from GPHY</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_ethernet_125mhz_clock.png" alt=""/>
<div class="caption">
Figure 4-13. Jumpers and Switches for Ethernet 125-MHz Clock.</div></div>
<p >Both GPHYs RTL8211 can supply the 125-MHz reference clock to the MAC. They can be chosen through switch SW10 pin 1.<br  />
</p>
<ul>
<li>SW10.pin1 = OFF: Select 125-MHz clock from GPHY RTL8211</li>
<li>SW10.pin1 = ON: Select 125-MHz clock from GPHY1 RTL8211</li>
</ul>
<p >J50 is a 10 / 100 / 1000 Base-T Ethernet single-port RJ45 connector with LEDs (link / act). The CV5 ENET0 media access control (MAC) supports the RGMII / RMII interfaces and the management data clock (MDC) / management data input / output (MDIO) management interface to the external Ethernet PHY.<br  />
</p>
<p >Both Giga PHY RTL8211 and Mega PHY RTL8201 are assembled on the board. RTL8211 is connected to the CV5 through RGMII I/F, and RTL8201 is connected to the CV5 through RMII I/F. Only one can be used at a time. Use switch SW10 pin2 to choose which is used.<br  />
</p>
<ul>
<li>SW10.pin2 = OFF: Enable GPHY RTL8211</li>
<li>SW10.pin2 = ON: Enable MPHY RTL8201</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_ethernet.png" alt=""/>
<div class="caption">
Figure 4-14. Jumpers and Switches for Ethernet.</div></div>
<h3><a class="anchor" id="cv5_timn_ethernet1"></a>
4.2.22 Ethernet1</h3>
<p >J51 is a 10 / 100 / 1000 Base-T Ethernet single port RJ45 connector with LEDs (link / act). The CV5 ENET1 MAC supports the RGMII / RMII interfaces and the MDC / MDIO management interface to the external Ethernet PHY.<br  />
</p>
<p >Both Giga PHY RTL8211 and Mega PHY RTL8201 are assembled on the board. RTL8211 is connected to CV5 through RGMII I/F, and RTL8201 is connected to CV5 through RMII I/F. Only one can be used at a time. Use switch SW11 to choose which is used.<br  />
</p>
<ul>
<li>SW11 = OFF: Enable GPHY RTL8211</li>
<li>SW11 = ON: Enable MPHY RTL8201</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_ethernet1.png" alt=""/>
<div class="caption">
Figure 4-15. Jumpers and Switches for Ethernet 1.</div></div>
<h3><a class="anchor" id="cv5_timn_adc1_key_buttons"></a>
4.2.23 ADC1 Key Buttons</h3>
<p >SW14~SW18 are key buttons to simulate menu / direction buttons. Ensure that the software has this function enabled in ADC1.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_usb_2_0_device_serial_debug_port"></a>
4.2.24 USB2.0 Device / Serial Debug Port</h3>
<p >J25 is a Micro-B USB receptacle. USB0 I/F functions only in device mode. Plug the USB cable from the USB host to J25. The AmbaUSB tool functions in this mode and serves as a serial debug port, because a USB-to-UART chip is used to perform the interface conversion.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_usb_3_1_device"></a>
4.2.25 USB3.1 Device</h3>
<ul>
<li>J29 is a Micro-B USB3.1 receptacle. When USB1 I/F is in device mode, plug the USB host to J29.<br  />
<ul>
<li>Jumper on J28 must be assembled</li>
</ul>
</li>
</ul>
<h3><a class="anchor" id="cv5_timn_usb_3_1_host"></a>
4.2.26 USB3.1 Host</h3>
<p >J31 is a Type-A USB3.1 receptacle. When USB1 I/F is in host mode, plug the USB device to J31.<br  />
</p>
<ul>
<li>Jumper on J28 must not be assembled</li>
<li>Jumper on J30 must be assembled</li>
</ul>
<h3><a class="anchor" id="cv5_timn_usb_3_1_hub_host"></a>
4.2.27 USB3.1 Hub Host</h3>
<p >J32 is a Type-C USB3.1 receptacle, and J33~J35 are Type-A USB3.1 receptacles from the on-board USB3.1 hub. When USB1 I/F is in host mode and is connected through the USB 3.1 hub, J32~J36 will be available.<br  />
</p>
<ul>
<li>Jumper on J28 must not be assembled</li>
<li>Jumper on J30 must not be assembled</li>
</ul>
<h3><a class="anchor" id="cv5_timn_core_board_sockets"></a>
4.2.28 Core Board Sockets</h3>
<p >J1 and J2 are two high-speed sockets with ground planes. J1 has 120 pins and J2 has 180 pins. They are used to connect the CV5 series core boards.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_vout_mipi_dsi"></a>
4.2.29 VOUT MIPI DSI</h3>
<p >J48 and J49 are two 20x2, 0.5-mm FFC / FPC connectors for MIPI DSI A and B output. They are customized PIN-out connectors. Check the reference design for more details.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_vin_dcphy"></a>
4.2.30 VIN DCPHY</h3>
<p >J43 and J44 are two 41-pin, 0.5-mm pitch, 3.8-mm height connectors for the VIN DCPHY I/Fs. They are customized PIN-out connectors. Check the reference design for more details.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_vin_slvs_ec"></a>
4.2.31 VIN SLVS-EC</h3>
<p >J42 is a 51-pin, 0.5-mm pitch, 3.8-mm height connector for the VIN SLVS-EC I/F. J42 is a customized PIN-out connector. Check the reference design for more details.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_vin_slvs_dphy"></a>
4.2.32 VIN SLVS+DPHY</h3>
<p >J39 is a standard 164-pin PCIe connector for the VIN SLVS+DPHY. J39 is a customized PIN-out connector. Check the reference design for more details.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_nvme_m_2_connector"></a>
4.2.33 Nonvolatile Memory Express (NVMe) M.2 Connector</h3>
<p >J38 is a standard NVMe M.2 connector for the PCIe-based SSD hard drive.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_sdio0"></a>
4.2.34 SDIO0</h3>
<p >SDIO0 is available in J13, which is an SD socket on the bottom side.<br  />
</p>
<ul>
<li>SW2.pin1 / 2 / 3 = LOW: SDIO0 is connected to the J13 socket shown in the figure below:</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_sdio0.png" alt=""/>
<div class="caption">
Figure 4-16. Jumpers and Switches for SDIO0.</div></div>
<p >J14 and J15 are used to control the J13 VDD (3.3 V).<br  />
</p>
<ul>
<li>Short J15 by default: Enable software control on the VDD</li>
<li>Short J14: Make the VDD always-on</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_sdio0_j14_j15.png" alt=""/>
<div class="caption">
Figure 4-17. Jumpers and Switches for J14 and J15.</div></div>
<p >When an SD memory card is used in J13:<br  />
</p>
<ul>
<li>Jumper on J16 must be assembled</li>
<li>Jumper on J18 must not be assembled</li>
</ul>
<p >When an SD I/O card is used in J13:<br  />
</p>
<ul>
<li>Jumper on J16 must not be assembled</li>
<li>Jumper on J18 must be assembled to select SDIO0 I/O voltage<ul>
<li>J18.pin1-2: SDIO0_VDDO = 1.8 V</li>
<li>J18.pin2-3: SDIO0_VDDO = 3.3 V</li>
</ul>
</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_sdio0_j16_j18.png" alt=""/>
<div class="caption">
Figure 4-18. Jumpers and Switches for SDIO0.</div></div>
<h3><a class="anchor" id="cv5_timn_sdio1"></a>
4.2.35 SDIO1</h3>
<p >SDIO1 is available in J19, which is a micro-SD socket on the bottom side.<br  />
</p>
<ul>
<li>SW2.pin4 = LOW and SW3.pin1/2 = LOW: SDIO1 is connected to the J19 socket</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_sdio1_sw2_sw3.png" alt=""/>
<div class="caption">
Figure 4-19. Jumpers and Switches for SDIO1.</div></div>
<p >J20 and J21 are used to control the J16 VDD (3.3 V).</p>
<ul>
<li>Jumpers on J21 must be assembled by default to enable software control on the VDD.</li>
<li>Jumpers on J20 can be assembled to make the VDD always on.</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_sdio1_j20_j21.png" alt=""/>
<div class="caption">
Figure 4-20. Jumpers and Switches for J20 and J21.</div></div>
<p >When the SD memory card is used in J19:</p>
<ul>
<li>Jumper on J22 must be assembled</li>
<li>Jumper on J24 must not be assembled</li>
</ul>
<p >When an SD I/O card is used in J19:</p>
<ul>
<li>Jumper on J22 must not be assembled</li>
<li>Jumper on J24 must be assembled to select SDIO0 I/O voltage<ul>
<li>J24.pin1-2: SDIO1_VDDO = 1.8 V</li>
<li>J24.pin2-3: SDIO1_VDDO = 3.3 V</li>
</ul>
</li>
</ul>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_sdio1_j22_j24.png" alt=""/>
<div class="caption">
Figure 4-21. Jumpers and Switches for SDIO1.</div></div>
<h3><a class="anchor" id="cv5_timn_lithium_battery"></a>
4.2.36 Lithium Battery</h3>
<p >BAT1 is a 1.5-V lithium battery for the CV5 real-time clock (RTC) block. By default, the battery is not assembled. Ensure correct battery polarity during assembly.<br  />
</p>
<h3><a class="anchor" id="cv5_timn_spi_nand_nor_flash_switch"></a>
4.2.37 SPI NAND / NOR Flash Switch</h3>
<p >SW1 in the core board is used to select different boot sources between SPI NAND flash and SPI NOR flash. This table provides the selection by SW1.</p>
<a class="anchor" id="cv5_spi_nand_nor_flash_sel"></a>
<table class="doxtable">
<caption>Table 4-5. CV5 SPI NAND / NOR Flash Selection.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Status </th><th width="165px">Boot Source </th></tr>
<tr>
<td align="center" rowspan="2">SW1 </td><td align="center">ON </td><td align="center">SPI NOR </td></tr>
<tr>
<td align="center">OFF </td><td align="center">SPI NAND (Default) </td></tr>
</table>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_spi_nand_nor_flash_sel.png" alt=""/>
<div class="caption">
Figure 4-22. Jumpers and Switches for SPI NAND / NOR Flash Selection.</div></div>
<h3><a class="anchor" id="cv5_timn_power_jumpers"></a>
4.2.38 Power Jumpers</h3>
<p >J4 in the core board is used to adjust the VDD. The table below provides the VDD configuration via J4:<br  />
</p>
<a class="anchor" id="cv5_vdd_configuration"></a>
<table class="doxtable">
<caption>Table 4-6. CV5 VDD Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Jumpers </th><th width="165px">VDD Value (V) </th></tr>
<tr>
<td align="center" rowspan="4">J4 </td><td align="center">1-3 </td><td align="center">0V7 </td></tr>
<tr>
<td align="center">3-5 </td><td align="center">0V75 (Default) </td></tr>
<tr>
<td align="center">4-6 </td><td align="center">0V8 </td></tr>
<tr>
<td align="center">2-4 </td><td align="center">0V85 </td></tr>
</table>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_cv5_vdd_in_core_board.png" alt=""/>
<div class="caption">
Figure 4-23. Jumpers and Switches for CV5 VDD in the Core Board.</div></div>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>Do not adjust the VDD voltage when the board is powered on so as to avoid permanently damaging the CV5 chipset.<br  />
</li>
</ul>
</dd></dl>
<p>SW27 is used to adjust the VDDA. The table below provides the VDDA configuration by SW27:<br  />
</p>
<a class="anchor" id="cv5_vdda_configuration"></a>
<table class="doxtable">
<caption>Table 4-7. CV5 VDDA Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Status </th><th width="165px">VDDA Value (V) </th></tr>
<tr>
<td align="center" rowspan="2">SW27 </td><td align="center">ON </td><td align="center">0V8 (Default) </td></tr>
<tr>
<td align="center">OFF </td><td align="center">0V825 </td></tr>
</table>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_cv5_vdda.png" alt=""/>
<div class="caption">
Figure 4-24. Jumpers and Switches for CV5 VDDA.</div></div>
<p >SW28 is used to select the PCIE_AVDD. The table below provides the PCIE_AVDD configuration by SW28.<br  />
</p>
<a class="anchor" id="cv5_pcie_avdd_configuration"></a>
<table class="doxtable">
<caption>Table 4-8. CV5 PCIE_AVDD Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Status </th><th width="200px">PCIE_AVDD Value (V) </th></tr>
<tr>
<td align="center" rowspan="2">SW28 </td><td align="center">ON </td><td align="center">0V8 </td></tr>
<tr>
<td align="center">OFF </td><td align="center">0V85 (Default) </td></tr>
</table>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_pcie_avdd.png" alt=""/>
<div class="caption">
Figure 4-25. Jumpers and Switches for PCIE_AVDD.</div></div>
<p >SW29 is used to select the DCPHY_AVDD. This table provides the DCPHY_AVDD configuration by SW29.<br  />
</p>
<a class="anchor" id="cv5_dcphy_avdd_configuration"></a>
<table class="doxtable">
<caption>Table 4-9. CV5 DCPHY_AVDD Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Status </th><th width="200px">DCPHY_AVDD Value (V) </th></tr>
<tr>
<td align="center" rowspan="2">SW29 </td><td align="center">ON </td><td align="center">0V8 </td></tr>
<tr>
<td align="center">OFF </td><td align="center">0V85 (Default) </td></tr>
</table>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_cv5_cdphy_avdd.png" alt=""/>
<div class="caption">
Figure 4-26. Jumpers and Switches for CV5 CDPHY_AVDD.</div></div>
<p >J112 and J113 are used to select the power enablement of PWR_CVSYS_5V and PWR_CVSYS_3V3. This table provides the PWR_CVSYS_5V and PWR_CVSYS_3V3 configuration by J112 and J113.<br  />
</p>
<a class="anchor" id="cv5_power_5v_33v_configuration"></a>
<table class="doxtable">
<caption>Table 4-10. CV5 PWR_CVSYS_5V and PWR_CVSYS_3V3 Power Enable Source Configuation.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Status </th><th width="165px">Jumpers </th><th width="200px">Power Enable Source </th></tr>
<tr>
<td align="center" rowspan="2">J112 </td><td align="center" rowspan="2">PWR_CVSYS_5V </td><td align="center">1-2 </td><td align="center">12 V </td></tr>
<tr>
<td align="center">2-3 </td><td align="center">PWR_PSEQ1 (Default) </td></tr>
<tr>
<td align="center" rowspan="2">J113 </td><td align="center" rowspan="2">PWR_CVSYS_3V3 </td><td align="center">1-2 </td><td align="center">12 V </td></tr>
<tr>
<td align="center">2-3 </td><td align="center">PWR_PSEQ1 (Default) </td></tr>
</table>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_cv5_pwr_cvsys_5v_33v.png" alt=""/>
<div class="caption">
Figure 4-27. Jumpers and Switches for CV5 PWR_CVSYS_5V and PWR_CVSYS_3V3 Power Enable Source.</div></div>
<p >J7 and J8 are used to select the embedded multi-media controller (eMMC) VCC and eMMC VCCQ (CV5 SD_VDDO). This table provides the PWR_CVSYS_5V and PWR_CVSYS_3V3 configuration by J7 and J8.<br  />
</p>
<a class="anchor" id="emmc_vcc_vccq_configuration"></a>
<table class="doxtable">
<caption>Table 4-11. eMMC VCC and eMMC VCCQ (CV5 SD_VDDO) Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Power Rail </th><th width="165px">Jumpers </th><th width="200px">Power Rail Value (V) </th></tr>
<tr>
<td align="center" rowspan="2">J7 </td><td align="center" rowspan="2">EMMC VCC </td><td align="center">1-2 </td><td align="center">1.8 V </td></tr>
<tr>
<td align="center">2-3 </td><td align="center">3.3 V (Default) </td></tr>
<tr>
<td align="center" rowspan="2">J8 </td><td align="center" rowspan="2">EMMC VCCQ<br  />
 (CV5_SD_VDDO) </td><td align="center">1-2 </td><td align="center">1.8 (Default) </td></tr>
<tr>
<td align="center">2-3 </td><td align="center">3.3 V </td></tr>
</table>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_peripheral_1v8_3v3_5v_12v.png" alt=""/>
<div class="caption">
Figure 4-28. Jumpers and Switches for Peripheral 1V8 / 3V3 / 5V / 12V Power Enable Source.</div></div>
<p >J102 and J103 are used to select the power enablement of peripheral 1V8 / 3V3 / 5V / 12V. The table below provides the power enable configuration of peripheral power rails by J102 and J103.<br  />
</p>
<a class="anchor" id="power_enable_peripheral_configuration"></a>
<table class="doxtable">
<caption>Table 4-12. Power Enable of peripheral 1V8 / 3V3 / 5V / 12V Configuation.</caption>
<tr>
<th width="165px">Designator </th><th width="530px">Power Enable of peripheral 1V8 / 3V3 / 5V / 12V </th></tr>
<tr>
<td align="center">J102 </td><td align="center">SYS_RSTn (Default) </td></tr>
<tr>
<td align="center">J103 </td><td align="center">CV_3V3 </td></tr>
</table>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_emmc_vcc_and_vccq.png" alt=""/>
<div class="caption">
Figure 4-29. Jumpers and Switches for eMMC VCC and eMMC VCCQ.</div></div>
<h3><a class="anchor" id="cv5_timn_external_wdt"></a>
4.2.39 External Watch Dog Timer (WDT)</h3>
<p >The WDT is implemented in the RESET chip. J123 is used to enable the WDT. The following table provides the selection by J123.<br  />
</p>
<a class="anchor" id="cv5_spi_nand_nor_flash_sel"></a>
<table class="doxtable">
<caption>Table 4-13. CV5 SPI NAND / NOR Flash Selection.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Status </th><th width="165px">Boot Source </th></tr>
<tr>
<td align="center" rowspan="2">J123 </td><td align="center">1-2 </td><td align="center">Enable WDT </td></tr>
<tr>
<td align="center">2-3 </td><td align="center">Disable WDT (Default) </td></tr>
</table>
<div class="image">
<img src="../../cv5_timn_jumpers_and_switches_for_external_wdt_sel.png" alt=""/>
<div class="caption">
Figure 4-30. Jumpers and Switches for External WDT Selection.</div></div>
<h3><a class="anchor" id="cv5_timn_imu_switch"></a>
4.2.40 IMU Switch</h3>
<a class="anchor" id="cv5_imu_switch"></a>
<table class="doxtable">
<caption>Table 4-14. CV5 IMU Switch.</caption>
<tr>
<th width="165px">Designator-Pins </th><th width="85px">Status </th><th width="400px">Notes </th></tr>
<tr>
<td align="center" rowspan="2">SW1-Pin2 </td><td align="center">OFF </td><td>SSI1 to Gyro; SSI1 RX Data and TX Data; SS1 clock </td></tr>
<tr>
<td align="center">ON </td><td>GPIO69-72 to VIN </td></tr>
</table>
<hr  />
<h1><a class="anchor" id="cv5_timn_doc_license"></a>
5 License</h1>
<p >Copyright (c) 2024 Ambarella International LP.</p>
<p >This file and its contents ( "Software" ) are protected by intellectual property rights including, without limitation, U.S. and/or foreign copyrights. This Software is also the confidential and proprietary information of Ambarella International LP and its licensors. You may not use, reproduce, disclose, distribute, modify, or otherwise prepare derivative works of this Software or any portion thereof except pursuant to a signed license agreement or nondisclosure agreement with Ambarella International LP or its authorized affiliates. In the absence of such an agreement, you agree to promptly notify and return this Software to Ambarella International LP.</p>
<p >THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL AMBARELLA INTERNATIONAL LP OR ITS AFFILIATES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; COMPUTER FAILURE OR MALFUNCTION; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
