module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
    assign out = (!c & !d & !a) | (!a & !b & !c & d) | (!a & c & !d) | (c&d&b) | (d&a& !b) | (!c & !d & a & !b);

endmodule

