{
  "module_name": "psc-da830.c",
  "hash_id": "873af5da071e47a7b3b904af8273d7cf9518f3a1c2cc23284f16c3093a90b94c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/davinci/psc-da830.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/clk.h>\n#include <linux/clkdev.h>\n#include <linux/init.h>\n#include <linux/kernel.h>\n#include <linux/types.h>\n\n#include \"psc.h\"\n\nLPSC_CLKDEV1(aemif_clkdev,\tNULL,\t\"ti-aemif\");\nLPSC_CLKDEV1(spi0_clkdev,\tNULL,\t\"spi_davinci.0\");\nLPSC_CLKDEV1(mmcsd_clkdev,\tNULL,\t\"da830-mmc.0\");\nLPSC_CLKDEV1(uart0_clkdev,\tNULL,\t\"serial8250.0\");\n\nstatic const struct davinci_lpsc_clk_info da830_psc0_info[] = {\n\tLPSC(0,  0, tpcc,     pll0_sysclk2, NULL,         LPSC_ALWAYS_ENABLED),\n\tLPSC(1,  0, tptc0,    pll0_sysclk2, NULL,         LPSC_ALWAYS_ENABLED),\n\tLPSC(2,  0, tptc1,    pll0_sysclk2, NULL,         LPSC_ALWAYS_ENABLED),\n\tLPSC(3,  0, aemif,    pll0_sysclk3, aemif_clkdev, LPSC_ALWAYS_ENABLED),\n\tLPSC(4,  0, spi0,     pll0_sysclk2, spi0_clkdev,  0),\n\tLPSC(5,  0, mmcsd,    pll0_sysclk2, mmcsd_clkdev, 0),\n\tLPSC(6,  0, aintc,    pll0_sysclk4, NULL,         LPSC_ALWAYS_ENABLED),\n\tLPSC(7,  0, arm_rom,  pll0_sysclk2, NULL,         LPSC_ALWAYS_ENABLED),\n\tLPSC(8,  0, secu_mgr, pll0_sysclk4, NULL,         LPSC_ALWAYS_ENABLED),\n\tLPSC(9,  0, uart0,    pll0_sysclk2, uart0_clkdev, 0),\n\tLPSC(10, 0, scr0_ss,  pll0_sysclk2, NULL,         LPSC_ALWAYS_ENABLED),\n\tLPSC(11, 0, scr1_ss,  pll0_sysclk2, NULL,         LPSC_ALWAYS_ENABLED),\n\tLPSC(12, 0, scr2_ss,  pll0_sysclk2, NULL,         LPSC_ALWAYS_ENABLED),\n\tLPSC(13, 0, pruss,    pll0_sysclk2, NULL,         LPSC_ALWAYS_ENABLED),\n\tLPSC(14, 0, arm,      pll0_sysclk6, NULL,         LPSC_ALWAYS_ENABLED),\n\t{ }\n};\n\nstatic int da830_psc0_init(struct device *dev, void __iomem *base)\n{\n\treturn davinci_psc_register_clocks(dev, da830_psc0_info, 16, base);\n}\n\nstatic struct clk_bulk_data da830_psc0_parent_clks[] = {\n\t{ .id = \"pll0_sysclk2\" },\n\t{ .id = \"pll0_sysclk3\" },\n\t{ .id = \"pll0_sysclk4\" },\n\t{ .id = \"pll0_sysclk6\" },\n};\n\nconst struct davinci_psc_init_data da830_psc0_init_data = {\n\t.parent_clks\t\t= da830_psc0_parent_clks,\n\t.num_parent_clks\t= ARRAY_SIZE(da830_psc0_parent_clks),\n\t.psc_init\t\t= &da830_psc0_init,\n};\n\nLPSC_CLKDEV3(usb0_clkdev,\t\"fck\",\t\"da830-usb-phy-clks\",\n\t\t\t\tNULL,\t\"musb-da8xx\",\n\t\t\t\tNULL,\t\"cppi41-dmaengine\");\nLPSC_CLKDEV1(usb1_clkdev,\tNULL,\t\"ohci-da8xx\");\n \nLPSC_CLKDEV1(gpio_clkdev,\t\"gpio\",\tNULL);\nLPSC_CLKDEV2(emac_clkdev,\tNULL,\t\"davinci_emac.1\",\n\t\t\t\t\"fck\",\t\"davinci_mdio.0\");\nLPSC_CLKDEV1(mcasp0_clkdev,\tNULL,\t\"davinci-mcasp.0\");\nLPSC_CLKDEV1(mcasp1_clkdev,\tNULL,\t\"davinci-mcasp.1\");\nLPSC_CLKDEV1(mcasp2_clkdev,\tNULL,\t\"davinci-mcasp.2\");\nLPSC_CLKDEV1(spi1_clkdev,\tNULL,\t\"spi_davinci.1\");\nLPSC_CLKDEV1(i2c1_clkdev,\tNULL,\t\"i2c_davinci.2\");\nLPSC_CLKDEV1(uart1_clkdev,\tNULL,\t\"serial8250.1\");\nLPSC_CLKDEV1(uart2_clkdev,\tNULL,\t\"serial8250.2\");\nLPSC_CLKDEV1(lcdc_clkdev,\t\"fck\",\t\"da8xx_lcdc.0\");\nLPSC_CLKDEV2(pwm_clkdev,\t\"fck\",\t\"ehrpwm.0\",\n\t\t\t\t\"fck\",\t\"ehrpwm.1\");\nLPSC_CLKDEV3(ecap_clkdev,\t\"fck\",\t\"ecap.0\",\n\t\t\t\t\"fck\",\t\"ecap.1\",\n\t\t\t\t\"fck\",\t\"ecap.2\");\nLPSC_CLKDEV2(eqep_clkdev,\tNULL,\t\"eqep.0\",\n\t\t\t\tNULL,\t\"eqep.1\");\n\nstatic const struct davinci_lpsc_clk_info da830_psc1_info[] = {\n\tLPSC(1,  0, usb0,   pll0_sysclk2, usb0_clkdev,   0),\n\tLPSC(2,  0, usb1,   pll0_sysclk4, usb1_clkdev,   0),\n\tLPSC(3,  0, gpio,   pll0_sysclk4, gpio_clkdev,   0),\n\tLPSC(5,  0, emac,   pll0_sysclk4, emac_clkdev,   0),\n\tLPSC(6,  0, emif3,  pll0_sysclk5, NULL,          LPSC_ALWAYS_ENABLED),\n\tLPSC(7,  0, mcasp0, pll0_sysclk2, mcasp0_clkdev, 0),\n\tLPSC(8,  0, mcasp1, pll0_sysclk2, mcasp1_clkdev, 0),\n\tLPSC(9,  0, mcasp2, pll0_sysclk2, mcasp2_clkdev, 0),\n\tLPSC(10, 0, spi1,   pll0_sysclk2, spi1_clkdev,   0),\n\tLPSC(11, 0, i2c1,   pll0_sysclk4, i2c1_clkdev,   0),\n\tLPSC(12, 0, uart1,  pll0_sysclk2, uart1_clkdev,  0),\n\tLPSC(13, 0, uart2,  pll0_sysclk2, uart2_clkdev,  0),\n\tLPSC(16, 0, lcdc,   pll0_sysclk2, lcdc_clkdev,   0),\n\tLPSC(17, 0, pwm,    pll0_sysclk2, pwm_clkdev,    0),\n\tLPSC(20, 0, ecap,   pll0_sysclk2, ecap_clkdev,   0),\n\tLPSC(21, 0, eqep,   pll0_sysclk2, eqep_clkdev,   0),\n\t{ }\n};\n\nstatic int da830_psc1_init(struct device *dev, void __iomem *base)\n{\n\treturn davinci_psc_register_clocks(dev, da830_psc1_info, 32, base);\n}\n\nstatic struct clk_bulk_data da830_psc1_parent_clks[] = {\n\t{ .id = \"pll0_sysclk2\" },\n\t{ .id = \"pll0_sysclk4\" },\n\t{ .id = \"pll0_sysclk5\" },\n};\n\nconst struct davinci_psc_init_data da830_psc1_init_data = {\n\t.parent_clks\t\t= da830_psc1_parent_clks,\n\t.num_parent_clks\t= ARRAY_SIZE(da830_psc1_parent_clks),\n\t.psc_init\t\t= &da830_psc1_init,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}