{{Schematic|caption=Opposite Duplex RS Latch (A)|float=left
|bW+<sup>S</sup><sub>Q</sub>|rd-sew|SB+rd-ew|rt-w!|rd-sw!||-
||rd-ne|rt-e|SB+rd-ew!|rd-new!|bW+<sup>R</sup><sub>Q&#x305;</sub>
}}
{{Schematic|caption=Adjacent Duplex<br>RS NOR latch (B)|float=left
|bW+<sup>R</sup><sub>Q&#x305;</sub>||bW+<sup>S</sup><sub>Q</sub>|-
|rd-nse!|rt-e!|SB+rd-ns|-
|SB+rd-ns!|rt-w|rd-nsw|-
|bW+<sup>R</sup><sub>Q&#x305;</sub>||bW+<sup>S</sup><sub>Q</sub>
}}
{{Schematic|caption=Diagonal RS Latch (A')|float=left
|output+Q|rd-ew+SB-u|rd-sew|rd-sw|||-
|input+S|SB+rd-ew|SB+rd-nw|rt-s|||-
|||rt-n!|SB+rd-se!|SB+rd-ew!|input+R|-
|||rd-ne!|rd-new!|rd-ew!+SB-u|output+Q&#x305;
}}

[[Category:Ajax loaded pages]]
[[Category:Redstone circuits/Memory|B]]