read -sv run_verilog_mid/adder_32b_14_79_f03755251b32fc327e30abcefc0dddbf.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_79_f03755251b32fc327e30abcefc0dddbf_yosys.v
