ARM Holdings. 2013. ARM Information Center. Retrieved from http://infocenter.arm.com/help/index.jsp.
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Burton H. Bloom, Space/time trade-offs in hash coding with allowable errors, Communications of the ACM, v.13 n.7, p.422-426, July 1970[doi>10.1145/362686.362692]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D. and Austin, T. M. 1997. The SimpleScalar Tool Set, Version 2.0. Technical Report 1342. University of Wisconsin - Madison, Computer Science Dept. Retrieved from citeseer.ist.psu.edu/245115.html.
B. Calder , D. Grunwald, Fast and accurate instruction fetch and branch prediction, Proceedings of the 21st annual international symposium on Computer architecture, p.2-11, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192011]
Thomas M. Conte , Kishore N. Menezes , Patrick M. Mills , Burzin A. Patel, Optimization of instruction fetch mechanisms for high issue rates, Proceedings of the 22nd annual international symposium on Computer architecture, p.333-344, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224444]
Jennifer Eyre , Jeff Bier, DSP Processors Hit the Mainstream, Computer, v.31 n.8, p.51-59, August 1998[doi>10.1109/2.707617]
Barry Fagin , Kathryn Russell, Partial resolution in branch target buffers, Proceedings of the 28th annual international symposium on Microarchitecture, p.193-198, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Global Foundries. 2011. Global Foundries 32/28nm HKMG Platforms. Retrieved from http://www.globalfoundries.com/newsletter/2011/2/3228hkmg.aspx.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Stephen Roderick Hines , Yuval Peress , Peter Gavin , David Whalley , Gary Tyson, Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE), Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 19-20, 2009, Dublin, Ireland[doi>10.1145/1542452.1542469]
Stephen Hines , David Whalley , Gary Tyson, Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.433-444, December 01-05, 2007[doi>10.1109/MICRO.2007.18]
Applying Decay Strategies to Branch Predictors for Leakage Energy Savings, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.442, September 16-18, 2002
Kadayif, I., Sivasubramaniam, A., Kandemir, M., Kandiraju, G., and Chen, G. 2007. Generating physical addresses directly for saving instruction TLB energy. In Proceedings of the 40th Annual ACM/IEEE International Symposium on Microarchitecture. IEEE Computer Society, 433--444.
J. Kalamatianos , D. Kaeli, Temporal-Based Procedure Reordering for Improved Instruction Cache Performance, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.244, January 31-February 04, 1998
Johnson Kin , Munish Gupta , William H. Mangione-Smith, Filtering Memory References to Increase Energy Efficiency, IEEE Transactions on Computers, v.49 n.1, p.1-15, January 2000[doi>10.1109/12.822560]
Lanier, T. 2011. Exploring the Design of the Cortex-A15 Processor. Presentation slides. Retrieved from http://www.arm.com/files/pdf/at-exploring_the_design_of_the_cortex-a15.pdf.
Lea Hwang Lee , Bill Moyer , John Arends, Instruction fetch energy reduction using loop caches for embedded applications with small tight loops, Proceedings of the 1999 international symposium on Low power electronics and design, p.267-269, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313944]
Dharmesh Parikh , Kevin Skadron , Yan Zhang , Marco Barcella , Mircea R. Stan, Power Issues Related to Branch Prediction, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.233, February 02-06, 2002
Karl Pettis , Robert C. Hansen, Profile guided code positioning, Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation, p.16-27, June 1990, White Plains, New York, USA[doi>10.1145/93542.93550]
Eric Rotenberg , Steve Bennett , James E. Smith, A Trace Cache Microarchitecture and Evaluation, IEEE Transactions on Computers, v.48 n.2, p.111-120, February 1999[doi>10.1109/12.752652]
Eric Rotenberg , Steve Bennett , James E. Smith, Trace cache: a low latency approach to high bandwidth instruction fetching, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.24-35, December 02-04, 1996, Paris, France
Wilton, S. and Jouppi, N. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid State Circuits 31, 5, 677--688.
Chengmo Yang , Alex Orailoglu, Power efficient branch prediction through early identification of branch addresses, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176782]
