INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/project_1/project_1.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/project_1/project_1.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
WARNING: [VRFC 10-3676] redeclaration of ansi port 'qa' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:49]
INFO: [VRFC 10-2458] undeclared symbol sext, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/If.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module If
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:228]
INFO: [VRFC 10-2458] undeclared symbol R_type, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:272]
INFO: [VRFC 10-2458] undeclared symbol I_type, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:274]
INFO: [VRFC 10-2458] undeclared symbol J_type, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/cp0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2458] undeclared symbol write_hilo, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/exe.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
WARNING: [VRFC 10-3380] identifier 'AdEL' is used before its declaration [E:/NSCSCC/NSCSCC_2021/rtl/pc.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/regfile_hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcsource' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:27]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jrpc' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc4' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:31]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'if_id_inst' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wb_write_regfile' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'waddr' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wdata' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'id_da' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'id_db' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'id_exe_imm' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:76]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'exe_mem_da' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_ram_out' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:109]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_wb_d1' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:110]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_wb_d2' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/top.v:111]
INFO: [VRFC 10-2458] undeclared symbol flush, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/top.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2458] undeclared symbol excode, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/wb.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
