// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="swp_freq_calcuation,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.614000,HLS_SYN_LAT=9,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=2,HLS_SYN_FF=294,HLS_SYN_LUT=2209,HLS_VERSION=2019_1}" *)

module swp_freq_calcuation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        state_dummy,
        i,
        v,
        V_r_address0,
        V_r_ce0,
        V_r_q0,
        vmax,
        vmin,
        SIGMIN,
        fOSC,
        afcex_freq,
        swp_ofs,
        SIG1_address0,
        SIG1_ce0,
        SIG1_we0,
        SIG1_d0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_state13 = 33'd4096;
parameter    ap_ST_fsm_state14 = 33'd8192;
parameter    ap_ST_fsm_state15 = 33'd16384;
parameter    ap_ST_fsm_state16 = 33'd32768;
parameter    ap_ST_fsm_state17 = 33'd65536;
parameter    ap_ST_fsm_state18 = 33'd131072;
parameter    ap_ST_fsm_state19 = 33'd262144;
parameter    ap_ST_fsm_state20 = 33'd524288;
parameter    ap_ST_fsm_state21 = 33'd1048576;
parameter    ap_ST_fsm_state22 = 33'd2097152;
parameter    ap_ST_fsm_state23 = 33'd4194304;
parameter    ap_ST_fsm_state24 = 33'd8388608;
parameter    ap_ST_fsm_state25 = 33'd16777216;
parameter    ap_ST_fsm_state26 = 33'd33554432;
parameter    ap_ST_fsm_state27 = 33'd67108864;
parameter    ap_ST_fsm_state28 = 33'd134217728;
parameter    ap_ST_fsm_state29 = 33'd268435456;
parameter    ap_ST_fsm_state30 = 33'd536870912;
parameter    ap_ST_fsm_state31 = 33'd1073741824;
parameter    ap_ST_fsm_state32 = 33'd2147483648;
parameter    ap_ST_fsm_state33 = 33'd4294967296;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] state_dummy;
input  [31:0] i;
input  [31:0] v;
output  [9:0] V_r_address0;
output   V_r_ce0;
input  [31:0] V_r_q0;
input  [31:0] vmax;
input  [31:0] vmin;
input  [31:0] SIGMIN;
input  [31:0] fOSC;
input  [31:0] afcex_freq;
input  [31:0] swp_ofs;
output  [9:0] SIG1_address0;
output   SIG1_ce0;
output   SIG1_we0;
output  [7:0] SIG1_d0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] V_r_address0;
reg V_r_ce0;
reg SIG1_ce0;
reg SIG1_we0;
reg[7:0] SIG1_d0;

(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_408;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state16;
wire   [31:0] grp_fu_354_p2;
reg   [31:0] reg_416;
wire    ap_CS_fsm_state3;
reg   [0:0] icmp_ln23_reg_1404;
reg   [0:0] tmp_2_reg_1433;
wire   [0:0] and_ln23_1_fu_671_p2;
wire    ap_CS_fsm_state6;
reg   [0:0] icmp_ln31_reg_1445;
reg   [0:0] tmp_7_reg_1465;
wire   [0:0] and_ln31_1_fu_735_p2;
wire    ap_CS_fsm_state11;
reg   [0:0] icmp_ln39_reg_1494;
reg   [0:0] icmp_ln39_1_reg_1503;
reg   [0:0] icmp_ln39_2_reg_1512;
wire   [0:0] and_ln39_1_fu_786_p2;
wire   [0:0] or_ln39_fu_792_p2;
wire    ap_CS_fsm_state13;
reg   [0:0] and_ln55_reg_1527;
reg   [0:0] tmp_13_reg_1541;
wire   [0:0] and_ln55_2_fu_864_p2;
wire   [0:0] or_ln55_fu_870_p2;
wire    ap_CS_fsm_state18;
reg   [0:0] icmp_ln76_reg_1571;
reg   [0:0] icmp_ln76_1_reg_1581;
wire   [0:0] and_ln76_2_fu_950_p2;
wire    ap_CS_fsm_state19;
reg   [0:0] and_ln85_reg_1602;
wire   [0:0] and_ln85_2_fu_1016_p2;
wire    ap_CS_fsm_state21;
reg   [0:0] and_ln93_reg_1614;
reg   [0:0] icmp_ln93_1_reg_1623;
wire   [0:0] and_ln93_2_fu_1052_p2;
wire    ap_CS_fsm_state24;
reg   [0:0] tmp_5_reg_1593;
reg   [0:0] tmp_9_reg_1645;
reg   [0:0] tmp_10_reg_1654;
wire   [0:0] grp_fu_341_p3;
wire   [0:0] or_ln103_fu_1084_p2;
wire   [0:0] and_ln119_2_fu_1114_p2;
wire   [0:0] or_ln119_fu_1125_p2;
wire   [0:0] and_ln103_fu_1078_p2;
wire    ap_CS_fsm_state28;
reg   [0:0] and_ln137_reg_1688;
reg   [0:0] tmp_15_reg_1707;
wire   [0:0] and_ln137_1_fu_1244_p2;
wire   [0:0] or_ln137_fu_1250_p2;
reg   [31:0] reg_420;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state27;
reg   [31:0] reg_424;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln23_fu_587_p2;
wire   [0:0] or_ln21_fu_575_p2;
wire   [10:0] trunc_ln23_fu_593_p1;
reg   [10:0] trunc_ln23_reg_1408;
wire   [10:0] trunc_ln76_fu_620_p1;
reg   [10:0] trunc_ln76_reg_1421;
wire   [0:0] or_ln74_fu_614_p2;
wire   [0:0] icmp_ln31_fu_682_p2;
wire   [10:0] trunc_ln31_fu_686_p1;
reg   [10:0] trunc_ln31_reg_1450;
wire   [31:0] swp_freq_fu_700_p2;
wire    ap_CS_fsm_state4;
wire   [10:0] trunc_ln39_fu_746_p1;
reg   [10:0] trunc_ln39_reg_1477;
wire   [31:0] grp_fu_444_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] grp_fu_359_p2;
wire   [0:0] and_ln55_fu_812_p2;
wire   [0:0] grp_fu_493_p2;
reg   [0:0] icmp_ln48_reg_1536;
wire   [0:0] icmp_ln64_fu_876_p2;
reg   [0:0] icmp_ln64_reg_1556;
wire   [31:0] swp_freq_18_fu_904_p3;
wire    ap_CS_fsm_state14;
wire   [31:0] swp_freq_5_fu_922_p2;
wire    ap_CS_fsm_state15;
wire   [0:0] tmp_5_fu_966_p3;
wire   [0:0] xor_ln85_fu_974_p2;
reg   [0:0] xor_ln85_reg_1597;
wire   [0:0] and_ln85_fu_980_p2;
wire   [0:0] and_ln93_fu_1026_p2;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln93_3_fu_390_p2;
reg   [0:0] icmp_ln93_3_reg_1632;
wire   [0:0] grp_fu_461_p2;
reg   [0:0] icmp_ln103_reg_1666;
reg   [0:0] icmp_ln112_reg_1683;
wire   [0:0] and_ln137_fu_1175_p2;
wire   [31:0] swp_freq_12_fu_1190_p3;
wire    ap_CS_fsm_state25;
wire   [31:0] swp_freq_6_fu_1213_p2;
wire    ap_CS_fsm_state26;
wire   [31:0] select_ln146_1_fu_1284_p3;
reg   [31:0] select_ln146_1_reg_1722;
wire   [0:0] and_ln153_fu_1301_p2;
wire   [31:0] swp_freq_19_fu_1316_p2;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire   [31:0] grp_fu_511_p2;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
reg   [31:0] swp_freq_17_reg_304;
wire  signed [63:0] sext_ln23_fu_603_p1;
wire  signed [63:0] sext_ln76_fu_630_p1;
wire  signed [63:0] sext_ln23_1_fu_640_p1;
wire  signed [63:0] sext_ln31_fu_695_p1;
wire  signed [63:0] sext_ln31_1_fu_710_p1;
wire  signed [63:0] sext_ln39_fu_755_p1;
wire  signed [63:0] sext_ln39_1_fu_760_p1;
wire  signed [63:0] sext_ln39_2_fu_765_p1;
wire  signed [63:0] sext_ln39_3_fu_775_p1;
wire  signed [63:0] sext_ln55_fu_817_p1;
wire  signed [63:0] sext_ln55_1_fu_839_p1;
wire  signed [63:0] sext_ln76_1_fu_928_p1;
wire  signed [63:0] sext_ln76_2_fu_933_p1;
wire  signed [63:0] sext_ln85_fu_986_p1;
wire  signed [63:0] sext_ln93_fu_1031_p1;
wire  signed [63:0] sext_ln93_1_fu_1036_p1;
wire  signed [63:0] sext_ln103_fu_1058_p1;
wire  signed [63:0] sext_ln103_1_fu_1063_p1;
wire  signed [63:0] sext_ln103_2_fu_1073_p1;
wire  signed [63:0] sext_ln137_fu_1180_p1;
wire  signed [63:0] sext_ln137_1_fu_1219_p1;
wire   [7:0] trunc_ln30_fu_677_p1;
wire   [7:0] trunc_ln38_fu_741_p1;
wire   [7:0] select_ln48_fu_830_p3;
wire   [7:0] select_ln64_fu_890_p3;
wire   [7:0] trunc_ln84_fu_991_p1;
wire   [7:0] select_ln130_fu_1139_p3;
wire   [7:0] select_ln112_fu_1156_p3;
wire   [7:0] select_ln146_fu_1275_p3;
wire   [7:0] trunc_ln155_fu_1307_p1;
wire   [7:0] trunc_ln102_fu_1322_p1;
wire   [7:0] trunc_ln92_fu_1327_p1;
wire  signed [31:0] grp_fu_354_p1;
wire   [31:0] grp_fu_404_p2;
wire   [0:0] trunc_ln21_1_fu_529_p1;
wire   [1:0] tmp_1_fu_533_p3;
wire   [0:0] trunc_ln21_fu_525_p1;
wire   [0:0] tmp_fu_517_p3;
wire   [1:0] sub_ln21_fu_541_p2;
wire   [1:0] tmp_3_fu_547_p3;
wire   [1:0] select_ln21_fu_555_p3;
wire   [0:0] icmp_ln21_fu_563_p2;
wire   [0:0] icmp_ln21_1_fu_569_p2;
wire   [31:0] add_ln23_fu_581_p2;
wire   [10:0] add_ln23_1_fu_597_p2;
wire   [0:0] icmp_ln74_fu_608_p2;
wire   [10:0] add_ln76_fu_624_p2;
wire   [10:0] add_ln23_2_fu_635_p2;
wire   [0:0] tmp_4_fu_645_p3;
wire   [0:0] icmp_ln23_1_fu_659_p2;
wire   [0:0] grp_fu_349_p2;
wire   [0:0] and_ln23_fu_665_p2;
wire   [0:0] xor_ln23_fu_653_p2;
wire   [10:0] add_ln31_fu_689_p2;
wire   [31:0] grp_fu_428_p2;
wire   [10:0] add_ln31_1_fu_705_p2;
wire   [0:0] tmp_8_fu_715_p3;
wire   [0:0] grp_fu_433_p2;
wire   [0:0] grp_fu_439_p2;
wire   [0:0] and_ln31_fu_729_p2;
wire   [0:0] xor_ln31_fu_723_p2;
wire   [10:0] add_ln39_fu_749_p2;
wire   [10:0] grp_fu_365_p2;
wire   [10:0] grp_fu_370_p2;
wire   [10:0] add_ln39_3_fu_770_p2;
wire   [0:0] icmp_ln39_4_fu_449_p2;
wire   [0:0] grp_fu_467_p2;
wire   [0:0] and_ln39_fu_780_p2;
wire   [0:0] grp_fu_473_p2;
wire   [0:0] icmp_ln39_7_fu_483_p2;
wire   [0:0] tmp_12_fu_798_p3;
wire   [0:0] xor_ln55_fu_806_p2;
wire   [7:0] trunc_ln48_fu_822_p1;
wire   [7:0] trunc_ln48_1_fu_826_p1;
wire   [0:0] tmp_14_fu_844_p3;
wire   [0:0] grp_fu_499_p2;
wire   [0:0] and_ln55_1_fu_858_p2;
wire   [0:0] xor_ln55_1_fu_852_p2;
wire   [7:0] trunc_ln64_fu_882_p1;
wire   [7:0] trunc_ln64_1_fu_886_p1;
wire   [31:0] swp_freq_16_fu_899_p2;
wire   [31:0] shl_ln52_fu_911_p2;
wire   [31:0] select_ln48_1_fu_916_p3;
wire   [10:0] grp_fu_375_p2;
wire   [10:0] grp_fu_380_p2;
wire   [0:0] icmp_ln76_3_fu_455_p2;
wire   [0:0] grp_fu_478_p2;
wire   [0:0] and_ln76_1_fu_944_p2;
wire   [0:0] and_ln76_fu_938_p2;
wire   [31:0] add_ln85_fu_956_p2;
wire   [0:0] icmp_ln85_fu_961_p2;
wire   [0:0] tmp_6_fu_996_p3;
wire   [0:0] grp_fu_385_p2;
wire   [0:0] and_ln85_1_fu_1010_p2;
wire   [0:0] xor_ln85_1_fu_1004_p2;
wire   [0:0] icmp_ln93_fu_1022_p2;
wire   [0:0] grp_fu_395_p2;
wire   [0:0] grp_fu_400_p2;
wire   [0:0] and_ln93_3_fu_1046_p2;
wire   [0:0] and_ln93_1_fu_1041_p2;
wire   [10:0] add_ln103_2_fu_1068_p2;
wire   [0:0] icmp_ln103_3_fu_488_p2;
wire   [0:0] icmp_ln119_fu_1090_p2;
wire   [0:0] icmp_ln119_1_fu_1096_p2;
wire   [0:0] icmp_ln119_3_fu_505_p2;
wire   [0:0] and_ln119_1_fu_1108_p2;
wire   [0:0] and_ln119_fu_1102_p2;
wire   [0:0] icmp_ln119_5_fu_1120_p2;
wire   [7:0] trunc_ln130_fu_1131_p1;
wire   [7:0] trunc_ln130_1_fu_1135_p1;
wire   [7:0] trunc_ln112_fu_1148_p1;
wire   [7:0] trunc_ln112_1_fu_1152_p1;
wire   [31:0] add_ln137_fu_1165_p2;
wire   [0:0] icmp_ln137_fu_1170_p2;
wire   [31:0] swp_freq_11_fu_1185_p2;
wire   [31:0] shl_ln116_fu_1197_p2;
wire   [31:0] select_ln112_1_fu_1202_p3;
wire   [31:0] add_ln112_fu_1208_p2;
wire   [0:0] tmp_16_fu_1224_p3;
wire   [0:0] and_ln137_2_fu_1238_p2;
wire   [0:0] xor_ln137_fu_1232_p2;
wire   [0:0] icmp_ln146_fu_1256_p2;
wire   [7:0] trunc_ln146_fu_1267_p1;
wire   [7:0] trunc_ln146_1_fu_1271_p1;
wire   [31:0] shl_ln150_fu_1262_p2;
wire   [31:0] or_ln153_fu_1291_p2;
wire   [0:0] icmp_ln153_fu_1295_p2;
wire   [31:0] add_ln146_fu_1312_p2;
wire    ap_CS_fsm_state33;
reg   [32:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 33'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((((1'd0 == and_ln137_1_fu_1244_p2) & (1'd1 == and_ln153_fu_1301_p2)) | ((or_ln137_fu_1250_p2 == 1'd0) & (1'd1 == and_ln153_fu_1301_p2))) | ((1'd1 == and_ln153_fu_1301_p2) & (tmp_15_reg_1707 == 1'd1))) | ((1'd0 == and_ln137_reg_1688) & (1'd1 == and_ln153_fu_1301_p2))))) begin
        swp_freq_17_reg_304 <= grp_fu_354_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        swp_freq_17_reg_304 <= swp_freq_19_fu_1316_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        swp_freq_17_reg_304 <= swp_freq_12_fu_1190_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        swp_freq_17_reg_304 <= swp_freq_6_fu_1213_p2;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        swp_freq_17_reg_304 <= grp_fu_511_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (or_ln74_fu_614_p2 == 1'd1) & (or_ln21_fu_575_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state28) & (((((1'd0 == and_ln153_fu_1301_p2) & (1'd0 == and_ln137_1_fu_1244_p2)) | ((1'd0 == and_ln153_fu_1301_p2) & (or_ln137_fu_1250_p2 == 1'd0))) | ((1'd0 == and_ln153_fu_1301_p2) & (tmp_15_reg_1707 == 1'd1))) | ((1'd0 == and_ln153_fu_1301_p2) & (1'd0 == and_ln137_reg_1688)))) | ((1'b1 == ap_CS_fsm_state13) & ((1'd0 == and_ln55_reg_1527) | ((tmp_13_reg_1541 == 1'd1) | ((or_ln55_fu_870_p2 == 1'd0) | (1'd0 == and_ln55_2_fu_864_p2))))))) begin
        swp_freq_17_reg_304 <= 32'd4294967295;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        swp_freq_17_reg_304 <= swp_freq_18_fu_904_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        swp_freq_17_reg_304 <= swp_freq_5_fu_922_p2;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state7))) begin
        swp_freq_17_reg_304 <= grp_fu_444_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        swp_freq_17_reg_304 <= swp_freq_fu_700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & ((tmp_5_reg_1593 == 1'd1) | ((tmp_9_reg_1645 == 1'd1) | ((tmp_10_reg_1654 == 1'd1) | ((grp_fu_341_p3 == 1'd1) | (((((1'd0 == and_ln119_2_fu_1114_p2) & (or_ln103_fu_1084_p2 == 1'd0)) | ((or_ln119_fu_1125_p2 == 1'd0) & (or_ln103_fu_1084_p2 == 1'd0))) | ((1'd0 == and_ln103_fu_1078_p2) & (or_ln119_fu_1125_p2 == 1'd0))) | ((1'd0 == and_ln103_fu_1078_p2) & (1'd0 == and_ln119_2_fu_1114_p2))))))))) begin
        and_ln137_reg_1688 <= and_ln137_fu_1175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln39_reg_1494 == 1'd0) | ((icmp_ln39_1_reg_1503 == 1'd0) | ((icmp_ln39_2_reg_1512 == 1'd0) | ((or_ln39_fu_792_p2 == 1'd0) | (1'd0 == and_ln39_1_fu_786_p2))))))) begin
        and_ln55_reg_1527 <= and_ln55_fu_812_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & ((icmp_ln76_reg_1571 == 1'd0) | ((1'd0 == and_ln76_2_fu_950_p2) | (icmp_ln76_1_reg_1581 == 1'd0))))) begin
        and_ln85_reg_1602 <= and_ln85_fu_980_p2;
        tmp_5_reg_1593 <= reg_408[32'd31];
        xor_ln85_reg_1597 <= xor_ln85_fu_974_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((1'd0 == and_ln85_2_fu_1016_p2) | (1'd0 == and_ln85_reg_1602)))) begin
        and_ln93_reg_1614 <= and_ln93_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0))) begin
        icmp_ln103_reg_1666 <= grp_fu_461_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (1'd1 == and_ln103_fu_1078_p2) & (or_ln103_fu_1084_p2 == 1'd1))) begin
        icmp_ln112_reg_1683 <= grp_fu_493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (or_ln21_fu_575_p2 == 1'd0))) begin
        icmp_ln23_reg_1404 <= icmp_ln23_fu_587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln23_reg_1404 == 1'd0) | ((1'd0 == and_ln23_1_fu_671_p2) | (tmp_2_reg_1433 == 1'd1))))) begin
        icmp_ln31_reg_1445 <= icmp_ln31_fu_682_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln39_1_reg_1503 <= grp_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        icmp_ln39_2_reg_1512 <= grp_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln39_reg_1494 <= grp_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (or_ln39_fu_792_p2 == 1'd1) & (1'd1 == and_ln39_1_fu_786_p2) & (icmp_ln39_2_reg_1512 == 1'd1) & (icmp_ln39_1_reg_1503 == 1'd1) & (icmp_ln39_reg_1494 == 1'd1))) begin
        icmp_ln48_reg_1536 <= grp_fu_493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (tmp_13_reg_1541 == 1'd0) & (or_ln55_fu_870_p2 == 1'd1) & (1'd1 == and_ln55_2_fu_864_p2) & (1'd1 == and_ln55_reg_1527))) begin
        icmp_ln64_reg_1556 <= icmp_ln64_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln76_1_reg_1581 <= grp_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        icmp_ln76_reg_1571 <= grp_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        icmp_ln93_1_reg_1623 <= grp_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (grp_fu_359_p2 == 1'd1))) begin
        icmp_ln93_3_reg_1632 <= icmp_ln93_3_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_408 <= V_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state28) & (tmp_15_reg_1707 == 1'd0) & (or_ln137_fu_1250_p2 == 1'd1) & (1'd1 == and_ln137_1_fu_1244_p2) & (1'd1 == and_ln137_reg_1688)) | ((1'b1 == ap_CS_fsm_state24) & (((1'd0 == and_ln103_fu_1078_p2) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (or_ln119_fu_1125_p2 == 1'd1) & (1'd1 == and_ln119_2_fu_1114_p2)) | ((or_ln103_fu_1084_p2 == 1'd0) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (or_ln119_fu_1125_p2 == 1'd1) & (1'd1 == and_ln119_2_fu_1114_p2)))) | ((1'b1 == ap_CS_fsm_state24) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (1'd1 == and_ln103_fu_1078_p2) & (or_ln103_fu_1084_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (1'd1 == and_ln93_2_fu_1052_p2) & (icmp_ln93_1_reg_1623 == 1'd1) & (1'd1 == and_ln93_reg_1614)) | ((1'b1 == ap_CS_fsm_state19) & (1'd1 == and_ln85_2_fu_1016_p2) & (1'd1 == and_ln85_reg_1602)) | ((1'b1 == ap_CS_fsm_state18) & (1'd1 == and_ln76_2_fu_950_p2) & (icmp_ln76_1_reg_1581 == 1'd1) & (icmp_ln76_reg_1571 == 1'd1)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_13_reg_1541 == 1'd0) & (or_ln55_fu_870_p2 == 1'd1) & (1'd1 == and_ln55_2_fu_864_p2) & (1'd1 == and_ln55_reg_1527)) | ((1'b1 == ap_CS_fsm_state11) & (or_ln39_fu_792_p2 == 1'd1) & (1'd1 == and_ln39_1_fu_786_p2) & (icmp_ln39_2_reg_1512 == 1'd1) & (icmp_ln39_1_reg_1503 == 1'd1) & (icmp_ln39_reg_1494 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1465 == 1'd0) & (1'd1 == and_ln31_1_fu_735_p2) & (icmp_ln31_reg_1445 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (tmp_2_reg_1433 == 1'd0) & (1'd1 == and_ln23_1_fu_671_p2) & (icmp_ln23_reg_1404 == 1'd1)))) begin
        reg_416 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_420 <= V_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_424 <= V_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (tmp_15_reg_1707 == 1'd0) & (or_ln137_fu_1250_p2 == 1'd1) & (1'd1 == and_ln137_1_fu_1244_p2) & (1'd1 == and_ln137_reg_1688))) begin
        select_ln146_1_reg_1722 <= select_ln146_1_fu_1284_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_10_reg_1654 <= V_r_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_13_reg_1541 <= V_r_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        tmp_15_reg_1707 <= V_r_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_2_reg_1433 <= V_r_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_7_reg_1465 <= V_r_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_9_reg_1645 <= V_r_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (or_ln21_fu_575_p2 == 1'd0) & (icmp_ln23_fu_587_p2 == 1'd1))) begin
        trunc_ln23_reg_1408 <= trunc_ln23_fu_593_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((((icmp_ln31_fu_682_p2 == 1'd1) & (tmp_2_reg_1433 == 1'd1)) | ((1'd0 == and_ln23_1_fu_671_p2) & (icmp_ln31_fu_682_p2 == 1'd1))) | ((icmp_ln31_fu_682_p2 == 1'd1) & (icmp_ln23_reg_1404 == 1'd0))))) begin
        trunc_ln31_reg_1450 <= trunc_ln31_fu_686_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln31_reg_1445 == 1'd0) | ((1'd0 == and_ln31_1_fu_735_p2) | (tmp_7_reg_1465 == 1'd1))))) begin
        trunc_ln39_reg_1477 <= trunc_ln39_fu_746_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (or_ln74_fu_614_p2 == 1'd0) & (or_ln21_fu_575_p2 == 1'd1))) begin
        trunc_ln76_reg_1421 <= trunc_ln76_fu_620_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state28) & (((((1'd0 == and_ln137_1_fu_1244_p2) & (1'd1 == and_ln153_fu_1301_p2)) | ((or_ln137_fu_1250_p2 == 1'd0) & (1'd1 == and_ln153_fu_1301_p2))) | ((1'd1 == and_ln153_fu_1301_p2) & (tmp_15_reg_1707 == 1'd1))) | ((1'd0 == and_ln137_reg_1688) & (1'd1 == and_ln153_fu_1301_p2)))) | ((1'b1 == ap_CS_fsm_state28) & (tmp_15_reg_1707 == 1'd0) & (or_ln137_fu_1250_p2 == 1'd1) & (1'd1 == and_ln137_1_fu_1244_p2) & (1'd1 == and_ln137_reg_1688)) | ((1'b1 == ap_CS_fsm_state24) & (((1'd0 == and_ln103_fu_1078_p2) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (or_ln119_fu_1125_p2 == 1'd1) & (1'd1 == and_ln119_2_fu_1114_p2)) | ((or_ln103_fu_1084_p2 == 1'd0) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (or_ln119_fu_1125_p2 == 1'd1) & (1'd1 == and_ln119_2_fu_1114_p2)))) | ((1'b1 == ap_CS_fsm_state24) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (1'd1 == and_ln103_fu_1078_p2) & (or_ln103_fu_1084_p2 == 1'd1)))) begin
        SIG1_ce0 = 1'b1;
    end else begin
        SIG1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        SIG1_d0 = trunc_ln92_fu_1327_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        SIG1_d0 = trunc_ln102_fu_1322_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) & (((((1'd0 == and_ln137_1_fu_1244_p2) & (1'd1 == and_ln153_fu_1301_p2)) | ((or_ln137_fu_1250_p2 == 1'd0) & (1'd1 == and_ln153_fu_1301_p2))) | ((1'd1 == and_ln153_fu_1301_p2) & (tmp_15_reg_1707 == 1'd1))) | ((1'd0 == and_ln137_reg_1688) & (1'd1 == and_ln153_fu_1301_p2))))) begin
        SIG1_d0 = trunc_ln155_fu_1307_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) & (tmp_15_reg_1707 == 1'd0) & (or_ln137_fu_1250_p2 == 1'd1) & (1'd1 == and_ln137_1_fu_1244_p2) & (1'd1 == and_ln137_reg_1688))) begin
        SIG1_d0 = select_ln146_fu_1275_p3;
    end else if (((1'b1 == ap_CS_fsm_state24) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (1'd1 == and_ln103_fu_1078_p2) & (or_ln103_fu_1084_p2 == 1'd1))) begin
        SIG1_d0 = select_ln112_fu_1156_p3;
    end else if (((1'b1 == ap_CS_fsm_state24) & (((1'd0 == and_ln103_fu_1078_p2) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (or_ln119_fu_1125_p2 == 1'd1) & (1'd1 == and_ln119_2_fu_1114_p2)) | ((or_ln103_fu_1084_p2 == 1'd0) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (or_ln119_fu_1125_p2 == 1'd1) & (1'd1 == and_ln119_2_fu_1114_p2))))) begin
        SIG1_d0 = select_ln130_fu_1139_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        SIG1_d0 = trunc_ln84_fu_991_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        SIG1_d0 = select_ln64_fu_890_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        SIG1_d0 = select_ln48_fu_830_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        SIG1_d0 = trunc_ln38_fu_741_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        SIG1_d0 = trunc_ln30_fu_677_p1;
    end else begin
        SIG1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | ((1'b1 == ap_CS_fsm_state28) & (((((1'd0 == and_ln137_1_fu_1244_p2) & (1'd1 == and_ln153_fu_1301_p2)) | ((or_ln137_fu_1250_p2 == 1'd0) & (1'd1 == and_ln153_fu_1301_p2))) | ((1'd1 == and_ln153_fu_1301_p2) & (tmp_15_reg_1707 == 1'd1))) | ((1'd0 == and_ln137_reg_1688) & (1'd1 == and_ln153_fu_1301_p2)))) | ((1'b1 == ap_CS_fsm_state28) & (tmp_15_reg_1707 == 1'd0) & (or_ln137_fu_1250_p2 == 1'd1) & (1'd1 == and_ln137_1_fu_1244_p2) & (1'd1 == and_ln137_reg_1688)) | ((1'b1 == ap_CS_fsm_state24) & (((1'd0 == and_ln103_fu_1078_p2) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (or_ln119_fu_1125_p2 == 1'd1) & (1'd1 == and_ln119_2_fu_1114_p2)) | ((or_ln103_fu_1084_p2 == 1'd0) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (or_ln119_fu_1125_p2 == 1'd1) & (1'd1 == and_ln119_2_fu_1114_p2)))) | ((1'b1 == ap_CS_fsm_state24) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (1'd1 == and_ln103_fu_1078_p2) & (or_ln103_fu_1084_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state18) & (1'd1 == and_ln76_2_fu_950_p2) & (icmp_ln76_1_reg_1581 == 1'd1) & (icmp_ln76_reg_1571 == 1'd1)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_13_reg_1541 == 1'd0) & (or_ln55_fu_870_p2 == 1'd1) & (1'd1 == and_ln55_2_fu_864_p2) & (1'd1 == and_ln55_reg_1527)) | ((1'b1 == ap_CS_fsm_state11) & (or_ln39_fu_792_p2 == 1'd1) & (1'd1 == and_ln39_1_fu_786_p2) & (icmp_ln39_2_reg_1512 == 1'd1) & (icmp_ln39_1_reg_1503 == 1'd1) & (icmp_ln39_reg_1494 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_7_reg_1465 == 1'd0) & (1'd1 == and_ln31_1_fu_735_p2) & (icmp_ln31_reg_1445 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (tmp_2_reg_1433 == 1'd0) & (1'd1 == and_ln23_1_fu_671_p2) & (icmp_ln23_reg_1404 == 1'd1)))) begin
        SIG1_we0 = 1'b1;
    end else begin
        SIG1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        V_r_address0 = sext_ln137_1_fu_1219_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        V_r_address0 = sext_ln137_fu_1180_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        V_r_address0 = sext_ln103_2_fu_1073_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        V_r_address0 = sext_ln103_1_fu_1063_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        V_r_address0 = sext_ln103_fu_1058_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        V_r_address0 = sext_ln93_1_fu_1036_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        V_r_address0 = sext_ln93_fu_1031_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        V_r_address0 = sext_ln85_fu_986_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        V_r_address0 = sext_ln76_2_fu_933_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        V_r_address0 = sext_ln76_1_fu_928_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        V_r_address0 = sext_ln55_1_fu_839_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        V_r_address0 = sext_ln55_fu_817_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        V_r_address0 = sext_ln39_3_fu_775_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        V_r_address0 = sext_ln39_2_fu_765_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        V_r_address0 = sext_ln39_1_fu_760_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        V_r_address0 = sext_ln39_fu_755_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        V_r_address0 = sext_ln31_1_fu_710_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        V_r_address0 = sext_ln31_fu_695_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        V_r_address0 = sext_ln23_1_fu_640_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (or_ln74_fu_614_p2 == 1'd0) & (or_ln21_fu_575_p2 == 1'd1))) begin
        V_r_address0 = sext_ln76_fu_630_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (or_ln21_fu_575_p2 == 1'd0) & (icmp_ln23_fu_587_p2 == 1'd1))) begin
        V_r_address0 = sext_ln23_fu_603_p1;
    end else begin
        V_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (or_ln74_fu_614_p2 == 1'd0) & (or_ln21_fu_575_p2 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (or_ln21_fu_575_p2 == 1'd0) & (icmp_ln23_fu_587_p2 == 1'd1)))) begin
        V_r_ce0 = 1'b1;
    end else begin
        V_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (or_ln74_fu_614_p2 == 1'd1) & (or_ln21_fu_575_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (or_ln74_fu_614_p2 == 1'd0) & (or_ln21_fu_575_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (or_ln21_fu_575_p2 == 1'd0) & (icmp_ln23_fu_587_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (or_ln21_fu_575_p2 == 1'd0) & (icmp_ln23_fu_587_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((((icmp_ln31_fu_682_p2 == 1'd0) & (tmp_2_reg_1433 == 1'd1)) | ((icmp_ln31_fu_682_p2 == 1'd0) & (1'd0 == and_ln23_1_fu_671_p2))) | ((icmp_ln31_fu_682_p2 == 1'd0) & (icmp_ln23_reg_1404 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((1'b1 == ap_CS_fsm_state3) & ((((icmp_ln31_fu_682_p2 == 1'd1) & (tmp_2_reg_1433 == 1'd1)) | ((1'd0 == and_ln23_1_fu_671_p2) & (icmp_ln31_fu_682_p2 == 1'd1))) | ((icmp_ln31_fu_682_p2 == 1'd1) & (icmp_ln23_reg_1404 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln31_reg_1445 == 1'd0) | ((1'd0 == and_ln31_1_fu_735_p2) | (tmp_7_reg_1465 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_fu_359_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_fu_359_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & ((((((1'd0 == and_ln55_fu_812_p2) & (1'd0 == and_ln39_1_fu_786_p2)) | ((1'd0 == and_ln55_fu_812_p2) & (or_ln39_fu_792_p2 == 1'd0))) | ((1'd0 == and_ln55_fu_812_p2) & (icmp_ln39_2_reg_1512 == 1'd0))) | ((1'd0 == and_ln55_fu_812_p2) & (icmp_ln39_1_reg_1503 == 1'd0))) | ((1'd0 == and_ln55_fu_812_p2) & (icmp_ln39_reg_1494 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state11) & ((((((1'd0 == and_ln39_1_fu_786_p2) & (1'd1 == and_ln55_fu_812_p2)) | ((or_ln39_fu_792_p2 == 1'd0) & (1'd1 == and_ln55_fu_812_p2))) | ((icmp_ln39_2_reg_1512 == 1'd0) & (1'd1 == and_ln55_fu_812_p2))) | ((icmp_ln39_1_reg_1503 == 1'd0) & (1'd1 == and_ln55_fu_812_p2))) | ((icmp_ln39_reg_1494 == 1'd0) & (1'd1 == and_ln55_fu_812_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & ((1'd0 == and_ln55_reg_1527) | ((tmp_13_reg_1541 == 1'd1) | ((or_ln55_fu_870_p2 == 1'd0) | (1'd0 == and_ln55_2_fu_864_p2)))))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_fu_359_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & ((icmp_ln76_reg_1571 == 1'd0) | ((1'd0 == and_ln76_2_fu_950_p2) | (icmp_ln76_1_reg_1581 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (((1'd0 == and_ln93_fu_1026_p2) & (1'd0 == and_ln85_reg_1602)) | ((1'd0 == and_ln93_fu_1026_p2) & (1'd0 == and_ln85_2_fu_1016_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((1'b1 == ap_CS_fsm_state19) & (((1'd0 == and_ln85_reg_1602) & (1'd1 == and_ln93_fu_1026_p2)) | ((1'd0 == and_ln85_2_fu_1016_p2) & (1'd1 == and_ln93_fu_1026_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & ((((icmp_ln93_1_reg_1623 == 1'd0) & (tmp_5_reg_1593 == 1'd1)) | ((1'd0 == and_ln93_2_fu_1052_p2) & (tmp_5_reg_1593 == 1'd1))) | ((1'd0 == and_ln93_reg_1614) & (tmp_5_reg_1593 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((1'b1 == ap_CS_fsm_state21) & ((((tmp_5_reg_1593 == 1'd0) & (icmp_ln93_1_reg_1623 == 1'd0)) | ((tmp_5_reg_1593 == 1'd0) & (1'd0 == and_ln93_2_fu_1052_p2))) | ((tmp_5_reg_1593 == 1'd0) & (1'd0 == and_ln93_reg_1614))))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (grp_fu_341_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (((((((((1'd0 == and_ln137_fu_1175_p2) & (1'd0 == and_ln119_2_fu_1114_p2) & (or_ln103_fu_1084_p2 == 1'd0)) | ((1'd0 == and_ln137_fu_1175_p2) & (or_ln119_fu_1125_p2 == 1'd0) & (or_ln103_fu_1084_p2 == 1'd0))) | ((1'd0 == and_ln137_fu_1175_p2) & (1'd0 == and_ln103_fu_1078_p2) & (or_ln119_fu_1125_p2 == 1'd0))) | ((1'd0 == and_ln137_fu_1175_p2) & (1'd0 == and_ln103_fu_1078_p2) & (1'd0 == and_ln119_2_fu_1114_p2))) | ((1'd0 == and_ln137_fu_1175_p2) & (grp_fu_341_p3 == 1'd1))) | ((1'd0 == and_ln137_fu_1175_p2) & (tmp_10_reg_1654 == 1'd1))) | ((1'd0 == and_ln137_fu_1175_p2) & (tmp_9_reg_1645 == 1'd1))) | ((1'd0 == and_ln137_fu_1175_p2) & (tmp_5_reg_1593 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((1'b1 == ap_CS_fsm_state24) & (((((((((1'd0 == and_ln119_2_fu_1114_p2) & (or_ln103_fu_1084_p2 == 1'd0) & (1'd1 == and_ln137_fu_1175_p2)) | ((or_ln119_fu_1125_p2 == 1'd0) & (or_ln103_fu_1084_p2 == 1'd0) & (1'd1 == and_ln137_fu_1175_p2))) | ((1'd0 == and_ln103_fu_1078_p2) & (or_ln119_fu_1125_p2 == 1'd0) & (1'd1 == and_ln137_fu_1175_p2))) | ((1'd0 == and_ln103_fu_1078_p2) & (1'd0 == and_ln119_2_fu_1114_p2) & (1'd1 == and_ln137_fu_1175_p2))) | ((1'd1 == and_ln137_fu_1175_p2) & (grp_fu_341_p3 == 1'd1))) | ((1'd1 == and_ln137_fu_1175_p2) & (tmp_10_reg_1654 == 1'd1))) | ((1'd1 == and_ln137_fu_1175_p2) & (tmp_9_reg_1645 == 1'd1))) | ((1'd1 == and_ln137_fu_1175_p2) & (tmp_5_reg_1593 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((1'b1 == ap_CS_fsm_state24) & (((1'd0 == and_ln103_fu_1078_p2) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (or_ln119_fu_1125_p2 == 1'd1) & (1'd1 == and_ln119_2_fu_1114_p2)) | ((or_ln103_fu_1084_p2 == 1'd0) & (grp_fu_341_p3 == 1'd0) & (tmp_10_reg_1654 == 1'd0) & (tmp_9_reg_1645 == 1'd0) & (tmp_5_reg_1593 == 1'd0) & (or_ln119_fu_1125_p2 == 1'd1) & (1'd1 == and_ln119_2_fu_1114_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & ((1'd0 == and_ln137_reg_1688) | ((tmp_15_reg_1707 == 1'd1) | ((or_ln137_fu_1250_p2 == 1'd0) | (1'd0 == and_ln137_1_fu_1244_p2)))))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign SIG1_address0 = 64'd0;

assign add_ln103_2_fu_1068_p2 = (trunc_ln76_reg_1421 + 11'd33);

assign add_ln112_fu_1208_p2 = (afcex_freq + select_ln112_1_fu_1202_p3);

assign add_ln137_fu_1165_p2 = (v + 32'd2);

assign add_ln146_fu_1312_p2 = (afcex_freq + select_ln146_1_reg_1722);

assign add_ln23_1_fu_597_p2 = (11'd30 + trunc_ln23_fu_593_p1);

assign add_ln23_2_fu_635_p2 = (trunc_ln23_reg_1408 + 11'd29);

assign add_ln23_fu_581_p2 = ($signed(v) + $signed(32'd4294967295));

assign add_ln31_1_fu_705_p2 = (trunc_ln31_reg_1450 + 11'd29);

assign add_ln31_fu_689_p2 = (11'd30 + trunc_ln31_fu_686_p1);

assign add_ln39_3_fu_770_p2 = (trunc_ln39_reg_1477 + 11'd27);

assign add_ln39_fu_749_p2 = (11'd30 + trunc_ln39_fu_746_p1);

assign add_ln76_fu_624_p2 = (11'd30 + trunc_ln76_fu_620_p1);

assign add_ln85_fu_956_p2 = (v + 32'd1);

assign and_ln103_fu_1078_p2 = (grp_fu_467_p2 & grp_fu_461_p2);

assign and_ln119_1_fu_1108_p2 = (icmp_ln119_3_fu_505_p2 & grp_fu_395_p2);

assign and_ln119_2_fu_1114_p2 = (and_ln119_fu_1102_p2 & and_ln119_1_fu_1108_p2);

assign and_ln119_fu_1102_p2 = (icmp_ln119_fu_1090_p2 & icmp_ln119_1_fu_1096_p2);

assign and_ln137_1_fu_1244_p2 = (xor_ln137_fu_1232_p2 & and_ln137_2_fu_1238_p2);

assign and_ln137_2_fu_1238_p2 = (grp_fu_461_p2 & grp_fu_385_p2);

assign and_ln137_fu_1175_p2 = (xor_ln85_reg_1597 & icmp_ln137_fu_1170_p2);

assign and_ln153_fu_1301_p2 = (icmp_ln153_fu_1295_p2 & grp_fu_400_p2);

assign and_ln23_1_fu_671_p2 = (xor_ln23_fu_653_p2 & and_ln23_fu_665_p2);

assign and_ln23_fu_665_p2 = (icmp_ln23_1_fu_659_p2 & grp_fu_349_p2);

assign and_ln31_1_fu_735_p2 = (xor_ln31_fu_723_p2 & and_ln31_fu_729_p2);

assign and_ln31_fu_729_p2 = (grp_fu_439_p2 & grp_fu_433_p2);

assign and_ln39_1_fu_786_p2 = (grp_fu_359_p2 & and_ln39_fu_780_p2);

assign and_ln39_fu_780_p2 = (icmp_ln39_4_fu_449_p2 & grp_fu_467_p2);

assign and_ln55_1_fu_858_p2 = (grp_fu_499_p2 & grp_fu_433_p2);

assign and_ln55_2_fu_864_p2 = (xor_ln55_1_fu_852_p2 & and_ln55_1_fu_858_p2);

assign and_ln55_fu_812_p2 = (xor_ln55_fu_806_p2 & icmp_ln31_reg_1445);

assign and_ln76_1_fu_944_p2 = (grp_fu_499_p2 & grp_fu_478_p2);

assign and_ln76_2_fu_950_p2 = (and_ln76_fu_938_p2 & and_ln76_1_fu_944_p2);

assign and_ln76_fu_938_p2 = (icmp_ln76_3_fu_455_p2 & grp_fu_359_p2);

assign and_ln85_1_fu_1010_p2 = (grp_fu_385_p2 & grp_fu_349_p2);

assign and_ln85_2_fu_1016_p2 = (xor_ln85_1_fu_1004_p2 & and_ln85_1_fu_1010_p2);

assign and_ln85_fu_980_p2 = (xor_ln85_fu_974_p2 & icmp_ln85_fu_961_p2);

assign and_ln93_1_fu_1041_p2 = (icmp_ln93_3_reg_1632 & grp_fu_359_p2);

assign and_ln93_2_fu_1052_p2 = (and_ln93_3_fu_1046_p2 & and_ln93_1_fu_1041_p2);

assign and_ln93_3_fu_1046_p2 = (grp_fu_400_p2 & grp_fu_395_p2);

assign and_ln93_fu_1026_p2 = (icmp_ln93_fu_1022_p2 & icmp_ln76_reg_1571);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = swp_freq_17_reg_304;

assign grp_fu_341_p3 = V_r_q0[32'd31];

assign grp_fu_349_p2 = (($signed(V_r_q0) > $signed(SIGMIN)) ? 1'b1 : 1'b0);

assign grp_fu_354_p1 = fOSC;

assign grp_fu_354_p2 = ($signed({{1'b0}, {32'd1000}}) * $signed(grp_fu_354_p1));

assign grp_fu_359_p2 = (($signed(V_r_q0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign grp_fu_365_p2 = (trunc_ln39_reg_1477 + 11'd29);

assign grp_fu_370_p2 = (trunc_ln39_reg_1477 + 11'd28);

assign grp_fu_375_p2 = (trunc_ln76_reg_1421 + 11'd31);

assign grp_fu_380_p2 = (trunc_ln76_reg_1421 + 11'd32);

assign grp_fu_385_p2 = (($signed(V_r_q0) > $signed(reg_408)) ? 1'b1 : 1'b0);

assign grp_fu_395_p2 = (($signed(reg_408) > $signed(V_r_q0)) ? 1'b1 : 1'b0);

assign grp_fu_400_p2 = (($signed(reg_408) > $signed(SIGMIN)) ? 1'b1 : 1'b0);

assign grp_fu_404_p2 = (afcex_freq + swp_ofs);

assign grp_fu_428_p2 = (afcex_freq + reg_416);

assign grp_fu_433_p2 = (($signed(reg_408) > $signed(V_r_q0)) ? 1'b1 : 1'b0);

assign grp_fu_439_p2 = (($signed(reg_408) > $signed(SIGMIN)) ? 1'b1 : 1'b0);

assign grp_fu_444_p2 = (afcex_freq + reg_416);

assign grp_fu_461_p2 = (($signed(reg_420) > $signed(reg_408)) ? 1'b1 : 1'b0);

assign grp_fu_467_p2 = (($signed(reg_424) > $signed(V_r_q0)) ? 1'b1 : 1'b0);

assign grp_fu_473_p2 = (($signed(reg_420) > $signed(SIGMIN)) ? 1'b1 : 1'b0);

assign grp_fu_478_p2 = (($signed(reg_420) > $signed(SIGMIN)) ? 1'b1 : 1'b0);

assign grp_fu_493_p2 = (($signed(reg_420) < $signed(reg_424)) ? 1'b1 : 1'b0);

assign grp_fu_499_p2 = (($signed(reg_420) > $signed(V_r_q0)) ? 1'b1 : 1'b0);

assign grp_fu_511_p2 = (grp_fu_404_p2 + reg_416);

assign icmp_ln103_3_fu_488_p2 = (($signed(reg_424) > $signed(SIGMIN)) ? 1'b1 : 1'b0);

assign icmp_ln119_1_fu_1096_p2 = (($signed(reg_420) > $signed(reg_424)) ? 1'b1 : 1'b0);

assign icmp_ln119_3_fu_505_p2 = (($signed(reg_420) > $signed(V_r_q0)) ? 1'b1 : 1'b0);

assign icmp_ln119_5_fu_1120_p2 = (($signed(reg_420) > $signed(SIGMIN)) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_1090_p2 = (($signed(reg_408) > $signed(reg_424)) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_1170_p2 = ((add_ln137_fu_1165_p2 == vmin) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_1256_p2 = (($signed(reg_420) < $signed(V_r_q0)) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_1295_p2 = ((or_ln153_fu_1291_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_1_fu_569_p2 = (($signed(v) > $signed(vmax)) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_563_p2 = ((select_ln21_fu_555_p3 != 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_1_fu_659_p2 = (($signed(V_r_q0) > $signed(reg_408)) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_587_p2 = ((add_ln23_fu_581_p2 == vmin) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_682_p2 = ((v == vmax) ? 1'b1 : 1'b0);

assign icmp_ln39_4_fu_449_p2 = (($signed(reg_420) > $signed(reg_408)) ? 1'b1 : 1'b0);

assign icmp_ln39_7_fu_483_p2 = (($signed(reg_424) > $signed(SIGMIN)) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_876_p2 = (($signed(reg_408) < $signed(reg_420)) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_608_p2 = (($signed(v) < $signed(vmin)) ? 1'b1 : 1'b0);

assign icmp_ln76_3_fu_455_p2 = (($signed(reg_420) > $signed(reg_408)) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_961_p2 = ((add_ln85_fu_956_p2 == vmax) ? 1'b1 : 1'b0);

assign icmp_ln93_3_fu_390_p2 = (($signed(reg_408) > $signed(V_r_q0)) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_1022_p2 = ((v == vmin) ? 1'b1 : 1'b0);

assign or_ln103_fu_1084_p2 = (icmp_ln103_3_fu_488_p2 | grp_fu_478_p2);

assign or_ln119_fu_1125_p2 = (icmp_ln119_5_fu_1120_p2 | grp_fu_400_p2);

assign or_ln137_fu_1250_p2 = (grp_fu_478_p2 | grp_fu_349_p2);

assign or_ln153_fu_1291_p2 = (vmin | vmax);

assign or_ln21_fu_575_p2 = (icmp_ln21_fu_563_p2 | icmp_ln21_1_fu_569_p2);

assign or_ln39_fu_792_p2 = (icmp_ln39_7_fu_483_p2 | grp_fu_473_p2);

assign or_ln55_fu_870_p2 = (grp_fu_473_p2 | grp_fu_439_p2);

assign or_ln74_fu_614_p2 = (trunc_ln21_fu_525_p1 | icmp_ln74_fu_608_p2);

assign select_ln112_1_fu_1202_p3 = ((icmp_ln112_reg_1683[0:0] === 1'b1) ? shl_ln116_fu_1197_p2 : swp_ofs);

assign select_ln112_fu_1156_p3 = ((grp_fu_493_p2[0:0] === 1'b1) ? trunc_ln112_fu_1148_p1 : trunc_ln112_1_fu_1152_p1);

assign select_ln130_fu_1139_p3 = ((grp_fu_461_p2[0:0] === 1'b1) ? trunc_ln130_fu_1131_p1 : trunc_ln130_1_fu_1135_p1);

assign select_ln146_1_fu_1284_p3 = ((icmp_ln146_fu_1256_p2[0:0] === 1'b1) ? shl_ln150_fu_1262_p2 : swp_ofs);

assign select_ln146_fu_1275_p3 = ((icmp_ln146_fu_1256_p2[0:0] === 1'b1) ? trunc_ln146_fu_1267_p1 : trunc_ln146_1_fu_1271_p1);

assign select_ln21_fu_555_p3 = ((tmp_fu_517_p3[0:0] === 1'b1) ? sub_ln21_fu_541_p2 : tmp_3_fu_547_p3);

assign select_ln48_1_fu_916_p3 = ((icmp_ln48_reg_1536[0:0] === 1'b1) ? shl_ln52_fu_911_p2 : swp_ofs);

assign select_ln48_fu_830_p3 = ((grp_fu_493_p2[0:0] === 1'b1) ? trunc_ln48_fu_822_p1 : trunc_ln48_1_fu_826_p1);

assign select_ln64_fu_890_p3 = ((icmp_ln64_fu_876_p2[0:0] === 1'b1) ? trunc_ln64_fu_882_p1 : trunc_ln64_1_fu_886_p1);

assign sext_ln103_1_fu_1063_p1 = $signed(grp_fu_380_p2);

assign sext_ln103_2_fu_1073_p1 = $signed(add_ln103_2_fu_1068_p2);

assign sext_ln103_fu_1058_p1 = $signed(grp_fu_375_p2);

assign sext_ln137_1_fu_1219_p1 = $signed(grp_fu_380_p2);

assign sext_ln137_fu_1180_p1 = $signed(grp_fu_375_p2);

assign sext_ln23_1_fu_640_p1 = $signed(add_ln23_2_fu_635_p2);

assign sext_ln23_fu_603_p1 = $signed(add_ln23_1_fu_597_p2);

assign sext_ln31_1_fu_710_p1 = $signed(add_ln31_1_fu_705_p2);

assign sext_ln31_fu_695_p1 = $signed(add_ln31_fu_689_p2);

assign sext_ln39_1_fu_760_p1 = $signed(grp_fu_365_p2);

assign sext_ln39_2_fu_765_p1 = $signed(grp_fu_370_p2);

assign sext_ln39_3_fu_775_p1 = $signed(add_ln39_3_fu_770_p2);

assign sext_ln39_fu_755_p1 = $signed(add_ln39_fu_749_p2);

assign sext_ln55_1_fu_839_p1 = $signed(grp_fu_370_p2);

assign sext_ln55_fu_817_p1 = $signed(grp_fu_365_p2);

assign sext_ln76_1_fu_928_p1 = $signed(grp_fu_375_p2);

assign sext_ln76_2_fu_933_p1 = $signed(grp_fu_380_p2);

assign sext_ln76_fu_630_p1 = $signed(add_ln76_fu_624_p2);

assign sext_ln85_fu_986_p1 = $signed(grp_fu_375_p2);

assign sext_ln93_1_fu_1036_p1 = $signed(grp_fu_380_p2);

assign sext_ln93_fu_1031_p1 = $signed(grp_fu_375_p2);

assign shl_ln116_fu_1197_p2 = swp_ofs << 32'd1;

assign shl_ln150_fu_1262_p2 = swp_ofs << 32'd1;

assign shl_ln52_fu_911_p2 = swp_ofs << 32'd1;

assign sub_ln21_fu_541_p2 = (2'd0 - tmp_1_fu_533_p3);

assign swp_freq_11_fu_1185_p2 = (swp_ofs + grp_fu_444_p2);

assign swp_freq_12_fu_1190_p3 = ((icmp_ln103_reg_1666[0:0] === 1'b1) ? swp_freq_11_fu_1185_p2 : grp_fu_444_p2);

assign swp_freq_16_fu_899_p2 = (grp_fu_444_p2 - swp_ofs);

assign swp_freq_18_fu_904_p3 = ((icmp_ln64_reg_1556[0:0] === 1'b1) ? swp_freq_16_fu_899_p2 : grp_fu_444_p2);

assign swp_freq_19_fu_1316_p2 = (reg_416 + add_ln146_fu_1312_p2);

assign swp_freq_5_fu_922_p2 = (grp_fu_428_p2 - select_ln48_1_fu_916_p3);

assign swp_freq_6_fu_1213_p2 = (add_ln112_fu_1208_p2 + reg_416);

assign swp_freq_fu_700_p2 = (grp_fu_428_p2 - swp_ofs);

assign tmp_12_fu_798_p3 = reg_408[32'd31];

assign tmp_14_fu_844_p3 = V_r_q0[32'd31];

assign tmp_16_fu_1224_p3 = V_r_q0[32'd31];

assign tmp_1_fu_533_p3 = {{1'd0}, {trunc_ln21_1_fu_529_p1}};

assign tmp_3_fu_547_p3 = {{1'd0}, {trunc_ln21_fu_525_p1}};

assign tmp_4_fu_645_p3 = V_r_q0[32'd31];

assign tmp_5_fu_966_p3 = reg_408[32'd31];

assign tmp_6_fu_996_p3 = V_r_q0[32'd31];

assign tmp_8_fu_715_p3 = V_r_q0[32'd31];

assign tmp_fu_517_p3 = i[32'd31];

assign trunc_ln102_fu_1322_p1 = reg_408[7:0];

assign trunc_ln112_1_fu_1152_p1 = reg_420[7:0];

assign trunc_ln112_fu_1148_p1 = reg_424[7:0];

assign trunc_ln130_1_fu_1135_p1 = reg_408[7:0];

assign trunc_ln130_fu_1131_p1 = reg_420[7:0];

assign trunc_ln146_1_fu_1271_p1 = reg_420[7:0];

assign trunc_ln146_fu_1267_p1 = V_r_q0[7:0];

assign trunc_ln155_fu_1307_p1 = reg_408[7:0];

assign trunc_ln21_1_fu_529_p1 = i[0:0];

assign trunc_ln21_fu_525_p1 = i[0:0];

assign trunc_ln23_fu_593_p1 = v[10:0];

assign trunc_ln30_fu_677_p1 = V_r_q0[7:0];

assign trunc_ln31_fu_686_p1 = vmax[10:0];

assign trunc_ln38_fu_741_p1 = reg_408[7:0];

assign trunc_ln39_fu_746_p1 = v[10:0];

assign trunc_ln48_1_fu_826_p1 = reg_420[7:0];

assign trunc_ln48_fu_822_p1 = reg_424[7:0];

assign trunc_ln64_1_fu_886_p1 = reg_408[7:0];

assign trunc_ln64_fu_882_p1 = reg_420[7:0];

assign trunc_ln76_fu_620_p1 = v[10:0];

assign trunc_ln84_fu_991_p1 = reg_420[7:0];

assign trunc_ln92_fu_1327_p1 = reg_408[7:0];

assign xor_ln137_fu_1232_p2 = (tmp_16_fu_1224_p3 ^ 1'd1);

assign xor_ln23_fu_653_p2 = (tmp_4_fu_645_p3 ^ 1'd1);

assign xor_ln31_fu_723_p2 = (tmp_8_fu_715_p3 ^ 1'd1);

assign xor_ln55_1_fu_852_p2 = (tmp_14_fu_844_p3 ^ 1'd1);

assign xor_ln55_fu_806_p2 = (tmp_12_fu_798_p3 ^ 1'd1);

assign xor_ln85_1_fu_1004_p2 = (tmp_6_fu_996_p3 ^ 1'd1);

assign xor_ln85_fu_974_p2 = (tmp_5_fu_966_p3 ^ 1'd1);

endmodule //swp_freq_calcuation
