
RxParser.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046a8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fa0  08004848  08004848  00005848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057e8  080057e8  00007164  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080057e8  080057e8  000067e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057f0  080057f0  00007164  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057f0  080057f0  000067f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080057f4  080057f4  000067f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000164  20000000  080057f8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000040c  20000164  0800595c  00007164  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000570  0800595c  00007570  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007164  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b200  00000000  00000000  00007194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001def  00000000  00000000  00012394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  00014188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00015852  00000000  00000000  00014b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000b541  00000000  00000000  0002a39a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00087afb  00000000  00000000  000358db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000bd3d6  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 0000076a  00000000  00000000  000bd419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002c98  00000000  00000000  000bdb84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  000c081c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000164 	.word	0x20000164
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004830 	.word	0x08004830

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000168 	.word	0x20000168
 80001dc:	08004830 	.word	0x08004830

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <debug_printf>:
static void MX_USART2_UART_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_SPI1_Init(void);
/* USER CODE BEGIN PFP */
void debug_printf(char *format, ...)
{
 80005bc:	b40f      	push	{r0, r1, r2, r3}
 80005be:	b580      	push	{r7, lr}
 80005c0:	b0cc      	sub	sp, #304	@ 0x130
 80005c2:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 80005c4:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 80005c8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

    char text[128];
    char msg[168];

    memset(text,0,128);
 80005cc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80005d0:	2280      	movs	r2, #128	@ 0x80
 80005d2:	2100      	movs	r1, #0
 80005d4:	4618      	mov	r0, r3
 80005d6:	f003 fd5b 	bl	8004090 <memset>
    vsprintf(text, format, args);
 80005da:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80005de:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80005e2:	f8d7 1138 	ldr.w	r1, [r7, #312]	@ 0x138
 80005e6:	4618      	mov	r0, r3
 80005e8:	f003 fd48 	bl	800407c <vsiprintf>
    memset((char *)msg,0,168);
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	22a8      	movs	r2, #168	@ 0xa8
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f003 fd4c 	bl	8004090 <memset>
    sprintf(msg,"Debug > %s", text);
 80005f8:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 80005fc:	1d3b      	adds	r3, r7, #4
 80005fe:	490c      	ldr	r1, [pc, #48]	@ (8000630 <debug_printf+0x74>)
 8000600:	4618      	mov	r0, r3
 8000602:	f003 fd03 	bl	800400c <siprintf>

    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 1000);
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff fde9 	bl	80001e0 <strlen>
 800060e:	4603      	mov	r3, r0
 8000610:	b29a      	uxth	r2, r3
 8000612:	1d39      	adds	r1, r7, #4
 8000614:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000618:	4806      	ldr	r0, [pc, #24]	@ (8000634 <debug_printf+0x78>)
 800061a:	f002 fc0d 	bl	8002e38 <HAL_UART_Transmit>

    va_end(args);
}
 800061e:	bf00      	nop
 8000620:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000624:	46bd      	mov	sp, r7
 8000626:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800062a:	b004      	add	sp, #16
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	08004848 	.word	0x08004848
 8000634:	200001d8 	.word	0x200001d8

08000638 <crc8>:
    0x20, 0xF5, 0x5F, 0x8A, 0xDE, 0x0B, 0xA1, 0x74, 0x09, 0xDC, 0x76, 0xA3, 0xF7, 0x22, 0x88, 0x5D,
    0xD6, 0x03, 0xA9, 0x7C, 0x28, 0xFD, 0x57, 0x82, 0xFF, 0x2A, 0x80, 0x55, 0x01, 0xD4, 0x7E, 0xAB,
    0x84, 0x51, 0xFB, 0x2E, 0x7A, 0xAF, 0x05, 0xD0, 0xAD, 0x78, 0xD2, 0x07, 0x53, 0x86, 0x2C, 0xF9};

uint8_t crc8(const uint8_t * ptr, uint8_t len)
{
 8000638:	b480      	push	{r7}
 800063a:	b085      	sub	sp, #20
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	460b      	mov	r3, r1
 8000642:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0;
 8000644:	2300      	movs	r3, #0
 8000646:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i=0; i<len; i++)
 8000648:	2300      	movs	r3, #0
 800064a:	73bb      	strb	r3, [r7, #14]
 800064c:	e00d      	b.n	800066a <crc8+0x32>
        crc = crc8tab[crc ^ *ptr++];
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	1c5a      	adds	r2, r3, #1
 8000652:	607a      	str	r2, [r7, #4]
 8000654:	781a      	ldrb	r2, [r3, #0]
 8000656:	7bfb      	ldrb	r3, [r7, #15]
 8000658:	4053      	eors	r3, r2
 800065a:	b2db      	uxtb	r3, r3
 800065c:	461a      	mov	r2, r3
 800065e:	4b08      	ldr	r3, [pc, #32]	@ (8000680 <crc8+0x48>)
 8000660:	5c9b      	ldrb	r3, [r3, r2]
 8000662:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i=0; i<len; i++)
 8000664:	7bbb      	ldrb	r3, [r7, #14]
 8000666:	3301      	adds	r3, #1
 8000668:	73bb      	strb	r3, [r7, #14]
 800066a:	7bba      	ldrb	r2, [r7, #14]
 800066c:	78fb      	ldrb	r3, [r7, #3]
 800066e:	429a      	cmp	r2, r3
 8000670:	d3ed      	bcc.n	800064e <crc8+0x16>
    return crc;
 8000672:	7bfb      	ldrb	r3, [r7, #15]
}
 8000674:	4618      	mov	r0, r3
 8000676:	3714      	adds	r7, #20
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	20000008 	.word	0x20000008

08000684 <HAL_UART_RxCpltCallback>:
volatile uint8_t irq_received=0;




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a54      	ldr	r2, [pc, #336]	@ (80007e4 <HAL_UART_RxCpltCallback+0x160>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d113      	bne.n	80006be <HAL_UART_RxCpltCallback+0x3a>
	{
		if (huart == &huart1)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4a53      	ldr	r2, [pc, #332]	@ (80007e8 <HAL_UART_RxCpltCallback+0x164>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d10f      	bne.n	80006be <HAL_UART_RxCpltCallback+0x3a>
		{
			terminal_cnt++;
 800069e:	4b53      	ldr	r3, [pc, #332]	@ (80007ec <HAL_UART_RxCpltCallback+0x168>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	3301      	adds	r3, #1
 80006a4:	b2da      	uxtb	r2, r3
 80006a6:	4b51      	ldr	r3, [pc, #324]	@ (80007ec <HAL_UART_RxCpltCallback+0x168>)
 80006a8:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart1, &terminal_char, 1);
 80006aa:	2201      	movs	r2, #1
 80006ac:	4950      	ldr	r1, [pc, #320]	@ (80007f0 <HAL_UART_RxCpltCallback+0x16c>)
 80006ae:	484e      	ldr	r0, [pc, #312]	@ (80007e8 <HAL_UART_RxCpltCallback+0x164>)
 80006b0:	f002 fc4d 	bl	8002f4e <HAL_UART_Transmit_IT>
			HAL_UART_Receive_IT(&huart1, &terminal_char, 1);
 80006b4:	2201      	movs	r2, #1
 80006b6:	494e      	ldr	r1, [pc, #312]	@ (80007f0 <HAL_UART_RxCpltCallback+0x16c>)
 80006b8:	484b      	ldr	r0, [pc, #300]	@ (80007e8 <HAL_UART_RxCpltCallback+0x164>)
 80006ba:	f002 fc7e 	bl	8002fba <HAL_UART_Receive_IT>
		}
	}
	//================================================================
	if (huart->Instance == USART2)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4a4c      	ldr	r2, [pc, #304]	@ (80007f4 <HAL_UART_RxCpltCallback+0x170>)
 80006c4:	4293      	cmp	r3, r2
 80006c6:	f040 8088 	bne.w	80007da <HAL_UART_RxCpltCallback+0x156>
	{
    	switch(irq_received)
 80006ca:	4b4b      	ldr	r3, [pc, #300]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	2b02      	cmp	r3, #2
 80006d2:	d037      	beq.n	8000744 <HAL_UART_RxCpltCallback+0xc0>
 80006d4:	2b02      	cmp	r3, #2
 80006d6:	dc4b      	bgt.n	8000770 <HAL_UART_RxCpltCallback+0xec>
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d002      	beq.n	80006e2 <HAL_UART_RxCpltCallback+0x5e>
 80006dc:	2b01      	cmp	r3, #1
 80006de:	d018      	beq.n	8000712 <HAL_UART_RxCpltCallback+0x8e>
 80006e0:	e046      	b.n	8000770 <HAL_UART_RxCpltCallback+0xec>
    	{
    	case 0:
    		if(rx_buffer[0]== CRSF_SYNC_BYTE)
 80006e2:	4b46      	ldr	r3, [pc, #280]	@ (80007fc <HAL_UART_RxCpltCallback+0x178>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2bc8      	cmp	r3, #200	@ 0xc8
 80006e8:	d16f      	bne.n	80007ca <HAL_UART_RxCpltCallback+0x146>
    		{
    			irq_frame.bytes[irq_received]=CRSF_SYNC_BYTE;
 80006ea:	4b43      	ldr	r3, [pc, #268]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	461a      	mov	r2, r3
 80006f2:	4b43      	ldr	r3, [pc, #268]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 80006f4:	4413      	add	r3, r2
 80006f6:	22c8      	movs	r2, #200	@ 0xc8
 80006f8:	709a      	strb	r2, [r3, #2]
    			irq_frame.syncbyte=irq_frame.bytes[0];
 80006fa:	4b41      	ldr	r3, [pc, #260]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 80006fc:	789a      	ldrb	r2, [r3, #2]
 80006fe:	4b40      	ldr	r3, [pc, #256]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 8000700:	701a      	strb	r2, [r3, #0]
    			irq_received++;
 8000702:	4b3d      	ldr	r3, [pc, #244]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	b2db      	uxtb	r3, r3
 8000708:	3301      	adds	r3, #1
 800070a:	b2da      	uxtb	r2, r3
 800070c:	4b3a      	ldr	r3, [pc, #232]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 800070e:	701a      	strb	r2, [r3, #0]
    		}
    		break;
 8000710:	e05b      	b.n	80007ca <HAL_UART_RxCpltCallback+0x146>
    	case 1:
    		if(rx_buffer[0]<=CRSF_FRAME_SIZE_MAX)
 8000712:	4b3a      	ldr	r3, [pc, #232]	@ (80007fc <HAL_UART_RxCpltCallback+0x178>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2b40      	cmp	r3, #64	@ 0x40
 8000718:	d859      	bhi.n	80007ce <HAL_UART_RxCpltCallback+0x14a>
    		{
    			irq_frame.bytes[irq_received]=rx_buffer[0];
 800071a:	4b37      	ldr	r3, [pc, #220]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	b2db      	uxtb	r3, r3
 8000720:	4619      	mov	r1, r3
 8000722:	4b36      	ldr	r3, [pc, #216]	@ (80007fc <HAL_UART_RxCpltCallback+0x178>)
 8000724:	781a      	ldrb	r2, [r3, #0]
 8000726:	4b36      	ldr	r3, [pc, #216]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 8000728:	440b      	add	r3, r1
 800072a:	709a      	strb	r2, [r3, #2]
    			irq_frame.length=irq_frame.bytes[1];
 800072c:	4b34      	ldr	r3, [pc, #208]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 800072e:	78da      	ldrb	r2, [r3, #3]
 8000730:	4b33      	ldr	r3, [pc, #204]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 8000732:	705a      	strb	r2, [r3, #1]
    			irq_received++;
 8000734:	4b30      	ldr	r3, [pc, #192]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	b2db      	uxtb	r3, r3
 800073a:	3301      	adds	r3, #1
 800073c:	b2da      	uxtb	r2, r3
 800073e:	4b2e      	ldr	r3, [pc, #184]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 8000740:	701a      	strb	r2, [r3, #0]
    		}
    		break;
 8000742:	e044      	b.n	80007ce <HAL_UART_RxCpltCallback+0x14a>
    	case 2:
    			irq_frame.bytes[irq_received]=rx_buffer[0];
 8000744:	4b2c      	ldr	r3, [pc, #176]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	4619      	mov	r1, r3
 800074c:	4b2b      	ldr	r3, [pc, #172]	@ (80007fc <HAL_UART_RxCpltCallback+0x178>)
 800074e:	781a      	ldrb	r2, [r3, #0]
 8000750:	4b2b      	ldr	r3, [pc, #172]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 8000752:	440b      	add	r3, r1
 8000754:	709a      	strb	r2, [r3, #2]
    			irq_frame.type=irq_frame.bytes[2];
 8000756:	4b2a      	ldr	r3, [pc, #168]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 8000758:	791a      	ldrb	r2, [r3, #4]
 800075a:	4b29      	ldr	r3, [pc, #164]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 800075c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    			irq_received++;
 8000760:	4b25      	ldr	r3, [pc, #148]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	b2db      	uxtb	r3, r3
 8000766:	3301      	adds	r3, #1
 8000768:	b2da      	uxtb	r2, r3
 800076a:	4b23      	ldr	r3, [pc, #140]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 800076c:	701a      	strb	r2, [r3, #0]
    		break;
 800076e:	e02f      	b.n	80007d0 <HAL_UART_RxCpltCallback+0x14c>
    	default:
    			irq_frame.bytes[irq_received]=rx_buffer[0];
 8000770:	4b21      	ldr	r3, [pc, #132]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	b2db      	uxtb	r3, r3
 8000776:	4619      	mov	r1, r3
 8000778:	4b20      	ldr	r3, [pc, #128]	@ (80007fc <HAL_UART_RxCpltCallback+0x178>)
 800077a:	781a      	ldrb	r2, [r3, #0]
 800077c:	4b20      	ldr	r3, [pc, #128]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 800077e:	440b      	add	r3, r1
 8000780:	709a      	strb	r2, [r3, #2]
    			irq_received++;
 8000782:	4b1d      	ldr	r3, [pc, #116]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	b2db      	uxtb	r3, r3
 8000788:	3301      	adds	r3, #1
 800078a:	b2da      	uxtb	r2, r3
 800078c:	4b1a      	ldr	r3, [pc, #104]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 800078e:	701a      	strb	r2, [r3, #0]
    			if(irq_received==(irq_frame.length+2))
 8000790:	4b19      	ldr	r3, [pc, #100]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	b2db      	uxtb	r3, r3
 8000796:	461a      	mov	r2, r3
 8000798:	4b19      	ldr	r3, [pc, #100]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 800079a:	785b      	ldrb	r3, [r3, #1]
 800079c:	3302      	adds	r3, #2
 800079e:	429a      	cmp	r2, r3
 80007a0:	d116      	bne.n	80007d0 <HAL_UART_RxCpltCallback+0x14c>
    			{
    				irq_frame.crc8=rx_buffer[0];
 80007a2:	4b16      	ldr	r3, [pc, #88]	@ (80007fc <HAL_UART_RxCpltCallback+0x178>)
 80007a4:	781a      	ldrb	r2, [r3, #0]
 80007a6:	4b16      	ldr	r3, [pc, #88]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 80007a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    				memcpy(&rx_frame, &irq_frame, sizeof(crsfFrameDef_t));
 80007ac:	4a15      	ldr	r2, [pc, #84]	@ (8000804 <HAL_UART_RxCpltCallback+0x180>)
 80007ae:	4b14      	ldr	r3, [pc, #80]	@ (8000800 <HAL_UART_RxCpltCallback+0x17c>)
 80007b0:	4610      	mov	r0, r2
 80007b2:	4619      	mov	r1, r3
 80007b4:	2344      	movs	r3, #68	@ 0x44
 80007b6:	461a      	mov	r2, r3
 80007b8:	f003 fcae 	bl	8004118 <memcpy>
    				rx_frame_status=1;
 80007bc:	4b12      	ldr	r3, [pc, #72]	@ (8000808 <HAL_UART_RxCpltCallback+0x184>)
 80007be:	2201      	movs	r2, #1
 80007c0:	701a      	strb	r2, [r3, #0]
    				irq_received=0;
 80007c2:	4b0d      	ldr	r3, [pc, #52]	@ (80007f8 <HAL_UART_RxCpltCallback+0x174>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	701a      	strb	r2, [r3, #0]
 80007c8:	e002      	b.n	80007d0 <HAL_UART_RxCpltCallback+0x14c>
    		break;
 80007ca:	bf00      	nop
 80007cc:	e000      	b.n	80007d0 <HAL_UART_RxCpltCallback+0x14c>
    		break;
 80007ce:	bf00      	nop

    			}
    	}
    	HAL_UART_Receive_IT(&huart2, rx_buffer, 1);
 80007d0:	2201      	movs	r2, #1
 80007d2:	490a      	ldr	r1, [pc, #40]	@ (80007fc <HAL_UART_RxCpltCallback+0x178>)
 80007d4:	480d      	ldr	r0, [pc, #52]	@ (800080c <HAL_UART_RxCpltCallback+0x188>)
 80007d6:	f002 fbf0 	bl	8002fba <HAL_UART_Receive_IT>
    }
}
 80007da:	bf00      	nop
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40011000 	.word	0x40011000
 80007e8:	200001d8 	.word	0x200001d8
 80007ec:	20000374 	.word	0x20000374
 80007f0:	20000375 	.word	0x20000375
 80007f4:	40004400 	.word	0x40004400
 80007f8:	2000041c 	.word	0x2000041c
 80007fc:	20000268 	.word	0x20000268
 8000800:	200003d8 	.word	0x200003d8
 8000804:	20000390 	.word	0x20000390
 8000808:	200003d4 	.word	0x200003d4
 800080c:	20000220 	.word	0x20000220

08000810 <print_channels>:

void print_channels()
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
	debug_printf("CH00=%d \n\r", rx_channels.chan0 );
 8000814:	4b54      	ldr	r3, [pc, #336]	@ (8000968 <print_channels+0x158>)
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800081c:	b29b      	uxth	r3, r3
 800081e:	4619      	mov	r1, r3
 8000820:	4852      	ldr	r0, [pc, #328]	@ (800096c <print_channels+0x15c>)
 8000822:	f7ff fecb 	bl	80005bc <debug_printf>
	debug_printf("CH01=%d \n\r", rx_channels.chan1 );
 8000826:	4b50      	ldr	r3, [pc, #320]	@ (8000968 <print_channels+0x158>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f3c3 23ca 	ubfx	r3, r3, #11, #11
 800082e:	b29b      	uxth	r3, r3
 8000830:	4619      	mov	r1, r3
 8000832:	484f      	ldr	r0, [pc, #316]	@ (8000970 <print_channels+0x160>)
 8000834:	f7ff fec2 	bl	80005bc <debug_printf>
	debug_printf("CH02=%d \n\r", rx_channels.chan2 );
 8000838:	4b4b      	ldr	r3, [pc, #300]	@ (8000968 <print_channels+0x158>)
 800083a:	885a      	ldrh	r2, [r3, #2]
 800083c:	0992      	lsrs	r2, r2, #6
 800083e:	b292      	uxth	r2, r2
 8000840:	791b      	ldrb	r3, [r3, #4]
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	029b      	lsls	r3, r3, #10
 8000848:	4313      	orrs	r3, r2
 800084a:	b29b      	uxth	r3, r3
 800084c:	4619      	mov	r1, r3
 800084e:	4849      	ldr	r0, [pc, #292]	@ (8000974 <print_channels+0x164>)
 8000850:	f7ff feb4 	bl	80005bc <debug_printf>
	debug_printf("CH03=%d \n\r", rx_channels.chan3 );
 8000854:	4b44      	ldr	r3, [pc, #272]	@ (8000968 <print_channels+0x158>)
 8000856:	889b      	ldrh	r3, [r3, #4]
 8000858:	f3c3 034a 	ubfx	r3, r3, #1, #11
 800085c:	b29b      	uxth	r3, r3
 800085e:	4619      	mov	r1, r3
 8000860:	4845      	ldr	r0, [pc, #276]	@ (8000978 <print_channels+0x168>)
 8000862:	f7ff feab 	bl	80005bc <debug_printf>
	debug_printf("CH04=%d \n\r", rx_channels.chan4 );
 8000866:	4b40      	ldr	r3, [pc, #256]	@ (8000968 <print_channels+0x158>)
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	f3c3 330a 	ubfx	r3, r3, #12, #11
 800086e:	b29b      	uxth	r3, r3
 8000870:	4619      	mov	r1, r3
 8000872:	4842      	ldr	r0, [pc, #264]	@ (800097c <print_channels+0x16c>)
 8000874:	f7ff fea2 	bl	80005bc <debug_printf>
	debug_printf("CH05=%d \n\r", rx_channels.chan5 );
 8000878:	4b3b      	ldr	r3, [pc, #236]	@ (8000968 <print_channels+0x158>)
 800087a:	88da      	ldrh	r2, [r3, #6]
 800087c:	09d2      	lsrs	r2, r2, #7
 800087e:	b292      	uxth	r2, r2
 8000880:	7a1b      	ldrb	r3, [r3, #8]
 8000882:	f003 0303 	and.w	r3, r3, #3
 8000886:	025b      	lsls	r3, r3, #9
 8000888:	4313      	orrs	r3, r2
 800088a:	b29b      	uxth	r3, r3
 800088c:	4619      	mov	r1, r3
 800088e:	483c      	ldr	r0, [pc, #240]	@ (8000980 <print_channels+0x170>)
 8000890:	f7ff fe94 	bl	80005bc <debug_printf>
	debug_printf("CH06=%d \n\r", rx_channels.chan6 );
 8000894:	4b34      	ldr	r3, [pc, #208]	@ (8000968 <print_channels+0x158>)
 8000896:	891b      	ldrh	r3, [r3, #8]
 8000898:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800089c:	b29b      	uxth	r3, r3
 800089e:	4619      	mov	r1, r3
 80008a0:	4838      	ldr	r0, [pc, #224]	@ (8000984 <print_channels+0x174>)
 80008a2:	f7ff fe8b 	bl	80005bc <debug_printf>
	debug_printf("CH07=%d \n\r", rx_channels.chan7 );
 80008a6:	4b30      	ldr	r3, [pc, #192]	@ (8000968 <print_channels+0x158>)
 80008a8:	689b      	ldr	r3, [r3, #8]
 80008aa:	f3c3 334a 	ubfx	r3, r3, #13, #11
 80008ae:	b29b      	uxth	r3, r3
 80008b0:	4619      	mov	r1, r3
 80008b2:	4835      	ldr	r0, [pc, #212]	@ (8000988 <print_channels+0x178>)
 80008b4:	f7ff fe82 	bl	80005bc <debug_printf>
	debug_printf("CH08=%d \n\r", rx_channels.chan8 );
 80008b8:	4b2b      	ldr	r3, [pc, #172]	@ (8000968 <print_channels+0x158>)
 80008ba:	7ada      	ldrb	r2, [r3, #11]
 80008bc:	7b1b      	ldrb	r3, [r3, #12]
 80008be:	f003 0307 	and.w	r3, r3, #7
 80008c2:	021b      	lsls	r3, r3, #8
 80008c4:	4313      	orrs	r3, r2
 80008c6:	b29b      	uxth	r3, r3
 80008c8:	4619      	mov	r1, r3
 80008ca:	4830      	ldr	r0, [pc, #192]	@ (800098c <print_channels+0x17c>)
 80008cc:	f7ff fe76 	bl	80005bc <debug_printf>
	debug_printf("CH09=%d \n\r", rx_channels.chan9 );
 80008d0:	4b25      	ldr	r3, [pc, #148]	@ (8000968 <print_channels+0x158>)
 80008d2:	899b      	ldrh	r3, [r3, #12]
 80008d4:	f3c3 03ca 	ubfx	r3, r3, #3, #11
 80008d8:	b29b      	uxth	r3, r3
 80008da:	4619      	mov	r1, r3
 80008dc:	482c      	ldr	r0, [pc, #176]	@ (8000990 <print_channels+0x180>)
 80008de:	f7ff fe6d 	bl	80005bc <debug_printf>
	debug_printf("CH10=%d \n\r", rx_channels.chan10 );
 80008e2:	4b21      	ldr	r3, [pc, #132]	@ (8000968 <print_channels+0x158>)
 80008e4:	68db      	ldr	r3, [r3, #12]
 80008e6:	f3c3 338a 	ubfx	r3, r3, #14, #11
 80008ea:	b29b      	uxth	r3, r3
 80008ec:	4619      	mov	r1, r3
 80008ee:	4829      	ldr	r0, [pc, #164]	@ (8000994 <print_channels+0x184>)
 80008f0:	f7ff fe64 	bl	80005bc <debug_printf>
	debug_printf("CH11=%d \n\r", rx_channels.chan11 );
 80008f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000968 <print_channels+0x158>)
 80008f6:	7bda      	ldrb	r2, [r3, #15]
 80008f8:	0852      	lsrs	r2, r2, #1
 80008fa:	b2d2      	uxtb	r2, r2
 80008fc:	7c1b      	ldrb	r3, [r3, #16]
 80008fe:	f003 030f 	and.w	r3, r3, #15
 8000902:	01db      	lsls	r3, r3, #7
 8000904:	4313      	orrs	r3, r2
 8000906:	b29b      	uxth	r3, r3
 8000908:	4619      	mov	r1, r3
 800090a:	4823      	ldr	r0, [pc, #140]	@ (8000998 <print_channels+0x188>)
 800090c:	f7ff fe56 	bl	80005bc <debug_printf>
	debug_printf("CH12=%d \n\r", rx_channels.chan12 );
 8000910:	4b15      	ldr	r3, [pc, #84]	@ (8000968 <print_channels+0x158>)
 8000912:	8a1b      	ldrh	r3, [r3, #16]
 8000914:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8000918:	b29b      	uxth	r3, r3
 800091a:	4619      	mov	r1, r3
 800091c:	481f      	ldr	r0, [pc, #124]	@ (800099c <print_channels+0x18c>)
 800091e:	f7ff fe4d 	bl	80005bc <debug_printf>
	debug_printf("CH13=%d \n\r", rx_channels.chan13 );
 8000922:	4b11      	ldr	r3, [pc, #68]	@ (8000968 <print_channels+0x158>)
 8000924:	691b      	ldr	r3, [r3, #16]
 8000926:	f3c3 33ca 	ubfx	r3, r3, #15, #11
 800092a:	b29b      	uxth	r3, r3
 800092c:	4619      	mov	r1, r3
 800092e:	481c      	ldr	r0, [pc, #112]	@ (80009a0 <print_channels+0x190>)
 8000930:	f7ff fe44 	bl	80005bc <debug_printf>
	debug_printf("CH14=%d \n\r", rx_channels.chan14 );
 8000934:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <print_channels+0x158>)
 8000936:	7cda      	ldrb	r2, [r3, #19]
 8000938:	0892      	lsrs	r2, r2, #2
 800093a:	b2d2      	uxtb	r2, r2
 800093c:	7d1b      	ldrb	r3, [r3, #20]
 800093e:	f003 031f 	and.w	r3, r3, #31
 8000942:	019b      	lsls	r3, r3, #6
 8000944:	4313      	orrs	r3, r2
 8000946:	b29b      	uxth	r3, r3
 8000948:	4619      	mov	r1, r3
 800094a:	4816      	ldr	r0, [pc, #88]	@ (80009a4 <print_channels+0x194>)
 800094c:	f7ff fe36 	bl	80005bc <debug_printf>
	debug_printf("CH15=%d \n\r", rx_channels.chan15 );
 8000950:	4b05      	ldr	r3, [pc, #20]	@ (8000968 <print_channels+0x158>)
 8000952:	8a9b      	ldrh	r3, [r3, #20]
 8000954:	f3c3 134a 	ubfx	r3, r3, #5, #11
 8000958:	b29b      	uxth	r3, r3
 800095a:	4619      	mov	r1, r3
 800095c:	4812      	ldr	r0, [pc, #72]	@ (80009a8 <print_channels+0x198>)
 800095e:	f7ff fe2d 	bl	80005bc <debug_printf>
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000378 	.word	0x20000378
 800096c:	08004854 	.word	0x08004854
 8000970:	08004860 	.word	0x08004860
 8000974:	0800486c 	.word	0x0800486c
 8000978:	08004878 	.word	0x08004878
 800097c:	08004884 	.word	0x08004884
 8000980:	08004890 	.word	0x08004890
 8000984:	0800489c 	.word	0x0800489c
 8000988:	080048a8 	.word	0x080048a8
 800098c:	080048b4 	.word	0x080048b4
 8000990:	080048c0 	.word	0x080048c0
 8000994:	080048cc 	.word	0x080048cc
 8000998:	080048d8 	.word	0x080048d8
 800099c:	080048e4 	.word	0x080048e4
 80009a0:	080048f0 	.word	0x080048f0
 80009a4:	080048fc 	.word	0x080048fc
 80009a8:	08004908 	.word	0x08004908

080009ac <print_frames>:

void print_frames()
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
	for(uint8_t f=0; f<255; f++)
 80009b2:	2300      	movs	r3, #0
 80009b4:	71fb      	strb	r3, [r7, #7]
 80009b6:	e00f      	b.n	80009d8 <print_frames+0x2c>
	 if(rx_types[f]!=0)
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	4a0b      	ldr	r2, [pc, #44]	@ (80009e8 <print_frames+0x3c>)
 80009bc:	5cd3      	ldrb	r3, [r2, r3]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d007      	beq.n	80009d2 <print_frames+0x26>
		 debug_printf("FT=%X %d \n\r", f, rx_types[f] );
 80009c2:	79f9      	ldrb	r1, [r7, #7]
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	4a08      	ldr	r2, [pc, #32]	@ (80009e8 <print_frames+0x3c>)
 80009c8:	5cd3      	ldrb	r3, [r2, r3]
 80009ca:	461a      	mov	r2, r3
 80009cc:	4807      	ldr	r0, [pc, #28]	@ (80009ec <print_frames+0x40>)
 80009ce:	f7ff fdf5 	bl	80005bc <debug_printf>
	for(uint8_t f=0; f<255; f++)
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	3301      	adds	r3, #1
 80009d6:	71fb      	strb	r3, [r7, #7]
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	2bff      	cmp	r3, #255	@ 0xff
 80009dc:	d1ec      	bne.n	80009b8 <print_frames+0xc>

}
 80009de:	bf00      	nop
 80009e0:	bf00      	nop
 80009e2:	3708      	adds	r7, #8
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	20000274 	.word	0x20000274
 80009ec:	08004914 	.word	0x08004914

080009f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009f0:	b5b0      	push	{r4, r5, r7, lr}
 80009f2:	b090      	sub	sp, #64	@ 0x40
 80009f4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009f6:	f000 fef5 	bl	80017e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009fa:	f000 f9ab 	bl	8000d54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009fe:	f000 fa9d 	bl	8000f3c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a02:	f000 fa71 	bl	8000ee8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000a06:	f000 fa45 	bl	8000e94 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000a0a:	f000 fa0d 	bl	8000e28 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  ST7735_Init();
 8000a0e:	f000 fbd7 	bl	80011c0 <ST7735_Init>


  HAL_UART_Receive_IT(&huart1, &terminal_char, 1);
 8000a12:	2201      	movs	r2, #1
 8000a14:	49b4      	ldr	r1, [pc, #720]	@ (8000ce8 <main+0x2f8>)
 8000a16:	48b5      	ldr	r0, [pc, #724]	@ (8000cec <main+0x2fc>)
 8000a18:	f002 facf 	bl	8002fba <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, rx_buffer, 1);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	49b4      	ldr	r1, [pc, #720]	@ (8000cf0 <main+0x300>)
 8000a20:	48b4      	ldr	r0, [pc, #720]	@ (8000cf4 <main+0x304>)
 8000a22:	f002 faca 	bl	8002fba <HAL_UART_Receive_IT>
  rx_packet=1;
 8000a26:	4bb4      	ldr	r3, [pc, #720]	@ (8000cf8 <main+0x308>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	701a      	strb	r2, [r3, #0]
  int16_t rx_ch1;
  memset(rx_types,0,256);
 8000a2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a30:	2100      	movs	r1, #0
 8000a32:	48b2      	ldr	r0, [pc, #712]	@ (8000cfc <main+0x30c>)
 8000a34:	f003 fb2c 	bl	8004090 <memset>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ST7735_Init();
 8000a38:	f000 fbc2 	bl	80011c0 <ST7735_Init>

  // Check border
  ST7735_FillScreen(ST7735_BLACK);
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	f000 fd0d 	bl	800145c <ST7735_FillScreen>
  ST7735_WriteString(0,  0, "X: ", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8000a42:	4baf      	ldr	r3, [pc, #700]	@ (8000d00 <main+0x310>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	9202      	str	r2, [sp, #8]
 8000a48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a4c:	9201      	str	r2, [sp, #4]
 8000a4e:	685a      	ldr	r2, [r3, #4]
 8000a50:	9200      	str	r2, [sp, #0]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4aab      	ldr	r2, [pc, #684]	@ (8000d04 <main+0x314>)
 8000a56:	2100      	movs	r1, #0
 8000a58:	2000      	movs	r0, #0
 8000a5a:	f000 fc42 	bl	80012e2 <ST7735_WriteString>
  ST7735_WriteString(0, 18, "Y: ", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8000a5e:	4ba8      	ldr	r3, [pc, #672]	@ (8000d00 <main+0x310>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	9202      	str	r2, [sp, #8]
 8000a64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a68:	9201      	str	r2, [sp, #4]
 8000a6a:	685a      	ldr	r2, [r3, #4]
 8000a6c:	9200      	str	r2, [sp, #0]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4aa5      	ldr	r2, [pc, #660]	@ (8000d08 <main+0x318>)
 8000a72:	2112      	movs	r1, #18
 8000a74:	2000      	movs	r0, #0
 8000a76:	f000 fc34 	bl	80012e2 <ST7735_WriteString>

  ST7735_WriteString(0, 18*2+5, "Move to 0", Font_11x18, ST7735_GREEN, ST7735_BLACK);
 8000a7a:	4ba1      	ldr	r3, [pc, #644]	@ (8000d00 <main+0x310>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	9202      	str	r2, [sp, #8]
 8000a80:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000a84:	9201      	str	r2, [sp, #4]
 8000a86:	685a      	ldr	r2, [r3, #4]
 8000a88:	9200      	str	r2, [sp, #0]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a9f      	ldr	r2, [pc, #636]	@ (8000d0c <main+0x31c>)
 8000a8e:	2129      	movs	r1, #41	@ 0x29
 8000a90:	2000      	movs	r0, #0
 8000a92:	f000 fc26 	bl	80012e2 <ST7735_WriteString>
  ST7735_WriteString(0, 18*3+5, "Select ...", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8000a96:	4b9a      	ldr	r3, [pc, #616]	@ (8000d00 <main+0x310>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	9202      	str	r2, [sp, #8]
 8000a9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000aa0:	9201      	str	r2, [sp, #4]
 8000aa2:	685a      	ldr	r2, [r3, #4]
 8000aa4:	9200      	str	r2, [sp, #0]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a99      	ldr	r2, [pc, #612]	@ (8000d10 <main+0x320>)
 8000aaa:	213b      	movs	r1, #59	@ 0x3b
 8000aac:	2000      	movs	r0, #0
 8000aae:	f000 fc18 	bl	80012e2 <ST7735_WriteString>
  ST7735_WriteString(0, 18*4+5, "Save ...", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8000ab2:	4b93      	ldr	r3, [pc, #588]	@ (8000d00 <main+0x310>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	9202      	str	r2, [sp, #8]
 8000ab8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000abc:	9201      	str	r2, [sp, #4]
 8000abe:	685a      	ldr	r2, [r3, #4]
 8000ac0:	9200      	str	r2, [sp, #0]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a93      	ldr	r2, [pc, #588]	@ (8000d14 <main+0x324>)
 8000ac6:	214d      	movs	r1, #77	@ 0x4d
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f000 fc0a 	bl	80012e2 <ST7735_WriteString>

  ST7735_WriteString(0, 18*6+5, "Setup ...", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8000ace:	4b8c      	ldr	r3, [pc, #560]	@ (8000d00 <main+0x310>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	9202      	str	r2, [sp, #8]
 8000ad4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ad8:	9201      	str	r2, [sp, #4]
 8000ada:	685a      	ldr	r2, [r3, #4]
 8000adc:	9200      	str	r2, [sp, #0]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a8d      	ldr	r2, [pc, #564]	@ (8000d18 <main+0x328>)
 8000ae2:	2171      	movs	r1, #113	@ 0x71
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	f000 fbfc 	bl	80012e2 <ST7735_WriteString>


  HAL_Delay(2000);
 8000aea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000aee:	f000 feeb 	bl	80018c8 <HAL_Delay>

  uint32_t time_now = HAL_GetTick();
 8000af2:	f000 fedd 	bl	80018b0 <HAL_GetTick>
 8000af6:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t time_last= time_now;
 8000af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (1)
  {
	  //===========================================================================
	  time_now = HAL_GetTick();
 8000afc:	f000 fed8 	bl	80018b0 <HAL_GetTick>
 8000b00:	62b8      	str	r0, [r7, #40]	@ 0x28
	  if( (time_now-time_last)> 500 )
 8000b02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b06:	1ad3      	subs	r3, r2, r3
 8000b08:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000b0c:	d92c      	bls.n	8000b68 <main+0x178>
	  {
		  char msg[32];
		  sprintf(msg,"X: %ld", time_last);
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b12:	4982      	ldr	r1, [pc, #520]	@ (8000d1c <main+0x32c>)
 8000b14:	4618      	mov	r0, r3
 8000b16:	f003 fa79 	bl	800400c <siprintf>
		  ST7735_WriteString(0,  0, msg, Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8000b1a:	4b79      	ldr	r3, [pc, #484]	@ (8000d00 <main+0x310>)
 8000b1c:	1d39      	adds	r1, r7, #4
 8000b1e:	2200      	movs	r2, #0
 8000b20:	9202      	str	r2, [sp, #8]
 8000b22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b26:	9201      	str	r2, [sp, #4]
 8000b28:	685a      	ldr	r2, [r3, #4]
 8000b2a:	9200      	str	r2, [sp, #0]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	460a      	mov	r2, r1
 8000b30:	2100      	movs	r1, #0
 8000b32:	2000      	movs	r0, #0
 8000b34:	f000 fbd5 	bl	80012e2 <ST7735_WriteString>

		  sprintf(msg,"Y: %ld", time_now);
 8000b38:	1d3b      	adds	r3, r7, #4
 8000b3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b3c:	4978      	ldr	r1, [pc, #480]	@ (8000d20 <main+0x330>)
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f003 fa64 	bl	800400c <siprintf>
		  ST7735_WriteString(0, 18, msg, Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8000b44:	4b6e      	ldr	r3, [pc, #440]	@ (8000d00 <main+0x310>)
 8000b46:	1d39      	adds	r1, r7, #4
 8000b48:	2200      	movs	r2, #0
 8000b4a:	9202      	str	r2, [sp, #8]
 8000b4c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b50:	9201      	str	r2, [sp, #4]
 8000b52:	685a      	ldr	r2, [r3, #4]
 8000b54:	9200      	str	r2, [sp, #0]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	460a      	mov	r2, r1
 8000b5a:	2112      	movs	r1, #18
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	f000 fbc0 	bl	80012e2 <ST7735_WriteString>

		  time_last= HAL_GetTick();
 8000b62:	f000 fea5 	bl	80018b0 <HAL_GetTick>
 8000b66:	62f8      	str	r0, [r7, #44]	@ 0x2c
	  }
	  //===========================================================================
	  if(terminal_cnt>0)
 8000b68:	4b6e      	ldr	r3, [pc, #440]	@ (8000d24 <main+0x334>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d06b      	beq.n	8000c48 <main+0x258>
      {
    	  switch(terminal_char)
 8000b70:	4b5d      	ldr	r3, [pc, #372]	@ (8000ce8 <main+0x2f8>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b30      	cmp	r3, #48	@ 0x30
 8000b76:	d057      	beq.n	8000c28 <main+0x238>
 8000b78:	2b30      	cmp	r3, #48	@ 0x30
 8000b7a:	db5f      	blt.n	8000c3c <main+0x24c>
 8000b7c:	2b7a      	cmp	r3, #122	@ 0x7a
 8000b7e:	dc5d      	bgt.n	8000c3c <main+0x24c>
 8000b80:	2b61      	cmp	r3, #97	@ 0x61
 8000b82:	db5b      	blt.n	8000c3c <main+0x24c>
 8000b84:	3b61      	subs	r3, #97	@ 0x61
 8000b86:	2b19      	cmp	r3, #25
 8000b88:	d858      	bhi.n	8000c3c <main+0x24c>
 8000b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8000b90 <main+0x1a0>)
 8000b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b90:	08000c09 	.word	0x08000c09
 8000b94:	08000c3d 	.word	0x08000c3d
 8000b98:	08000c31 	.word	0x08000c31
 8000b9c:	08000c11 	.word	0x08000c11
 8000ba0:	08000c3d 	.word	0x08000c3d
 8000ba4:	08000c37 	.word	0x08000c37
 8000ba8:	08000c3d 	.word	0x08000c3d
 8000bac:	08000c3d 	.word	0x08000c3d
 8000bb0:	08000c19 	.word	0x08000c19
 8000bb4:	08000c3d 	.word	0x08000c3d
 8000bb8:	08000c3d 	.word	0x08000c3d
 8000bbc:	08000c3d 	.word	0x08000c3d
 8000bc0:	08000c3d 	.word	0x08000c3d
 8000bc4:	08000c3d 	.word	0x08000c3d
 8000bc8:	08000c3d 	.word	0x08000c3d
 8000bcc:	08000c3d 	.word	0x08000c3d
 8000bd0:	08000c3d 	.word	0x08000c3d
 8000bd4:	08000c3d 	.word	0x08000c3d
 8000bd8:	08000c01 	.word	0x08000c01
 8000bdc:	08000c3d 	.word	0x08000c3d
 8000be0:	08000c3d 	.word	0x08000c3d
 8000be4:	08000c3d 	.word	0x08000c3d
 8000be8:	08000bf9 	.word	0x08000bf9
 8000bec:	08000c3d 	.word	0x08000c3d
 8000bf0:	08000c3d 	.word	0x08000c3d
 8000bf4:	08000c21 	.word	0x08000c21
    	  {
    	  	  case 'w' : debug_printf("Move up\n\r"); break;
 8000bf8:	484b      	ldr	r0, [pc, #300]	@ (8000d28 <main+0x338>)
 8000bfa:	f7ff fcdf 	bl	80005bc <debug_printf>
 8000bfe:	e01d      	b.n	8000c3c <main+0x24c>
    	  	  case 's' : debug_printf("Move down\n\r"); break;
 8000c00:	484a      	ldr	r0, [pc, #296]	@ (8000d2c <main+0x33c>)
 8000c02:	f7ff fcdb 	bl	80005bc <debug_printf>
 8000c06:	e019      	b.n	8000c3c <main+0x24c>
    	  	  case 'a' : debug_printf("Move left\n\r"); break;
 8000c08:	4849      	ldr	r0, [pc, #292]	@ (8000d30 <main+0x340>)
 8000c0a:	f7ff fcd7 	bl	80005bc <debug_printf>
 8000c0e:	e015      	b.n	8000c3c <main+0x24c>
    	  	  case 'd' : debug_printf("Move right\n\r"); break;
 8000c10:	4848      	ldr	r0, [pc, #288]	@ (8000d34 <main+0x344>)
 8000c12:	f7ff fcd3 	bl	80005bc <debug_printf>
 8000c16:	e011      	b.n	8000c3c <main+0x24c>
    	  	  case 'i' : debug_printf("Show info\n\r"); break;
 8000c18:	4847      	ldr	r0, [pc, #284]	@ (8000d38 <main+0x348>)
 8000c1a:	f7ff fccf 	bl	80005bc <debug_printf>
 8000c1e:	e00d      	b.n	8000c3c <main+0x24c>
    	  	  case 'z' : debug_printf("Move to zero\n\r"); break;
 8000c20:	4846      	ldr	r0, [pc, #280]	@ (8000d3c <main+0x34c>)
 8000c22:	f7ff fccb 	bl	80005bc <debug_printf>
 8000c26:	e009      	b.n	8000c3c <main+0x24c>
    	      case '0' : debug_printf("Store as zero\n\r"); break;
 8000c28:	4845      	ldr	r0, [pc, #276]	@ (8000d40 <main+0x350>)
 8000c2a:	f7ff fcc7 	bl	80005bc <debug_printf>
 8000c2e:	e005      	b.n	8000c3c <main+0x24c>
    	      case 'c' : print_channels(); break;
 8000c30:	f7ff fdee 	bl	8000810 <print_channels>
 8000c34:	e002      	b.n	8000c3c <main+0x24c>
    	      case 'f' : print_frames(); break;
 8000c36:	f7ff feb9 	bl	80009ac <print_frames>
 8000c3a:	bf00      	nop
    	  }
    	  terminal_cnt--;
 8000c3c:	4b39      	ldr	r3, [pc, #228]	@ (8000d24 <main+0x334>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	3b01      	subs	r3, #1
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	4b37      	ldr	r3, [pc, #220]	@ (8000d24 <main+0x334>)
 8000c46:	701a      	strb	r2, [r3, #0]
      }
      //===========================================================================
	 if(rx_frame_status==1)
 8000c48:	4b3e      	ldr	r3, [pc, #248]	@ (8000d44 <main+0x354>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	f47f af54 	bne.w	8000afc <main+0x10c>
	 {
		 rx_frame_status=0;
 8000c54:	4b3b      	ldr	r3, [pc, #236]	@ (8000d44 <main+0x354>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
		 uint8_t frame_crc = crc8(&(rx_frame.bytes[2]),rx_frame.length-1);
 8000c5a:	4b3b      	ldr	r3, [pc, #236]	@ (8000d48 <main+0x358>)
 8000c5c:	785b      	ldrb	r3, [r3, #1]
 8000c5e:	3b01      	subs	r3, #1
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	4619      	mov	r1, r3
 8000c64:	4839      	ldr	r0, [pc, #228]	@ (8000d4c <main+0x35c>)
 8000c66:	f7ff fce7 	bl	8000638 <crc8>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		 if(frame_crc==rx_frame.crc8)
 8000c70:	4b35      	ldr	r3, [pc, #212]	@ (8000d48 <main+0x358>)
 8000c72:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8000c76:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	f47f af3e 	bne.w	8000afc <main+0x10c>
		 {
			 if(rx_frame.type==0x16)
 8000c80:	4b31      	ldr	r3, [pc, #196]	@ (8000d48 <main+0x358>)
 8000c82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8000c86:	2b16      	cmp	r3, #22
 8000c88:	d123      	bne.n	8000cd2 <main+0x2e2>
			 {
				 memcpy((uint8_t *)&rx_channels, (uint8_t *)&(rx_frame.bytes[3]), 22);
 8000c8a:	4a31      	ldr	r2, [pc, #196]	@ (8000d50 <main+0x360>)
 8000c8c:	4b2e      	ldr	r3, [pc, #184]	@ (8000d48 <main+0x358>)
 8000c8e:	4614      	mov	r4, r2
 8000c90:	1d5d      	adds	r5, r3, #5
 8000c92:	6828      	ldr	r0, [r5, #0]
 8000c94:	6869      	ldr	r1, [r5, #4]
 8000c96:	68aa      	ldr	r2, [r5, #8]
 8000c98:	68eb      	ldr	r3, [r5, #12]
 8000c9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c9c:	6928      	ldr	r0, [r5, #16]
 8000c9e:	6020      	str	r0, [r4, #0]
 8000ca0:	8aab      	ldrh	r3, [r5, #20]
 8000ca2:	80a3      	strh	r3, [r4, #4]
				 rx_ch1=rx_channels.chan0;
 8000ca4:	4b2a      	ldr	r3, [pc, #168]	@ (8000d50 <main+0x360>)
 8000ca6:	881b      	ldrh	r3, [r3, #0]
 8000ca8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000cac:	b29b      	uxth	r3, r3
 8000cae:	84bb      	strh	r3, [r7, #36]	@ 0x24
				 rx_ch1=TICKS_TO_US(rx_ch1);
 8000cb0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000cb4:	f5a3 7278 	sub.w	r2, r3, #992	@ 0x3e0
 8000cb8:	4613      	mov	r3, r2
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	4413      	add	r3, r2
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	da00      	bge.n	8000cc4 <main+0x2d4>
 8000cc2:	3307      	adds	r3, #7
 8000cc4:	10db      	asrs	r3, r3, #3
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000cd0:	e714      	b.n	8000afc <main+0x10c>
				// debug_printf("CH1=%d %d  \n\r", rx_channels.chan0, rx_ch1 );
			 }
			 else
			 {
				 rx_types[rx_frame.type]++;
 8000cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8000d48 <main+0x358>)
 8000cd4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8000cd8:	4a08      	ldr	r2, [pc, #32]	@ (8000cfc <main+0x30c>)
 8000cda:	5cd2      	ldrb	r2, [r2, r3]
 8000cdc:	3201      	adds	r2, #1
 8000cde:	b2d1      	uxtb	r1, r2
 8000ce0:	4a06      	ldr	r2, [pc, #24]	@ (8000cfc <main+0x30c>)
 8000ce2:	54d1      	strb	r1, [r2, r3]
	  time_now = HAL_GetTick();
 8000ce4:	e70a      	b.n	8000afc <main+0x10c>
 8000ce6:	bf00      	nop
 8000ce8:	20000375 	.word	0x20000375
 8000cec:	200001d8 	.word	0x200001d8
 8000cf0:	20000268 	.word	0x20000268
 8000cf4:	20000220 	.word	0x20000220
 8000cf8:	20000270 	.word	0x20000270
 8000cfc:	20000274 	.word	0x20000274
 8000d00:	20000000 	.word	0x20000000
 8000d04:	08004920 	.word	0x08004920
 8000d08:	08004924 	.word	0x08004924
 8000d0c:	08004928 	.word	0x08004928
 8000d10:	08004934 	.word	0x08004934
 8000d14:	08004940 	.word	0x08004940
 8000d18:	0800494c 	.word	0x0800494c
 8000d1c:	08004958 	.word	0x08004958
 8000d20:	08004960 	.word	0x08004960
 8000d24:	20000374 	.word	0x20000374
 8000d28:	08004968 	.word	0x08004968
 8000d2c:	08004974 	.word	0x08004974
 8000d30:	08004980 	.word	0x08004980
 8000d34:	0800498c 	.word	0x0800498c
 8000d38:	0800499c 	.word	0x0800499c
 8000d3c:	080049a8 	.word	0x080049a8
 8000d40:	080049b8 	.word	0x080049b8
 8000d44:	200003d4 	.word	0x200003d4
 8000d48:	20000390 	.word	0x20000390
 8000d4c:	20000394 	.word	0x20000394
 8000d50:	20000378 	.word	0x20000378

08000d54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b094      	sub	sp, #80	@ 0x50
 8000d58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d5a:	f107 0320 	add.w	r3, r7, #32
 8000d5e:	2230      	movs	r2, #48	@ 0x30
 8000d60:	2100      	movs	r1, #0
 8000d62:	4618      	mov	r0, r3
 8000d64:	f003 f994 	bl	8004090 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d68:	f107 030c 	add.w	r3, r7, #12
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	609a      	str	r2, [r3, #8]
 8000d74:	60da      	str	r2, [r3, #12]
 8000d76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d78:	2300      	movs	r3, #0
 8000d7a:	60bb      	str	r3, [r7, #8]
 8000d7c:	4b28      	ldr	r3, [pc, #160]	@ (8000e20 <SystemClock_Config+0xcc>)
 8000d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d80:	4a27      	ldr	r2, [pc, #156]	@ (8000e20 <SystemClock_Config+0xcc>)
 8000d82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d86:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d88:	4b25      	ldr	r3, [pc, #148]	@ (8000e20 <SystemClock_Config+0xcc>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d94:	2300      	movs	r3, #0
 8000d96:	607b      	str	r3, [r7, #4]
 8000d98:	4b22      	ldr	r3, [pc, #136]	@ (8000e24 <SystemClock_Config+0xd0>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000da0:	4a20      	ldr	r2, [pc, #128]	@ (8000e24 <SystemClock_Config+0xd0>)
 8000da2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000da6:	6013      	str	r3, [r2, #0]
 8000da8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e24 <SystemClock_Config+0xd0>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000db0:	607b      	str	r3, [r7, #4]
 8000db2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000db4:	2301      	movs	r3, #1
 8000db6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000db8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dbc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dc2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000dc8:	2310      	movs	r3, #16
 8000dca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000dcc:	23c0      	movs	r3, #192	@ 0xc0
 8000dce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000dd0:	2304      	movs	r3, #4
 8000dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000dd4:	2304      	movs	r3, #4
 8000dd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dd8:	f107 0320 	add.w	r3, r7, #32
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f001 f8d9 	bl	8001f94 <HAL_RCC_OscConfig>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000de8:	f000 f906 	bl	8000ff8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dec:	230f      	movs	r3, #15
 8000dee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000df0:	2302      	movs	r3, #2
 8000df2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000df8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dfc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e02:	f107 030c 	add.w	r3, r7, #12
 8000e06:	2102      	movs	r1, #2
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f001 fb3b 	bl	8002484 <HAL_RCC_ClockConfig>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e14:	f000 f8f0 	bl	8000ff8 <Error_Handler>
  }
}
 8000e18:	bf00      	nop
 8000e1a:	3750      	adds	r7, #80	@ 0x50
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40023800 	.word	0x40023800
 8000e24:	40007000 	.word	0x40007000

08000e28 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e2c:	4b17      	ldr	r3, [pc, #92]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e2e:	4a18      	ldr	r2, [pc, #96]	@ (8000e90 <MX_SPI1_Init+0x68>)
 8000e30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e32:	4b16      	ldr	r3, [pc, #88]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e34:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e3a:	4b14      	ldr	r3, [pc, #80]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e40:	4b12      	ldr	r3, [pc, #72]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e46:	4b11      	ldr	r3, [pc, #68]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e52:	4b0e      	ldr	r3, [pc, #56]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e58:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e60:	4b0a      	ldr	r3, [pc, #40]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e66:	4b09      	ldr	r3, [pc, #36]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e6c:	4b07      	ldr	r3, [pc, #28]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000e72:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e74:	220a      	movs	r2, #10
 8000e76:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e78:	4804      	ldr	r0, [pc, #16]	@ (8000e8c <MX_SPI1_Init+0x64>)
 8000e7a:	f001 fce3 	bl	8002844 <HAL_SPI_Init>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000e84:	f000 f8b8 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e88:	bf00      	nop
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	20000180 	.word	0x20000180
 8000e90:	40013000 	.word	0x40013000

08000e94 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ee4 <MX_USART1_UART_Init+0x50>)
 8000e9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 8000e9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ea0:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8000ea4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000eac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000eb8:	4b09      	ldr	r3, [pc, #36]	@ (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000eba:	220c      	movs	r2, #12
 8000ebc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ebe:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec4:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eca:	4805      	ldr	r0, [pc, #20]	@ (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ecc:	f001 ff64 	bl	8002d98 <HAL_UART_Init>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ed6:	f000 f88f 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200001d8 	.word	0x200001d8
 8000ee4:	40011000 	.word	0x40011000

08000ee8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000eec:	4b10      	ldr	r3, [pc, #64]	@ (8000f30 <MX_USART2_UART_Init+0x48>)
 8000eee:	4a11      	ldr	r2, [pc, #68]	@ (8000f34 <MX_USART2_UART_Init+0x4c>)
 8000ef0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 420000;
 8000ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f30 <MX_USART2_UART_Init+0x48>)
 8000ef4:	4a10      	ldr	r2, [pc, #64]	@ (8000f38 <MX_USART2_UART_Init+0x50>)
 8000ef6:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f30 <MX_USART2_UART_Init+0x48>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000efe:	4b0c      	ldr	r3, [pc, #48]	@ (8000f30 <MX_USART2_UART_Init+0x48>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f04:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <MX_USART2_UART_Init+0x48>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f0a:	4b09      	ldr	r3, [pc, #36]	@ (8000f30 <MX_USART2_UART_Init+0x48>)
 8000f0c:	220c      	movs	r2, #12
 8000f0e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f10:	4b07      	ldr	r3, [pc, #28]	@ (8000f30 <MX_USART2_UART_Init+0x48>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f16:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <MX_USART2_UART_Init+0x48>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f1c:	4804      	ldr	r0, [pc, #16]	@ (8000f30 <MX_USART2_UART_Init+0x48>)
 8000f1e:	f001 ff3b 	bl	8002d98 <HAL_UART_Init>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8000f28:	f000 f866 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000220 	.word	0x20000220
 8000f34:	40004400 	.word	0x40004400
 8000f38:	000668a0 	.word	0x000668a0

08000f3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08a      	sub	sp, #40	@ 0x28
 8000f40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f42:	f107 0314 	add.w	r3, r7, #20
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
 8000f50:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	613b      	str	r3, [r7, #16]
 8000f56:	4b26      	ldr	r3, [pc, #152]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	4a25      	ldr	r2, [pc, #148]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000f5c:	f043 0304 	orr.w	r3, r3, #4
 8000f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f62:	4b23      	ldr	r3, [pc, #140]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	f003 0304 	and.w	r3, r3, #4
 8000f6a:	613b      	str	r3, [r7, #16]
 8000f6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a1e      	ldr	r2, [pc, #120]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000f78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60bb      	str	r3, [r7, #8]
 8000f8e:	4b18      	ldr	r3, [pc, #96]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a17      	ldr	r2, [pc, #92]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	4b11      	ldr	r3, [pc, #68]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a10      	ldr	r2, [pc, #64]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff0 <MX_GPIO_Init+0xb4>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_CS_Pin|LED_RESET_Pin|LED_DC_Pin, GPIO_PIN_RESET);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2107      	movs	r1, #7
 8000fc6:	480b      	ldr	r0, [pc, #44]	@ (8000ff4 <MX_GPIO_Init+0xb8>)
 8000fc8:	f000 ffca 	bl	8001f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_CS_Pin LED_RESET_Pin LED_DC_Pin */
  GPIO_InitStruct.Pin = LED_CS_Pin|LED_RESET_Pin|LED_DC_Pin;
 8000fcc:	2307      	movs	r3, #7
 8000fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4804      	ldr	r0, [pc, #16]	@ (8000ff4 <MX_GPIO_Init+0xb8>)
 8000fe4:	f000 fe38 	bl	8001c58 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fe8:	bf00      	nop
 8000fea:	3728      	adds	r7, #40	@ 0x28
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40023800 	.word	0x40023800
 8000ff4:	40020400 	.word	0x40020400

08000ff8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ffc:	b672      	cpsid	i
}
 8000ffe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <Error_Handler+0x8>

08001004 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8001008:	2200      	movs	r2, #0
 800100a:	2101      	movs	r1, #1
 800100c:	4802      	ldr	r0, [pc, #8]	@ (8001018 <ST7735_Select+0x14>)
 800100e:	f000 ffa7 	bl	8001f60 <HAL_GPIO_WritePin>
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40020400 	.word	0x40020400

0800101c <ST7735_Unselect>:

void ST7735_Unselect() {
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001020:	2201      	movs	r2, #1
 8001022:	2101      	movs	r1, #1
 8001024:	4802      	ldr	r0, [pc, #8]	@ (8001030 <ST7735_Unselect+0x14>)
 8001026:	f000 ff9b 	bl	8001f60 <HAL_GPIO_WritePin>
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40020400 	.word	0x40020400

08001034 <ST7735_Reset>:

static void ST7735_Reset() {
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8001038:	2200      	movs	r2, #0
 800103a:	2102      	movs	r1, #2
 800103c:	4806      	ldr	r0, [pc, #24]	@ (8001058 <ST7735_Reset+0x24>)
 800103e:	f000 ff8f 	bl	8001f60 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001042:	2005      	movs	r0, #5
 8001044:	f000 fc40 	bl	80018c8 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8001048:	2201      	movs	r2, #1
 800104a:	2102      	movs	r1, #2
 800104c:	4802      	ldr	r0, [pc, #8]	@ (8001058 <ST7735_Reset+0x24>)
 800104e:	f000 ff87 	bl	8001f60 <HAL_GPIO_WritePin>
}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	40020400 	.word	0x40020400

0800105c <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	2104      	movs	r1, #4
 800106a:	4807      	ldr	r0, [pc, #28]	@ (8001088 <ST7735_WriteCommand+0x2c>)
 800106c:	f000 ff78 	bl	8001f60 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001070:	1df9      	adds	r1, r7, #7
 8001072:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001076:	2201      	movs	r2, #1
 8001078:	4804      	ldr	r0, [pc, #16]	@ (800108c <ST7735_WriteCommand+0x30>)
 800107a:	f001 fc6c 	bl	8002956 <HAL_SPI_Transmit>
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40020400 	.word	0x40020400
 800108c:	20000180 	.word	0x20000180

08001090 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800109a:	2201      	movs	r2, #1
 800109c:	2104      	movs	r1, #4
 800109e:	4807      	ldr	r0, [pc, #28]	@ (80010bc <ST7735_WriteData+0x2c>)
 80010a0:	f000 ff5e 	bl	8001f60 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	b29a      	uxth	r2, r3
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010ac:	6879      	ldr	r1, [r7, #4]
 80010ae:	4804      	ldr	r0, [pc, #16]	@ (80010c0 <ST7735_WriteData+0x30>)
 80010b0:	f001 fc51 	bl	8002956 <HAL_SPI_Transmit>
}
 80010b4:	bf00      	nop
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40020400 	.word	0x40020400
 80010c0:	20000180 	.word	0x20000180

080010c4 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	1c5a      	adds	r2, r3, #1
 80010d0:	607a      	str	r2, [r7, #4]
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 80010d6:	e034      	b.n	8001142 <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	1c5a      	adds	r2, r3, #1
 80010dc:	607a      	str	r2, [r7, #4]
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 80010e2:	7afb      	ldrb	r3, [r7, #11]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ffb9 	bl	800105c <ST7735_WriteCommand>

        numArgs = *addr++;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	1c5a      	adds	r2, r3, #1
 80010ee:	607a      	str	r2, [r7, #4]
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80010f4:	7abb      	ldrb	r3, [r7, #10]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010fc:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 80010fe:	7abb      	ldrb	r3, [r7, #10]
 8001100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001104:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8001106:	7abb      	ldrb	r3, [r7, #10]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d008      	beq.n	800111e <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 800110c:	7abb      	ldrb	r3, [r7, #10]
 800110e:	4619      	mov	r1, r3
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff ffbd 	bl	8001090 <ST7735_WriteData>
            addr += numArgs;
 8001116:	7abb      	ldrb	r3, [r7, #10]
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	4413      	add	r3, r2
 800111c:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 800111e:	89bb      	ldrh	r3, [r7, #12]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d00e      	beq.n	8001142 <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	1c5a      	adds	r2, r3, #1
 8001128:	607a      	str	r2, [r7, #4]
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800112e:	89bb      	ldrh	r3, [r7, #12]
 8001130:	2bff      	cmp	r3, #255	@ 0xff
 8001132:	d102      	bne.n	800113a <ST7735_ExecuteCommandList+0x76>
 8001134:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001138:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 800113a:	89bb      	ldrh	r3, [r7, #12]
 800113c:	4618      	mov	r0, r3
 800113e:	f000 fbc3 	bl	80018c8 <HAL_Delay>
    while(numCommands--) {
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	1e5a      	subs	r2, r3, #1
 8001146:	73fa      	strb	r2, [r7, #15]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d1c5      	bne.n	80010d8 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 800114c:	bf00      	nop
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8001156:	b590      	push	{r4, r7, lr}
 8001158:	b085      	sub	sp, #20
 800115a:	af00      	add	r7, sp, #0
 800115c:	4604      	mov	r4, r0
 800115e:	4608      	mov	r0, r1
 8001160:	4611      	mov	r1, r2
 8001162:	461a      	mov	r2, r3
 8001164:	4623      	mov	r3, r4
 8001166:	71fb      	strb	r3, [r7, #7]
 8001168:	4603      	mov	r3, r0
 800116a:	71bb      	strb	r3, [r7, #6]
 800116c:	460b      	mov	r3, r1
 800116e:	717b      	strb	r3, [r7, #5]
 8001170:	4613      	mov	r3, r2
 8001172:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001174:	202a      	movs	r0, #42	@ 0x2a
 8001176:	f7ff ff71 	bl	800105c <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 800117a:	2300      	movs	r3, #0
 800117c:	733b      	strb	r3, [r7, #12]
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	737b      	strb	r3, [r7, #13]
 8001182:	2300      	movs	r3, #0
 8001184:	73bb      	strb	r3, [r7, #14]
 8001186:	797b      	ldrb	r3, [r7, #5]
 8001188:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800118a:	f107 030c 	add.w	r3, r7, #12
 800118e:	2104      	movs	r1, #4
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ff7d 	bl	8001090 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001196:	202b      	movs	r0, #43	@ 0x2b
 8001198:	f7ff ff60 	bl	800105c <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 800119c:	79bb      	ldrb	r3, [r7, #6]
 800119e:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 80011a0:	793b      	ldrb	r3, [r7, #4]
 80011a2:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80011a4:	f107 030c 	add.w	r3, r7, #12
 80011a8:	2104      	movs	r1, #4
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff ff70 	bl	8001090 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80011b0:	202c      	movs	r0, #44	@ 0x2c
 80011b2:	f7ff ff53 	bl	800105c <ST7735_WriteCommand>
}
 80011b6:	bf00      	nop
 80011b8:	3714      	adds	r7, #20
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd90      	pop	{r4, r7, pc}
	...

080011c0 <ST7735_Init>:

void ST7735_Init() {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
    ST7735_Select();
 80011c4:	f7ff ff1e 	bl	8001004 <ST7735_Select>
    ST7735_Reset();
 80011c8:	f7ff ff34 	bl	8001034 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 80011cc:	4806      	ldr	r0, [pc, #24]	@ (80011e8 <ST7735_Init+0x28>)
 80011ce:	f7ff ff79 	bl	80010c4 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 80011d2:	4806      	ldr	r0, [pc, #24]	@ (80011ec <ST7735_Init+0x2c>)
 80011d4:	f7ff ff76 	bl	80010c4 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 80011d8:	4805      	ldr	r0, [pc, #20]	@ (80011f0 <ST7735_Init+0x30>)
 80011da:	f7ff ff73 	bl	80010c4 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 80011de:	f7ff ff1d 	bl	800101c <ST7735_Unselect>
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	08005724 	.word	0x08005724
 80011ec:	08005760 	.word	0x08005760
 80011f0:	08005770 	.word	0x08005770

080011f4 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80011f4:	b082      	sub	sp, #8
 80011f6:	b590      	push	{r4, r7, lr}
 80011f8:	b089      	sub	sp, #36	@ 0x24
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80011fe:	4603      	mov	r3, r0
 8001200:	80fb      	strh	r3, [r7, #6]
 8001202:	460b      	mov	r3, r1
 8001204:	80bb      	strh	r3, [r7, #4]
 8001206:	4613      	mov	r3, r2
 8001208:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800120a:	88fb      	ldrh	r3, [r7, #6]
 800120c:	b2d8      	uxtb	r0, r3
 800120e:	88bb      	ldrh	r3, [r7, #4]
 8001210:	b2d9      	uxtb	r1, r3
 8001212:	88fb      	ldrh	r3, [r7, #6]
 8001214:	b2da      	uxtb	r2, r3
 8001216:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800121a:	4413      	add	r3, r2
 800121c:	b2db      	uxtb	r3, r3
 800121e:	3b01      	subs	r3, #1
 8001220:	b2dc      	uxtb	r4, r3
 8001222:	88bb      	ldrh	r3, [r7, #4]
 8001224:	b2da      	uxtb	r2, r3
 8001226:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800122a:	4413      	add	r3, r2
 800122c:	b2db      	uxtb	r3, r3
 800122e:	3b01      	subs	r3, #1
 8001230:	b2db      	uxtb	r3, r3
 8001232:	4622      	mov	r2, r4
 8001234:	f7ff ff8f 	bl	8001156 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8001238:	2300      	movs	r3, #0
 800123a:	61fb      	str	r3, [r7, #28]
 800123c:	e043      	b.n	80012c6 <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 800123e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001240:	78fb      	ldrb	r3, [r7, #3]
 8001242:	3b20      	subs	r3, #32
 8001244:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8001248:	fb01 f303 	mul.w	r3, r1, r3
 800124c:	4619      	mov	r1, r3
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	440b      	add	r3, r1
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	4413      	add	r3, r2
 8001256:	881b      	ldrh	r3, [r3, #0]
 8001258:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 800125a:	2300      	movs	r3, #0
 800125c:	61bb      	str	r3, [r7, #24]
 800125e:	e029      	b.n	80012b4 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8001260:	697a      	ldr	r2, [r7, #20]
 8001262:	69bb      	ldr	r3, [r7, #24]
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800126c:	2b00      	cmp	r3, #0
 800126e:	d00e      	beq.n	800128e <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001270:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001272:	0a1b      	lsrs	r3, r3, #8
 8001274:	b29b      	uxth	r3, r3
 8001276:	b2db      	uxtb	r3, r3
 8001278:	743b      	strb	r3, [r7, #16]
 800127a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800127c:	b2db      	uxtb	r3, r3
 800127e:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8001280:	f107 0310 	add.w	r3, r7, #16
 8001284:	2102      	movs	r1, #2
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff ff02 	bl	8001090 <ST7735_WriteData>
 800128c:	e00f      	b.n	80012ae <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800128e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001292:	0a1b      	lsrs	r3, r3, #8
 8001294:	b29b      	uxth	r3, r3
 8001296:	b2db      	uxtb	r3, r3
 8001298:	733b      	strb	r3, [r7, #12]
 800129a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 80012a2:	f107 030c 	add.w	r3, r7, #12
 80012a6:	2102      	movs	r1, #2
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff fef1 	bl	8001090 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	3301      	adds	r3, #1
 80012b2:	61bb      	str	r3, [r7, #24]
 80012b4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80012b8:	461a      	mov	r2, r3
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	4293      	cmp	r3, r2
 80012be:	d3cf      	bcc.n	8001260 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	3301      	adds	r3, #1
 80012c4:	61fb      	str	r3, [r7, #28]
 80012c6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80012ca:	461a      	mov	r2, r3
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d3b5      	bcc.n	800123e <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 80012d2:	bf00      	nop
 80012d4:	bf00      	nop
 80012d6:	3724      	adds	r7, #36	@ 0x24
 80012d8:	46bd      	mov	sp, r7
 80012da:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80012de:	b002      	add	sp, #8
 80012e0:	4770      	bx	lr

080012e2 <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80012e2:	b082      	sub	sp, #8
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af04      	add	r7, sp, #16
 80012ea:	603a      	str	r2, [r7, #0]
 80012ec:	617b      	str	r3, [r7, #20]
 80012ee:	4603      	mov	r3, r0
 80012f0:	80fb      	strh	r3, [r7, #6]
 80012f2:	460b      	mov	r3, r1
 80012f4:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 80012f6:	f7ff fe85 	bl	8001004 <ST7735_Select>

    while(*str) {
 80012fa:	e02d      	b.n	8001358 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 80012fc:	88fb      	ldrh	r3, [r7, #6]
 80012fe:	7d3a      	ldrb	r2, [r7, #20]
 8001300:	4413      	add	r3, r2
 8001302:	2b7f      	cmp	r3, #127	@ 0x7f
 8001304:	dd13      	ble.n	800132e <ST7735_WriteString+0x4c>
            x = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 800130a:	7d7b      	ldrb	r3, [r7, #21]
 800130c:	461a      	mov	r2, r3
 800130e:	88bb      	ldrh	r3, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 8001314:	88bb      	ldrh	r3, [r7, #4]
 8001316:	7d7a      	ldrb	r2, [r7, #21]
 8001318:	4413      	add	r3, r2
 800131a:	2b9f      	cmp	r3, #159	@ 0x9f
 800131c:	dc21      	bgt.n	8001362 <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	2b20      	cmp	r3, #32
 8001324:	d103      	bne.n	800132e <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	3301      	adds	r3, #1
 800132a:	603b      	str	r3, [r7, #0]
                continue;
 800132c:	e014      	b.n	8001358 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	781a      	ldrb	r2, [r3, #0]
 8001332:	88b9      	ldrh	r1, [r7, #4]
 8001334:	88f8      	ldrh	r0, [r7, #6]
 8001336:	8c3b      	ldrh	r3, [r7, #32]
 8001338:	9302      	str	r3, [sp, #8]
 800133a:	8bbb      	ldrh	r3, [r7, #28]
 800133c:	9301      	str	r3, [sp, #4]
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	f7ff ff56 	bl	80011f4 <ST7735_WriteChar>
        x += font.width;
 8001348:	7d3b      	ldrb	r3, [r7, #20]
 800134a:	461a      	mov	r2, r3
 800134c:	88fb      	ldrh	r3, [r7, #6]
 800134e:	4413      	add	r3, r2
 8001350:	80fb      	strh	r3, [r7, #6]
        str++;
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	3301      	adds	r3, #1
 8001356:	603b      	str	r3, [r7, #0]
    while(*str) {
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d1cd      	bne.n	80012fc <ST7735_WriteString+0x1a>
 8001360:	e000      	b.n	8001364 <ST7735_WriteString+0x82>
                break;
 8001362:	bf00      	nop
    }

    ST7735_Unselect();
 8001364:	f7ff fe5a 	bl	800101c <ST7735_Unselect>
}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001372:	b002      	add	sp, #8
 8001374:	4770      	bx	lr
	...

08001378 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001378:	b590      	push	{r4, r7, lr}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	4604      	mov	r4, r0
 8001380:	4608      	mov	r0, r1
 8001382:	4611      	mov	r1, r2
 8001384:	461a      	mov	r2, r3
 8001386:	4623      	mov	r3, r4
 8001388:	80fb      	strh	r3, [r7, #6]
 800138a:	4603      	mov	r3, r0
 800138c:	80bb      	strh	r3, [r7, #4]
 800138e:	460b      	mov	r3, r1
 8001390:	807b      	strh	r3, [r7, #2]
 8001392:	4613      	mov	r3, r2
 8001394:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001396:	88fb      	ldrh	r3, [r7, #6]
 8001398:	2b7f      	cmp	r3, #127	@ 0x7f
 800139a:	d857      	bhi.n	800144c <ST7735_FillRectangle+0xd4>
 800139c:	88bb      	ldrh	r3, [r7, #4]
 800139e:	2b9f      	cmp	r3, #159	@ 0x9f
 80013a0:	d854      	bhi.n	800144c <ST7735_FillRectangle+0xd4>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 80013a2:	88fa      	ldrh	r2, [r7, #6]
 80013a4:	887b      	ldrh	r3, [r7, #2]
 80013a6:	4413      	add	r3, r2
 80013a8:	2b80      	cmp	r3, #128	@ 0x80
 80013aa:	dd03      	ble.n	80013b4 <ST7735_FillRectangle+0x3c>
 80013ac:	88fb      	ldrh	r3, [r7, #6]
 80013ae:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80013b2:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 80013b4:	88ba      	ldrh	r2, [r7, #4]
 80013b6:	883b      	ldrh	r3, [r7, #0]
 80013b8:	4413      	add	r3, r2
 80013ba:	2ba0      	cmp	r3, #160	@ 0xa0
 80013bc:	dd03      	ble.n	80013c6 <ST7735_FillRectangle+0x4e>
 80013be:	88bb      	ldrh	r3, [r7, #4]
 80013c0:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 80013c4:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 80013c6:	f7ff fe1d 	bl	8001004 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	b2d8      	uxtb	r0, r3
 80013ce:	88bb      	ldrh	r3, [r7, #4]
 80013d0:	b2d9      	uxtb	r1, r3
 80013d2:	88fb      	ldrh	r3, [r7, #6]
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	887b      	ldrh	r3, [r7, #2]
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	4413      	add	r3, r2
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	3b01      	subs	r3, #1
 80013e0:	b2dc      	uxtb	r4, r3
 80013e2:	88bb      	ldrh	r3, [r7, #4]
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	883b      	ldrh	r3, [r7, #0]
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	4413      	add	r3, r2
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	3b01      	subs	r3, #1
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	4622      	mov	r2, r4
 80013f4:	f7ff feaf 	bl	8001156 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80013f8:	8c3b      	ldrh	r3, [r7, #32]
 80013fa:	0a1b      	lsrs	r3, r3, #8
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	733b      	strb	r3, [r7, #12]
 8001402:	8c3b      	ldrh	r3, [r7, #32]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001408:	2201      	movs	r2, #1
 800140a:	2104      	movs	r1, #4
 800140c:	4811      	ldr	r0, [pc, #68]	@ (8001454 <ST7735_FillRectangle+0xdc>)
 800140e:	f000 fda7 	bl	8001f60 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8001412:	883b      	ldrh	r3, [r7, #0]
 8001414:	80bb      	strh	r3, [r7, #4]
 8001416:	e013      	b.n	8001440 <ST7735_FillRectangle+0xc8>
        for(x = w; x > 0; x--) {
 8001418:	887b      	ldrh	r3, [r7, #2]
 800141a:	80fb      	strh	r3, [r7, #6]
 800141c:	e00a      	b.n	8001434 <ST7735_FillRectangle+0xbc>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800141e:	f107 010c 	add.w	r1, r7, #12
 8001422:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001426:	2202      	movs	r2, #2
 8001428:	480b      	ldr	r0, [pc, #44]	@ (8001458 <ST7735_FillRectangle+0xe0>)
 800142a:	f001 fa94 	bl	8002956 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 800142e:	88fb      	ldrh	r3, [r7, #6]
 8001430:	3b01      	subs	r3, #1
 8001432:	80fb      	strh	r3, [r7, #6]
 8001434:	88fb      	ldrh	r3, [r7, #6]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1f1      	bne.n	800141e <ST7735_FillRectangle+0xa6>
    for(y = h; y > 0; y--) {
 800143a:	88bb      	ldrh	r3, [r7, #4]
 800143c:	3b01      	subs	r3, #1
 800143e:	80bb      	strh	r3, [r7, #4]
 8001440:	88bb      	ldrh	r3, [r7, #4]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1e8      	bne.n	8001418 <ST7735_FillRectangle+0xa0>
        }
    }

    ST7735_Unselect();
 8001446:	f7ff fde9 	bl	800101c <ST7735_Unselect>
 800144a:	e000      	b.n	800144e <ST7735_FillRectangle+0xd6>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800144c:	bf00      	nop
}
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	bd90      	pop	{r4, r7, pc}
 8001454:	40020400 	.word	0x40020400
 8001458:	20000180 	.word	0x20000180

0800145c <ST7735_FillScreen>:

    free(line);
    ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af02      	add	r7, sp, #8
 8001462:	4603      	mov	r3, r0
 8001464:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8001466:	88fb      	ldrh	r3, [r7, #6]
 8001468:	9300      	str	r3, [sp, #0]
 800146a:	23a0      	movs	r3, #160	@ 0xa0
 800146c:	2280      	movs	r2, #128	@ 0x80
 800146e:	2100      	movs	r1, #0
 8001470:	2000      	movs	r0, #0
 8001472:	f7ff ff81 	bl	8001378 <ST7735_FillRectangle>
}
 8001476:	bf00      	nop
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	607b      	str	r3, [r7, #4]
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <HAL_MspInit+0x4c>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148e:	4a0f      	ldr	r2, [pc, #60]	@ (80014cc <HAL_MspInit+0x4c>)
 8001490:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001494:	6453      	str	r3, [r2, #68]	@ 0x44
 8001496:	4b0d      	ldr	r3, [pc, #52]	@ (80014cc <HAL_MspInit+0x4c>)
 8001498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	603b      	str	r3, [r7, #0]
 80014a6:	4b09      	ldr	r3, [pc, #36]	@ (80014cc <HAL_MspInit+0x4c>)
 80014a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014aa:	4a08      	ldr	r2, [pc, #32]	@ (80014cc <HAL_MspInit+0x4c>)
 80014ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014b2:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <HAL_MspInit+0x4c>)
 80014b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ba:	603b      	str	r3, [r7, #0]
 80014bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800

080014d0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b08a      	sub	sp, #40	@ 0x28
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	f107 0314 	add.w	r3, r7, #20
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
 80014e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a19      	ldr	r2, [pc, #100]	@ (8001554 <HAL_SPI_MspInit+0x84>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d12b      	bne.n	800154a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
 80014f6:	4b18      	ldr	r3, [pc, #96]	@ (8001558 <HAL_SPI_MspInit+0x88>)
 80014f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fa:	4a17      	ldr	r2, [pc, #92]	@ (8001558 <HAL_SPI_MspInit+0x88>)
 80014fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001500:	6453      	str	r3, [r2, #68]	@ 0x44
 8001502:	4b15      	ldr	r3, [pc, #84]	@ (8001558 <HAL_SPI_MspInit+0x88>)
 8001504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001506:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800150a:	613b      	str	r3, [r7, #16]
 800150c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <HAL_SPI_MspInit+0x88>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	4a10      	ldr	r2, [pc, #64]	@ (8001558 <HAL_SPI_MspInit+0x88>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	6313      	str	r3, [r2, #48]	@ 0x30
 800151e:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <HAL_SPI_MspInit+0x88>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LED_SCK_Pin|LED_SDA_Pin;
 800152a:	23a0      	movs	r3, #160	@ 0xa0
 800152c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152e:	2302      	movs	r3, #2
 8001530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001536:	2303      	movs	r3, #3
 8001538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800153a:	2305      	movs	r3, #5
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800153e:	f107 0314 	add.w	r3, r7, #20
 8001542:	4619      	mov	r1, r3
 8001544:	4805      	ldr	r0, [pc, #20]	@ (800155c <HAL_SPI_MspInit+0x8c>)
 8001546:	f000 fb87 	bl	8001c58 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800154a:	bf00      	nop
 800154c:	3728      	adds	r7, #40	@ 0x28
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40013000 	.word	0x40013000
 8001558:	40023800 	.word	0x40023800
 800155c:	40020000 	.word	0x40020000

08001560 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08c      	sub	sp, #48	@ 0x30
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 031c 	add.w	r3, r7, #28
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a3a      	ldr	r2, [pc, #232]	@ (8001668 <HAL_UART_MspInit+0x108>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d135      	bne.n	80015ee <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	61bb      	str	r3, [r7, #24]
 8001586:	4b39      	ldr	r3, [pc, #228]	@ (800166c <HAL_UART_MspInit+0x10c>)
 8001588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158a:	4a38      	ldr	r2, [pc, #224]	@ (800166c <HAL_UART_MspInit+0x10c>)
 800158c:	f043 0310 	orr.w	r3, r3, #16
 8001590:	6453      	str	r3, [r2, #68]	@ 0x44
 8001592:	4b36      	ldr	r3, [pc, #216]	@ (800166c <HAL_UART_MspInit+0x10c>)
 8001594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001596:	f003 0310 	and.w	r3, r3, #16
 800159a:	61bb      	str	r3, [r7, #24]
 800159c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	4b32      	ldr	r3, [pc, #200]	@ (800166c <HAL_UART_MspInit+0x10c>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	4a31      	ldr	r2, [pc, #196]	@ (800166c <HAL_UART_MspInit+0x10c>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ae:	4b2f      	ldr	r3, [pc, #188]	@ (800166c <HAL_UART_MspInit+0x10c>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	617b      	str	r3, [r7, #20]
 80015b8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80015ba:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80015be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c0:	2302      	movs	r3, #2
 80015c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c8:	2303      	movs	r3, #3
 80015ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015cc:	2307      	movs	r3, #7
 80015ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d0:	f107 031c 	add.w	r3, r7, #28
 80015d4:	4619      	mov	r1, r3
 80015d6:	4826      	ldr	r0, [pc, #152]	@ (8001670 <HAL_UART_MspInit+0x110>)
 80015d8:	f000 fb3e 	bl	8001c58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80015dc:	2200      	movs	r2, #0
 80015de:	2100      	movs	r1, #0
 80015e0:	2025      	movs	r0, #37	@ 0x25
 80015e2:	f000 fa70 	bl	8001ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015e6:	2025      	movs	r0, #37	@ 0x25
 80015e8:	f000 fa89 	bl	8001afe <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80015ec:	e038      	b.n	8001660 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a20      	ldr	r2, [pc, #128]	@ (8001674 <HAL_UART_MspInit+0x114>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d133      	bne.n	8001660 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 80015f8:	2300      	movs	r3, #0
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	4b1b      	ldr	r3, [pc, #108]	@ (800166c <HAL_UART_MspInit+0x10c>)
 80015fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001600:	4a1a      	ldr	r2, [pc, #104]	@ (800166c <HAL_UART_MspInit+0x10c>)
 8001602:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001606:	6413      	str	r3, [r2, #64]	@ 0x40
 8001608:	4b18      	ldr	r3, [pc, #96]	@ (800166c <HAL_UART_MspInit+0x10c>)
 800160a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001610:	613b      	str	r3, [r7, #16]
 8001612:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001614:	2300      	movs	r3, #0
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	4b14      	ldr	r3, [pc, #80]	@ (800166c <HAL_UART_MspInit+0x10c>)
 800161a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161c:	4a13      	ldr	r2, [pc, #76]	@ (800166c <HAL_UART_MspInit+0x10c>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	6313      	str	r3, [r2, #48]	@ 0x30
 8001624:	4b11      	ldr	r3, [pc, #68]	@ (800166c <HAL_UART_MspInit+0x10c>)
 8001626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001630:	230c      	movs	r3, #12
 8001632:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001634:	2302      	movs	r3, #2
 8001636:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163c:	2303      	movs	r3, #3
 800163e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001640:	2307      	movs	r3, #7
 8001642:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001644:	f107 031c 	add.w	r3, r7, #28
 8001648:	4619      	mov	r1, r3
 800164a:	4809      	ldr	r0, [pc, #36]	@ (8001670 <HAL_UART_MspInit+0x110>)
 800164c:	f000 fb04 	bl	8001c58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001650:	2200      	movs	r2, #0
 8001652:	2100      	movs	r1, #0
 8001654:	2026      	movs	r0, #38	@ 0x26
 8001656:	f000 fa36 	bl	8001ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800165a:	2026      	movs	r0, #38	@ 0x26
 800165c:	f000 fa4f 	bl	8001afe <HAL_NVIC_EnableIRQ>
}
 8001660:	bf00      	nop
 8001662:	3730      	adds	r7, #48	@ 0x30
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40011000 	.word	0x40011000
 800166c:	40023800 	.word	0x40023800
 8001670:	40020000 	.word	0x40020000
 8001674:	40004400 	.word	0x40004400

08001678 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <NMI_Handler+0x4>

08001680 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <HardFault_Handler+0x4>

08001688 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800168c:	bf00      	nop
 800168e:	e7fd      	b.n	800168c <MemManage_Handler+0x4>

08001690 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001694:	bf00      	nop
 8001696:	e7fd      	b.n	8001694 <BusFault_Handler+0x4>

08001698 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800169c:	bf00      	nop
 800169e:	e7fd      	b.n	800169c <UsageFault_Handler+0x4>

080016a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ae:	b480      	push	{r7}
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr

080016ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ce:	f000 f8db 	bl	8001888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
	...

080016d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80016dc:	4802      	ldr	r0, [pc, #8]	@ (80016e8 <USART1_IRQHandler+0x10>)
 80016de:	f001 fc91 	bl	8003004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	200001d8 	.word	0x200001d8

080016ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016f0:	4802      	ldr	r0, [pc, #8]	@ (80016fc <USART2_IRQHandler+0x10>)
 80016f2:	f001 fc87 	bl	8003004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20000220 	.word	0x20000220

08001700 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001708:	4a14      	ldr	r2, [pc, #80]	@ (800175c <_sbrk+0x5c>)
 800170a:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <_sbrk+0x60>)
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001714:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <_sbrk+0x64>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d102      	bne.n	8001722 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800171c:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <_sbrk+0x64>)
 800171e:	4a12      	ldr	r2, [pc, #72]	@ (8001768 <_sbrk+0x68>)
 8001720:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001722:	4b10      	ldr	r3, [pc, #64]	@ (8001764 <_sbrk+0x64>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4413      	add	r3, r2
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	429a      	cmp	r2, r3
 800172e:	d207      	bcs.n	8001740 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001730:	f002 fcc6 	bl	80040c0 <__errno>
 8001734:	4603      	mov	r3, r0
 8001736:	220c      	movs	r2, #12
 8001738:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800173a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800173e:	e009      	b.n	8001754 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001740:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <_sbrk+0x64>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001746:	4b07      	ldr	r3, [pc, #28]	@ (8001764 <_sbrk+0x64>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	4a05      	ldr	r2, [pc, #20]	@ (8001764 <_sbrk+0x64>)
 8001750:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001752:	68fb      	ldr	r3, [r7, #12]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20010000 	.word	0x20010000
 8001760:	00000400 	.word	0x00000400
 8001764:	20000420 	.word	0x20000420
 8001768:	20000570 	.word	0x20000570

0800176c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001770:	4b06      	ldr	r3, [pc, #24]	@ (800178c <SystemInit+0x20>)
 8001772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001776:	4a05      	ldr	r2, [pc, #20]	@ (800178c <SystemInit+0x20>)
 8001778:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800177c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001790:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017c8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001794:	f7ff ffea 	bl	800176c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001798:	480c      	ldr	r0, [pc, #48]	@ (80017cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800179a:	490d      	ldr	r1, [pc, #52]	@ (80017d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800179c:	4a0d      	ldr	r2, [pc, #52]	@ (80017d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017a0:	e002      	b.n	80017a8 <LoopCopyDataInit>

080017a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017a6:	3304      	adds	r3, #4

080017a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017ac:	d3f9      	bcc.n	80017a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ae:	4a0a      	ldr	r2, [pc, #40]	@ (80017d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017b0:	4c0a      	ldr	r4, [pc, #40]	@ (80017dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80017b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017b4:	e001      	b.n	80017ba <LoopFillZerobss>

080017b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017b8:	3204      	adds	r2, #4

080017ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017bc:	d3fb      	bcc.n	80017b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017be:	f002 fc85 	bl	80040cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017c2:	f7ff f915 	bl	80009f0 <main>
  bx  lr    
 80017c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017c8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80017cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017d0:	20000164 	.word	0x20000164
  ldr r2, =_sidata
 80017d4:	080057f8 	.word	0x080057f8
  ldr r2, =_sbss
 80017d8:	20000164 	.word	0x20000164
  ldr r4, =_ebss
 80017dc:	20000570 	.word	0x20000570

080017e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017e0:	e7fe      	b.n	80017e0 <ADC_IRQHandler>
	...

080017e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001824 <HAL_Init+0x40>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001824 <HAL_Init+0x40>)
 80017ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001824 <HAL_Init+0x40>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001824 <HAL_Init+0x40>)
 80017fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001800:	4b08      	ldr	r3, [pc, #32]	@ (8001824 <HAL_Init+0x40>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a07      	ldr	r2, [pc, #28]	@ (8001824 <HAL_Init+0x40>)
 8001806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800180a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800180c:	2003      	movs	r0, #3
 800180e:	f000 f94f 	bl	8001ab0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001812:	200f      	movs	r0, #15
 8001814:	f000 f808 	bl	8001828 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001818:	f7ff fe32 	bl	8001480 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40023c00 	.word	0x40023c00

08001828 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001830:	4b12      	ldr	r3, [pc, #72]	@ (800187c <HAL_InitTick+0x54>)
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <HAL_InitTick+0x58>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4619      	mov	r1, r3
 800183a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800183e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001842:	fbb2 f3f3 	udiv	r3, r2, r3
 8001846:	4618      	mov	r0, r3
 8001848:	f000 f967 	bl	8001b1a <HAL_SYSTICK_Config>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e00e      	b.n	8001874 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b0f      	cmp	r3, #15
 800185a:	d80a      	bhi.n	8001872 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800185c:	2200      	movs	r2, #0
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001864:	f000 f92f 	bl	8001ac6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001868:	4a06      	ldr	r2, [pc, #24]	@ (8001884 <HAL_InitTick+0x5c>)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800186e:	2300      	movs	r3, #0
 8001870:	e000      	b.n	8001874 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
}
 8001874:	4618      	mov	r0, r3
 8001876:	3708      	adds	r7, #8
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	20000108 	.word	0x20000108
 8001880:	20000110 	.word	0x20000110
 8001884:	2000010c 	.word	0x2000010c

08001888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800188c:	4b06      	ldr	r3, [pc, #24]	@ (80018a8 <HAL_IncTick+0x20>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	461a      	mov	r2, r3
 8001892:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <HAL_IncTick+0x24>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4413      	add	r3, r2
 8001898:	4a04      	ldr	r2, [pc, #16]	@ (80018ac <HAL_IncTick+0x24>)
 800189a:	6013      	str	r3, [r2, #0]
}
 800189c:	bf00      	nop
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	20000110 	.word	0x20000110
 80018ac:	20000424 	.word	0x20000424

080018b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return uwTick;
 80018b4:	4b03      	ldr	r3, [pc, #12]	@ (80018c4 <HAL_GetTick+0x14>)
 80018b6:	681b      	ldr	r3, [r3, #0]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	20000424 	.word	0x20000424

080018c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018d0:	f7ff ffee 	bl	80018b0 <HAL_GetTick>
 80018d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018e0:	d005      	beq.n	80018ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018e2:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <HAL_Delay+0x44>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	461a      	mov	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	4413      	add	r3, r2
 80018ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018ee:	bf00      	nop
 80018f0:	f7ff ffde 	bl	80018b0 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	68fa      	ldr	r2, [r7, #12]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d8f7      	bhi.n	80018f0 <HAL_Delay+0x28>
  {
  }
}
 8001900:	bf00      	nop
 8001902:	bf00      	nop
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	20000110 	.word	0x20000110

08001910 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001910:	b480      	push	{r7}
 8001912:	b085      	sub	sp, #20
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001920:	4b0c      	ldr	r3, [pc, #48]	@ (8001954 <__NVIC_SetPriorityGrouping+0x44>)
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001926:	68ba      	ldr	r2, [r7, #8]
 8001928:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800192c:	4013      	ands	r3, r2
 800192e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001938:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800193c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001940:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001942:	4a04      	ldr	r2, [pc, #16]	@ (8001954 <__NVIC_SetPriorityGrouping+0x44>)
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	60d3      	str	r3, [r2, #12]
}
 8001948:	bf00      	nop
 800194a:	3714      	adds	r7, #20
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800195c:	4b04      	ldr	r3, [pc, #16]	@ (8001970 <__NVIC_GetPriorityGrouping+0x18>)
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	0a1b      	lsrs	r3, r3, #8
 8001962:	f003 0307 	and.w	r3, r3, #7
}
 8001966:	4618      	mov	r0, r3
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000ed00 	.word	0xe000ed00

08001974 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800197e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001982:	2b00      	cmp	r3, #0
 8001984:	db0b      	blt.n	800199e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	f003 021f 	and.w	r2, r3, #31
 800198c:	4907      	ldr	r1, [pc, #28]	@ (80019ac <__NVIC_EnableIRQ+0x38>)
 800198e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001992:	095b      	lsrs	r3, r3, #5
 8001994:	2001      	movs	r0, #1
 8001996:	fa00 f202 	lsl.w	r2, r0, r2
 800199a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800199e:	bf00      	nop
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	e000e100 	.word	0xe000e100

080019b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	6039      	str	r1, [r7, #0]
 80019ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	db0a      	blt.n	80019da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	b2da      	uxtb	r2, r3
 80019c8:	490c      	ldr	r1, [pc, #48]	@ (80019fc <__NVIC_SetPriority+0x4c>)
 80019ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ce:	0112      	lsls	r2, r2, #4
 80019d0:	b2d2      	uxtb	r2, r2
 80019d2:	440b      	add	r3, r1
 80019d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019d8:	e00a      	b.n	80019f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	b2da      	uxtb	r2, r3
 80019de:	4908      	ldr	r1, [pc, #32]	@ (8001a00 <__NVIC_SetPriority+0x50>)
 80019e0:	79fb      	ldrb	r3, [r7, #7]
 80019e2:	f003 030f 	and.w	r3, r3, #15
 80019e6:	3b04      	subs	r3, #4
 80019e8:	0112      	lsls	r2, r2, #4
 80019ea:	b2d2      	uxtb	r2, r2
 80019ec:	440b      	add	r3, r1
 80019ee:	761a      	strb	r2, [r3, #24]
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	e000e100 	.word	0xe000e100
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b089      	sub	sp, #36	@ 0x24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	f1c3 0307 	rsb	r3, r3, #7
 8001a1e:	2b04      	cmp	r3, #4
 8001a20:	bf28      	it	cs
 8001a22:	2304      	movcs	r3, #4
 8001a24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	3304      	adds	r3, #4
 8001a2a:	2b06      	cmp	r3, #6
 8001a2c:	d902      	bls.n	8001a34 <NVIC_EncodePriority+0x30>
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	3b03      	subs	r3, #3
 8001a32:	e000      	b.n	8001a36 <NVIC_EncodePriority+0x32>
 8001a34:	2300      	movs	r3, #0
 8001a36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	43da      	mvns	r2, r3
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	401a      	ands	r2, r3
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a4c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	fa01 f303 	lsl.w	r3, r1, r3
 8001a56:	43d9      	mvns	r1, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a5c:	4313      	orrs	r3, r2
         );
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3724      	adds	r7, #36	@ 0x24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
	...

08001a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3b01      	subs	r3, #1
 8001a78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a7c:	d301      	bcc.n	8001a82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e00f      	b.n	8001aa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a82:	4a0a      	ldr	r2, [pc, #40]	@ (8001aac <SysTick_Config+0x40>)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3b01      	subs	r3, #1
 8001a88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a8a:	210f      	movs	r1, #15
 8001a8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a90:	f7ff ff8e 	bl	80019b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a94:	4b05      	ldr	r3, [pc, #20]	@ (8001aac <SysTick_Config+0x40>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a9a:	4b04      	ldr	r3, [pc, #16]	@ (8001aac <SysTick_Config+0x40>)
 8001a9c:	2207      	movs	r2, #7
 8001a9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	e000e010 	.word	0xe000e010

08001ab0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7ff ff29 	bl	8001910 <__NVIC_SetPriorityGrouping>
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b086      	sub	sp, #24
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	4603      	mov	r3, r0
 8001ace:	60b9      	str	r1, [r7, #8]
 8001ad0:	607a      	str	r2, [r7, #4]
 8001ad2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ad8:	f7ff ff3e 	bl	8001958 <__NVIC_GetPriorityGrouping>
 8001adc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ade:	687a      	ldr	r2, [r7, #4]
 8001ae0:	68b9      	ldr	r1, [r7, #8]
 8001ae2:	6978      	ldr	r0, [r7, #20]
 8001ae4:	f7ff ff8e 	bl	8001a04 <NVIC_EncodePriority>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aee:	4611      	mov	r1, r2
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff ff5d 	bl	80019b0 <__NVIC_SetPriority>
}
 8001af6:	bf00      	nop
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b082      	sub	sp, #8
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	4603      	mov	r3, r0
 8001b06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff ff31 	bl	8001974 <__NVIC_EnableIRQ>
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f7ff ffa2 	bl	8001a6c <SysTick_Config>
 8001b28:	4603      	mov	r3, r0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b084      	sub	sp, #16
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001b40:	f7ff feb6 	bl	80018b0 <HAL_GetTick>
 8001b44:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d008      	beq.n	8001b64 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2280      	movs	r2, #128	@ 0x80
 8001b56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e052      	b.n	8001c0a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 0216 	bic.w	r2, r2, #22
 8001b72:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	695a      	ldr	r2, [r3, #20]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001b82:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d103      	bne.n	8001b94 <HAL_DMA_Abort+0x62>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d007      	beq.n	8001ba4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f022 0208 	bic.w	r2, r2, #8
 8001ba2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f022 0201 	bic.w	r2, r2, #1
 8001bb2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bb4:	e013      	b.n	8001bde <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001bb6:	f7ff fe7b 	bl	80018b0 <HAL_GetTick>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	2b05      	cmp	r3, #5
 8001bc2:	d90c      	bls.n	8001bde <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2220      	movs	r2, #32
 8001bc8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2203      	movs	r2, #3
 8001bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e015      	b.n	8001c0a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0301 	and.w	r3, r3, #1
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d1e4      	bne.n	8001bb6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf0:	223f      	movs	r2, #63	@ 0x3f
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001c08:	2300      	movs	r3, #0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3710      	adds	r7, #16
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b083      	sub	sp, #12
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d004      	beq.n	8001c30 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2280      	movs	r2, #128	@ 0x80
 8001c2a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e00c      	b.n	8001c4a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2205      	movs	r2, #5
 8001c34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f022 0201 	bic.w	r2, r2, #1
 8001c46:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
	...

08001c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b089      	sub	sp, #36	@ 0x24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c62:	2300      	movs	r3, #0
 8001c64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c66:	2300      	movs	r3, #0
 8001c68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c6e:	2300      	movs	r3, #0
 8001c70:	61fb      	str	r3, [r7, #28]
 8001c72:	e159      	b.n	8001f28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c74:	2201      	movs	r2, #1
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	4013      	ands	r3, r2
 8001c86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c88:	693a      	ldr	r2, [r7, #16]
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	f040 8148 	bne.w	8001f22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f003 0303 	and.w	r3, r3, #3
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d005      	beq.n	8001caa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d130      	bne.n	8001d0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	68da      	ldr	r2, [r3, #12]
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	fa02 f303 	lsl.w	r3, r2, r3
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	69ba      	ldr	r2, [r7, #24]
 8001cd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4013      	ands	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	091b      	lsrs	r3, r3, #4
 8001cf6:	f003 0201 	and.w	r2, r3, #1
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f003 0303 	and.w	r3, r3, #3
 8001d14:	2b03      	cmp	r3, #3
 8001d16:	d017      	beq.n	8001d48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	2203      	movs	r2, #3
 8001d24:	fa02 f303 	lsl.w	r3, r2, r3
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	69ba      	ldr	r2, [r7, #24]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	689a      	ldr	r2, [r3, #8]
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f003 0303 	and.w	r3, r3, #3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d123      	bne.n	8001d9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	08da      	lsrs	r2, r3, #3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3208      	adds	r2, #8
 8001d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	220f      	movs	r2, #15
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43db      	mvns	r3, r3
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	4013      	ands	r3, r2
 8001d76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	691a      	ldr	r2, [r3, #16]
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	f003 0307 	and.w	r3, r3, #7
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	08da      	lsrs	r2, r3, #3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	3208      	adds	r2, #8
 8001d96:	69b9      	ldr	r1, [r7, #24]
 8001d98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	2203      	movs	r2, #3
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	43db      	mvns	r3, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4013      	ands	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f003 0203 	and.w	r2, r3, #3
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	f000 80a2 	beq.w	8001f22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	4b57      	ldr	r3, [pc, #348]	@ (8001f40 <HAL_GPIO_Init+0x2e8>)
 8001de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de6:	4a56      	ldr	r2, [pc, #344]	@ (8001f40 <HAL_GPIO_Init+0x2e8>)
 8001de8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dee:	4b54      	ldr	r3, [pc, #336]	@ (8001f40 <HAL_GPIO_Init+0x2e8>)
 8001df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dfa:	4a52      	ldr	r2, [pc, #328]	@ (8001f44 <HAL_GPIO_Init+0x2ec>)
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	089b      	lsrs	r3, r3, #2
 8001e00:	3302      	adds	r3, #2
 8001e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	f003 0303 	and.w	r3, r3, #3
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	220f      	movs	r2, #15
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43db      	mvns	r3, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a49      	ldr	r2, [pc, #292]	@ (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d019      	beq.n	8001e5a <HAL_GPIO_Init+0x202>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a48      	ldr	r2, [pc, #288]	@ (8001f4c <HAL_GPIO_Init+0x2f4>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d013      	beq.n	8001e56 <HAL_GPIO_Init+0x1fe>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a47      	ldr	r2, [pc, #284]	@ (8001f50 <HAL_GPIO_Init+0x2f8>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d00d      	beq.n	8001e52 <HAL_GPIO_Init+0x1fa>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a46      	ldr	r2, [pc, #280]	@ (8001f54 <HAL_GPIO_Init+0x2fc>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d007      	beq.n	8001e4e <HAL_GPIO_Init+0x1f6>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a45      	ldr	r2, [pc, #276]	@ (8001f58 <HAL_GPIO_Init+0x300>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d101      	bne.n	8001e4a <HAL_GPIO_Init+0x1f2>
 8001e46:	2304      	movs	r3, #4
 8001e48:	e008      	b.n	8001e5c <HAL_GPIO_Init+0x204>
 8001e4a:	2307      	movs	r3, #7
 8001e4c:	e006      	b.n	8001e5c <HAL_GPIO_Init+0x204>
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e004      	b.n	8001e5c <HAL_GPIO_Init+0x204>
 8001e52:	2302      	movs	r3, #2
 8001e54:	e002      	b.n	8001e5c <HAL_GPIO_Init+0x204>
 8001e56:	2301      	movs	r3, #1
 8001e58:	e000      	b.n	8001e5c <HAL_GPIO_Init+0x204>
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	69fa      	ldr	r2, [r7, #28]
 8001e5e:	f002 0203 	and.w	r2, r2, #3
 8001e62:	0092      	lsls	r2, r2, #2
 8001e64:	4093      	lsls	r3, r2
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e6c:	4935      	ldr	r1, [pc, #212]	@ (8001f44 <HAL_GPIO_Init+0x2ec>)
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	089b      	lsrs	r3, r3, #2
 8001e72:	3302      	adds	r3, #2
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e7a:	4b38      	ldr	r3, [pc, #224]	@ (8001f5c <HAL_GPIO_Init+0x304>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	43db      	mvns	r3, r3
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	4013      	ands	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e9e:	4a2f      	ldr	r2, [pc, #188]	@ (8001f5c <HAL_GPIO_Init+0x304>)
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ea4:	4b2d      	ldr	r3, [pc, #180]	@ (8001f5c <HAL_GPIO_Init+0x304>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ec8:	4a24      	ldr	r2, [pc, #144]	@ (8001f5c <HAL_GPIO_Init+0x304>)
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ece:	4b23      	ldr	r3, [pc, #140]	@ (8001f5c <HAL_GPIO_Init+0x304>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	43db      	mvns	r3, r3
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	4013      	ands	r3, r2
 8001edc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001eea:	69ba      	ldr	r2, [r7, #24]
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ef2:	4a1a      	ldr	r2, [pc, #104]	@ (8001f5c <HAL_GPIO_Init+0x304>)
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ef8:	4b18      	ldr	r3, [pc, #96]	@ (8001f5c <HAL_GPIO_Init+0x304>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	69ba      	ldr	r2, [r7, #24]
 8001f04:	4013      	ands	r3, r2
 8001f06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f1c:	4a0f      	ldr	r2, [pc, #60]	@ (8001f5c <HAL_GPIO_Init+0x304>)
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	3301      	adds	r3, #1
 8001f26:	61fb      	str	r3, [r7, #28]
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	2b0f      	cmp	r3, #15
 8001f2c:	f67f aea2 	bls.w	8001c74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f30:	bf00      	nop
 8001f32:	bf00      	nop
 8001f34:	3724      	adds	r7, #36	@ 0x24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	40023800 	.word	0x40023800
 8001f44:	40013800 	.word	0x40013800
 8001f48:	40020000 	.word	0x40020000
 8001f4c:	40020400 	.word	0x40020400
 8001f50:	40020800 	.word	0x40020800
 8001f54:	40020c00 	.word	0x40020c00
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	40013c00 	.word	0x40013c00

08001f60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	807b      	strh	r3, [r7, #2]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f70:	787b      	ldrb	r3, [r7, #1]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d003      	beq.n	8001f7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f76:	887a      	ldrh	r2, [r7, #2]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f7c:	e003      	b.n	8001f86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f7e:	887b      	ldrh	r3, [r7, #2]
 8001f80:	041a      	lsls	r2, r3, #16
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	619a      	str	r2, [r3, #24]
}
 8001f86:	bf00      	nop
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
	...

08001f94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d101      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e267      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d075      	beq.n	800209e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001fb2:	4b88      	ldr	r3, [pc, #544]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f003 030c 	and.w	r3, r3, #12
 8001fba:	2b04      	cmp	r3, #4
 8001fbc:	d00c      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fbe:	4b85      	ldr	r3, [pc, #532]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001fc6:	2b08      	cmp	r3, #8
 8001fc8:	d112      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fca:	4b82      	ldr	r3, [pc, #520]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001fd6:	d10b      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fd8:	4b7e      	ldr	r3, [pc, #504]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d05b      	beq.n	800209c <HAL_RCC_OscConfig+0x108>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d157      	bne.n	800209c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e242      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ff8:	d106      	bne.n	8002008 <HAL_RCC_OscConfig+0x74>
 8001ffa:	4b76      	ldr	r3, [pc, #472]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a75      	ldr	r2, [pc, #468]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002004:	6013      	str	r3, [r2, #0]
 8002006:	e01d      	b.n	8002044 <HAL_RCC_OscConfig+0xb0>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002010:	d10c      	bne.n	800202c <HAL_RCC_OscConfig+0x98>
 8002012:	4b70      	ldr	r3, [pc, #448]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a6f      	ldr	r2, [pc, #444]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002018:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	4b6d      	ldr	r3, [pc, #436]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a6c      	ldr	r2, [pc, #432]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002024:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002028:	6013      	str	r3, [r2, #0]
 800202a:	e00b      	b.n	8002044 <HAL_RCC_OscConfig+0xb0>
 800202c:	4b69      	ldr	r3, [pc, #420]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a68      	ldr	r2, [pc, #416]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002032:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002036:	6013      	str	r3, [r2, #0]
 8002038:	4b66      	ldr	r3, [pc, #408]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a65      	ldr	r2, [pc, #404]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 800203e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d013      	beq.n	8002074 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204c:	f7ff fc30 	bl	80018b0 <HAL_GetTick>
 8002050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002052:	e008      	b.n	8002066 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002054:	f7ff fc2c 	bl	80018b0 <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b64      	cmp	r3, #100	@ 0x64
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e207      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002066:	4b5b      	ldr	r3, [pc, #364]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d0f0      	beq.n	8002054 <HAL_RCC_OscConfig+0xc0>
 8002072:	e014      	b.n	800209e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002074:	f7ff fc1c 	bl	80018b0 <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800207c:	f7ff fc18 	bl	80018b0 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b64      	cmp	r3, #100	@ 0x64
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e1f3      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800208e:	4b51      	ldr	r3, [pc, #324]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1f0      	bne.n	800207c <HAL_RCC_OscConfig+0xe8>
 800209a:	e000      	b.n	800209e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d063      	beq.n	8002172 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80020aa:	4b4a      	ldr	r3, [pc, #296]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f003 030c 	and.w	r3, r3, #12
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d00b      	beq.n	80020ce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020b6:	4b47      	ldr	r3, [pc, #284]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80020be:	2b08      	cmp	r3, #8
 80020c0:	d11c      	bne.n	80020fc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020c2:	4b44      	ldr	r3, [pc, #272]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d116      	bne.n	80020fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020ce:	4b41      	ldr	r3, [pc, #260]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d005      	beq.n	80020e6 <HAL_RCC_OscConfig+0x152>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d001      	beq.n	80020e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e1c7      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020e6:	4b3b      	ldr	r3, [pc, #236]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	691b      	ldr	r3, [r3, #16]
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	4937      	ldr	r1, [pc, #220]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020fa:	e03a      	b.n	8002172 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d020      	beq.n	8002146 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002104:	4b34      	ldr	r3, [pc, #208]	@ (80021d8 <HAL_RCC_OscConfig+0x244>)
 8002106:	2201      	movs	r2, #1
 8002108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210a:	f7ff fbd1 	bl	80018b0 <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002110:	e008      	b.n	8002124 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002112:	f7ff fbcd 	bl	80018b0 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e1a8      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002124:	4b2b      	ldr	r3, [pc, #172]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0f0      	beq.n	8002112 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002130:	4b28      	ldr	r3, [pc, #160]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	691b      	ldr	r3, [r3, #16]
 800213c:	00db      	lsls	r3, r3, #3
 800213e:	4925      	ldr	r1, [pc, #148]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002140:	4313      	orrs	r3, r2
 8002142:	600b      	str	r3, [r1, #0]
 8002144:	e015      	b.n	8002172 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002146:	4b24      	ldr	r3, [pc, #144]	@ (80021d8 <HAL_RCC_OscConfig+0x244>)
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800214c:	f7ff fbb0 	bl	80018b0 <HAL_GetTick>
 8002150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002152:	e008      	b.n	8002166 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002154:	f7ff fbac 	bl	80018b0 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e187      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002166:	4b1b      	ldr	r3, [pc, #108]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1f0      	bne.n	8002154 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0308 	and.w	r3, r3, #8
 800217a:	2b00      	cmp	r3, #0
 800217c:	d036      	beq.n	80021ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d016      	beq.n	80021b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002186:	4b15      	ldr	r3, [pc, #84]	@ (80021dc <HAL_RCC_OscConfig+0x248>)
 8002188:	2201      	movs	r2, #1
 800218a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800218c:	f7ff fb90 	bl	80018b0 <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002194:	f7ff fb8c 	bl	80018b0 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e167      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021a6:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <HAL_RCC_OscConfig+0x240>)
 80021a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d0f0      	beq.n	8002194 <HAL_RCC_OscConfig+0x200>
 80021b2:	e01b      	b.n	80021ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021b4:	4b09      	ldr	r3, [pc, #36]	@ (80021dc <HAL_RCC_OscConfig+0x248>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ba:	f7ff fb79 	bl	80018b0 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021c0:	e00e      	b.n	80021e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021c2:	f7ff fb75 	bl	80018b0 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d907      	bls.n	80021e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e150      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
 80021d4:	40023800 	.word	0x40023800
 80021d8:	42470000 	.word	0x42470000
 80021dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e0:	4b88      	ldr	r3, [pc, #544]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 80021e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1ea      	bne.n	80021c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0304 	and.w	r3, r3, #4
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	f000 8097 	beq.w	8002328 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021fa:	2300      	movs	r3, #0
 80021fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021fe:	4b81      	ldr	r3, [pc, #516]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d10f      	bne.n	800222a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	60bb      	str	r3, [r7, #8]
 800220e:	4b7d      	ldr	r3, [pc, #500]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	4a7c      	ldr	r2, [pc, #496]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002218:	6413      	str	r3, [r2, #64]	@ 0x40
 800221a:	4b7a      	ldr	r3, [pc, #488]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002222:	60bb      	str	r3, [r7, #8]
 8002224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002226:	2301      	movs	r3, #1
 8002228:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800222a:	4b77      	ldr	r3, [pc, #476]	@ (8002408 <HAL_RCC_OscConfig+0x474>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002232:	2b00      	cmp	r3, #0
 8002234:	d118      	bne.n	8002268 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002236:	4b74      	ldr	r3, [pc, #464]	@ (8002408 <HAL_RCC_OscConfig+0x474>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a73      	ldr	r2, [pc, #460]	@ (8002408 <HAL_RCC_OscConfig+0x474>)
 800223c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002240:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002242:	f7ff fb35 	bl	80018b0 <HAL_GetTick>
 8002246:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002248:	e008      	b.n	800225c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800224a:	f7ff fb31 	bl	80018b0 <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	2b02      	cmp	r3, #2
 8002256:	d901      	bls.n	800225c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e10c      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800225c:	4b6a      	ldr	r3, [pc, #424]	@ (8002408 <HAL_RCC_OscConfig+0x474>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002264:	2b00      	cmp	r3, #0
 8002266:	d0f0      	beq.n	800224a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d106      	bne.n	800227e <HAL_RCC_OscConfig+0x2ea>
 8002270:	4b64      	ldr	r3, [pc, #400]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002274:	4a63      	ldr	r2, [pc, #396]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002276:	f043 0301 	orr.w	r3, r3, #1
 800227a:	6713      	str	r3, [r2, #112]	@ 0x70
 800227c:	e01c      	b.n	80022b8 <HAL_RCC_OscConfig+0x324>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	2b05      	cmp	r3, #5
 8002284:	d10c      	bne.n	80022a0 <HAL_RCC_OscConfig+0x30c>
 8002286:	4b5f      	ldr	r3, [pc, #380]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800228a:	4a5e      	ldr	r2, [pc, #376]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 800228c:	f043 0304 	orr.w	r3, r3, #4
 8002290:	6713      	str	r3, [r2, #112]	@ 0x70
 8002292:	4b5c      	ldr	r3, [pc, #368]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002296:	4a5b      	ldr	r2, [pc, #364]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002298:	f043 0301 	orr.w	r3, r3, #1
 800229c:	6713      	str	r3, [r2, #112]	@ 0x70
 800229e:	e00b      	b.n	80022b8 <HAL_RCC_OscConfig+0x324>
 80022a0:	4b58      	ldr	r3, [pc, #352]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 80022a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022a4:	4a57      	ldr	r2, [pc, #348]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 80022a6:	f023 0301 	bic.w	r3, r3, #1
 80022aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80022ac:	4b55      	ldr	r3, [pc, #340]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 80022ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022b0:	4a54      	ldr	r2, [pc, #336]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 80022b2:	f023 0304 	bic.w	r3, r3, #4
 80022b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d015      	beq.n	80022ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022c0:	f7ff faf6 	bl	80018b0 <HAL_GetTick>
 80022c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022c6:	e00a      	b.n	80022de <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022c8:	f7ff faf2 	bl	80018b0 <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e0cb      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022de:	4b49      	ldr	r3, [pc, #292]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 80022e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022e2:	f003 0302 	and.w	r3, r3, #2
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0ee      	beq.n	80022c8 <HAL_RCC_OscConfig+0x334>
 80022ea:	e014      	b.n	8002316 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ec:	f7ff fae0 	bl	80018b0 <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022f2:	e00a      	b.n	800230a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022f4:	f7ff fadc 	bl	80018b0 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002302:	4293      	cmp	r3, r2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e0b5      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800230a:	4b3e      	ldr	r3, [pc, #248]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 800230c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1ee      	bne.n	80022f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002316:	7dfb      	ldrb	r3, [r7, #23]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d105      	bne.n	8002328 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800231c:	4b39      	ldr	r3, [pc, #228]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 800231e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002320:	4a38      	ldr	r2, [pc, #224]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002322:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002326:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 80a1 	beq.w	8002474 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002332:	4b34      	ldr	r3, [pc, #208]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f003 030c 	and.w	r3, r3, #12
 800233a:	2b08      	cmp	r3, #8
 800233c:	d05c      	beq.n	80023f8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	2b02      	cmp	r3, #2
 8002344:	d141      	bne.n	80023ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002346:	4b31      	ldr	r3, [pc, #196]	@ (800240c <HAL_RCC_OscConfig+0x478>)
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234c:	f7ff fab0 	bl	80018b0 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002354:	f7ff faac 	bl	80018b0 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e087      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002366:	4b27      	ldr	r3, [pc, #156]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1f0      	bne.n	8002354 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	69da      	ldr	r2, [r3, #28]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	431a      	orrs	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002380:	019b      	lsls	r3, r3, #6
 8002382:	431a      	orrs	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002388:	085b      	lsrs	r3, r3, #1
 800238a:	3b01      	subs	r3, #1
 800238c:	041b      	lsls	r3, r3, #16
 800238e:	431a      	orrs	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002394:	061b      	lsls	r3, r3, #24
 8002396:	491b      	ldr	r1, [pc, #108]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 8002398:	4313      	orrs	r3, r2
 800239a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800239c:	4b1b      	ldr	r3, [pc, #108]	@ (800240c <HAL_RCC_OscConfig+0x478>)
 800239e:	2201      	movs	r2, #1
 80023a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a2:	f7ff fa85 	bl	80018b0 <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023a8:	e008      	b.n	80023bc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023aa:	f7ff fa81 	bl	80018b0 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e05c      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023bc:	4b11      	ldr	r3, [pc, #68]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0f0      	beq.n	80023aa <HAL_RCC_OscConfig+0x416>
 80023c8:	e054      	b.n	8002474 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023ca:	4b10      	ldr	r3, [pc, #64]	@ (800240c <HAL_RCC_OscConfig+0x478>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d0:	f7ff fa6e 	bl	80018b0 <HAL_GetTick>
 80023d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023d6:	e008      	b.n	80023ea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d8:	f7ff fa6a 	bl	80018b0 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e045      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023ea:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <HAL_RCC_OscConfig+0x470>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1f0      	bne.n	80023d8 <HAL_RCC_OscConfig+0x444>
 80023f6:	e03d      	b.n	8002474 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d107      	bne.n	8002410 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e038      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
 8002404:	40023800 	.word	0x40023800
 8002408:	40007000 	.word	0x40007000
 800240c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002410:	4b1b      	ldr	r3, [pc, #108]	@ (8002480 <HAL_RCC_OscConfig+0x4ec>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d028      	beq.n	8002470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002428:	429a      	cmp	r2, r3
 800242a:	d121      	bne.n	8002470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002436:	429a      	cmp	r2, r3
 8002438:	d11a      	bne.n	8002470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800243a:	68fa      	ldr	r2, [r7, #12]
 800243c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002440:	4013      	ands	r3, r2
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002446:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002448:	4293      	cmp	r3, r2
 800244a:	d111      	bne.n	8002470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002456:	085b      	lsrs	r3, r3, #1
 8002458:	3b01      	subs	r3, #1
 800245a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800245c:	429a      	cmp	r2, r3
 800245e:	d107      	bne.n	8002470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800246a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800246c:	429a      	cmp	r2, r3
 800246e:	d001      	beq.n	8002474 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e000      	b.n	8002476 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3718      	adds	r7, #24
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	40023800 	.word	0x40023800

08002484 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d101      	bne.n	8002498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e0cc      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002498:	4b68      	ldr	r3, [pc, #416]	@ (800263c <HAL_RCC_ClockConfig+0x1b8>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0307 	and.w	r3, r3, #7
 80024a0:	683a      	ldr	r2, [r7, #0]
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d90c      	bls.n	80024c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024a6:	4b65      	ldr	r3, [pc, #404]	@ (800263c <HAL_RCC_ClockConfig+0x1b8>)
 80024a8:	683a      	ldr	r2, [r7, #0]
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ae:	4b63      	ldr	r3, [pc, #396]	@ (800263c <HAL_RCC_ClockConfig+0x1b8>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	683a      	ldr	r2, [r7, #0]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d001      	beq.n	80024c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e0b8      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d020      	beq.n	800250e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0304 	and.w	r3, r3, #4
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d005      	beq.n	80024e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024d8:	4b59      	ldr	r3, [pc, #356]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	4a58      	ldr	r2, [pc, #352]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 80024de:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80024e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0308 	and.w	r3, r3, #8
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d005      	beq.n	80024fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024f0:	4b53      	ldr	r3, [pc, #332]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	4a52      	ldr	r2, [pc, #328]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 80024f6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80024fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024fc:	4b50      	ldr	r3, [pc, #320]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	494d      	ldr	r1, [pc, #308]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 800250a:	4313      	orrs	r3, r2
 800250c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b00      	cmp	r3, #0
 8002518:	d044      	beq.n	80025a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d107      	bne.n	8002532 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002522:	4b47      	ldr	r3, [pc, #284]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d119      	bne.n	8002562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e07f      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	2b02      	cmp	r3, #2
 8002538:	d003      	beq.n	8002542 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800253e:	2b03      	cmp	r3, #3
 8002540:	d107      	bne.n	8002552 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002542:	4b3f      	ldr	r3, [pc, #252]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d109      	bne.n	8002562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e06f      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002552:	4b3b      	ldr	r3, [pc, #236]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e067      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002562:	4b37      	ldr	r3, [pc, #220]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	f023 0203 	bic.w	r2, r3, #3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	4934      	ldr	r1, [pc, #208]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 8002570:	4313      	orrs	r3, r2
 8002572:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002574:	f7ff f99c 	bl	80018b0 <HAL_GetTick>
 8002578:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800257a:	e00a      	b.n	8002592 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800257c:	f7ff f998 	bl	80018b0 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	f241 3288 	movw	r2, #5000	@ 0x1388
 800258a:	4293      	cmp	r3, r2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e04f      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002592:	4b2b      	ldr	r3, [pc, #172]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 020c 	and.w	r2, r3, #12
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d1eb      	bne.n	800257c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025a4:	4b25      	ldr	r3, [pc, #148]	@ (800263c <HAL_RCC_ClockConfig+0x1b8>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	683a      	ldr	r2, [r7, #0]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d20c      	bcs.n	80025cc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025b2:	4b22      	ldr	r3, [pc, #136]	@ (800263c <HAL_RCC_ClockConfig+0x1b8>)
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	b2d2      	uxtb	r2, r2
 80025b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ba:	4b20      	ldr	r3, [pc, #128]	@ (800263c <HAL_RCC_ClockConfig+0x1b8>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0307 	and.w	r3, r3, #7
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d001      	beq.n	80025cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e032      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0304 	and.w	r3, r3, #4
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d008      	beq.n	80025ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025d8:	4b19      	ldr	r3, [pc, #100]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	4916      	ldr	r1, [pc, #88]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0308 	and.w	r3, r3, #8
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d009      	beq.n	800260a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025f6:	4b12      	ldr	r3, [pc, #72]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	490e      	ldr	r1, [pc, #56]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 8002606:	4313      	orrs	r3, r2
 8002608:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800260a:	f000 f821 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 800260e:	4602      	mov	r2, r0
 8002610:	4b0b      	ldr	r3, [pc, #44]	@ (8002640 <HAL_RCC_ClockConfig+0x1bc>)
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	091b      	lsrs	r3, r3, #4
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	490a      	ldr	r1, [pc, #40]	@ (8002644 <HAL_RCC_ClockConfig+0x1c0>)
 800261c:	5ccb      	ldrb	r3, [r1, r3]
 800261e:	fa22 f303 	lsr.w	r3, r2, r3
 8002622:	4a09      	ldr	r2, [pc, #36]	@ (8002648 <HAL_RCC_ClockConfig+0x1c4>)
 8002624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002626:	4b09      	ldr	r3, [pc, #36]	@ (800264c <HAL_RCC_ClockConfig+0x1c8>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff f8fc 	bl	8001828 <HAL_InitTick>

  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	40023c00 	.word	0x40023c00
 8002640:	40023800 	.word	0x40023800
 8002644:	0800579c 	.word	0x0800579c
 8002648:	20000108 	.word	0x20000108
 800264c:	2000010c 	.word	0x2000010c

08002650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002654:	b090      	sub	sp, #64	@ 0x40
 8002656:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002658:	2300      	movs	r3, #0
 800265a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800265c:	2300      	movs	r3, #0
 800265e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002660:	2300      	movs	r3, #0
 8002662:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002664:	2300      	movs	r3, #0
 8002666:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002668:	4b59      	ldr	r3, [pc, #356]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f003 030c 	and.w	r3, r3, #12
 8002670:	2b08      	cmp	r3, #8
 8002672:	d00d      	beq.n	8002690 <HAL_RCC_GetSysClockFreq+0x40>
 8002674:	2b08      	cmp	r3, #8
 8002676:	f200 80a1 	bhi.w	80027bc <HAL_RCC_GetSysClockFreq+0x16c>
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <HAL_RCC_GetSysClockFreq+0x34>
 800267e:	2b04      	cmp	r3, #4
 8002680:	d003      	beq.n	800268a <HAL_RCC_GetSysClockFreq+0x3a>
 8002682:	e09b      	b.n	80027bc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002684:	4b53      	ldr	r3, [pc, #332]	@ (80027d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002686:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002688:	e09b      	b.n	80027c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800268a:	4b53      	ldr	r3, [pc, #332]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800268c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800268e:	e098      	b.n	80027c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002690:	4b4f      	ldr	r3, [pc, #316]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002698:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800269a:	4b4d      	ldr	r3, [pc, #308]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d028      	beq.n	80026f8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026a6:	4b4a      	ldr	r3, [pc, #296]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	099b      	lsrs	r3, r3, #6
 80026ac:	2200      	movs	r2, #0
 80026ae:	623b      	str	r3, [r7, #32]
 80026b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80026b2:	6a3b      	ldr	r3, [r7, #32]
 80026b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80026b8:	2100      	movs	r1, #0
 80026ba:	4b47      	ldr	r3, [pc, #284]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80026bc:	fb03 f201 	mul.w	r2, r3, r1
 80026c0:	2300      	movs	r3, #0
 80026c2:	fb00 f303 	mul.w	r3, r0, r3
 80026c6:	4413      	add	r3, r2
 80026c8:	4a43      	ldr	r2, [pc, #268]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80026ca:	fba0 1202 	umull	r1, r2, r0, r2
 80026ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026d0:	460a      	mov	r2, r1
 80026d2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80026d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026d6:	4413      	add	r3, r2
 80026d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026dc:	2200      	movs	r2, #0
 80026de:	61bb      	str	r3, [r7, #24]
 80026e0:	61fa      	str	r2, [r7, #28]
 80026e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80026ea:	f7fd fdd1 	bl	8000290 <__aeabi_uldivmod>
 80026ee:	4602      	mov	r2, r0
 80026f0:	460b      	mov	r3, r1
 80026f2:	4613      	mov	r3, r2
 80026f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026f6:	e053      	b.n	80027a0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026f8:	4b35      	ldr	r3, [pc, #212]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	099b      	lsrs	r3, r3, #6
 80026fe:	2200      	movs	r2, #0
 8002700:	613b      	str	r3, [r7, #16]
 8002702:	617a      	str	r2, [r7, #20]
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800270a:	f04f 0b00 	mov.w	fp, #0
 800270e:	4652      	mov	r2, sl
 8002710:	465b      	mov	r3, fp
 8002712:	f04f 0000 	mov.w	r0, #0
 8002716:	f04f 0100 	mov.w	r1, #0
 800271a:	0159      	lsls	r1, r3, #5
 800271c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002720:	0150      	lsls	r0, r2, #5
 8002722:	4602      	mov	r2, r0
 8002724:	460b      	mov	r3, r1
 8002726:	ebb2 080a 	subs.w	r8, r2, sl
 800272a:	eb63 090b 	sbc.w	r9, r3, fp
 800272e:	f04f 0200 	mov.w	r2, #0
 8002732:	f04f 0300 	mov.w	r3, #0
 8002736:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800273a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800273e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002742:	ebb2 0408 	subs.w	r4, r2, r8
 8002746:	eb63 0509 	sbc.w	r5, r3, r9
 800274a:	f04f 0200 	mov.w	r2, #0
 800274e:	f04f 0300 	mov.w	r3, #0
 8002752:	00eb      	lsls	r3, r5, #3
 8002754:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002758:	00e2      	lsls	r2, r4, #3
 800275a:	4614      	mov	r4, r2
 800275c:	461d      	mov	r5, r3
 800275e:	eb14 030a 	adds.w	r3, r4, sl
 8002762:	603b      	str	r3, [r7, #0]
 8002764:	eb45 030b 	adc.w	r3, r5, fp
 8002768:	607b      	str	r3, [r7, #4]
 800276a:	f04f 0200 	mov.w	r2, #0
 800276e:	f04f 0300 	mov.w	r3, #0
 8002772:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002776:	4629      	mov	r1, r5
 8002778:	028b      	lsls	r3, r1, #10
 800277a:	4621      	mov	r1, r4
 800277c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002780:	4621      	mov	r1, r4
 8002782:	028a      	lsls	r2, r1, #10
 8002784:	4610      	mov	r0, r2
 8002786:	4619      	mov	r1, r3
 8002788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800278a:	2200      	movs	r2, #0
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	60fa      	str	r2, [r7, #12]
 8002790:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002794:	f7fd fd7c 	bl	8000290 <__aeabi_uldivmod>
 8002798:	4602      	mov	r2, r0
 800279a:	460b      	mov	r3, r1
 800279c:	4613      	mov	r3, r2
 800279e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80027a0:	4b0b      	ldr	r3, [pc, #44]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	0c1b      	lsrs	r3, r3, #16
 80027a6:	f003 0303 	and.w	r3, r3, #3
 80027aa:	3301      	adds	r3, #1
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80027b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80027b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80027ba:	e002      	b.n	80027c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027bc:	4b05      	ldr	r3, [pc, #20]	@ (80027d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80027be:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80027c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3740      	adds	r7, #64	@ 0x40
 80027c8:	46bd      	mov	sp, r7
 80027ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027ce:	bf00      	nop
 80027d0:	40023800 	.word	0x40023800
 80027d4:	00f42400 	.word	0x00f42400
 80027d8:	017d7840 	.word	0x017d7840

080027dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027e0:	4b03      	ldr	r3, [pc, #12]	@ (80027f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80027e2:	681b      	ldr	r3, [r3, #0]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	20000108 	.word	0x20000108

080027f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027f8:	f7ff fff0 	bl	80027dc <HAL_RCC_GetHCLKFreq>
 80027fc:	4602      	mov	r2, r0
 80027fe:	4b05      	ldr	r3, [pc, #20]	@ (8002814 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	0a9b      	lsrs	r3, r3, #10
 8002804:	f003 0307 	and.w	r3, r3, #7
 8002808:	4903      	ldr	r1, [pc, #12]	@ (8002818 <HAL_RCC_GetPCLK1Freq+0x24>)
 800280a:	5ccb      	ldrb	r3, [r1, r3]
 800280c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002810:	4618      	mov	r0, r3
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40023800 	.word	0x40023800
 8002818:	080057ac 	.word	0x080057ac

0800281c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002820:	f7ff ffdc 	bl	80027dc <HAL_RCC_GetHCLKFreq>
 8002824:	4602      	mov	r2, r0
 8002826:	4b05      	ldr	r3, [pc, #20]	@ (800283c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	0b5b      	lsrs	r3, r3, #13
 800282c:	f003 0307 	and.w	r3, r3, #7
 8002830:	4903      	ldr	r1, [pc, #12]	@ (8002840 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002832:	5ccb      	ldrb	r3, [r1, r3]
 8002834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002838:	4618      	mov	r0, r3
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40023800 	.word	0x40023800
 8002840:	080057ac 	.word	0x080057ac

08002844 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e07b      	b.n	800294e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285a:	2b00      	cmp	r3, #0
 800285c:	d108      	bne.n	8002870 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002866:	d009      	beq.n	800287c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	61da      	str	r2, [r3, #28]
 800286e:	e005      	b.n	800287c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002888:	b2db      	uxtb	r3, r3
 800288a:	2b00      	cmp	r3, #0
 800288c:	d106      	bne.n	800289c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7fe fe1a 	bl	80014d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2202      	movs	r2, #2
 80028a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80028c4:	431a      	orrs	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028ce:	431a      	orrs	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	f003 0302 	and.w	r3, r3, #2
 80028d8:	431a      	orrs	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028ec:	431a      	orrs	r2, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	69db      	ldr	r3, [r3, #28]
 80028f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002900:	ea42 0103 	orr.w	r1, r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002908:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	0c1b      	lsrs	r3, r3, #16
 800291a:	f003 0104 	and.w	r1, r3, #4
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002922:	f003 0210 	and.w	r2, r3, #16
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	430a      	orrs	r2, r1
 800292c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	69da      	ldr	r2, [r3, #28]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800293c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b088      	sub	sp, #32
 800295a:	af00      	add	r7, sp, #0
 800295c:	60f8      	str	r0, [r7, #12]
 800295e:	60b9      	str	r1, [r7, #8]
 8002960:	603b      	str	r3, [r7, #0]
 8002962:	4613      	mov	r3, r2
 8002964:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002966:	f7fe ffa3 	bl	80018b0 <HAL_GetTick>
 800296a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800296c:	88fb      	ldrh	r3, [r7, #6]
 800296e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b01      	cmp	r3, #1
 800297a:	d001      	beq.n	8002980 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800297c:	2302      	movs	r3, #2
 800297e:	e12a      	b.n	8002bd6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d002      	beq.n	800298c <HAL_SPI_Transmit+0x36>
 8002986:	88fb      	ldrh	r3, [r7, #6]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e122      	b.n	8002bd6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002996:	2b01      	cmp	r3, #1
 8002998:	d101      	bne.n	800299e <HAL_SPI_Transmit+0x48>
 800299a:	2302      	movs	r3, #2
 800299c:	e11b      	b.n	8002bd6 <HAL_SPI_Transmit+0x280>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2203      	movs	r2, #3
 80029aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	68ba      	ldr	r2, [r7, #8]
 80029b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	88fa      	ldrh	r2, [r7, #6]
 80029be:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	88fa      	ldrh	r2, [r7, #6]
 80029c4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2200      	movs	r2, #0
 80029d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2200      	movs	r2, #0
 80029dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029ec:	d10f      	bne.n	8002a0e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a0c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a18:	2b40      	cmp	r3, #64	@ 0x40
 8002a1a:	d007      	beq.n	8002a2c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a2a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a34:	d152      	bne.n	8002adc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d002      	beq.n	8002a44 <HAL_SPI_Transmit+0xee>
 8002a3e:	8b7b      	ldrh	r3, [r7, #26]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d145      	bne.n	8002ad0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a48:	881a      	ldrh	r2, [r3, #0]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a54:	1c9a      	adds	r2, r3, #2
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	3b01      	subs	r3, #1
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a68:	e032      	b.n	8002ad0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d112      	bne.n	8002a9e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7c:	881a      	ldrh	r2, [r3, #0]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a88:	1c9a      	adds	r2, r3, #2
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	3b01      	subs	r3, #1
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002a9c:	e018      	b.n	8002ad0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a9e:	f7fe ff07 	bl	80018b0 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	683a      	ldr	r2, [r7, #0]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d803      	bhi.n	8002ab6 <HAL_SPI_Transmit+0x160>
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ab4:	d102      	bne.n	8002abc <HAL_SPI_Transmit+0x166>
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d109      	bne.n	8002ad0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e082      	b.n	8002bd6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1c7      	bne.n	8002a6a <HAL_SPI_Transmit+0x114>
 8002ada:	e053      	b.n	8002b84 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d002      	beq.n	8002aea <HAL_SPI_Transmit+0x194>
 8002ae4:	8b7b      	ldrh	r3, [r7, #26]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d147      	bne.n	8002b7a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	330c      	adds	r3, #12
 8002af4:	7812      	ldrb	r2, [r2, #0]
 8002af6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afc:	1c5a      	adds	r2, r3, #1
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002b10:	e033      	b.n	8002b7a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d113      	bne.n	8002b48 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	330c      	adds	r3, #12
 8002b2a:	7812      	ldrb	r2, [r2, #0]
 8002b2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b32:	1c5a      	adds	r2, r3, #1
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	b29a      	uxth	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002b46:	e018      	b.n	8002b7a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b48:	f7fe feb2 	bl	80018b0 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d803      	bhi.n	8002b60 <HAL_SPI_Transmit+0x20a>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b5e:	d102      	bne.n	8002b66 <HAL_SPI_Transmit+0x210>
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d109      	bne.n	8002b7a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e02d      	b.n	8002bd6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1c6      	bne.n	8002b12 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b84:	69fa      	ldr	r2, [r7, #28]
 8002b86:	6839      	ldr	r1, [r7, #0]
 8002b88:	68f8      	ldr	r0, [r7, #12]
 8002b8a:	f000 f8b1 	bl	8002cf0 <SPI_EndRxTxTransaction>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d002      	beq.n	8002b9a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2220      	movs	r2, #32
 8002b98:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d10a      	bne.n	8002bb8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	617b      	str	r3, [r7, #20]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e000      	b.n	8002bd6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
  }
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3720      	adds	r7, #32
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
	...

08002be0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b088      	sub	sp, #32
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	603b      	str	r3, [r7, #0]
 8002bec:	4613      	mov	r3, r2
 8002bee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002bf0:	f7fe fe5e 	bl	80018b0 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bf8:	1a9b      	subs	r3, r3, r2
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c00:	f7fe fe56 	bl	80018b0 <HAL_GetTick>
 8002c04:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002c06:	4b39      	ldr	r3, [pc, #228]	@ (8002cec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	015b      	lsls	r3, r3, #5
 8002c0c:	0d1b      	lsrs	r3, r3, #20
 8002c0e:	69fa      	ldr	r2, [r7, #28]
 8002c10:	fb02 f303 	mul.w	r3, r2, r3
 8002c14:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c16:	e054      	b.n	8002cc2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c1e:	d050      	beq.n	8002cc2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c20:	f7fe fe46 	bl	80018b0 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	69fa      	ldr	r2, [r7, #28]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d902      	bls.n	8002c36 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d13d      	bne.n	8002cb2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	685a      	ldr	r2, [r3, #4]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002c44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c4e:	d111      	bne.n	8002c74 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c58:	d004      	beq.n	8002c64 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c62:	d107      	bne.n	8002c74 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c7c:	d10f      	bne.n	8002c9e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e017      	b.n	8002ce2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	4013      	ands	r3, r2
 8002ccc:	68ba      	ldr	r2, [r7, #8]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	bf0c      	ite	eq
 8002cd2:	2301      	moveq	r3, #1
 8002cd4:	2300      	movne	r3, #0
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	461a      	mov	r2, r3
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d19b      	bne.n	8002c18 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3720      	adds	r7, #32
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000108 	.word	0x20000108

08002cf0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b088      	sub	sp, #32
 8002cf4:	af02      	add	r7, sp, #8
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	60b9      	str	r1, [r7, #8]
 8002cfa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	9300      	str	r3, [sp, #0]
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2201      	movs	r2, #1
 8002d04:	2102      	movs	r1, #2
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f7ff ff6a 	bl	8002be0 <SPI_WaitFlagStateUntilTimeout>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d007      	beq.n	8002d22 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d16:	f043 0220 	orr.w	r2, r3, #32
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e032      	b.n	8002d88 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002d22:	4b1b      	ldr	r3, [pc, #108]	@ (8002d90 <SPI_EndRxTxTransaction+0xa0>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a1b      	ldr	r2, [pc, #108]	@ (8002d94 <SPI_EndRxTxTransaction+0xa4>)
 8002d28:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2c:	0d5b      	lsrs	r3, r3, #21
 8002d2e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d32:	fb02 f303 	mul.w	r3, r2, r3
 8002d36:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d40:	d112      	bne.n	8002d68 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	2180      	movs	r1, #128	@ 0x80
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	f7ff ff47 	bl	8002be0 <SPI_WaitFlagStateUntilTimeout>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d016      	beq.n	8002d86 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d5c:	f043 0220 	orr.w	r2, r3, #32
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e00f      	b.n	8002d88 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00a      	beq.n	8002d84 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	3b01      	subs	r3, #1
 8002d72:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d7e:	2b80      	cmp	r3, #128	@ 0x80
 8002d80:	d0f2      	beq.n	8002d68 <SPI_EndRxTxTransaction+0x78>
 8002d82:	e000      	b.n	8002d86 <SPI_EndRxTxTransaction+0x96>
        break;
 8002d84:	bf00      	nop
  }

  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3718      	adds	r7, #24
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	20000108 	.word	0x20000108
 8002d94:	165e9f81 	.word	0x165e9f81

08002d98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d101      	bne.n	8002daa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e042      	b.n	8002e30 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d106      	bne.n	8002dc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7fe fbce 	bl	8001560 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2224      	movs	r2, #36	@ 0x24
 8002dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68da      	ldr	r2, [r3, #12]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002dda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 fdf3 	bl	80039c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	691a      	ldr	r2, [r3, #16]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002df0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	695a      	ldr	r2, [r3, #20]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68da      	ldr	r2, [r3, #12]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2220      	movs	r2, #32
 8002e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2220      	movs	r2, #32
 8002e24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b08a      	sub	sp, #40	@ 0x28
 8002e3c:	af02      	add	r7, sp, #8
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	4613      	mov	r3, r2
 8002e46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	2b20      	cmp	r3, #32
 8002e56:	d175      	bne.n	8002f44 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d002      	beq.n	8002e64 <HAL_UART_Transmit+0x2c>
 8002e5e:	88fb      	ldrh	r3, [r7, #6]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e06e      	b.n	8002f46 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2221      	movs	r2, #33	@ 0x21
 8002e72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e76:	f7fe fd1b 	bl	80018b0 <HAL_GetTick>
 8002e7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	88fa      	ldrh	r2, [r7, #6]
 8002e80:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	88fa      	ldrh	r2, [r7, #6]
 8002e86:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e90:	d108      	bne.n	8002ea4 <HAL_UART_Transmit+0x6c>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d104      	bne.n	8002ea4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	61bb      	str	r3, [r7, #24]
 8002ea2:	e003      	b.n	8002eac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002eac:	e02e      	b.n	8002f0c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	2180      	movs	r1, #128	@ 0x80
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f000 fb55 	bl	8003568 <UART_WaitOnFlagUntilTimeout>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d005      	beq.n	8002ed0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2220      	movs	r2, #32
 8002ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e03a      	b.n	8002f46 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10b      	bne.n	8002eee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	881b      	ldrh	r3, [r3, #0]
 8002eda:	461a      	mov	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ee4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	3302      	adds	r3, #2
 8002eea:	61bb      	str	r3, [r7, #24]
 8002eec:	e007      	b.n	8002efe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	781a      	ldrb	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	3301      	adds	r3, #1
 8002efc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	3b01      	subs	r3, #1
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1cb      	bne.n	8002eae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	2140      	movs	r1, #64	@ 0x40
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 fb21 	bl	8003568 <UART_WaitOnFlagUntilTimeout>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d005      	beq.n	8002f38 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2220      	movs	r2, #32
 8002f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e006      	b.n	8002f46 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002f40:	2300      	movs	r3, #0
 8002f42:	e000      	b.n	8002f46 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002f44:	2302      	movs	r3, #2
  }
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3720      	adds	r7, #32
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b085      	sub	sp, #20
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	60f8      	str	r0, [r7, #12]
 8002f56:	60b9      	str	r1, [r7, #8]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b20      	cmp	r3, #32
 8002f66:	d121      	bne.n	8002fac <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d002      	beq.n	8002f74 <HAL_UART_Transmit_IT+0x26>
 8002f6e:	88fb      	ldrh	r3, [r7, #6]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d101      	bne.n	8002f78 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e01a      	b.n	8002fae <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	68ba      	ldr	r2, [r7, #8]
 8002f7c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	88fa      	ldrh	r2, [r7, #6]
 8002f82:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	88fa      	ldrh	r2, [r7, #6]
 8002f88:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2221      	movs	r2, #33	@ 0x21
 8002f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68da      	ldr	r2, [r3, #12]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002fa6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	e000      	b.n	8002fae <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8002fac:	2302      	movs	r3, #2
  }
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3714      	adds	r7, #20
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr

08002fba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b084      	sub	sp, #16
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	60f8      	str	r0, [r7, #12]
 8002fc2:	60b9      	str	r1, [r7, #8]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	2b20      	cmp	r3, #32
 8002fd2:	d112      	bne.n	8002ffa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d002      	beq.n	8002fe0 <HAL_UART_Receive_IT+0x26>
 8002fda:	88fb      	ldrh	r3, [r7, #6]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e00b      	b.n	8002ffc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002fea:	88fb      	ldrh	r3, [r7, #6]
 8002fec:	461a      	mov	r2, r3
 8002fee:	68b9      	ldr	r1, [r7, #8]
 8002ff0:	68f8      	ldr	r0, [r7, #12]
 8002ff2:	f000 fb12 	bl	800361a <UART_Start_Receive_IT>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	e000      	b.n	8002ffc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002ffa:	2302      	movs	r3, #2
  }
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b0ba      	sub	sp, #232	@ 0xe8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800302a:	2300      	movs	r3, #0
 800302c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003030:	2300      	movs	r3, #0
 8003032:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800303a:	f003 030f 	and.w	r3, r3, #15
 800303e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003042:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10f      	bne.n	800306a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800304a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800304e:	f003 0320 	and.w	r3, r3, #32
 8003052:	2b00      	cmp	r3, #0
 8003054:	d009      	beq.n	800306a <HAL_UART_IRQHandler+0x66>
 8003056:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800305a:	f003 0320 	and.w	r3, r3, #32
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 fbf2 	bl	800384c <UART_Receive_IT>
      return;
 8003068:	e25b      	b.n	8003522 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800306a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800306e:	2b00      	cmp	r3, #0
 8003070:	f000 80de 	beq.w	8003230 <HAL_UART_IRQHandler+0x22c>
 8003074:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003078:	f003 0301 	and.w	r3, r3, #1
 800307c:	2b00      	cmp	r3, #0
 800307e:	d106      	bne.n	800308e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003084:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 80d1 	beq.w	8003230 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800308e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00b      	beq.n	80030b2 <HAL_UART_IRQHandler+0xae>
 800309a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800309e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d005      	beq.n	80030b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030aa:	f043 0201 	orr.w	r2, r3, #1
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80030b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030b6:	f003 0304 	and.w	r3, r3, #4
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00b      	beq.n	80030d6 <HAL_UART_IRQHandler+0xd2>
 80030be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d005      	beq.n	80030d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ce:	f043 0202 	orr.w	r2, r3, #2
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80030d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d00b      	beq.n	80030fa <HAL_UART_IRQHandler+0xf6>
 80030e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d005      	beq.n	80030fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030f2:	f043 0204 	orr.w	r2, r3, #4
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80030fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030fe:	f003 0308 	and.w	r3, r3, #8
 8003102:	2b00      	cmp	r3, #0
 8003104:	d011      	beq.n	800312a <HAL_UART_IRQHandler+0x126>
 8003106:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800310a:	f003 0320 	and.w	r3, r3, #32
 800310e:	2b00      	cmp	r3, #0
 8003110:	d105      	bne.n	800311e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003112:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d005      	beq.n	800312a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003122:	f043 0208 	orr.w	r2, r3, #8
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800312e:	2b00      	cmp	r3, #0
 8003130:	f000 81f2 	beq.w	8003518 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003134:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003138:	f003 0320 	and.w	r3, r3, #32
 800313c:	2b00      	cmp	r3, #0
 800313e:	d008      	beq.n	8003152 <HAL_UART_IRQHandler+0x14e>
 8003140:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003144:	f003 0320 	and.w	r3, r3, #32
 8003148:	2b00      	cmp	r3, #0
 800314a:	d002      	beq.n	8003152 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f000 fb7d 	bl	800384c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	695b      	ldr	r3, [r3, #20]
 8003158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800315c:	2b40      	cmp	r3, #64	@ 0x40
 800315e:	bf0c      	ite	eq
 8003160:	2301      	moveq	r3, #1
 8003162:	2300      	movne	r3, #0
 8003164:	b2db      	uxtb	r3, r3
 8003166:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800316e:	f003 0308 	and.w	r3, r3, #8
 8003172:	2b00      	cmp	r3, #0
 8003174:	d103      	bne.n	800317e <HAL_UART_IRQHandler+0x17a>
 8003176:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800317a:	2b00      	cmp	r3, #0
 800317c:	d04f      	beq.n	800321e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f000 fa85 	bl	800368e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800318e:	2b40      	cmp	r3, #64	@ 0x40
 8003190:	d141      	bne.n	8003216 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	3314      	adds	r3, #20
 8003198:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800319c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031a0:	e853 3f00 	ldrex	r3, [r3]
 80031a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80031a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80031ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	3314      	adds	r3, #20
 80031ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80031be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80031c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80031ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80031ce:	e841 2300 	strex	r3, r2, [r1]
 80031d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80031d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1d9      	bne.n	8003192 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d013      	beq.n	800320e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ea:	4a7e      	ldr	r2, [pc, #504]	@ (80033e4 <HAL_UART_IRQHandler+0x3e0>)
 80031ec:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fe fd0d 	bl	8001c12 <HAL_DMA_Abort_IT>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d016      	beq.n	800322c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003202:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003208:	4610      	mov	r0, r2
 800320a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800320c:	e00e      	b.n	800322c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f994 	bl	800353c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003214:	e00a      	b.n	800322c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 f990 	bl	800353c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800321c:	e006      	b.n	800322c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f000 f98c 	bl	800353c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800322a:	e175      	b.n	8003518 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800322c:	bf00      	nop
    return;
 800322e:	e173      	b.n	8003518 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003234:	2b01      	cmp	r3, #1
 8003236:	f040 814f 	bne.w	80034d8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800323a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800323e:	f003 0310 	and.w	r3, r3, #16
 8003242:	2b00      	cmp	r3, #0
 8003244:	f000 8148 	beq.w	80034d8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800324c:	f003 0310 	and.w	r3, r3, #16
 8003250:	2b00      	cmp	r3, #0
 8003252:	f000 8141 	beq.w	80034d8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003256:	2300      	movs	r3, #0
 8003258:	60bb      	str	r3, [r7, #8]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	60bb      	str	r3, [r7, #8]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	60bb      	str	r3, [r7, #8]
 800326a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003276:	2b40      	cmp	r3, #64	@ 0x40
 8003278:	f040 80b6 	bne.w	80033e8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003288:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 8145 	beq.w	800351c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003296:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800329a:	429a      	cmp	r2, r3
 800329c:	f080 813e 	bcs.w	800351c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80032a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032b2:	f000 8088 	beq.w	80033c6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	330c      	adds	r3, #12
 80032bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032c4:	e853 3f00 	ldrex	r3, [r3]
 80032c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80032cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80032d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	330c      	adds	r3, #12
 80032de:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80032e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80032e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80032ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80032f2:	e841 2300 	strex	r3, r2, [r1]
 80032f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80032fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1d9      	bne.n	80032b6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	3314      	adds	r3, #20
 8003308:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800330a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800330c:	e853 3f00 	ldrex	r3, [r3]
 8003310:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003312:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003314:	f023 0301 	bic.w	r3, r3, #1
 8003318:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	3314      	adds	r3, #20
 8003322:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003326:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800332a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800332c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800332e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003332:	e841 2300 	strex	r3, r2, [r1]
 8003336:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003338:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1e1      	bne.n	8003302 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	3314      	adds	r3, #20
 8003344:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003346:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003348:	e853 3f00 	ldrex	r3, [r3]
 800334c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800334e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003350:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003354:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	3314      	adds	r3, #20
 800335e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003362:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003364:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003366:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003368:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800336a:	e841 2300 	strex	r3, r2, [r1]
 800336e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003370:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003372:	2b00      	cmp	r3, #0
 8003374:	d1e3      	bne.n	800333e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2220      	movs	r2, #32
 800337a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	330c      	adds	r3, #12
 800338a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800338c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800338e:	e853 3f00 	ldrex	r3, [r3]
 8003392:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003394:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003396:	f023 0310 	bic.w	r3, r3, #16
 800339a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	330c      	adds	r3, #12
 80033a4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80033a8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80033aa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80033ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80033b0:	e841 2300 	strex	r3, r2, [r1]
 80033b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80033b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d1e3      	bne.n	8003384 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7fe fbb6 	bl	8001b32 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2202      	movs	r2, #2
 80033ca:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	b29b      	uxth	r3, r3
 80033da:	4619      	mov	r1, r3
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 f8b7 	bl	8003550 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80033e2:	e09b      	b.n	800351c <HAL_UART_IRQHandler+0x518>
 80033e4:	08003755 	.word	0x08003755
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f000 808e 	beq.w	8003520 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003404:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 8089 	beq.w	8003520 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	330c      	adds	r3, #12
 8003414:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003418:	e853 3f00 	ldrex	r3, [r3]
 800341c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800341e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003420:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003424:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	330c      	adds	r3, #12
 800342e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003432:	647a      	str	r2, [r7, #68]	@ 0x44
 8003434:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003436:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003438:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800343a:	e841 2300 	strex	r3, r2, [r1]
 800343e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1e3      	bne.n	800340e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	3314      	adds	r3, #20
 800344c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800344e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003450:	e853 3f00 	ldrex	r3, [r3]
 8003454:	623b      	str	r3, [r7, #32]
   return(result);
 8003456:	6a3b      	ldr	r3, [r7, #32]
 8003458:	f023 0301 	bic.w	r3, r3, #1
 800345c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	3314      	adds	r3, #20
 8003466:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800346a:	633a      	str	r2, [r7, #48]	@ 0x30
 800346c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800346e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003470:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003472:	e841 2300 	strex	r3, r2, [r1]
 8003476:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1e3      	bne.n	8003446 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2220      	movs	r2, #32
 8003482:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	330c      	adds	r3, #12
 8003492:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	e853 3f00 	ldrex	r3, [r3]
 800349a:	60fb      	str	r3, [r7, #12]
   return(result);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f023 0310 	bic.w	r3, r3, #16
 80034a2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	330c      	adds	r3, #12
 80034ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80034b0:	61fa      	str	r2, [r7, #28]
 80034b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034b4:	69b9      	ldr	r1, [r7, #24]
 80034b6:	69fa      	ldr	r2, [r7, #28]
 80034b8:	e841 2300 	strex	r3, r2, [r1]
 80034bc:	617b      	str	r3, [r7, #20]
   return(result);
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1e3      	bne.n	800348c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2202      	movs	r2, #2
 80034c8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034ce:	4619      	mov	r1, r3
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f83d 	bl	8003550 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80034d6:	e023      	b.n	8003520 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80034d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d009      	beq.n	80034f8 <HAL_UART_IRQHandler+0x4f4>
 80034e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d003      	beq.n	80034f8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 f943 	bl	800377c <UART_Transmit_IT>
    return;
 80034f6:	e014      	b.n	8003522 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80034f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00e      	beq.n	8003522 <HAL_UART_IRQHandler+0x51e>
 8003504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800350c:	2b00      	cmp	r3, #0
 800350e:	d008      	beq.n	8003522 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f000 f983 	bl	800381c <UART_EndTransmit_IT>
    return;
 8003516:	e004      	b.n	8003522 <HAL_UART_IRQHandler+0x51e>
    return;
 8003518:	bf00      	nop
 800351a:	e002      	b.n	8003522 <HAL_UART_IRQHandler+0x51e>
      return;
 800351c:	bf00      	nop
 800351e:	e000      	b.n	8003522 <HAL_UART_IRQHandler+0x51e>
      return;
 8003520:	bf00      	nop
  }
}
 8003522:	37e8      	adds	r7, #232	@ 0xe8
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003530:	bf00      	nop
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	460b      	mov	r3, r1
 800355a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b086      	sub	sp, #24
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	603b      	str	r3, [r7, #0]
 8003574:	4613      	mov	r3, r2
 8003576:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003578:	e03b      	b.n	80035f2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800357a:	6a3b      	ldr	r3, [r7, #32]
 800357c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003580:	d037      	beq.n	80035f2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003582:	f7fe f995 	bl	80018b0 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	6a3a      	ldr	r2, [r7, #32]
 800358e:	429a      	cmp	r2, r3
 8003590:	d302      	bcc.n	8003598 <UART_WaitOnFlagUntilTimeout+0x30>
 8003592:	6a3b      	ldr	r3, [r7, #32]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d101      	bne.n	800359c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e03a      	b.n	8003612 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d023      	beq.n	80035f2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	2b80      	cmp	r3, #128	@ 0x80
 80035ae:	d020      	beq.n	80035f2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	2b40      	cmp	r3, #64	@ 0x40
 80035b4:	d01d      	beq.n	80035f2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0308 	and.w	r3, r3, #8
 80035c0:	2b08      	cmp	r3, #8
 80035c2:	d116      	bne.n	80035f2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80035c4:	2300      	movs	r3, #0
 80035c6:	617b      	str	r3, [r7, #20]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	617b      	str	r3, [r7, #20]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	617b      	str	r3, [r7, #20]
 80035d8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035da:	68f8      	ldr	r0, [r7, #12]
 80035dc:	f000 f857 	bl	800368e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2208      	movs	r2, #8
 80035e4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e00f      	b.n	8003612 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	4013      	ands	r3, r2
 80035fc:	68ba      	ldr	r2, [r7, #8]
 80035fe:	429a      	cmp	r2, r3
 8003600:	bf0c      	ite	eq
 8003602:	2301      	moveq	r3, #1
 8003604:	2300      	movne	r3, #0
 8003606:	b2db      	uxtb	r3, r3
 8003608:	461a      	mov	r2, r3
 800360a:	79fb      	ldrb	r3, [r7, #7]
 800360c:	429a      	cmp	r2, r3
 800360e:	d0b4      	beq.n	800357a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3718      	adds	r7, #24
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800361a:	b480      	push	{r7}
 800361c:	b085      	sub	sp, #20
 800361e:	af00      	add	r7, sp, #0
 8003620:	60f8      	str	r0, [r7, #12]
 8003622:	60b9      	str	r1, [r7, #8]
 8003624:	4613      	mov	r3, r2
 8003626:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	68ba      	ldr	r2, [r7, #8]
 800362c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	88fa      	ldrh	r2, [r7, #6]
 8003632:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	88fa      	ldrh	r2, [r7, #6]
 8003638:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2222      	movs	r2, #34	@ 0x22
 8003644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d007      	beq.n	8003660 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800365e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	695a      	ldr	r2, [r3, #20]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f042 0201 	orr.w	r2, r2, #1
 800366e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	68da      	ldr	r2, [r3, #12]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f042 0220 	orr.w	r2, r2, #32
 800367e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3714      	adds	r7, #20
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800368e:	b480      	push	{r7}
 8003690:	b095      	sub	sp, #84	@ 0x54
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	330c      	adds	r3, #12
 800369c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800369e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036a0:	e853 3f00 	ldrex	r3, [r3]
 80036a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80036a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	330c      	adds	r3, #12
 80036b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80036b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80036bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036be:	e841 2300 	strex	r3, r2, [r1]
 80036c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1e5      	bne.n	8003696 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	3314      	adds	r3, #20
 80036d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036d2:	6a3b      	ldr	r3, [r7, #32]
 80036d4:	e853 3f00 	ldrex	r3, [r3]
 80036d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	f023 0301 	bic.w	r3, r3, #1
 80036e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	3314      	adds	r3, #20
 80036e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036f2:	e841 2300 	strex	r3, r2, [r1]
 80036f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80036f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d1e5      	bne.n	80036ca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003702:	2b01      	cmp	r3, #1
 8003704:	d119      	bne.n	800373a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	330c      	adds	r3, #12
 800370c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	e853 3f00 	ldrex	r3, [r3]
 8003714:	60bb      	str	r3, [r7, #8]
   return(result);
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	f023 0310 	bic.w	r3, r3, #16
 800371c:	647b      	str	r3, [r7, #68]	@ 0x44
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	330c      	adds	r3, #12
 8003724:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003726:	61ba      	str	r2, [r7, #24]
 8003728:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800372a:	6979      	ldr	r1, [r7, #20]
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	e841 2300 	strex	r3, r2, [r1]
 8003732:	613b      	str	r3, [r7, #16]
   return(result);
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1e5      	bne.n	8003706 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2220      	movs	r2, #32
 800373e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003748:	bf00      	nop
 800374a:	3754      	adds	r7, #84	@ 0x54
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003760:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800376e:	68f8      	ldr	r0, [r7, #12]
 8003770:	f7ff fee4 	bl	800353c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003774:	bf00      	nop
 8003776:	3710      	adds	r7, #16
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b21      	cmp	r3, #33	@ 0x21
 800378e:	d13e      	bne.n	800380e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003798:	d114      	bne.n	80037c4 <UART_Transmit_IT+0x48>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d110      	bne.n	80037c4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	881b      	ldrh	r3, [r3, #0]
 80037ac:	461a      	mov	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037b6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a1b      	ldr	r3, [r3, #32]
 80037bc:	1c9a      	adds	r2, r3, #2
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	621a      	str	r2, [r3, #32]
 80037c2:	e008      	b.n	80037d6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	1c59      	adds	r1, r3, #1
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6211      	str	r1, [r2, #32]
 80037ce:	781a      	ldrb	r2, [r3, #0]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80037da:	b29b      	uxth	r3, r3
 80037dc:	3b01      	subs	r3, #1
 80037de:	b29b      	uxth	r3, r3
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	4619      	mov	r1, r3
 80037e4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10f      	bne.n	800380a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68da      	ldr	r2, [r3, #12]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80037f8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	68da      	ldr	r2, [r3, #12]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003808:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800380a:	2300      	movs	r3, #0
 800380c:	e000      	b.n	8003810 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800380e:	2302      	movs	r3, #2
  }
}
 8003810:	4618      	mov	r0, r3
 8003812:	3714      	adds	r7, #20
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003832:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2220      	movs	r2, #32
 8003838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f7ff fe73 	bl	8003528 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3708      	adds	r7, #8
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b08c      	sub	sp, #48	@ 0x30
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800385a:	b2db      	uxtb	r3, r3
 800385c:	2b22      	cmp	r3, #34	@ 0x22
 800385e:	f040 80ae 	bne.w	80039be <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800386a:	d117      	bne.n	800389c <UART_Receive_IT+0x50>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d113      	bne.n	800389c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003874:	2300      	movs	r3, #0
 8003876:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800387c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	b29b      	uxth	r3, r3
 8003886:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800388a:	b29a      	uxth	r2, r3
 800388c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800388e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003894:	1c9a      	adds	r2, r3, #2
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	629a      	str	r2, [r3, #40]	@ 0x28
 800389a:	e026      	b.n	80038ea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80038a2:	2300      	movs	r3, #0
 80038a4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038ae:	d007      	beq.n	80038c0 <UART_Receive_IT+0x74>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d10a      	bne.n	80038ce <UART_Receive_IT+0x82>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d106      	bne.n	80038ce <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	b2da      	uxtb	r2, r3
 80038c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ca:	701a      	strb	r2, [r3, #0]
 80038cc:	e008      	b.n	80038e0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038de:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e4:	1c5a      	adds	r2, r3, #1
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	3b01      	subs	r3, #1
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	4619      	mov	r1, r3
 80038f8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d15d      	bne.n	80039ba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	68da      	ldr	r2, [r3, #12]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 0220 	bic.w	r2, r2, #32
 800390c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68da      	ldr	r2, [r3, #12]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800391c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	695a      	ldr	r2, [r3, #20]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0201 	bic.w	r2, r2, #1
 800392c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2220      	movs	r2, #32
 8003932:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003940:	2b01      	cmp	r3, #1
 8003942:	d135      	bne.n	80039b0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	330c      	adds	r3, #12
 8003950:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	e853 3f00 	ldrex	r3, [r3]
 8003958:	613b      	str	r3, [r7, #16]
   return(result);
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	f023 0310 	bic.w	r3, r3, #16
 8003960:	627b      	str	r3, [r7, #36]	@ 0x24
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	330c      	adds	r3, #12
 8003968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800396a:	623a      	str	r2, [r7, #32]
 800396c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800396e:	69f9      	ldr	r1, [r7, #28]
 8003970:	6a3a      	ldr	r2, [r7, #32]
 8003972:	e841 2300 	strex	r3, r2, [r1]
 8003976:	61bb      	str	r3, [r7, #24]
   return(result);
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1e5      	bne.n	800394a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0310 	and.w	r3, r3, #16
 8003988:	2b10      	cmp	r3, #16
 800398a:	d10a      	bne.n	80039a2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800398c:	2300      	movs	r3, #0
 800398e:	60fb      	str	r3, [r7, #12]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	60fb      	str	r3, [r7, #12]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	60fb      	str	r3, [r7, #12]
 80039a0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80039a6:	4619      	mov	r1, r3
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f7ff fdd1 	bl	8003550 <HAL_UARTEx_RxEventCallback>
 80039ae:	e002      	b.n	80039b6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f7fc fe67 	bl	8000684 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80039b6:	2300      	movs	r3, #0
 80039b8:	e002      	b.n	80039c0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80039ba:	2300      	movs	r3, #0
 80039bc:	e000      	b.n	80039c0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80039be:	2302      	movs	r3, #2
  }
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3730      	adds	r7, #48	@ 0x30
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039cc:	b0c0      	sub	sp, #256	@ 0x100
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80039e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e4:	68d9      	ldr	r1, [r3, #12]
 80039e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	ea40 0301 	orr.w	r3, r0, r1
 80039f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f6:	689a      	ldr	r2, [r3, #8]
 80039f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	431a      	orrs	r2, r3
 8003a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	431a      	orrs	r2, r3
 8003a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003a20:	f021 010c 	bic.w	r1, r1, #12
 8003a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003a2e:	430b      	orrs	r3, r1
 8003a30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a42:	6999      	ldr	r1, [r3, #24]
 8003a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	ea40 0301 	orr.w	r3, r0, r1
 8003a4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	4b8f      	ldr	r3, [pc, #572]	@ (8003c94 <UART_SetConfig+0x2cc>)
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d005      	beq.n	8003a68 <UART_SetConfig+0xa0>
 8003a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	4b8d      	ldr	r3, [pc, #564]	@ (8003c98 <UART_SetConfig+0x2d0>)
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d104      	bne.n	8003a72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a68:	f7fe fed8 	bl	800281c <HAL_RCC_GetPCLK2Freq>
 8003a6c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003a70:	e003      	b.n	8003a7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a72:	f7fe febf 	bl	80027f4 <HAL_RCC_GetPCLK1Freq>
 8003a76:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a7e:	69db      	ldr	r3, [r3, #28]
 8003a80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a84:	f040 810c 	bne.w	8003ca0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a92:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003a96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003a9a:	4622      	mov	r2, r4
 8003a9c:	462b      	mov	r3, r5
 8003a9e:	1891      	adds	r1, r2, r2
 8003aa0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003aa2:	415b      	adcs	r3, r3
 8003aa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003aa6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003aaa:	4621      	mov	r1, r4
 8003aac:	eb12 0801 	adds.w	r8, r2, r1
 8003ab0:	4629      	mov	r1, r5
 8003ab2:	eb43 0901 	adc.w	r9, r3, r1
 8003ab6:	f04f 0200 	mov.w	r2, #0
 8003aba:	f04f 0300 	mov.w	r3, #0
 8003abe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ac2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ac6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003aca:	4690      	mov	r8, r2
 8003acc:	4699      	mov	r9, r3
 8003ace:	4623      	mov	r3, r4
 8003ad0:	eb18 0303 	adds.w	r3, r8, r3
 8003ad4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003ad8:	462b      	mov	r3, r5
 8003ada:	eb49 0303 	adc.w	r3, r9, r3
 8003ade:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003aee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003af2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003af6:	460b      	mov	r3, r1
 8003af8:	18db      	adds	r3, r3, r3
 8003afa:	653b      	str	r3, [r7, #80]	@ 0x50
 8003afc:	4613      	mov	r3, r2
 8003afe:	eb42 0303 	adc.w	r3, r2, r3
 8003b02:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b04:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003b08:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003b0c:	f7fc fbc0 	bl	8000290 <__aeabi_uldivmod>
 8003b10:	4602      	mov	r2, r0
 8003b12:	460b      	mov	r3, r1
 8003b14:	4b61      	ldr	r3, [pc, #388]	@ (8003c9c <UART_SetConfig+0x2d4>)
 8003b16:	fba3 2302 	umull	r2, r3, r3, r2
 8003b1a:	095b      	lsrs	r3, r3, #5
 8003b1c:	011c      	lsls	r4, r3, #4
 8003b1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b22:	2200      	movs	r2, #0
 8003b24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b28:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003b2c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003b30:	4642      	mov	r2, r8
 8003b32:	464b      	mov	r3, r9
 8003b34:	1891      	adds	r1, r2, r2
 8003b36:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003b38:	415b      	adcs	r3, r3
 8003b3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b3c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003b40:	4641      	mov	r1, r8
 8003b42:	eb12 0a01 	adds.w	sl, r2, r1
 8003b46:	4649      	mov	r1, r9
 8003b48:	eb43 0b01 	adc.w	fp, r3, r1
 8003b4c:	f04f 0200 	mov.w	r2, #0
 8003b50:	f04f 0300 	mov.w	r3, #0
 8003b54:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003b58:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003b5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b60:	4692      	mov	sl, r2
 8003b62:	469b      	mov	fp, r3
 8003b64:	4643      	mov	r3, r8
 8003b66:	eb1a 0303 	adds.w	r3, sl, r3
 8003b6a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b6e:	464b      	mov	r3, r9
 8003b70:	eb4b 0303 	adc.w	r3, fp, r3
 8003b74:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b84:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003b88:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	18db      	adds	r3, r3, r3
 8003b90:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b92:	4613      	mov	r3, r2
 8003b94:	eb42 0303 	adc.w	r3, r2, r3
 8003b98:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b9e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003ba2:	f7fc fb75 	bl	8000290 <__aeabi_uldivmod>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	460b      	mov	r3, r1
 8003baa:	4611      	mov	r1, r2
 8003bac:	4b3b      	ldr	r3, [pc, #236]	@ (8003c9c <UART_SetConfig+0x2d4>)
 8003bae:	fba3 2301 	umull	r2, r3, r3, r1
 8003bb2:	095b      	lsrs	r3, r3, #5
 8003bb4:	2264      	movs	r2, #100	@ 0x64
 8003bb6:	fb02 f303 	mul.w	r3, r2, r3
 8003bba:	1acb      	subs	r3, r1, r3
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003bc2:	4b36      	ldr	r3, [pc, #216]	@ (8003c9c <UART_SetConfig+0x2d4>)
 8003bc4:	fba3 2302 	umull	r2, r3, r3, r2
 8003bc8:	095b      	lsrs	r3, r3, #5
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003bd0:	441c      	add	r4, r3
 8003bd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003bdc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003be0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003be4:	4642      	mov	r2, r8
 8003be6:	464b      	mov	r3, r9
 8003be8:	1891      	adds	r1, r2, r2
 8003bea:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003bec:	415b      	adcs	r3, r3
 8003bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bf0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003bf4:	4641      	mov	r1, r8
 8003bf6:	1851      	adds	r1, r2, r1
 8003bf8:	6339      	str	r1, [r7, #48]	@ 0x30
 8003bfa:	4649      	mov	r1, r9
 8003bfc:	414b      	adcs	r3, r1
 8003bfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c00:	f04f 0200 	mov.w	r2, #0
 8003c04:	f04f 0300 	mov.w	r3, #0
 8003c08:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003c0c:	4659      	mov	r1, fp
 8003c0e:	00cb      	lsls	r3, r1, #3
 8003c10:	4651      	mov	r1, sl
 8003c12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c16:	4651      	mov	r1, sl
 8003c18:	00ca      	lsls	r2, r1, #3
 8003c1a:	4610      	mov	r0, r2
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	4603      	mov	r3, r0
 8003c20:	4642      	mov	r2, r8
 8003c22:	189b      	adds	r3, r3, r2
 8003c24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003c28:	464b      	mov	r3, r9
 8003c2a:	460a      	mov	r2, r1
 8003c2c:	eb42 0303 	adc.w	r3, r2, r3
 8003c30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003c40:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003c44:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003c48:	460b      	mov	r3, r1
 8003c4a:	18db      	adds	r3, r3, r3
 8003c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c4e:	4613      	mov	r3, r2
 8003c50:	eb42 0303 	adc.w	r3, r2, r3
 8003c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c56:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c5a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003c5e:	f7fc fb17 	bl	8000290 <__aeabi_uldivmod>
 8003c62:	4602      	mov	r2, r0
 8003c64:	460b      	mov	r3, r1
 8003c66:	4b0d      	ldr	r3, [pc, #52]	@ (8003c9c <UART_SetConfig+0x2d4>)
 8003c68:	fba3 1302 	umull	r1, r3, r3, r2
 8003c6c:	095b      	lsrs	r3, r3, #5
 8003c6e:	2164      	movs	r1, #100	@ 0x64
 8003c70:	fb01 f303 	mul.w	r3, r1, r3
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	00db      	lsls	r3, r3, #3
 8003c78:	3332      	adds	r3, #50	@ 0x32
 8003c7a:	4a08      	ldr	r2, [pc, #32]	@ (8003c9c <UART_SetConfig+0x2d4>)
 8003c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c80:	095b      	lsrs	r3, r3, #5
 8003c82:	f003 0207 	and.w	r2, r3, #7
 8003c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4422      	add	r2, r4
 8003c8e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c90:	e106      	b.n	8003ea0 <UART_SetConfig+0x4d8>
 8003c92:	bf00      	nop
 8003c94:	40011000 	.word	0x40011000
 8003c98:	40011400 	.word	0x40011400
 8003c9c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ca0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003caa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003cae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003cb2:	4642      	mov	r2, r8
 8003cb4:	464b      	mov	r3, r9
 8003cb6:	1891      	adds	r1, r2, r2
 8003cb8:	6239      	str	r1, [r7, #32]
 8003cba:	415b      	adcs	r3, r3
 8003cbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cbe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003cc2:	4641      	mov	r1, r8
 8003cc4:	1854      	adds	r4, r2, r1
 8003cc6:	4649      	mov	r1, r9
 8003cc8:	eb43 0501 	adc.w	r5, r3, r1
 8003ccc:	f04f 0200 	mov.w	r2, #0
 8003cd0:	f04f 0300 	mov.w	r3, #0
 8003cd4:	00eb      	lsls	r3, r5, #3
 8003cd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cda:	00e2      	lsls	r2, r4, #3
 8003cdc:	4614      	mov	r4, r2
 8003cde:	461d      	mov	r5, r3
 8003ce0:	4643      	mov	r3, r8
 8003ce2:	18e3      	adds	r3, r4, r3
 8003ce4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ce8:	464b      	mov	r3, r9
 8003cea:	eb45 0303 	adc.w	r3, r5, r3
 8003cee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003cfe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d02:	f04f 0200 	mov.w	r2, #0
 8003d06:	f04f 0300 	mov.w	r3, #0
 8003d0a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003d0e:	4629      	mov	r1, r5
 8003d10:	008b      	lsls	r3, r1, #2
 8003d12:	4621      	mov	r1, r4
 8003d14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d18:	4621      	mov	r1, r4
 8003d1a:	008a      	lsls	r2, r1, #2
 8003d1c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003d20:	f7fc fab6 	bl	8000290 <__aeabi_uldivmod>
 8003d24:	4602      	mov	r2, r0
 8003d26:	460b      	mov	r3, r1
 8003d28:	4b60      	ldr	r3, [pc, #384]	@ (8003eac <UART_SetConfig+0x4e4>)
 8003d2a:	fba3 2302 	umull	r2, r3, r3, r2
 8003d2e:	095b      	lsrs	r3, r3, #5
 8003d30:	011c      	lsls	r4, r3, #4
 8003d32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d36:	2200      	movs	r2, #0
 8003d38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d3c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003d40:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003d44:	4642      	mov	r2, r8
 8003d46:	464b      	mov	r3, r9
 8003d48:	1891      	adds	r1, r2, r2
 8003d4a:	61b9      	str	r1, [r7, #24]
 8003d4c:	415b      	adcs	r3, r3
 8003d4e:	61fb      	str	r3, [r7, #28]
 8003d50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d54:	4641      	mov	r1, r8
 8003d56:	1851      	adds	r1, r2, r1
 8003d58:	6139      	str	r1, [r7, #16]
 8003d5a:	4649      	mov	r1, r9
 8003d5c:	414b      	adcs	r3, r1
 8003d5e:	617b      	str	r3, [r7, #20]
 8003d60:	f04f 0200 	mov.w	r2, #0
 8003d64:	f04f 0300 	mov.w	r3, #0
 8003d68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d6c:	4659      	mov	r1, fp
 8003d6e:	00cb      	lsls	r3, r1, #3
 8003d70:	4651      	mov	r1, sl
 8003d72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d76:	4651      	mov	r1, sl
 8003d78:	00ca      	lsls	r2, r1, #3
 8003d7a:	4610      	mov	r0, r2
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	4603      	mov	r3, r0
 8003d80:	4642      	mov	r2, r8
 8003d82:	189b      	adds	r3, r3, r2
 8003d84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d88:	464b      	mov	r3, r9
 8003d8a:	460a      	mov	r2, r1
 8003d8c:	eb42 0303 	adc.w	r3, r2, r3
 8003d90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d9e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003da0:	f04f 0200 	mov.w	r2, #0
 8003da4:	f04f 0300 	mov.w	r3, #0
 8003da8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003dac:	4649      	mov	r1, r9
 8003dae:	008b      	lsls	r3, r1, #2
 8003db0:	4641      	mov	r1, r8
 8003db2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003db6:	4641      	mov	r1, r8
 8003db8:	008a      	lsls	r2, r1, #2
 8003dba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003dbe:	f7fc fa67 	bl	8000290 <__aeabi_uldivmod>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	4611      	mov	r1, r2
 8003dc8:	4b38      	ldr	r3, [pc, #224]	@ (8003eac <UART_SetConfig+0x4e4>)
 8003dca:	fba3 2301 	umull	r2, r3, r3, r1
 8003dce:	095b      	lsrs	r3, r3, #5
 8003dd0:	2264      	movs	r2, #100	@ 0x64
 8003dd2:	fb02 f303 	mul.w	r3, r2, r3
 8003dd6:	1acb      	subs	r3, r1, r3
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	3332      	adds	r3, #50	@ 0x32
 8003ddc:	4a33      	ldr	r2, [pc, #204]	@ (8003eac <UART_SetConfig+0x4e4>)
 8003dde:	fba2 2303 	umull	r2, r3, r2, r3
 8003de2:	095b      	lsrs	r3, r3, #5
 8003de4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003de8:	441c      	add	r4, r3
 8003dea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dee:	2200      	movs	r2, #0
 8003df0:	673b      	str	r3, [r7, #112]	@ 0x70
 8003df2:	677a      	str	r2, [r7, #116]	@ 0x74
 8003df4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003df8:	4642      	mov	r2, r8
 8003dfa:	464b      	mov	r3, r9
 8003dfc:	1891      	adds	r1, r2, r2
 8003dfe:	60b9      	str	r1, [r7, #8]
 8003e00:	415b      	adcs	r3, r3
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e08:	4641      	mov	r1, r8
 8003e0a:	1851      	adds	r1, r2, r1
 8003e0c:	6039      	str	r1, [r7, #0]
 8003e0e:	4649      	mov	r1, r9
 8003e10:	414b      	adcs	r3, r1
 8003e12:	607b      	str	r3, [r7, #4]
 8003e14:	f04f 0200 	mov.w	r2, #0
 8003e18:	f04f 0300 	mov.w	r3, #0
 8003e1c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003e20:	4659      	mov	r1, fp
 8003e22:	00cb      	lsls	r3, r1, #3
 8003e24:	4651      	mov	r1, sl
 8003e26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e2a:	4651      	mov	r1, sl
 8003e2c:	00ca      	lsls	r2, r1, #3
 8003e2e:	4610      	mov	r0, r2
 8003e30:	4619      	mov	r1, r3
 8003e32:	4603      	mov	r3, r0
 8003e34:	4642      	mov	r2, r8
 8003e36:	189b      	adds	r3, r3, r2
 8003e38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e3a:	464b      	mov	r3, r9
 8003e3c:	460a      	mov	r2, r1
 8003e3e:	eb42 0303 	adc.w	r3, r2, r3
 8003e42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e4e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003e50:	f04f 0200 	mov.w	r2, #0
 8003e54:	f04f 0300 	mov.w	r3, #0
 8003e58:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003e5c:	4649      	mov	r1, r9
 8003e5e:	008b      	lsls	r3, r1, #2
 8003e60:	4641      	mov	r1, r8
 8003e62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e66:	4641      	mov	r1, r8
 8003e68:	008a      	lsls	r2, r1, #2
 8003e6a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003e6e:	f7fc fa0f 	bl	8000290 <__aeabi_uldivmod>
 8003e72:	4602      	mov	r2, r0
 8003e74:	460b      	mov	r3, r1
 8003e76:	4b0d      	ldr	r3, [pc, #52]	@ (8003eac <UART_SetConfig+0x4e4>)
 8003e78:	fba3 1302 	umull	r1, r3, r3, r2
 8003e7c:	095b      	lsrs	r3, r3, #5
 8003e7e:	2164      	movs	r1, #100	@ 0x64
 8003e80:	fb01 f303 	mul.w	r3, r1, r3
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	3332      	adds	r3, #50	@ 0x32
 8003e8a:	4a08      	ldr	r2, [pc, #32]	@ (8003eac <UART_SetConfig+0x4e4>)
 8003e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e90:	095b      	lsrs	r3, r3, #5
 8003e92:	f003 020f 	and.w	r2, r3, #15
 8003e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4422      	add	r2, r4
 8003e9e:	609a      	str	r2, [r3, #8]
}
 8003ea0:	bf00      	nop
 8003ea2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003eac:	51eb851f 	.word	0x51eb851f

08003eb0 <sbrk_aligned>:
 8003eb0:	b570      	push	{r4, r5, r6, lr}
 8003eb2:	4e0f      	ldr	r6, [pc, #60]	@ (8003ef0 <sbrk_aligned+0x40>)
 8003eb4:	460c      	mov	r4, r1
 8003eb6:	6831      	ldr	r1, [r6, #0]
 8003eb8:	4605      	mov	r5, r0
 8003eba:	b911      	cbnz	r1, 8003ec2 <sbrk_aligned+0x12>
 8003ebc:	f000 f8f0 	bl	80040a0 <_sbrk_r>
 8003ec0:	6030      	str	r0, [r6, #0]
 8003ec2:	4621      	mov	r1, r4
 8003ec4:	4628      	mov	r0, r5
 8003ec6:	f000 f8eb 	bl	80040a0 <_sbrk_r>
 8003eca:	1c43      	adds	r3, r0, #1
 8003ecc:	d103      	bne.n	8003ed6 <sbrk_aligned+0x26>
 8003ece:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003ed2:	4620      	mov	r0, r4
 8003ed4:	bd70      	pop	{r4, r5, r6, pc}
 8003ed6:	1cc4      	adds	r4, r0, #3
 8003ed8:	f024 0403 	bic.w	r4, r4, #3
 8003edc:	42a0      	cmp	r0, r4
 8003ede:	d0f8      	beq.n	8003ed2 <sbrk_aligned+0x22>
 8003ee0:	1a21      	subs	r1, r4, r0
 8003ee2:	4628      	mov	r0, r5
 8003ee4:	f000 f8dc 	bl	80040a0 <_sbrk_r>
 8003ee8:	3001      	adds	r0, #1
 8003eea:	d1f2      	bne.n	8003ed2 <sbrk_aligned+0x22>
 8003eec:	e7ef      	b.n	8003ece <sbrk_aligned+0x1e>
 8003eee:	bf00      	nop
 8003ef0:	20000428 	.word	0x20000428

08003ef4 <_malloc_r>:
 8003ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ef8:	1ccd      	adds	r5, r1, #3
 8003efa:	f025 0503 	bic.w	r5, r5, #3
 8003efe:	3508      	adds	r5, #8
 8003f00:	2d0c      	cmp	r5, #12
 8003f02:	bf38      	it	cc
 8003f04:	250c      	movcc	r5, #12
 8003f06:	2d00      	cmp	r5, #0
 8003f08:	4606      	mov	r6, r0
 8003f0a:	db01      	blt.n	8003f10 <_malloc_r+0x1c>
 8003f0c:	42a9      	cmp	r1, r5
 8003f0e:	d904      	bls.n	8003f1a <_malloc_r+0x26>
 8003f10:	230c      	movs	r3, #12
 8003f12:	6033      	str	r3, [r6, #0]
 8003f14:	2000      	movs	r0, #0
 8003f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003ff0 <_malloc_r+0xfc>
 8003f1e:	f000 f869 	bl	8003ff4 <__malloc_lock>
 8003f22:	f8d8 3000 	ldr.w	r3, [r8]
 8003f26:	461c      	mov	r4, r3
 8003f28:	bb44      	cbnz	r4, 8003f7c <_malloc_r+0x88>
 8003f2a:	4629      	mov	r1, r5
 8003f2c:	4630      	mov	r0, r6
 8003f2e:	f7ff ffbf 	bl	8003eb0 <sbrk_aligned>
 8003f32:	1c43      	adds	r3, r0, #1
 8003f34:	4604      	mov	r4, r0
 8003f36:	d158      	bne.n	8003fea <_malloc_r+0xf6>
 8003f38:	f8d8 4000 	ldr.w	r4, [r8]
 8003f3c:	4627      	mov	r7, r4
 8003f3e:	2f00      	cmp	r7, #0
 8003f40:	d143      	bne.n	8003fca <_malloc_r+0xd6>
 8003f42:	2c00      	cmp	r4, #0
 8003f44:	d04b      	beq.n	8003fde <_malloc_r+0xea>
 8003f46:	6823      	ldr	r3, [r4, #0]
 8003f48:	4639      	mov	r1, r7
 8003f4a:	4630      	mov	r0, r6
 8003f4c:	eb04 0903 	add.w	r9, r4, r3
 8003f50:	f000 f8a6 	bl	80040a0 <_sbrk_r>
 8003f54:	4581      	cmp	r9, r0
 8003f56:	d142      	bne.n	8003fde <_malloc_r+0xea>
 8003f58:	6821      	ldr	r1, [r4, #0]
 8003f5a:	1a6d      	subs	r5, r5, r1
 8003f5c:	4629      	mov	r1, r5
 8003f5e:	4630      	mov	r0, r6
 8003f60:	f7ff ffa6 	bl	8003eb0 <sbrk_aligned>
 8003f64:	3001      	adds	r0, #1
 8003f66:	d03a      	beq.n	8003fde <_malloc_r+0xea>
 8003f68:	6823      	ldr	r3, [r4, #0]
 8003f6a:	442b      	add	r3, r5
 8003f6c:	6023      	str	r3, [r4, #0]
 8003f6e:	f8d8 3000 	ldr.w	r3, [r8]
 8003f72:	685a      	ldr	r2, [r3, #4]
 8003f74:	bb62      	cbnz	r2, 8003fd0 <_malloc_r+0xdc>
 8003f76:	f8c8 7000 	str.w	r7, [r8]
 8003f7a:	e00f      	b.n	8003f9c <_malloc_r+0xa8>
 8003f7c:	6822      	ldr	r2, [r4, #0]
 8003f7e:	1b52      	subs	r2, r2, r5
 8003f80:	d420      	bmi.n	8003fc4 <_malloc_r+0xd0>
 8003f82:	2a0b      	cmp	r2, #11
 8003f84:	d917      	bls.n	8003fb6 <_malloc_r+0xc2>
 8003f86:	1961      	adds	r1, r4, r5
 8003f88:	42a3      	cmp	r3, r4
 8003f8a:	6025      	str	r5, [r4, #0]
 8003f8c:	bf18      	it	ne
 8003f8e:	6059      	strne	r1, [r3, #4]
 8003f90:	6863      	ldr	r3, [r4, #4]
 8003f92:	bf08      	it	eq
 8003f94:	f8c8 1000 	streq.w	r1, [r8]
 8003f98:	5162      	str	r2, [r4, r5]
 8003f9a:	604b      	str	r3, [r1, #4]
 8003f9c:	4630      	mov	r0, r6
 8003f9e:	f000 f82f 	bl	8004000 <__malloc_unlock>
 8003fa2:	f104 000b 	add.w	r0, r4, #11
 8003fa6:	1d23      	adds	r3, r4, #4
 8003fa8:	f020 0007 	bic.w	r0, r0, #7
 8003fac:	1ac2      	subs	r2, r0, r3
 8003fae:	bf1c      	itt	ne
 8003fb0:	1a1b      	subne	r3, r3, r0
 8003fb2:	50a3      	strne	r3, [r4, r2]
 8003fb4:	e7af      	b.n	8003f16 <_malloc_r+0x22>
 8003fb6:	6862      	ldr	r2, [r4, #4]
 8003fb8:	42a3      	cmp	r3, r4
 8003fba:	bf0c      	ite	eq
 8003fbc:	f8c8 2000 	streq.w	r2, [r8]
 8003fc0:	605a      	strne	r2, [r3, #4]
 8003fc2:	e7eb      	b.n	8003f9c <_malloc_r+0xa8>
 8003fc4:	4623      	mov	r3, r4
 8003fc6:	6864      	ldr	r4, [r4, #4]
 8003fc8:	e7ae      	b.n	8003f28 <_malloc_r+0x34>
 8003fca:	463c      	mov	r4, r7
 8003fcc:	687f      	ldr	r7, [r7, #4]
 8003fce:	e7b6      	b.n	8003f3e <_malloc_r+0x4a>
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	42a3      	cmp	r3, r4
 8003fd6:	d1fb      	bne.n	8003fd0 <_malloc_r+0xdc>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	6053      	str	r3, [r2, #4]
 8003fdc:	e7de      	b.n	8003f9c <_malloc_r+0xa8>
 8003fde:	230c      	movs	r3, #12
 8003fe0:	6033      	str	r3, [r6, #0]
 8003fe2:	4630      	mov	r0, r6
 8003fe4:	f000 f80c 	bl	8004000 <__malloc_unlock>
 8003fe8:	e794      	b.n	8003f14 <_malloc_r+0x20>
 8003fea:	6005      	str	r5, [r0, #0]
 8003fec:	e7d6      	b.n	8003f9c <_malloc_r+0xa8>
 8003fee:	bf00      	nop
 8003ff0:	2000042c 	.word	0x2000042c

08003ff4 <__malloc_lock>:
 8003ff4:	4801      	ldr	r0, [pc, #4]	@ (8003ffc <__malloc_lock+0x8>)
 8003ff6:	f000 b88d 	b.w	8004114 <__retarget_lock_acquire_recursive>
 8003ffa:	bf00      	nop
 8003ffc:	2000056c 	.word	0x2000056c

08004000 <__malloc_unlock>:
 8004000:	4801      	ldr	r0, [pc, #4]	@ (8004008 <__malloc_unlock+0x8>)
 8004002:	f000 b888 	b.w	8004116 <__retarget_lock_release_recursive>
 8004006:	bf00      	nop
 8004008:	2000056c 	.word	0x2000056c

0800400c <siprintf>:
 800400c:	b40e      	push	{r1, r2, r3}
 800400e:	b510      	push	{r4, lr}
 8004010:	b09d      	sub	sp, #116	@ 0x74
 8004012:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004014:	9002      	str	r0, [sp, #8]
 8004016:	9006      	str	r0, [sp, #24]
 8004018:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800401c:	480a      	ldr	r0, [pc, #40]	@ (8004048 <siprintf+0x3c>)
 800401e:	9107      	str	r1, [sp, #28]
 8004020:	9104      	str	r1, [sp, #16]
 8004022:	490a      	ldr	r1, [pc, #40]	@ (800404c <siprintf+0x40>)
 8004024:	f853 2b04 	ldr.w	r2, [r3], #4
 8004028:	9105      	str	r1, [sp, #20]
 800402a:	2400      	movs	r4, #0
 800402c:	a902      	add	r1, sp, #8
 800402e:	6800      	ldr	r0, [r0, #0]
 8004030:	9301      	str	r3, [sp, #4]
 8004032:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004034:	f000 f924 	bl	8004280 <_svfiprintf_r>
 8004038:	9b02      	ldr	r3, [sp, #8]
 800403a:	701c      	strb	r4, [r3, #0]
 800403c:	b01d      	add	sp, #116	@ 0x74
 800403e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004042:	b003      	add	sp, #12
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	20000114 	.word	0x20000114
 800404c:	ffff0208 	.word	0xffff0208

08004050 <_vsiprintf_r>:
 8004050:	b510      	push	{r4, lr}
 8004052:	b09a      	sub	sp, #104	@ 0x68
 8004054:	2400      	movs	r4, #0
 8004056:	9100      	str	r1, [sp, #0]
 8004058:	9104      	str	r1, [sp, #16]
 800405a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800405e:	9105      	str	r1, [sp, #20]
 8004060:	9102      	str	r1, [sp, #8]
 8004062:	4905      	ldr	r1, [pc, #20]	@ (8004078 <_vsiprintf_r+0x28>)
 8004064:	9103      	str	r1, [sp, #12]
 8004066:	4669      	mov	r1, sp
 8004068:	9419      	str	r4, [sp, #100]	@ 0x64
 800406a:	f000 f909 	bl	8004280 <_svfiprintf_r>
 800406e:	9b00      	ldr	r3, [sp, #0]
 8004070:	701c      	strb	r4, [r3, #0]
 8004072:	b01a      	add	sp, #104	@ 0x68
 8004074:	bd10      	pop	{r4, pc}
 8004076:	bf00      	nop
 8004078:	ffff0208 	.word	0xffff0208

0800407c <vsiprintf>:
 800407c:	4613      	mov	r3, r2
 800407e:	460a      	mov	r2, r1
 8004080:	4601      	mov	r1, r0
 8004082:	4802      	ldr	r0, [pc, #8]	@ (800408c <vsiprintf+0x10>)
 8004084:	6800      	ldr	r0, [r0, #0]
 8004086:	f7ff bfe3 	b.w	8004050 <_vsiprintf_r>
 800408a:	bf00      	nop
 800408c:	20000114 	.word	0x20000114

08004090 <memset>:
 8004090:	4402      	add	r2, r0
 8004092:	4603      	mov	r3, r0
 8004094:	4293      	cmp	r3, r2
 8004096:	d100      	bne.n	800409a <memset+0xa>
 8004098:	4770      	bx	lr
 800409a:	f803 1b01 	strb.w	r1, [r3], #1
 800409e:	e7f9      	b.n	8004094 <memset+0x4>

080040a0 <_sbrk_r>:
 80040a0:	b538      	push	{r3, r4, r5, lr}
 80040a2:	4d06      	ldr	r5, [pc, #24]	@ (80040bc <_sbrk_r+0x1c>)
 80040a4:	2300      	movs	r3, #0
 80040a6:	4604      	mov	r4, r0
 80040a8:	4608      	mov	r0, r1
 80040aa:	602b      	str	r3, [r5, #0]
 80040ac:	f7fd fb28 	bl	8001700 <_sbrk>
 80040b0:	1c43      	adds	r3, r0, #1
 80040b2:	d102      	bne.n	80040ba <_sbrk_r+0x1a>
 80040b4:	682b      	ldr	r3, [r5, #0]
 80040b6:	b103      	cbz	r3, 80040ba <_sbrk_r+0x1a>
 80040b8:	6023      	str	r3, [r4, #0]
 80040ba:	bd38      	pop	{r3, r4, r5, pc}
 80040bc:	20000568 	.word	0x20000568

080040c0 <__errno>:
 80040c0:	4b01      	ldr	r3, [pc, #4]	@ (80040c8 <__errno+0x8>)
 80040c2:	6818      	ldr	r0, [r3, #0]
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	20000114 	.word	0x20000114

080040cc <__libc_init_array>:
 80040cc:	b570      	push	{r4, r5, r6, lr}
 80040ce:	4d0d      	ldr	r5, [pc, #52]	@ (8004104 <__libc_init_array+0x38>)
 80040d0:	4c0d      	ldr	r4, [pc, #52]	@ (8004108 <__libc_init_array+0x3c>)
 80040d2:	1b64      	subs	r4, r4, r5
 80040d4:	10a4      	asrs	r4, r4, #2
 80040d6:	2600      	movs	r6, #0
 80040d8:	42a6      	cmp	r6, r4
 80040da:	d109      	bne.n	80040f0 <__libc_init_array+0x24>
 80040dc:	4d0b      	ldr	r5, [pc, #44]	@ (800410c <__libc_init_array+0x40>)
 80040de:	4c0c      	ldr	r4, [pc, #48]	@ (8004110 <__libc_init_array+0x44>)
 80040e0:	f000 fba6 	bl	8004830 <_init>
 80040e4:	1b64      	subs	r4, r4, r5
 80040e6:	10a4      	asrs	r4, r4, #2
 80040e8:	2600      	movs	r6, #0
 80040ea:	42a6      	cmp	r6, r4
 80040ec:	d105      	bne.n	80040fa <__libc_init_array+0x2e>
 80040ee:	bd70      	pop	{r4, r5, r6, pc}
 80040f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80040f4:	4798      	blx	r3
 80040f6:	3601      	adds	r6, #1
 80040f8:	e7ee      	b.n	80040d8 <__libc_init_array+0xc>
 80040fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80040fe:	4798      	blx	r3
 8004100:	3601      	adds	r6, #1
 8004102:	e7f2      	b.n	80040ea <__libc_init_array+0x1e>
 8004104:	080057f0 	.word	0x080057f0
 8004108:	080057f0 	.word	0x080057f0
 800410c:	080057f0 	.word	0x080057f0
 8004110:	080057f4 	.word	0x080057f4

08004114 <__retarget_lock_acquire_recursive>:
 8004114:	4770      	bx	lr

08004116 <__retarget_lock_release_recursive>:
 8004116:	4770      	bx	lr

08004118 <memcpy>:
 8004118:	440a      	add	r2, r1
 800411a:	4291      	cmp	r1, r2
 800411c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004120:	d100      	bne.n	8004124 <memcpy+0xc>
 8004122:	4770      	bx	lr
 8004124:	b510      	push	{r4, lr}
 8004126:	f811 4b01 	ldrb.w	r4, [r1], #1
 800412a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800412e:	4291      	cmp	r1, r2
 8004130:	d1f9      	bne.n	8004126 <memcpy+0xe>
 8004132:	bd10      	pop	{r4, pc}

08004134 <_free_r>:
 8004134:	b538      	push	{r3, r4, r5, lr}
 8004136:	4605      	mov	r5, r0
 8004138:	2900      	cmp	r1, #0
 800413a:	d041      	beq.n	80041c0 <_free_r+0x8c>
 800413c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004140:	1f0c      	subs	r4, r1, #4
 8004142:	2b00      	cmp	r3, #0
 8004144:	bfb8      	it	lt
 8004146:	18e4      	addlt	r4, r4, r3
 8004148:	f7ff ff54 	bl	8003ff4 <__malloc_lock>
 800414c:	4a1d      	ldr	r2, [pc, #116]	@ (80041c4 <_free_r+0x90>)
 800414e:	6813      	ldr	r3, [r2, #0]
 8004150:	b933      	cbnz	r3, 8004160 <_free_r+0x2c>
 8004152:	6063      	str	r3, [r4, #4]
 8004154:	6014      	str	r4, [r2, #0]
 8004156:	4628      	mov	r0, r5
 8004158:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800415c:	f7ff bf50 	b.w	8004000 <__malloc_unlock>
 8004160:	42a3      	cmp	r3, r4
 8004162:	d908      	bls.n	8004176 <_free_r+0x42>
 8004164:	6820      	ldr	r0, [r4, #0]
 8004166:	1821      	adds	r1, r4, r0
 8004168:	428b      	cmp	r3, r1
 800416a:	bf01      	itttt	eq
 800416c:	6819      	ldreq	r1, [r3, #0]
 800416e:	685b      	ldreq	r3, [r3, #4]
 8004170:	1809      	addeq	r1, r1, r0
 8004172:	6021      	streq	r1, [r4, #0]
 8004174:	e7ed      	b.n	8004152 <_free_r+0x1e>
 8004176:	461a      	mov	r2, r3
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	b10b      	cbz	r3, 8004180 <_free_r+0x4c>
 800417c:	42a3      	cmp	r3, r4
 800417e:	d9fa      	bls.n	8004176 <_free_r+0x42>
 8004180:	6811      	ldr	r1, [r2, #0]
 8004182:	1850      	adds	r0, r2, r1
 8004184:	42a0      	cmp	r0, r4
 8004186:	d10b      	bne.n	80041a0 <_free_r+0x6c>
 8004188:	6820      	ldr	r0, [r4, #0]
 800418a:	4401      	add	r1, r0
 800418c:	1850      	adds	r0, r2, r1
 800418e:	4283      	cmp	r3, r0
 8004190:	6011      	str	r1, [r2, #0]
 8004192:	d1e0      	bne.n	8004156 <_free_r+0x22>
 8004194:	6818      	ldr	r0, [r3, #0]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	6053      	str	r3, [r2, #4]
 800419a:	4408      	add	r0, r1
 800419c:	6010      	str	r0, [r2, #0]
 800419e:	e7da      	b.n	8004156 <_free_r+0x22>
 80041a0:	d902      	bls.n	80041a8 <_free_r+0x74>
 80041a2:	230c      	movs	r3, #12
 80041a4:	602b      	str	r3, [r5, #0]
 80041a6:	e7d6      	b.n	8004156 <_free_r+0x22>
 80041a8:	6820      	ldr	r0, [r4, #0]
 80041aa:	1821      	adds	r1, r4, r0
 80041ac:	428b      	cmp	r3, r1
 80041ae:	bf04      	itt	eq
 80041b0:	6819      	ldreq	r1, [r3, #0]
 80041b2:	685b      	ldreq	r3, [r3, #4]
 80041b4:	6063      	str	r3, [r4, #4]
 80041b6:	bf04      	itt	eq
 80041b8:	1809      	addeq	r1, r1, r0
 80041ba:	6021      	streq	r1, [r4, #0]
 80041bc:	6054      	str	r4, [r2, #4]
 80041be:	e7ca      	b.n	8004156 <_free_r+0x22>
 80041c0:	bd38      	pop	{r3, r4, r5, pc}
 80041c2:	bf00      	nop
 80041c4:	2000042c 	.word	0x2000042c

080041c8 <__ssputs_r>:
 80041c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041cc:	688e      	ldr	r6, [r1, #8]
 80041ce:	461f      	mov	r7, r3
 80041d0:	42be      	cmp	r6, r7
 80041d2:	680b      	ldr	r3, [r1, #0]
 80041d4:	4682      	mov	sl, r0
 80041d6:	460c      	mov	r4, r1
 80041d8:	4690      	mov	r8, r2
 80041da:	d82d      	bhi.n	8004238 <__ssputs_r+0x70>
 80041dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80041e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80041e4:	d026      	beq.n	8004234 <__ssputs_r+0x6c>
 80041e6:	6965      	ldr	r5, [r4, #20]
 80041e8:	6909      	ldr	r1, [r1, #16]
 80041ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041ee:	eba3 0901 	sub.w	r9, r3, r1
 80041f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80041f6:	1c7b      	adds	r3, r7, #1
 80041f8:	444b      	add	r3, r9
 80041fa:	106d      	asrs	r5, r5, #1
 80041fc:	429d      	cmp	r5, r3
 80041fe:	bf38      	it	cc
 8004200:	461d      	movcc	r5, r3
 8004202:	0553      	lsls	r3, r2, #21
 8004204:	d527      	bpl.n	8004256 <__ssputs_r+0x8e>
 8004206:	4629      	mov	r1, r5
 8004208:	f7ff fe74 	bl	8003ef4 <_malloc_r>
 800420c:	4606      	mov	r6, r0
 800420e:	b360      	cbz	r0, 800426a <__ssputs_r+0xa2>
 8004210:	6921      	ldr	r1, [r4, #16]
 8004212:	464a      	mov	r2, r9
 8004214:	f7ff ff80 	bl	8004118 <memcpy>
 8004218:	89a3      	ldrh	r3, [r4, #12]
 800421a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800421e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004222:	81a3      	strh	r3, [r4, #12]
 8004224:	6126      	str	r6, [r4, #16]
 8004226:	6165      	str	r5, [r4, #20]
 8004228:	444e      	add	r6, r9
 800422a:	eba5 0509 	sub.w	r5, r5, r9
 800422e:	6026      	str	r6, [r4, #0]
 8004230:	60a5      	str	r5, [r4, #8]
 8004232:	463e      	mov	r6, r7
 8004234:	42be      	cmp	r6, r7
 8004236:	d900      	bls.n	800423a <__ssputs_r+0x72>
 8004238:	463e      	mov	r6, r7
 800423a:	6820      	ldr	r0, [r4, #0]
 800423c:	4632      	mov	r2, r6
 800423e:	4641      	mov	r1, r8
 8004240:	f000 faa6 	bl	8004790 <memmove>
 8004244:	68a3      	ldr	r3, [r4, #8]
 8004246:	1b9b      	subs	r3, r3, r6
 8004248:	60a3      	str	r3, [r4, #8]
 800424a:	6823      	ldr	r3, [r4, #0]
 800424c:	4433      	add	r3, r6
 800424e:	6023      	str	r3, [r4, #0]
 8004250:	2000      	movs	r0, #0
 8004252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004256:	462a      	mov	r2, r5
 8004258:	f000 fab4 	bl	80047c4 <_realloc_r>
 800425c:	4606      	mov	r6, r0
 800425e:	2800      	cmp	r0, #0
 8004260:	d1e0      	bne.n	8004224 <__ssputs_r+0x5c>
 8004262:	6921      	ldr	r1, [r4, #16]
 8004264:	4650      	mov	r0, sl
 8004266:	f7ff ff65 	bl	8004134 <_free_r>
 800426a:	230c      	movs	r3, #12
 800426c:	f8ca 3000 	str.w	r3, [sl]
 8004270:	89a3      	ldrh	r3, [r4, #12]
 8004272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004276:	81a3      	strh	r3, [r4, #12]
 8004278:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800427c:	e7e9      	b.n	8004252 <__ssputs_r+0x8a>
	...

08004280 <_svfiprintf_r>:
 8004280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004284:	4698      	mov	r8, r3
 8004286:	898b      	ldrh	r3, [r1, #12]
 8004288:	061b      	lsls	r3, r3, #24
 800428a:	b09d      	sub	sp, #116	@ 0x74
 800428c:	4607      	mov	r7, r0
 800428e:	460d      	mov	r5, r1
 8004290:	4614      	mov	r4, r2
 8004292:	d510      	bpl.n	80042b6 <_svfiprintf_r+0x36>
 8004294:	690b      	ldr	r3, [r1, #16]
 8004296:	b973      	cbnz	r3, 80042b6 <_svfiprintf_r+0x36>
 8004298:	2140      	movs	r1, #64	@ 0x40
 800429a:	f7ff fe2b 	bl	8003ef4 <_malloc_r>
 800429e:	6028      	str	r0, [r5, #0]
 80042a0:	6128      	str	r0, [r5, #16]
 80042a2:	b930      	cbnz	r0, 80042b2 <_svfiprintf_r+0x32>
 80042a4:	230c      	movs	r3, #12
 80042a6:	603b      	str	r3, [r7, #0]
 80042a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80042ac:	b01d      	add	sp, #116	@ 0x74
 80042ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042b2:	2340      	movs	r3, #64	@ 0x40
 80042b4:	616b      	str	r3, [r5, #20]
 80042b6:	2300      	movs	r3, #0
 80042b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80042ba:	2320      	movs	r3, #32
 80042bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80042c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80042c4:	2330      	movs	r3, #48	@ 0x30
 80042c6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004464 <_svfiprintf_r+0x1e4>
 80042ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80042ce:	f04f 0901 	mov.w	r9, #1
 80042d2:	4623      	mov	r3, r4
 80042d4:	469a      	mov	sl, r3
 80042d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042da:	b10a      	cbz	r2, 80042e0 <_svfiprintf_r+0x60>
 80042dc:	2a25      	cmp	r2, #37	@ 0x25
 80042de:	d1f9      	bne.n	80042d4 <_svfiprintf_r+0x54>
 80042e0:	ebba 0b04 	subs.w	fp, sl, r4
 80042e4:	d00b      	beq.n	80042fe <_svfiprintf_r+0x7e>
 80042e6:	465b      	mov	r3, fp
 80042e8:	4622      	mov	r2, r4
 80042ea:	4629      	mov	r1, r5
 80042ec:	4638      	mov	r0, r7
 80042ee:	f7ff ff6b 	bl	80041c8 <__ssputs_r>
 80042f2:	3001      	adds	r0, #1
 80042f4:	f000 80a7 	beq.w	8004446 <_svfiprintf_r+0x1c6>
 80042f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042fa:	445a      	add	r2, fp
 80042fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80042fe:	f89a 3000 	ldrb.w	r3, [sl]
 8004302:	2b00      	cmp	r3, #0
 8004304:	f000 809f 	beq.w	8004446 <_svfiprintf_r+0x1c6>
 8004308:	2300      	movs	r3, #0
 800430a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800430e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004312:	f10a 0a01 	add.w	sl, sl, #1
 8004316:	9304      	str	r3, [sp, #16]
 8004318:	9307      	str	r3, [sp, #28]
 800431a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800431e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004320:	4654      	mov	r4, sl
 8004322:	2205      	movs	r2, #5
 8004324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004328:	484e      	ldr	r0, [pc, #312]	@ (8004464 <_svfiprintf_r+0x1e4>)
 800432a:	f7fb ff61 	bl	80001f0 <memchr>
 800432e:	9a04      	ldr	r2, [sp, #16]
 8004330:	b9d8      	cbnz	r0, 800436a <_svfiprintf_r+0xea>
 8004332:	06d0      	lsls	r0, r2, #27
 8004334:	bf44      	itt	mi
 8004336:	2320      	movmi	r3, #32
 8004338:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800433c:	0711      	lsls	r1, r2, #28
 800433e:	bf44      	itt	mi
 8004340:	232b      	movmi	r3, #43	@ 0x2b
 8004342:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004346:	f89a 3000 	ldrb.w	r3, [sl]
 800434a:	2b2a      	cmp	r3, #42	@ 0x2a
 800434c:	d015      	beq.n	800437a <_svfiprintf_r+0xfa>
 800434e:	9a07      	ldr	r2, [sp, #28]
 8004350:	4654      	mov	r4, sl
 8004352:	2000      	movs	r0, #0
 8004354:	f04f 0c0a 	mov.w	ip, #10
 8004358:	4621      	mov	r1, r4
 800435a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800435e:	3b30      	subs	r3, #48	@ 0x30
 8004360:	2b09      	cmp	r3, #9
 8004362:	d94b      	bls.n	80043fc <_svfiprintf_r+0x17c>
 8004364:	b1b0      	cbz	r0, 8004394 <_svfiprintf_r+0x114>
 8004366:	9207      	str	r2, [sp, #28]
 8004368:	e014      	b.n	8004394 <_svfiprintf_r+0x114>
 800436a:	eba0 0308 	sub.w	r3, r0, r8
 800436e:	fa09 f303 	lsl.w	r3, r9, r3
 8004372:	4313      	orrs	r3, r2
 8004374:	9304      	str	r3, [sp, #16]
 8004376:	46a2      	mov	sl, r4
 8004378:	e7d2      	b.n	8004320 <_svfiprintf_r+0xa0>
 800437a:	9b03      	ldr	r3, [sp, #12]
 800437c:	1d19      	adds	r1, r3, #4
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	9103      	str	r1, [sp, #12]
 8004382:	2b00      	cmp	r3, #0
 8004384:	bfbb      	ittet	lt
 8004386:	425b      	neglt	r3, r3
 8004388:	f042 0202 	orrlt.w	r2, r2, #2
 800438c:	9307      	strge	r3, [sp, #28]
 800438e:	9307      	strlt	r3, [sp, #28]
 8004390:	bfb8      	it	lt
 8004392:	9204      	strlt	r2, [sp, #16]
 8004394:	7823      	ldrb	r3, [r4, #0]
 8004396:	2b2e      	cmp	r3, #46	@ 0x2e
 8004398:	d10a      	bne.n	80043b0 <_svfiprintf_r+0x130>
 800439a:	7863      	ldrb	r3, [r4, #1]
 800439c:	2b2a      	cmp	r3, #42	@ 0x2a
 800439e:	d132      	bne.n	8004406 <_svfiprintf_r+0x186>
 80043a0:	9b03      	ldr	r3, [sp, #12]
 80043a2:	1d1a      	adds	r2, r3, #4
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	9203      	str	r2, [sp, #12]
 80043a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80043ac:	3402      	adds	r4, #2
 80043ae:	9305      	str	r3, [sp, #20]
 80043b0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004474 <_svfiprintf_r+0x1f4>
 80043b4:	7821      	ldrb	r1, [r4, #0]
 80043b6:	2203      	movs	r2, #3
 80043b8:	4650      	mov	r0, sl
 80043ba:	f7fb ff19 	bl	80001f0 <memchr>
 80043be:	b138      	cbz	r0, 80043d0 <_svfiprintf_r+0x150>
 80043c0:	9b04      	ldr	r3, [sp, #16]
 80043c2:	eba0 000a 	sub.w	r0, r0, sl
 80043c6:	2240      	movs	r2, #64	@ 0x40
 80043c8:	4082      	lsls	r2, r0
 80043ca:	4313      	orrs	r3, r2
 80043cc:	3401      	adds	r4, #1
 80043ce:	9304      	str	r3, [sp, #16]
 80043d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043d4:	4824      	ldr	r0, [pc, #144]	@ (8004468 <_svfiprintf_r+0x1e8>)
 80043d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80043da:	2206      	movs	r2, #6
 80043dc:	f7fb ff08 	bl	80001f0 <memchr>
 80043e0:	2800      	cmp	r0, #0
 80043e2:	d036      	beq.n	8004452 <_svfiprintf_r+0x1d2>
 80043e4:	4b21      	ldr	r3, [pc, #132]	@ (800446c <_svfiprintf_r+0x1ec>)
 80043e6:	bb1b      	cbnz	r3, 8004430 <_svfiprintf_r+0x1b0>
 80043e8:	9b03      	ldr	r3, [sp, #12]
 80043ea:	3307      	adds	r3, #7
 80043ec:	f023 0307 	bic.w	r3, r3, #7
 80043f0:	3308      	adds	r3, #8
 80043f2:	9303      	str	r3, [sp, #12]
 80043f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043f6:	4433      	add	r3, r6
 80043f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80043fa:	e76a      	b.n	80042d2 <_svfiprintf_r+0x52>
 80043fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8004400:	460c      	mov	r4, r1
 8004402:	2001      	movs	r0, #1
 8004404:	e7a8      	b.n	8004358 <_svfiprintf_r+0xd8>
 8004406:	2300      	movs	r3, #0
 8004408:	3401      	adds	r4, #1
 800440a:	9305      	str	r3, [sp, #20]
 800440c:	4619      	mov	r1, r3
 800440e:	f04f 0c0a 	mov.w	ip, #10
 8004412:	4620      	mov	r0, r4
 8004414:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004418:	3a30      	subs	r2, #48	@ 0x30
 800441a:	2a09      	cmp	r2, #9
 800441c:	d903      	bls.n	8004426 <_svfiprintf_r+0x1a6>
 800441e:	2b00      	cmp	r3, #0
 8004420:	d0c6      	beq.n	80043b0 <_svfiprintf_r+0x130>
 8004422:	9105      	str	r1, [sp, #20]
 8004424:	e7c4      	b.n	80043b0 <_svfiprintf_r+0x130>
 8004426:	fb0c 2101 	mla	r1, ip, r1, r2
 800442a:	4604      	mov	r4, r0
 800442c:	2301      	movs	r3, #1
 800442e:	e7f0      	b.n	8004412 <_svfiprintf_r+0x192>
 8004430:	ab03      	add	r3, sp, #12
 8004432:	9300      	str	r3, [sp, #0]
 8004434:	462a      	mov	r2, r5
 8004436:	4b0e      	ldr	r3, [pc, #56]	@ (8004470 <_svfiprintf_r+0x1f0>)
 8004438:	a904      	add	r1, sp, #16
 800443a:	4638      	mov	r0, r7
 800443c:	f3af 8000 	nop.w
 8004440:	1c42      	adds	r2, r0, #1
 8004442:	4606      	mov	r6, r0
 8004444:	d1d6      	bne.n	80043f4 <_svfiprintf_r+0x174>
 8004446:	89ab      	ldrh	r3, [r5, #12]
 8004448:	065b      	lsls	r3, r3, #25
 800444a:	f53f af2d 	bmi.w	80042a8 <_svfiprintf_r+0x28>
 800444e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004450:	e72c      	b.n	80042ac <_svfiprintf_r+0x2c>
 8004452:	ab03      	add	r3, sp, #12
 8004454:	9300      	str	r3, [sp, #0]
 8004456:	462a      	mov	r2, r5
 8004458:	4b05      	ldr	r3, [pc, #20]	@ (8004470 <_svfiprintf_r+0x1f0>)
 800445a:	a904      	add	r1, sp, #16
 800445c:	4638      	mov	r0, r7
 800445e:	f000 f879 	bl	8004554 <_printf_i>
 8004462:	e7ed      	b.n	8004440 <_svfiprintf_r+0x1c0>
 8004464:	080057b4 	.word	0x080057b4
 8004468:	080057be 	.word	0x080057be
 800446c:	00000000 	.word	0x00000000
 8004470:	080041c9 	.word	0x080041c9
 8004474:	080057ba 	.word	0x080057ba

08004478 <_printf_common>:
 8004478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800447c:	4616      	mov	r6, r2
 800447e:	4698      	mov	r8, r3
 8004480:	688a      	ldr	r2, [r1, #8]
 8004482:	690b      	ldr	r3, [r1, #16]
 8004484:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004488:	4293      	cmp	r3, r2
 800448a:	bfb8      	it	lt
 800448c:	4613      	movlt	r3, r2
 800448e:	6033      	str	r3, [r6, #0]
 8004490:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004494:	4607      	mov	r7, r0
 8004496:	460c      	mov	r4, r1
 8004498:	b10a      	cbz	r2, 800449e <_printf_common+0x26>
 800449a:	3301      	adds	r3, #1
 800449c:	6033      	str	r3, [r6, #0]
 800449e:	6823      	ldr	r3, [r4, #0]
 80044a0:	0699      	lsls	r1, r3, #26
 80044a2:	bf42      	ittt	mi
 80044a4:	6833      	ldrmi	r3, [r6, #0]
 80044a6:	3302      	addmi	r3, #2
 80044a8:	6033      	strmi	r3, [r6, #0]
 80044aa:	6825      	ldr	r5, [r4, #0]
 80044ac:	f015 0506 	ands.w	r5, r5, #6
 80044b0:	d106      	bne.n	80044c0 <_printf_common+0x48>
 80044b2:	f104 0a19 	add.w	sl, r4, #25
 80044b6:	68e3      	ldr	r3, [r4, #12]
 80044b8:	6832      	ldr	r2, [r6, #0]
 80044ba:	1a9b      	subs	r3, r3, r2
 80044bc:	42ab      	cmp	r3, r5
 80044be:	dc26      	bgt.n	800450e <_printf_common+0x96>
 80044c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80044c4:	6822      	ldr	r2, [r4, #0]
 80044c6:	3b00      	subs	r3, #0
 80044c8:	bf18      	it	ne
 80044ca:	2301      	movne	r3, #1
 80044cc:	0692      	lsls	r2, r2, #26
 80044ce:	d42b      	bmi.n	8004528 <_printf_common+0xb0>
 80044d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80044d4:	4641      	mov	r1, r8
 80044d6:	4638      	mov	r0, r7
 80044d8:	47c8      	blx	r9
 80044da:	3001      	adds	r0, #1
 80044dc:	d01e      	beq.n	800451c <_printf_common+0xa4>
 80044de:	6823      	ldr	r3, [r4, #0]
 80044e0:	6922      	ldr	r2, [r4, #16]
 80044e2:	f003 0306 	and.w	r3, r3, #6
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	bf02      	ittt	eq
 80044ea:	68e5      	ldreq	r5, [r4, #12]
 80044ec:	6833      	ldreq	r3, [r6, #0]
 80044ee:	1aed      	subeq	r5, r5, r3
 80044f0:	68a3      	ldr	r3, [r4, #8]
 80044f2:	bf0c      	ite	eq
 80044f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044f8:	2500      	movne	r5, #0
 80044fa:	4293      	cmp	r3, r2
 80044fc:	bfc4      	itt	gt
 80044fe:	1a9b      	subgt	r3, r3, r2
 8004500:	18ed      	addgt	r5, r5, r3
 8004502:	2600      	movs	r6, #0
 8004504:	341a      	adds	r4, #26
 8004506:	42b5      	cmp	r5, r6
 8004508:	d11a      	bne.n	8004540 <_printf_common+0xc8>
 800450a:	2000      	movs	r0, #0
 800450c:	e008      	b.n	8004520 <_printf_common+0xa8>
 800450e:	2301      	movs	r3, #1
 8004510:	4652      	mov	r2, sl
 8004512:	4641      	mov	r1, r8
 8004514:	4638      	mov	r0, r7
 8004516:	47c8      	blx	r9
 8004518:	3001      	adds	r0, #1
 800451a:	d103      	bne.n	8004524 <_printf_common+0xac>
 800451c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004524:	3501      	adds	r5, #1
 8004526:	e7c6      	b.n	80044b6 <_printf_common+0x3e>
 8004528:	18e1      	adds	r1, r4, r3
 800452a:	1c5a      	adds	r2, r3, #1
 800452c:	2030      	movs	r0, #48	@ 0x30
 800452e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004532:	4422      	add	r2, r4
 8004534:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004538:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800453c:	3302      	adds	r3, #2
 800453e:	e7c7      	b.n	80044d0 <_printf_common+0x58>
 8004540:	2301      	movs	r3, #1
 8004542:	4622      	mov	r2, r4
 8004544:	4641      	mov	r1, r8
 8004546:	4638      	mov	r0, r7
 8004548:	47c8      	blx	r9
 800454a:	3001      	adds	r0, #1
 800454c:	d0e6      	beq.n	800451c <_printf_common+0xa4>
 800454e:	3601      	adds	r6, #1
 8004550:	e7d9      	b.n	8004506 <_printf_common+0x8e>
	...

08004554 <_printf_i>:
 8004554:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004558:	7e0f      	ldrb	r7, [r1, #24]
 800455a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800455c:	2f78      	cmp	r7, #120	@ 0x78
 800455e:	4691      	mov	r9, r2
 8004560:	4680      	mov	r8, r0
 8004562:	460c      	mov	r4, r1
 8004564:	469a      	mov	sl, r3
 8004566:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800456a:	d807      	bhi.n	800457c <_printf_i+0x28>
 800456c:	2f62      	cmp	r7, #98	@ 0x62
 800456e:	d80a      	bhi.n	8004586 <_printf_i+0x32>
 8004570:	2f00      	cmp	r7, #0
 8004572:	f000 80d1 	beq.w	8004718 <_printf_i+0x1c4>
 8004576:	2f58      	cmp	r7, #88	@ 0x58
 8004578:	f000 80b8 	beq.w	80046ec <_printf_i+0x198>
 800457c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004580:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004584:	e03a      	b.n	80045fc <_printf_i+0xa8>
 8004586:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800458a:	2b15      	cmp	r3, #21
 800458c:	d8f6      	bhi.n	800457c <_printf_i+0x28>
 800458e:	a101      	add	r1, pc, #4	@ (adr r1, 8004594 <_printf_i+0x40>)
 8004590:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004594:	080045ed 	.word	0x080045ed
 8004598:	08004601 	.word	0x08004601
 800459c:	0800457d 	.word	0x0800457d
 80045a0:	0800457d 	.word	0x0800457d
 80045a4:	0800457d 	.word	0x0800457d
 80045a8:	0800457d 	.word	0x0800457d
 80045ac:	08004601 	.word	0x08004601
 80045b0:	0800457d 	.word	0x0800457d
 80045b4:	0800457d 	.word	0x0800457d
 80045b8:	0800457d 	.word	0x0800457d
 80045bc:	0800457d 	.word	0x0800457d
 80045c0:	080046ff 	.word	0x080046ff
 80045c4:	0800462b 	.word	0x0800462b
 80045c8:	080046b9 	.word	0x080046b9
 80045cc:	0800457d 	.word	0x0800457d
 80045d0:	0800457d 	.word	0x0800457d
 80045d4:	08004721 	.word	0x08004721
 80045d8:	0800457d 	.word	0x0800457d
 80045dc:	0800462b 	.word	0x0800462b
 80045e0:	0800457d 	.word	0x0800457d
 80045e4:	0800457d 	.word	0x0800457d
 80045e8:	080046c1 	.word	0x080046c1
 80045ec:	6833      	ldr	r3, [r6, #0]
 80045ee:	1d1a      	adds	r2, r3, #4
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	6032      	str	r2, [r6, #0]
 80045f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80045f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80045fc:	2301      	movs	r3, #1
 80045fe:	e09c      	b.n	800473a <_printf_i+0x1e6>
 8004600:	6833      	ldr	r3, [r6, #0]
 8004602:	6820      	ldr	r0, [r4, #0]
 8004604:	1d19      	adds	r1, r3, #4
 8004606:	6031      	str	r1, [r6, #0]
 8004608:	0606      	lsls	r6, r0, #24
 800460a:	d501      	bpl.n	8004610 <_printf_i+0xbc>
 800460c:	681d      	ldr	r5, [r3, #0]
 800460e:	e003      	b.n	8004618 <_printf_i+0xc4>
 8004610:	0645      	lsls	r5, r0, #25
 8004612:	d5fb      	bpl.n	800460c <_printf_i+0xb8>
 8004614:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004618:	2d00      	cmp	r5, #0
 800461a:	da03      	bge.n	8004624 <_printf_i+0xd0>
 800461c:	232d      	movs	r3, #45	@ 0x2d
 800461e:	426d      	negs	r5, r5
 8004620:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004624:	4858      	ldr	r0, [pc, #352]	@ (8004788 <_printf_i+0x234>)
 8004626:	230a      	movs	r3, #10
 8004628:	e011      	b.n	800464e <_printf_i+0xfa>
 800462a:	6821      	ldr	r1, [r4, #0]
 800462c:	6833      	ldr	r3, [r6, #0]
 800462e:	0608      	lsls	r0, r1, #24
 8004630:	f853 5b04 	ldr.w	r5, [r3], #4
 8004634:	d402      	bmi.n	800463c <_printf_i+0xe8>
 8004636:	0649      	lsls	r1, r1, #25
 8004638:	bf48      	it	mi
 800463a:	b2ad      	uxthmi	r5, r5
 800463c:	2f6f      	cmp	r7, #111	@ 0x6f
 800463e:	4852      	ldr	r0, [pc, #328]	@ (8004788 <_printf_i+0x234>)
 8004640:	6033      	str	r3, [r6, #0]
 8004642:	bf14      	ite	ne
 8004644:	230a      	movne	r3, #10
 8004646:	2308      	moveq	r3, #8
 8004648:	2100      	movs	r1, #0
 800464a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800464e:	6866      	ldr	r6, [r4, #4]
 8004650:	60a6      	str	r6, [r4, #8]
 8004652:	2e00      	cmp	r6, #0
 8004654:	db05      	blt.n	8004662 <_printf_i+0x10e>
 8004656:	6821      	ldr	r1, [r4, #0]
 8004658:	432e      	orrs	r6, r5
 800465a:	f021 0104 	bic.w	r1, r1, #4
 800465e:	6021      	str	r1, [r4, #0]
 8004660:	d04b      	beq.n	80046fa <_printf_i+0x1a6>
 8004662:	4616      	mov	r6, r2
 8004664:	fbb5 f1f3 	udiv	r1, r5, r3
 8004668:	fb03 5711 	mls	r7, r3, r1, r5
 800466c:	5dc7      	ldrb	r7, [r0, r7]
 800466e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004672:	462f      	mov	r7, r5
 8004674:	42bb      	cmp	r3, r7
 8004676:	460d      	mov	r5, r1
 8004678:	d9f4      	bls.n	8004664 <_printf_i+0x110>
 800467a:	2b08      	cmp	r3, #8
 800467c:	d10b      	bne.n	8004696 <_printf_i+0x142>
 800467e:	6823      	ldr	r3, [r4, #0]
 8004680:	07df      	lsls	r7, r3, #31
 8004682:	d508      	bpl.n	8004696 <_printf_i+0x142>
 8004684:	6923      	ldr	r3, [r4, #16]
 8004686:	6861      	ldr	r1, [r4, #4]
 8004688:	4299      	cmp	r1, r3
 800468a:	bfde      	ittt	le
 800468c:	2330      	movle	r3, #48	@ 0x30
 800468e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004692:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004696:	1b92      	subs	r2, r2, r6
 8004698:	6122      	str	r2, [r4, #16]
 800469a:	f8cd a000 	str.w	sl, [sp]
 800469e:	464b      	mov	r3, r9
 80046a0:	aa03      	add	r2, sp, #12
 80046a2:	4621      	mov	r1, r4
 80046a4:	4640      	mov	r0, r8
 80046a6:	f7ff fee7 	bl	8004478 <_printf_common>
 80046aa:	3001      	adds	r0, #1
 80046ac:	d14a      	bne.n	8004744 <_printf_i+0x1f0>
 80046ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80046b2:	b004      	add	sp, #16
 80046b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046b8:	6823      	ldr	r3, [r4, #0]
 80046ba:	f043 0320 	orr.w	r3, r3, #32
 80046be:	6023      	str	r3, [r4, #0]
 80046c0:	4832      	ldr	r0, [pc, #200]	@ (800478c <_printf_i+0x238>)
 80046c2:	2778      	movs	r7, #120	@ 0x78
 80046c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80046c8:	6823      	ldr	r3, [r4, #0]
 80046ca:	6831      	ldr	r1, [r6, #0]
 80046cc:	061f      	lsls	r7, r3, #24
 80046ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80046d2:	d402      	bmi.n	80046da <_printf_i+0x186>
 80046d4:	065f      	lsls	r7, r3, #25
 80046d6:	bf48      	it	mi
 80046d8:	b2ad      	uxthmi	r5, r5
 80046da:	6031      	str	r1, [r6, #0]
 80046dc:	07d9      	lsls	r1, r3, #31
 80046de:	bf44      	itt	mi
 80046e0:	f043 0320 	orrmi.w	r3, r3, #32
 80046e4:	6023      	strmi	r3, [r4, #0]
 80046e6:	b11d      	cbz	r5, 80046f0 <_printf_i+0x19c>
 80046e8:	2310      	movs	r3, #16
 80046ea:	e7ad      	b.n	8004648 <_printf_i+0xf4>
 80046ec:	4826      	ldr	r0, [pc, #152]	@ (8004788 <_printf_i+0x234>)
 80046ee:	e7e9      	b.n	80046c4 <_printf_i+0x170>
 80046f0:	6823      	ldr	r3, [r4, #0]
 80046f2:	f023 0320 	bic.w	r3, r3, #32
 80046f6:	6023      	str	r3, [r4, #0]
 80046f8:	e7f6      	b.n	80046e8 <_printf_i+0x194>
 80046fa:	4616      	mov	r6, r2
 80046fc:	e7bd      	b.n	800467a <_printf_i+0x126>
 80046fe:	6833      	ldr	r3, [r6, #0]
 8004700:	6825      	ldr	r5, [r4, #0]
 8004702:	6961      	ldr	r1, [r4, #20]
 8004704:	1d18      	adds	r0, r3, #4
 8004706:	6030      	str	r0, [r6, #0]
 8004708:	062e      	lsls	r6, r5, #24
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	d501      	bpl.n	8004712 <_printf_i+0x1be>
 800470e:	6019      	str	r1, [r3, #0]
 8004710:	e002      	b.n	8004718 <_printf_i+0x1c4>
 8004712:	0668      	lsls	r0, r5, #25
 8004714:	d5fb      	bpl.n	800470e <_printf_i+0x1ba>
 8004716:	8019      	strh	r1, [r3, #0]
 8004718:	2300      	movs	r3, #0
 800471a:	6123      	str	r3, [r4, #16]
 800471c:	4616      	mov	r6, r2
 800471e:	e7bc      	b.n	800469a <_printf_i+0x146>
 8004720:	6833      	ldr	r3, [r6, #0]
 8004722:	1d1a      	adds	r2, r3, #4
 8004724:	6032      	str	r2, [r6, #0]
 8004726:	681e      	ldr	r6, [r3, #0]
 8004728:	6862      	ldr	r2, [r4, #4]
 800472a:	2100      	movs	r1, #0
 800472c:	4630      	mov	r0, r6
 800472e:	f7fb fd5f 	bl	80001f0 <memchr>
 8004732:	b108      	cbz	r0, 8004738 <_printf_i+0x1e4>
 8004734:	1b80      	subs	r0, r0, r6
 8004736:	6060      	str	r0, [r4, #4]
 8004738:	6863      	ldr	r3, [r4, #4]
 800473a:	6123      	str	r3, [r4, #16]
 800473c:	2300      	movs	r3, #0
 800473e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004742:	e7aa      	b.n	800469a <_printf_i+0x146>
 8004744:	6923      	ldr	r3, [r4, #16]
 8004746:	4632      	mov	r2, r6
 8004748:	4649      	mov	r1, r9
 800474a:	4640      	mov	r0, r8
 800474c:	47d0      	blx	sl
 800474e:	3001      	adds	r0, #1
 8004750:	d0ad      	beq.n	80046ae <_printf_i+0x15a>
 8004752:	6823      	ldr	r3, [r4, #0]
 8004754:	079b      	lsls	r3, r3, #30
 8004756:	d413      	bmi.n	8004780 <_printf_i+0x22c>
 8004758:	68e0      	ldr	r0, [r4, #12]
 800475a:	9b03      	ldr	r3, [sp, #12]
 800475c:	4298      	cmp	r0, r3
 800475e:	bfb8      	it	lt
 8004760:	4618      	movlt	r0, r3
 8004762:	e7a6      	b.n	80046b2 <_printf_i+0x15e>
 8004764:	2301      	movs	r3, #1
 8004766:	4632      	mov	r2, r6
 8004768:	4649      	mov	r1, r9
 800476a:	4640      	mov	r0, r8
 800476c:	47d0      	blx	sl
 800476e:	3001      	adds	r0, #1
 8004770:	d09d      	beq.n	80046ae <_printf_i+0x15a>
 8004772:	3501      	adds	r5, #1
 8004774:	68e3      	ldr	r3, [r4, #12]
 8004776:	9903      	ldr	r1, [sp, #12]
 8004778:	1a5b      	subs	r3, r3, r1
 800477a:	42ab      	cmp	r3, r5
 800477c:	dcf2      	bgt.n	8004764 <_printf_i+0x210>
 800477e:	e7eb      	b.n	8004758 <_printf_i+0x204>
 8004780:	2500      	movs	r5, #0
 8004782:	f104 0619 	add.w	r6, r4, #25
 8004786:	e7f5      	b.n	8004774 <_printf_i+0x220>
 8004788:	080057c5 	.word	0x080057c5
 800478c:	080057d6 	.word	0x080057d6

08004790 <memmove>:
 8004790:	4288      	cmp	r0, r1
 8004792:	b510      	push	{r4, lr}
 8004794:	eb01 0402 	add.w	r4, r1, r2
 8004798:	d902      	bls.n	80047a0 <memmove+0x10>
 800479a:	4284      	cmp	r4, r0
 800479c:	4623      	mov	r3, r4
 800479e:	d807      	bhi.n	80047b0 <memmove+0x20>
 80047a0:	1e43      	subs	r3, r0, #1
 80047a2:	42a1      	cmp	r1, r4
 80047a4:	d008      	beq.n	80047b8 <memmove+0x28>
 80047a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80047aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80047ae:	e7f8      	b.n	80047a2 <memmove+0x12>
 80047b0:	4402      	add	r2, r0
 80047b2:	4601      	mov	r1, r0
 80047b4:	428a      	cmp	r2, r1
 80047b6:	d100      	bne.n	80047ba <memmove+0x2a>
 80047b8:	bd10      	pop	{r4, pc}
 80047ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80047be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80047c2:	e7f7      	b.n	80047b4 <memmove+0x24>

080047c4 <_realloc_r>:
 80047c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047c8:	4607      	mov	r7, r0
 80047ca:	4614      	mov	r4, r2
 80047cc:	460d      	mov	r5, r1
 80047ce:	b921      	cbnz	r1, 80047da <_realloc_r+0x16>
 80047d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047d4:	4611      	mov	r1, r2
 80047d6:	f7ff bb8d 	b.w	8003ef4 <_malloc_r>
 80047da:	b92a      	cbnz	r2, 80047e8 <_realloc_r+0x24>
 80047dc:	f7ff fcaa 	bl	8004134 <_free_r>
 80047e0:	4625      	mov	r5, r4
 80047e2:	4628      	mov	r0, r5
 80047e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047e8:	f000 f81a 	bl	8004820 <_malloc_usable_size_r>
 80047ec:	4284      	cmp	r4, r0
 80047ee:	4606      	mov	r6, r0
 80047f0:	d802      	bhi.n	80047f8 <_realloc_r+0x34>
 80047f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80047f6:	d8f4      	bhi.n	80047e2 <_realloc_r+0x1e>
 80047f8:	4621      	mov	r1, r4
 80047fa:	4638      	mov	r0, r7
 80047fc:	f7ff fb7a 	bl	8003ef4 <_malloc_r>
 8004800:	4680      	mov	r8, r0
 8004802:	b908      	cbnz	r0, 8004808 <_realloc_r+0x44>
 8004804:	4645      	mov	r5, r8
 8004806:	e7ec      	b.n	80047e2 <_realloc_r+0x1e>
 8004808:	42b4      	cmp	r4, r6
 800480a:	4622      	mov	r2, r4
 800480c:	4629      	mov	r1, r5
 800480e:	bf28      	it	cs
 8004810:	4632      	movcs	r2, r6
 8004812:	f7ff fc81 	bl	8004118 <memcpy>
 8004816:	4629      	mov	r1, r5
 8004818:	4638      	mov	r0, r7
 800481a:	f7ff fc8b 	bl	8004134 <_free_r>
 800481e:	e7f1      	b.n	8004804 <_realloc_r+0x40>

08004820 <_malloc_usable_size_r>:
 8004820:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004824:	1f18      	subs	r0, r3, #4
 8004826:	2b00      	cmp	r3, #0
 8004828:	bfbc      	itt	lt
 800482a:	580b      	ldrlt	r3, [r1, r0]
 800482c:	18c0      	addlt	r0, r0, r3
 800482e:	4770      	bx	lr

08004830 <_init>:
 8004830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004832:	bf00      	nop
 8004834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004836:	bc08      	pop	{r3}
 8004838:	469e      	mov	lr, r3
 800483a:	4770      	bx	lr

0800483c <_fini>:
 800483c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800483e:	bf00      	nop
 8004840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004842:	bc08      	pop	{r3}
 8004844:	469e      	mov	lr, r3
 8004846:	4770      	bx	lr
