{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624100714954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624100714964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 12:05:14 2021 " "Processing started: Sat Jun 19 12:05:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624100714964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100714964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSMDemo -c FSMDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSMDemo -c FSMDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100714964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624100715681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624100715681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Main-Behavorial " "Found design unit 1: FSM_Main-Behavorial" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624100728318 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Main " "Found entity 1: FSM_Main" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624100728318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsm_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Block " "Found entity 1: FSM_Block" {  } { { "FSM_Block.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624100728322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_Main " "Elaborating entity \"FSM_Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624100728385 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Time_exp FSM_Main.vhd(54) " "VHDL Process Statement warning at FSM_Main.vhd(54): signal \"Time_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624100728405 "|FSM_Block|FSM_Main:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Fanta FSM_Main.vhd(59) " "VHDL Process Statement warning at FSM_Main.vhd(59): signal \"Fanta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SumoLi FSM_Main.vhd(60) " "VHDL Process Statement warning at FSM_Main.vhd(60): signal \"SumoLi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SumoPes FSM_Main.vhd(61) " "VHDL Process Statement warning at FSM_Main.vhd(61): signal \"SumoPes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Time_exp FSM_Main.vhd(71) " "VHDL Process Statement warning at FSM_Main.vhd(71): signal \"Time_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Time_exp FSM_Main.vhd(77) " "VHDL Process Statement warning at FSM_Main.vhd(77): signal \"Time_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sel_Word FSM_Main.vhd(44) " "VHDL Process Statement warning at FSM_Main.vhd(44): inferring latch(es) for signal or variable \"Sel_Word\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TimeValue FSM_Main.vhd(44) " "VHDL Process Statement warning at FSM_Main.vhd(44): inferring latch(es) for signal or variable \"TimeValue\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TimerEnable FSM_Main.vhd(44) " "VHDL Process Statement warning at FSM_Main.vhd(44): inferring latch(es) for signal or variable \"TimerEnable\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS FSM_Main.vhd(44) " "VHDL Process Statement warning at FSM_Main.vhd(44): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.e6 FSM_Main.vhd(44) " "Inferred latch for \"NS.e6\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.e5 FSM_Main.vhd(44) " "Inferred latch for \"NS.e5\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.e4 FSM_Main.vhd(44) " "Inferred latch for \"NS.e4\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.e3 FSM_Main.vhd(44) " "Inferred latch for \"NS.e3\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.e2 FSM_Main.vhd(44) " "Inferred latch for \"NS.e2\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.e1 FSM_Main.vhd(44) " "Inferred latch for \"NS.e1\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.e0 FSM_Main.vhd(44) " "Inferred latch for \"NS.e0\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerEnable FSM_Main.vhd(44) " "Inferred latch for \"TimerEnable\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimeValue\[0\] FSM_Main.vhd(44) " "Inferred latch for \"TimeValue\[0\]\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimeValue\[1\] FSM_Main.vhd(44) " "Inferred latch for \"TimeValue\[1\]\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimeValue\[2\] FSM_Main.vhd(44) " "Inferred latch for \"TimeValue\[2\]\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimeValue\[3\] FSM_Main.vhd(44) " "Inferred latch for \"TimeValue\[3\]\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_Word\[0\] FSM_Main.vhd(44) " "Inferred latch for \"Sel_Word\[0\]\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_Word\[1\] FSM_Main.vhd(44) " "Inferred latch for \"Sel_Word\[1\]\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_Word\[2\] FSM_Main.vhd(44) " "Inferred latch for \"Sel_Word\[2\]\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728406 "|FSM_Block|FSM_Main:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_Word\[3\] FSM_Main.vhd(44) " "Inferred latch for \"Sel_Word\[3\]\" at FSM_Main.vhd(44)" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100728407 "|FSM_Block|FSM_Main:inst"}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledg 0 " "Ignored assignment(s) for \"Ledg\[0\]\" because \"Ledg\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledg" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728772 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledg 1 " "Ignored assignment(s) for \"Ledg\[1\]\" because \"Ledg\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledg" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728772 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledg 2 " "Ignored assignment(s) for \"Ledg\[2\]\" because \"Ledg\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledg" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728772 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledg 3 " "Ignored assignment(s) for \"Ledg\[3\]\" because \"Ledg\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledg" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728772 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledg 4 " "Ignored assignment(s) for \"Ledg\[4\]\" because \"Ledg\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledg" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728772 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledg 5 " "Ignored assignment(s) for \"Ledg\[5\]\" because \"Ledg\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledg" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728772 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledg 6 " "Ignored assignment(s) for \"Ledg\[6\]\" because \"Ledg\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledg" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728772 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledg 7 " "Ignored assignment(s) for \"Ledg\[7\]\" because \"Ledg\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledg" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728772 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledg 8 " "Ignored assignment(s) for \"Ledg\[8\]\" because \"Ledg\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledg" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728772 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 0 " "Ignored assignment(s) for \"Ledr\[0\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 1 " "Ignored assignment(s) for \"Ledr\[1\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 2 " "Ignored assignment(s) for \"Ledr\[2\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 3 " "Ignored assignment(s) for \"Ledr\[3\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 4 " "Ignored assignment(s) for \"Ledr\[4\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 5 " "Ignored assignment(s) for \"Ledr\[5\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 6 " "Ignored assignment(s) for \"Ledr\[6\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 7 " "Ignored assignment(s) for \"Ledr\[7\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 8 " "Ignored assignment(s) for \"Ledr\[8\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 9 " "Ignored assignment(s) for \"Ledr\[9\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 10 " "Ignored assignment(s) for \"Ledr\[10\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 11 " "Ignored assignment(s) for \"Ledr\[11\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 12 " "Ignored assignment(s) for \"Ledr\[12\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 13 " "Ignored assignment(s) for \"Ledr\[13\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 14 " "Ignored assignment(s) for \"Ledr\[14\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 15 " "Ignored assignment(s) for \"Ledr\[15\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 16 " "Ignored assignment(s) for \"Ledr\[16\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Ledr 17 " "Ignored assignment(s) for \"Ledr\[17\]\" because \"Ledr\" is not a bus or array" {  } { { "FSM_Main.vhd" "Ledr" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1624100728773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TimeValue\[1\]\$latch " "Latch TimeValue\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.e5 " "Ports D and ENA on the latch are fed by the same signal PS.e5" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624100728858 ""}  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624100728858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TimeValue\[2\]\$latch " "Latch TimeValue\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.e5 " "Ports D and ENA on the latch are fed by the same signal PS.e5" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624100728858 ""}  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624100728858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TimeValue\[3\]\$latch " "Latch TimeValue\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.e5 " "Ports D and ENA on the latch are fed by the same signal PS.e5" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624100728858 ""}  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624100728858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TimerEnable\$latch " "Latch TimerEnable\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.e1 " "Ports D and ENA on the latch are fed by the same signal PS.e1" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624100728858 ""}  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624100728858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS.e6_175 " "Latch NS.e6_175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.e5 " "Ports D and ENA on the latch are fed by the same signal PS.e5" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624100728858 ""}  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624100728858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS.e1_230 " "Latch NS.e1_230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.e0 " "Ports D and ENA on the latch are fed by the same signal PS.e0" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624100728859 ""}  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624100728859 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TimeValue\[0\] GND " "Pin \"TimeValue\[0\]\" is stuck at GND" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624100728877 "|FSM_Main|TimeValue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_Word\[3\] GND " "Pin \"Sel_Word\[3\]\" is stuck at GND" {  } { { "FSM_Main.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/FSM_Vendas/FSM_Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624100728877 "|FSM_Main|Sel_Word[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624100728877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624100728956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624100729676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624100729676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624100729729 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624100729729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624100729729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624100729729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624100729746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 12:05:29 2021 " "Processing ended: Sat Jun 19 12:05:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624100729746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624100729746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624100729746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624100729746 ""}
