# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../spi-controller-cmod-a7.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../../spi-controller-cmod-a7.srcs/sources_1/new/decimate.v" \
"../../../../spi-controller-cmod-a7.srcs/sim_1/new/tb_decimate.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
