
---------- Begin Simulation Statistics ----------
simSeconds                                   1.608195                       # Number of seconds simulated (Second)
simTicks                                 1608194762000                       # Number of ticks simulated (Tick)
finalTick                                1875653724750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3274.12                       # Real time elapsed on the host (Second)
hostTickRate                                491183495                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408002912                       # Number of bytes of host memory used (Byte)
simInsts                                    453126236                       # Number of instructions simulated (Count)
simOps                                      517663269                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   138396                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     158107                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          6432779022                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 14.188814                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.070478                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          520724032                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded      6501546                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         553493238                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       886273                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      9562309                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined      5592425                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved        49263                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   6426937531                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.086121                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.416509                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   6104270374     94.98%     94.98% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    156120923      2.43%     97.41% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2    109265155      1.70%     99.11% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3     52735201      0.82%     99.93% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4      2092988      0.03%     99.96% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5      2452890      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   6426937531                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu     45164394     41.99%     41.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          894      0.00%     42.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv        13605      0.01%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     42.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead     38006044     35.34%     77.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite     24363469     22.65%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass         1161      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    337053140     60.90%     60.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult      2793217      0.50%     61.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv      2623713      0.47%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           73      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead    136890281     24.73%     86.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     74131434     13.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    553493238                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.086043                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy              107548408                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.194308                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   7642352601                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    536788412                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    523314952                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         6087                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2672                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2288                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      661036879                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3606                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts       744468                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              70189                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            5841491                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              27                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads    110660839                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     72353962                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads      1213700                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores       393730                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch        42666      0.04%      0.04% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return     10758578     10.89%     10.93% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      9994134     10.12%     21.05% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect       285697      0.29%     21.34% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     71289926     72.16%     93.50% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond      3629169      3.67%     97.17% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     97.17% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond      2791905      2.83%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     98792075                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           37      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       958122     17.85%     17.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       428971      7.99%     25.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect        50390      0.94%     26.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond      3378794     62.94%     89.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       382151      7.12%     96.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     96.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond       170188      3.17%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      5368653                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch        42629      6.68%      6.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          423      0.07%      6.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        62433      9.79%     16.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          917      0.14%     16.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond       525659     82.39%     99.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         5713      0.90%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          210      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total       637984                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch        42629      0.05%      0.05% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      9800456     10.49%     10.54% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect      9565163     10.24%     20.77% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect       235307      0.25%     21.03% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     67911132     72.69%     93.72% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond      3247018      3.48%     97.19% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     97.19% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond      2621717      2.81%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     93423422                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch        42629      6.78%      6.78% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          350      0.06%      6.84% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        58204      9.26%     16.10% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          888      0.14%     16.24% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond       522029     83.06%     99.30% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         4207      0.67%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          183      0.03%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       628490                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget     31541710     31.93%     31.93% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     53465835     54.12%     86.05% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS     10758578     10.89%     96.94% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect      3025952      3.06%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     98792075                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch       325195     50.97%     50.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return       312261     48.94%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          423      0.07%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect          105      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total       637984                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     71332592                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     40195659                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       637984                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss       127123                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted       325723                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted       312261                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     98792075                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates       281544                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     59560783                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.602890                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted       132912                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups      3077602                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits      3025952                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses        51650                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch        42666      0.04%      0.04% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return     10758578     10.89%     10.93% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      9994134     10.12%     21.05% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect       285697      0.29%     21.34% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     71289926     72.16%     93.50% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond      3629169      3.67%     97.17% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     97.17% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond      2791905      2.83%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     98792075                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch        42666      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return     10758578     27.42%     27.53% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        82309      0.21%     27.74% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect       285697      0.73%     28.47% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond     25249296     64.36%     92.83% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond        20841      0.05%     92.88% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     92.88% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond      2791905      7.12%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total     39231292                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        62433     22.18%     22.18% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     22.18% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond       213398     75.80%     97.97% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         5713      2.03%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total       281544                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        62433     22.18%     22.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond       213398     75.80%     97.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         5713      2.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total       281544                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups      3077602                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits      3025952                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses        51650                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords         1127                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords      3078729                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes     11237953                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops     11237939                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes      1437483                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      9800456                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      9800106                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          350                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      8444042                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls      6452283                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts       570109                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   6425588190                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.080601                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.569288                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   6213005938     96.69%     96.69% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1    101373805      1.58%     98.27% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2     44000248      0.68%     98.95% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3     18909342      0.29%     99.25% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     20207662      0.31%     99.56% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      9811425      0.15%     99.72% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6      1477406      0.02%     99.74% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7      1366653      0.02%     99.76% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8     15435711      0.24%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   6425588190                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars        5753104                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      9800470                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    332020536     64.11%     64.11% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult      2781269      0.54%     64.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv      2623615      0.51%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead    109458205     21.13%     86.29% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     71022871     13.71%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    517906795                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples     15435711                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    453369762                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    517906795                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    453126236                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    517663269                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    14.188814                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.070478                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    180481076                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    482090561                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts    109458205                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     71022871                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2264                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    332020536     64.11%     64.11% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult      2781269      0.54%     64.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv      2623615      0.51%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead    109458205     21.13%     86.29% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     71022871     13.71%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    517906795                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     93423422                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     80723313                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl     12657480                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     67911132                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl     25469661                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      9800470                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      9800456                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data    142054270                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total    142054270                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data    142533599                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total    142533599                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     26303374                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     26303374                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     26335437                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     26335437                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1768939172032                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1768939172032                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1768939172032                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1768939172032                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    168357644                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    168357644                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    168869036                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    168869036                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.156235                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.156235                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.155952                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.155952                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 67251.416949                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 67251.416949                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 67169.539356                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 67169.539356                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs    188440851                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets     36176225                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs      4348451                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets       169128                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    43.335167                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   213.898497                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     24505352                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     24505352                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data      1788942                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total      1788942                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data      1788942                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total      1788942                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     24514432                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     24514432                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     24541111                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     24541111                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1764                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1764                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1665093000984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1665093000984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1665364891734                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1665364891734                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data    128722000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total    128722000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.145609                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.145609                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.145326                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.145326                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 67922.968845                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 67922.968845                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 67860.207785                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 67860.207785                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72971.655329                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 72971.655329                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     24505352                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::cpu_cluster.cpus.data          576                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::total          576                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus.data       432000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::total       432000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data          750                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::total          750                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data      5767504                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total      5767504                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data        29356                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total        29356                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    462653250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    462653250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data      5796860                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total      5796860                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.005064                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.005064                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 15760.091634                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 15760.091634                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data        28399                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total        28399                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          957                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          957                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     47604250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     47604250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000165                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000165                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 49743.207941                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 49743.207941                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     83701389                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     83701389                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     19416366                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     19416366                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1333644961250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1333644961250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data    103117755                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total    103117755                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.188293                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.188293                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 68686.641015                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 68686.641015                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       692000                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       692000                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     18724366                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     18724366                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data         1305                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total         1305                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 1293353595250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 1293353595250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data    128722000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total    128722000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.181582                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.181582                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 69073.291734                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 69073.291734                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 98637.547893                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 98637.547893                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data       479167                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total       479167                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data        31849                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total        31849                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data       511016                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total       511016                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.062325                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.062325                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data        26466                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total        26466                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    264153500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    264153500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.051791                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.051791                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data  9980.862238                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total  9980.862238                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          162                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          162                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          214                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          214                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          376                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          376                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.569149                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.569149                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          213                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          213                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      7737250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      7737250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.566489                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.566489                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 36325.117371                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 36325.117371                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data      5781921                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total      5781921                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           76                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           76                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       584750                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       584750                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data      5781997                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total      5781997                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000013                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000013                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data  7694.078947                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total  7694.078947                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           35                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           35                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       567250                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       567250                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000006                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000006                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 16207.142857                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 16207.142857                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data        34552                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total        34552                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data      2794439                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total      2794439                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data  86959983915                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total  86959983915                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data      2828991                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total      2828991                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.987786                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.987786                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 31118.941553                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 31118.941553                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           11                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           11                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data      2794428                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total      2794428                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data  85562393165                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total  85562393165                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.987783                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.987783                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 30618.929228                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 30618.929228                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     58318329                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     58318329                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      4092569                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      4092569                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data 348334226867                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total 348334226867                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     62410898                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     62410898                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.065575                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.065575                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 85113.831158                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 85113.831158                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data      1096931                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total      1096931                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data      2995638                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total      2995638                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          459                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          459                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data 286177012569                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total 286177012569                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.047999                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.047999                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 95531.239946                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 95531.239946                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    178600951                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     24505352                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     7.288243                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          128                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          337                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           47                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    385402290                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    385402290                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     49133342                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   6194252831                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles    117584138                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     65307469                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       659751                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     52051346                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        68780                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    531542620                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts      2900507                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    536930308                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop       246815                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     94571197                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts    123505754                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     71366163                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.083468                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads    110426178                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites    110649288                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    666969873                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    353276272                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    194871917                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   6966934955                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites     23907791                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1977                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          786                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     67250365                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       6412635248                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles      1455794                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles        148160                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      2415667                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles        14839                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles        10458                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        19732                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines    171507161                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        20225                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          447                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   6426937531                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.085320                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.448766                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   6161967744     95.88%     95.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     94594981      1.47%     97.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     57371567      0.89%     98.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3    113003239      1.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   6426937531                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    480499180                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.074695                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     98792075                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.015358                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles     10965530                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst    170910485                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total    170910485                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst    170910485                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total    170910485                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       596537                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       596537                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       596537                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       596537                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   4728707984                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   4728707984                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   4728707984                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   4728707984                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst    171507022                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total    171507022                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst    171507022                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total    171507022                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.003478                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.003478                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.003478                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.003478                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst  7926.931580                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total  7926.931580                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst  7926.931580                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total  7926.931580                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       794960                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           82                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         8686                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs    91.521989                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets           82                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       591241                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       591241                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         5296                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         5296                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         5296                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         5296                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       591241                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       591241                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       591241                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       591241                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   4345614800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   4345614800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   4345614800                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   4345614800                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.003447                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.003447                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.003447                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.003447                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst  7349.988922                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total  7349.988922                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst  7349.988922                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total  7349.988922                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       591241                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst    170910485                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total    170910485                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       596537                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       596537                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   4728707984                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   4728707984                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst    171507022                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total    171507022                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.003478                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.003478                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst  7926.931580                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total  7926.931580                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         5296                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         5296                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       591241                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       591241                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   4345614800                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   4345614800                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.003447                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.003447                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst  7349.988922                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total  7349.988922                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs    171493957                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       591241                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   290.057619                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          161                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          321                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    343605285                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    343605285                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       659751                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles     869209452                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1486722173                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    527472393                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts    110660839                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     72353962                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts      6311583                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents         4283                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1485842312                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         3205                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect       314157                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect       285831                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts       599988                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    523466781                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    523317240                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    261093646                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    424071417                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.081352                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.615683                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads         830184                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads      1202634                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         3205                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores      1331091                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        89383                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache      4342387                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples    108961323                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    66.485537                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   154.692166                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     86947344     79.80%     79.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19       336712      0.31%     80.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      1716989      1.58%     81.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        12729      0.01%     81.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         7041      0.01%     81.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         7831      0.01%     81.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69         8884      0.01%     81.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         7946      0.01%     81.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         9362      0.01%     81.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         9187      0.01%     81.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109        10519      0.01%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        17292      0.02%     81.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129        16675      0.02%     81.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139        13412      0.01%     81.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149        16670      0.02%     81.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159        18630      0.02%     81.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169        46215      0.04%     81.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179        27065      0.02%     81.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        32902      0.03%     81.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        44742      0.04%     81.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209        49743      0.05%     82.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219        80777      0.07%     82.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229        95352      0.09%     82.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239       147570      0.14%     82.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249       158307      0.15%     82.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259       167042      0.15%     82.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269       205217      0.19%     82.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279       210902      0.19%     82.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289      3733048      3.43%     86.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        75361      0.07%     86.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows     14729857     13.52%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         3895                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total    108961323                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             5                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults          775                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          1487                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits    107929415                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses     15578830                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     68683915                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses      5226070                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts      20391758                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          695                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          386                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses    123508245                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     73909985                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        176613330                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses       20804900                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    197418230                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks     15818493                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor     15818493                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1          368                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           54                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3     15405704                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore       248271                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples     15570222                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  3497.385811                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 20292.217769                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-65535     15232906     97.83%     97.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-131071       234001      1.50%     99.34% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-196607        79978      0.51%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-262143        11222      0.07%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-327679          958      0.01%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-393215         5377      0.03%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-458751         3074      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::458752-524287         2197      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::524288-589823          454      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::589824-655359           48      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::655360-720895            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::786432-851967            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total     15570222                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples     15518249                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean 13150.467717                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  5820.865131                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 31436.117792                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-65535     14054992     90.57%     90.57% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-131071      1266855      8.16%     98.73% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-196607       126984      0.82%     99.55% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-262143        29447      0.19%     99.74% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::262144-327679         3507      0.02%     99.77% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-393215        26518      0.17%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::393216-458751         4777      0.03%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::458752-524287         3828      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::524288-589823         1116      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::589824-655359          174      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::655360-720895           23      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::720896-786431           16      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::786432-851967            7      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::851968-917503            4      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::917504-983039            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total     15518249                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  36241770414                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.686055                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     2.032951                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0  53334828632    147.16%    147.16% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1 -40965566468   -113.03%     34.13% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2   9108827000     25.13%     59.26% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3  13799473000     38.08%     97.34% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4    197088500      0.54%     97.88% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5     59374250      0.16%     98.05% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6    489076500      1.35%     99.40% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7    110906000      0.31%     99.70% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8      5821250      0.02%     99.72% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9     25309750      0.07%     99.79% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       883000      0.00%     99.79% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11       192250      0.00%     99.79% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12       139250      0.00%     99.79% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13       386750      0.00%     99.79% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14       145500      0.00%     99.79% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::15     74885250      0.21%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  36241770414                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB     15405704    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB           54      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::1GiB          368      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total     15406126                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data     15818493                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total     15818493                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data     15406126                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total     15406126                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total     31224619                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits    171507198                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses         3610                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts          3302                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          695                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries          329                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses    171510808                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits        171507198                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses           3610                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses    171510808                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks         2123                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor         2123                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1807                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore          115                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples         2008                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean  1236.429283                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  9035.401853                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-16383         1970     98.11%     98.11% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::16384-32767            3      0.15%     98.26% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::32768-49151            3      0.15%     98.41% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::49152-65535           15      0.75%     99.15% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-81919           15      0.75%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::114688-131071            1      0.05%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::147456-163839            1      0.05%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total         2008                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples         1930                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 40908.160622                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean 13260.220419                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 58818.286848                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767         1123     58.19%     58.19% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-65535           22      1.14%     59.33% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303          642     33.26%     92.59% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071           43      2.23%     94.82% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839           38      1.97%     96.79% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::163840-196607           13      0.67%     97.46% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375            6      0.31%     97.77% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::229376-262143            6      0.31%     98.08% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::262144-294911           16      0.83%     98.91% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::294912-327679            3      0.16%     99.07% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::327680-360447           11      0.57%     99.64% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::360448-393215            3      0.16%     99.79% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::425984-458751            2      0.10%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::458752-491519            2      0.10%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total         1930                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples  10530943388                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     1.046206                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   -485187092     -4.61%     -4.61% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1  11014724480    104.59%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::2      1406000      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total  10530943388                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB         1807     99.56%     99.56% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::2MiB            8      0.44%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total         1815                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst         2123                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total         2123                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst         1815                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total         1815                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total         3938                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits     15804292                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits         3448                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses          162                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits     15571857                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         6973                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits      5216106                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses         9964                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts     15410539                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          695                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         5492                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses     15578830                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses      5226070                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses         3610                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits     20791411                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses        17099                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses     20808510                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           54                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           27                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           27    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           27                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1608433949972                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         6777                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       659751                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     79857322                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   2583688587                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles    651801647                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles    148507391                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2962422833                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    528487659                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts      1080542                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents      3565279                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents      5519940                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2834842506                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents     80339347                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         4005                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    513982575                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      769623354                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    618934979                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2205                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    503173649                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps     10808926                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing     11082391                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing      6313937                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    126229520                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          6935904618                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes         1054008046                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    453126236                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     517663269                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker     14239676                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker         1244                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst       565077                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data      1942238                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total      16748235                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker     14239676                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker         1244                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst       565077                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data      1942238                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total     16748235                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker      1148204                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker          822                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        26164                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     19767127                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     20942317                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker      1148204                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker          822                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        26164                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     19767127                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     20942317                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker  91480193280                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker     66796022                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   2194552492                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1556005589343                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1649747131137                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker  91480193280                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker     66796022                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   2194552492                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1556005589343                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1649747131137                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker     15387880                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker         2066                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst       591241                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     21709365                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     37690552                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker     15387880                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker         2066                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst       591241                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     21709365                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     37690552                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.074617                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.397870                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.044253                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.910535                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.555638                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.074617                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.397870                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.044253                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.910535                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.555638                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 79672.421695                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 81260.367397                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 83876.796056                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 78716.830693                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 78775.769230                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 79672.421695                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 81260.367397                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 83876.796056                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 78716.830693                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 78775.769230                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks      7047498                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total       7047498                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.mmu.dtb_walker           10                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.mmu.itb_walker            7                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data          971                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total          988                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.mmu.dtb_walker           10                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.mmu.itb_walker            7                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data          971                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total          988                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker      1148194                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker          815                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        26164                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     19766156                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     20941329                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker      1148194                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker          815                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        26164                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     19766156                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher       204966                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     21146295                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1764                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1764                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  88035182790                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     64048525                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   2116060492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 1496680249843                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 1586895541650                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  88035182790                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     64048525                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   2116060492                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 1496680249843                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher  30257485923                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 1617153027573                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data    122517250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total    122517250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.074617                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.394482                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.044253                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.910490                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.555612                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.074617                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.394482                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.044253                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.910490                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.561050                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76672.742402                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 78587.147239                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 80876.796056                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 75719.338138                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 75778.167739                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76672.742402                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 78587.147239                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 80876.796056                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 75719.338138                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 147621.975952                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 76474.532658                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 69454.223356                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 69454.223356                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           23937368                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher       204966                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total       204966                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher  30257485923                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total  30257485923                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 147621.975952                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 147621.975952                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data         4043                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total         4043                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data      2791944                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total      2791944                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        15250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        15250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data      2795987                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total      2795987                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.998554                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.998554                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.005462                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.005462                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data      2791944                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total      2791944                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data  72194552698                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total  72194552698                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.998554                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.998554                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 25858.166460                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 25858.166460                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst       565077                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total       565077                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        26164                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        26164                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   2194552492                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   2194552492                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst       591241                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total       591241                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.044253                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.044253                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 83876.796056                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 83876.796056                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        26164                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        26164                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   2116060492                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   2116060492                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.044253                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.044253                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 80876.796056                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 80876.796056                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data       237509                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total       237509                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data      2746333                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total      2746333                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data 282189735843                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total 282189735843                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data      2983842                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total      2983842                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.920402                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.920402                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 102751.463804                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 102751.463804                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data          949                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total          949                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data      2745384                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total      2745384                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data 273928321343                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total 273928321343                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.920084                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.920084                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 99777.780210                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 99777.780210                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker     14239676                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker         1244                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total     14240920                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker      1148204                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker          822                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total      1149026                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker  91480193280                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker     66796022                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total  91546989302                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker     15387880                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker         2066                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total     15389946                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.074617                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.397870                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.074661                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 79672.421695                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 81260.367397                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 79673.557693                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrHits::cpu_cluster.cpus.mmu.dtb_walker           10                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrHits::cpu_cluster.cpus.mmu.itb_walker            7                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker      1148194                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker          815                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total      1149009                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data         1305                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total         1305                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  88035182790                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     64048525                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total  88099231315                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data    122517250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total    122517250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.074617                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.394482                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.074660                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76672.742402                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 78587.147239                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 76674.100303                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 93882.950192                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 93882.950192                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data      1704729                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total      1704729                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     17020794                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     17020794                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 1273815853500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 1273815853500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     18725523                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     18725523                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.908962                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.908962                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 74838.803260                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 74838.803260                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           22                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           22                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     17020772                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     17020772                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 1222751928500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 1222751928500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.908961                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.908961                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 71838.805461                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 71838.805461                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           35                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           35                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       541000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       541000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           35                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           35                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15457.142857                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 15457.142857                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           35                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           35                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       436000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       436000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12457.142857                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12457.142857                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data        36716                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total        36716                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data     46694250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total     46694250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data        36716                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total        36716                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  1271.768439                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1271.768439                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data        36716                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total        36716                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data    455631009                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total    455631009                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12409.603688                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12409.603688                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          459                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          459                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     16361565                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     16361565                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     16361565                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     16361565                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      8735022                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      8735022                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      8735022                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      8735022                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     20941329                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued       223671                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused       203516                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful           10                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy     0.000045                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage     0.000000                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache        18646                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR           59                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate         18705                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified       223710                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           33                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            4                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage        26450                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16356.398425                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         43205939                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       26449474                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.633527                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15536.893889                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker   817.430970                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.451755                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.621811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.948297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.049892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000099                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.998315                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022          100                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           62                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16042                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           53                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           45                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          293                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1380                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         6370                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         7966                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4           33                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.006104                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.003784                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.979126                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses     1076367691                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses    1076367691                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq     15579077                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     34895841                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          459                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          459                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty     15782520                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     16361571                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     16889870                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq       389080                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq        36716                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           35                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp        36751                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq      2983842                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp      2983842                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq       591241                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     18725523                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanSharedReq          576                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq      2795987                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp      2795987                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      1773723                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     73593662                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         4268                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port     30963450                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total    106335103                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     75678848                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   2957748759                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port        16528                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port    123103040                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   3156547175                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            24514274                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic     452542480                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     65477499                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.002884                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.053625                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     65288662     99.71%     99.71% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1       188837      0.29%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     65477499                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  27089037938                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy    295671794                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy  11576378319                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy      1102874                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy   7788157619                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     51438825                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     25904317                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          578                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   475                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  475                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   44                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  44                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.pci_devices.pio           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          868                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total         1038                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1038                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.pci_devices.pio           45                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1736                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1891                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1891                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy                59500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy              110750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               464001                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              994000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   7045017.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples   1148190.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples       814.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     26164.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  19756784.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples    204143.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.014604812622                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       293510                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       293510                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            45334899                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            6870070                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    21145652                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    7047498                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  21145652                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  7047498                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   9557                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2481                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      9721                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              21145652                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              7047498                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                18315393                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  582457                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  605327                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  609849                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  520915                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  319370                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   70388                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   30100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   26722                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   18546                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  15596                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  11325                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   6275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   3779                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  95313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 121972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 174913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 214146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 255529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 294644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 322672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 335936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 351038                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 375618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 403804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 367087                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 357415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 369819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 388398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 404861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 413149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 409902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                 128945                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                 117077                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                 112128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                 109420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                 106246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                 101505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  94287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  84853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  73316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  61897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                  50395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                  40125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                  31322                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                  25121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  20563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  17245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  14614                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  12551                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  10978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   9922                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   9300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   9502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   9891                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  10156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  10645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  10937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  13956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  18072                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  21681                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  24261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  27890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       293510                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      72.011683                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1040.784378                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       292370     99.61%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           46      0.02%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           23      0.01%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           12      0.00%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           41      0.01%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           62      0.02%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           86      0.03%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           76      0.03%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           95      0.03%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           65      0.02%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           55      0.02%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           47      0.02%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           41      0.01%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           39      0.01%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           24      0.01%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           30      0.01%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           25      0.01%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           26      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           28      0.01%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           29      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           27      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           20      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           26      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           19      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           23      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           22      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           19      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           31      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           19      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           20      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           26      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           11      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           12      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815            8      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        293510                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       293510                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      24.002678                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     20.119189                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     23.207298                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31        256393     87.35%     87.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47          1994      0.68%     88.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63         14721      5.02%     93.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79         14633      4.99%     98.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95           611      0.21%     98.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111          354      0.12%     98.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127         2525      0.86%     99.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143         1983      0.68%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159           78      0.03%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-175            1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191            9      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207           11      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-223            3      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-271            2      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::304-319            3      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::336-351            2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-431            2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-447            2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::464-479            2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::480-495            5      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::496-511          133      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-527           42      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        293510                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  611648                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1353321728                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            451039872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              841516065.07968462                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              280463462.91979778                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1608194829000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      57042.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker     73484160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker        52096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1674496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data   1264434176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher     13065152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    450881664                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 45693570.042855292559                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 32394.086357557728                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1041227.119728673715                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 786244431.257511973381                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 8124110.529841409065                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 280365086.775478482246                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker      1148194                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker          815                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        26164                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     19765988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher       204491                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      7047498                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker  47714292617                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker     35041210                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst   1198012280                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 808850036509                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher  23157378479                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 39558236596481                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     41555.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     42995.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     45788.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     40921.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    113244.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5613089.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker     73484416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker        52160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1674496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data   1265023232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher     13087424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1353321728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1674496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1674496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    451039872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    451039872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker      1148194                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker          815                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        26164                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     19765988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher       204491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        21145652                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      7047498                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        7047498                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker     45693729                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker        32434                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1041227                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    786610715                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      8137960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         841516065                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1041227                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1041227                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    280463463                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        280463463                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    280463463                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker     45693729                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker        32434                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1041227                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    786610715                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      8137960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1121979528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             21136095                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             7045026                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       653334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       652386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       653143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       653654                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       656017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       658740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       657068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       667536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       667317                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       669843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       666540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       648429                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       668658                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       669664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       669697                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       679474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       654195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       651916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       652764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       652917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       654069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       651466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       650688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       652890                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       659321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       659363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       661433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       660257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       672305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       669801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       669937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       671273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       219450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       219704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       219346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       219194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       219816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       221858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       220622                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       221790                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       218940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       219076                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       219731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       219611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       219100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       219136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       220614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       225581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16       222513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17       219160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18       220109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19       220281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20       220232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21       219456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22       219479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23       219921                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24       219243                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25       219729                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26       221265                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27       219504                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28       219940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29       219649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30       219341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31       221635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            524367702350                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           52755693120                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       880954761095                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                24809.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41680.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              148784                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             400144                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.70                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            5.68                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     27632193                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    65.271394                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.734381                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    13.909964                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     27251330     98.62%     98.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       304948      1.10%     99.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255        43317      0.16%     99.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         9235      0.03%     99.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383         5786      0.02%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         5406      0.02%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         8344      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575         1218      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639         2607      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     27632193                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead        1352710080                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      450881664                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              841.135733                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              280.365087                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                1.95                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -78143098972.441818                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    52348289602.762062                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   90064732352.815277                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  26074125923.779575                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 72562262078.696976                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 486944726273.824158                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 335513271130.732544                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  985364308390.419556                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   612.714537                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 558105897593                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 122095780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 927993106032                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1305                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            18401741                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 459                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                459                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       7047498                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          16889867                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             36884                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              35                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2745216                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2745216                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        18400436                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        2791944                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     69057532                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1038                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         2490                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     69061060                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                69061060                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port   1804361600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1891                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         4980                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total   1804368471                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1804368471                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           23976279                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 23976279    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             23976279                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         83494040191                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              633749                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            2192000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       120181069455                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       47921601                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     23984152                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1875653724750                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       27                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.205252                       # Number of seconds simulated (Second)
simTicks                                 1205251626000                       # Number of ticks simulated (Tick)
finalTick                                3081291850750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2174.47                       # Real time elapsed on the host (Second)
hostTickRate                                554274037                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408527200                       # Number of bytes of host memory used (Byte)
simInsts                                    250314186                       # Number of instructions simulated (Count)
simOps                                      282758520                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   115115                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     130036                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4821006486                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 19.250244                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.051947                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          284113455                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded      3266781                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         304083067                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       443078                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      4621716                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined      2661666                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved        26289                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4816456622                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.063134                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.350971                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   4629526473     96.12%     96.12% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    102067128      2.12%     98.24% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     56109073      1.16%     99.40% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3     26444506      0.55%     99.95% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4      1082935      0.02%     99.97% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5      1226507      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4816456622                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu     22642969     41.27%     41.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          697      0.00%     41.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv        10197      0.02%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     41.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead     19959731     36.38%     77.67% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite     12252397     22.33%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          778      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    180554144     59.38%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult      1401044      0.46%     59.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv      1312440      0.43%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           73      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     83824605     27.57%     87.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     36989764     12.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    304083067                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.063075                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               54865993                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.180431                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   5479926011                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    292001408                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    285499784                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         5816                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2516                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2220                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      358944830                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3452                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts       353187                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              42740                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            4549864                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     66990872                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     36303081                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       635814                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores       214874                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch        21551      0.04%      0.04% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      5387785      9.75%      9.79% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      5007695      9.06%     18.85% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect       144984      0.26%     19.11% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     41478024     75.05%     94.17% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond      1828044      3.31%     97.47% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     97.47% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond      1396425      2.53%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     55264508                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           30      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       458061     17.43%     17.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       198235      7.54%     24.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect        24705      0.94%     25.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond      1664293     63.31%     89.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       197896      7.53%     96.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     96.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        85428      3.25%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      2628648                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch        21521      6.77%      6.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          223      0.07%      6.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        35707     11.23%     18.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          721      0.23%     18.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond       255336     80.29%     98.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         4306      1.35%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          189      0.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total       318003                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch        21521      0.04%      0.04% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      4929724      9.37%      9.41% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect      4809460      9.14%     18.54% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect       120279      0.23%     18.77% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     39813731     75.64%     94.41% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond      1630148      3.10%     97.51% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     97.51% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond      1310997      2.49%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     52635860                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch        21521      6.91%      6.91% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          165      0.05%      6.96% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        32750     10.52%     17.48% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          691      0.22%     17.70% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond       252994     81.24%     98.94% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         3126      1.00%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          163      0.05%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       311410                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget     15851291     28.68%     28.68% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     32509570     58.83%     87.51% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      5387785      9.75%     97.26% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect      1515862      2.74%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     55264508                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch       176013     55.35%     55.35% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return       141669     44.55%     99.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          223      0.07%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           98      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total       318003                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     41499575                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     25856632                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       318003                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        73812                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted       176334                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted       141669                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     55264508                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates       153680                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     35583687                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.643880                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        77437                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups      1541409                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits      1515862                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses        25547                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch        21551      0.04%      0.04% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      5387785      9.75%      9.79% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      5007695      9.06%     18.85% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect       144984      0.26%     19.11% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     41478024     75.05%     94.17% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond      1828044      3.31%     97.47% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     97.47% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond      1396425      2.53%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     55264508                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch        21551      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      5387785     27.38%     27.49% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        45377      0.23%     27.72% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect       144984      0.74%     28.45% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond     12674581     64.40%     92.85% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond        10118      0.05%     92.90% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     92.90% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond      1396425      7.10%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total     19680821                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        35707     23.23%     23.23% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     23.23% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond       113667     73.96%     97.20% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         4306      2.80%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total       153680                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        35707     23.23%     23.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond       113667     73.96%     97.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         4306      2.80%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total       153680                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups      1541409                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits      1515862                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses        25547                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          910                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords      1542319                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      5610740                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      5610725                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       681001                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      4929724                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      4929559                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          165                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      4104795                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls      3240492                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts       278223                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4815798586                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.058741                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.487187                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   4703463257     97.67%     97.67% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1     51004053      1.06%     98.73% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2     21737460      0.45%     99.18% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      9572654      0.20%     99.38% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     15849205      0.33%     99.71% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      4950623      0.10%     99.81% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6       770782      0.02%     99.82% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7       692919      0.01%     99.84% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8      7757633      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4815798586                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars        2887861                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      4929739                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    178132201     62.97%     62.97% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult      1394203      0.49%     63.46% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv      1312390      0.46%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     66398241     23.47%     87.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     35645725     12.60%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    282883059                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples      7757633                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    250438725                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    282883059                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    250314186                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    282758520                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    19.250244                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.051947                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    102043966                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    264910690                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     66398241                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     35645725                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2200                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    178132201     62.97%     62.97% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult      1394203      0.49%     63.46% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv      1312390      0.46%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     66398241     23.47%     87.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     35645725     12.60%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    282883059                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     52635860                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     46253339                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      6361000                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     39813731                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl     12800608                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      4929739                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      4929724                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     76967402                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     76967402                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     77210084                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     77210084                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     18975423                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     18975423                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     18991493                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     18991493                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1274116940092                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1274116940092                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1274116940092                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1274116940092                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     95942825                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     95942825                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     96201577                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     96201577                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.197778                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.197778                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.197414                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.197414                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 67145.640974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 67145.640974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 67088.824459                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 67088.824459                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs    101212985                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets     17664293                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs      2311207                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        83056                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    43.792263                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   212.679313                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     18025706                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     18025706                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       950889                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       950889                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       950889                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       950889                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     18024534                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     18024534                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     18037825                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     18037825                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1285                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1285                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1220407036685                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1220407036685                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1220557651685                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1220557651685                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     96945250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     96945250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.187867                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.187867                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.187500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.187500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 67708.104780                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 67708.104780                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 67666.564660                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 67666.564660                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 75443.774319                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 75443.774319                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     18025706                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::cpu_cluster.cpus.data          384                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::total          384                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus.data       288000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::total       288000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data          750                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::total          750                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data      2881595                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total      2881595                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data        20085                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total        20085                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    257735500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    257735500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data      2901680                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total      2901680                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.006922                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.006922                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 12832.237989                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 12832.237989                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data        13830                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total        13830                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data         6255                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total         6255                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     58807250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     58807250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.002156                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.002156                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data  9401.638689                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total  9401.638689                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     47679355                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     47679355                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     15514101                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     15514101                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1059336119250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1059336119250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     63193456                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     63193456                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.245502                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.245502                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 68282.146626                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 68282.146626                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       395308                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       395308                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     15118793                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     15118793                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          956                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          956                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 1034530071500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 1034530071500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     96945250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     96945250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.239246                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.239246                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 68426.763400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 68426.763400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 101407.165272                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 101407.165272                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data       242524                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total       242524                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data        15872                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total        15872                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data       258396                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total       258396                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.061425                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.061425                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data        13093                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total        13093                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    143222750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    143222750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.050670                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.050670                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 10938.879554                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 10938.879554                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          158                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          158                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          198                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          198                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          356                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          356                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.556180                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.556180                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          198                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          198                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      7392250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      7392250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.556180                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.556180                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 37334.595960                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 37334.595960                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data      2895618                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total      2895618                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           65                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           65                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       693250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       693250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data      2895683                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total      2895683                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000022                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000022                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 10665.384615                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 10665.384615                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           42                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           42                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       672250                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       672250                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000015                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000015                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 16005.952381                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 16005.952381                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data        18313                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total        18313                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data      1399016                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total      1399016                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data  42693755509                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total  42693755509                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data      1417329                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total      1417329                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.987079                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.987079                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 30516.988733                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 30516.988733                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            8                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            8                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data      1399008                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total      1399008                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data  41994226259                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total  41994226259                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.987074                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.987074                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 30017.145191                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 30017.145191                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     29269734                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     29269734                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      2062306                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      2062306                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data 172087065333                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total 172087065333                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     31332040                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     31332040                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.065821                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.065821                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 83444.001682                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 83444.001682                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       555573                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       555573                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data      1506733                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total      1506733                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          329                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          329                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data 143882738926                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total 143882738926                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.048089                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.048089                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 95493.188857                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 95493.188857                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    101026851                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     18025706                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     5.604599                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          110                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          313                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           89                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    222024354                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    222024354                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     28621506                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   4688145975                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     59555569                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     39809426                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       324146                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     31797426                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        40517                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    289526816                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts      1460247                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    293274132                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop       126606                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     53158097                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     74392781                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     35823492                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.060833                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     55399365                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     55511961                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    369482308                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    194471317                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    110216273                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   5154622220                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites     11977104                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1905                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          782                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     39413217                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4807915821                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       728318                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles        128401                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1801674                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles        10275                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         8267                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        14730                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     97434529                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        15067                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          419                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4816456622                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.061886                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.379936                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   4669354907     96.95%     96.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     52975271      1.10%     98.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     37281127      0.77%     98.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3     56845317      1.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4816456622                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    263935603                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.054747                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     55264508                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.011463                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      6213295                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     97117216                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     97117216                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     97117216                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     97117216                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       317204                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       317204                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       317204                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       317204                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   3185629081                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   3185629081                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   3185629081                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   3185629081                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     97434420                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     97434420                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     97434420                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     97434420                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.003256                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.003256                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.003256                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.003256                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 10042.840194                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 10042.840194                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 10042.840194                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 10042.840194                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       809453                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            6                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         7343                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   110.234645                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets            6                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       313065                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       313065                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         4139                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         4139                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         4139                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         4139                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       313065                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       313065                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       313065                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       313065                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   2903284389                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   2903284389                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   2903284389                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   2903284389                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.003213                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.003213                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.003213                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.003213                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst  9273.743117                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total  9273.743117                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst  9273.743117                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total  9273.743117                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       313065                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     97117216                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     97117216                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       317204                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       317204                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   3185629081                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   3185629081                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     97434420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     97434420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.003256                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.003256                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 10042.840194                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 10042.840194                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         4139                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         4139                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       313065                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       313065                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   2903284389                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   2903284389                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.003213                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.003213                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst  9273.743117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total  9273.743117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     97430898                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       313065                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   311.216195                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          168                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          313                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    195181905                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    195181905                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       324146                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles     419471448                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1420426238                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    287506842                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     66990872                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     36303081                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts      3164765                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents         2550                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1419985361                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1982                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect       142890                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect       150632                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts       293522                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    285577593                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    285502004                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    142595572                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    224477956                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.059220                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.635232                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads         436205                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads       592631                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1982                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       657356                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        46594                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache      2311889                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     66145183                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    80.670079                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   163.341339                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     49092838     74.22%     74.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19       212357      0.32%     74.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      1439897      2.18%     76.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         8003      0.01%     76.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         3988      0.01%     76.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         5238      0.01%     76.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69         7982      0.01%     76.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         6666      0.01%     76.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         7241      0.01%     76.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         8124      0.01%     76.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109         7418      0.01%     76.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        13412      0.02%     76.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         9544      0.01%     76.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         9044      0.01%     76.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149         8832      0.01%     76.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159         9835      0.01%     76.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169        22479      0.03%     76.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179        14771      0.02%     76.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        18751      0.03%     76.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        26370      0.04%     77.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209        32488      0.05%     77.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219        50680      0.08%     77.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229        62520      0.09%     77.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239        80546      0.12%     77.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249        79572      0.12%     77.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259        98416      0.15%     77.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269       114415      0.17%     77.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279       110997      0.17%     77.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289      4310992      6.52%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        44152      0.07%     84.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows     10227615     15.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         3077                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     66145183                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             6                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults          634                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          1151                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     62792569                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses     13373886                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     34426222                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses      2467936                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts      15631685                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          397                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          387                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     76166455                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     36894158                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         97218791                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses       15841822                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    113060613                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks     10455774                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor     10455774                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1          308                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           61                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3     10245902                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore       126984                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples     10328790                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  1272.658051                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 11508.923398                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-65535     10254797     99.28%     99.28% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-131071        52927      0.51%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-196607        16697      0.16%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-262143         1763      0.02%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-327679          191      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-393215         1221      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-458751          639      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::458752-524287          484      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::524288-589823           66      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::589824-655359            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total     10328790                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples     10305098                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  8757.181397                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  4904.449416                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 22022.604510                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-65535      9754837     94.66%     94.66% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-131071       499229      4.84%     99.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-196607        29870      0.29%     99.79% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-262143         7898      0.08%     99.87% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::262144-327679          753      0.01%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-393215        10127      0.10%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::393216-458751         1197      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::458752-524287          956      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::524288-589823          198      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::589824-655359           29      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::720896-786431            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total     10305098                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  -1631818926                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean    11.237644                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0  27643275704  -1694.02%  -1694.02% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1 -35518213630   2176.60%    482.59% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2   3465376000   -212.36%    270.22% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3   2278209750   -139.61%    130.61% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4    107960750     -6.62%    124.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5     25406500     -1.56%    122.44% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6    228767000    -14.02%    108.42% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7     58329750     -3.57%    104.85% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8      3031250     -0.19%    104.66% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9     13936000     -0.85%    103.81% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       767500     -0.05%    103.76% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11       252500     -0.02%    103.74% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12       101750     -0.01%    103.74% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13       358750     -0.02%    103.71% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14        86500     -0.01%    103.71% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::15     60535000     -3.71%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  -1631818926                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB     10245902    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB           61      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::1GiB          308      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total     10246271                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data     10455774                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total     10455774                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data     10246271                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total     10246271                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total     20702045                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     97434400                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses         3254                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts          2979                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          397                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries          328                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     97437654                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         97434400                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses           3254                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     97437654                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks         1941                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor         1941                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1658                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore          131                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples         1810                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   735.911602                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  6869.218389                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191         1790     98.90%     98.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::8192-16383            1      0.06%     98.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::24576-32767            1      0.06%     99.01% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::49152-57343            3      0.17%     99.17% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::57344-65535            6      0.33%     99.50% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            8      0.44%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::122880-131071            1      0.06%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total         1810                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples         1797                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 36306.761269                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean 11695.370720                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 55381.811925                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767         1120     62.33%     62.33% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-65535           26      1.45%     63.77% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303          547     30.44%     94.21% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071           26      1.45%     95.66% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839           28      1.56%     97.22% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::163840-196607            7      0.39%     97.61% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375           20      1.11%     98.72% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::229376-262143            2      0.11%     98.83% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::262144-294911            5      0.28%     99.11% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::294912-327679            3      0.17%     99.28% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::327680-360447            6      0.33%     99.61% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::360448-393215            1      0.06%     99.67% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::458752-491519            5      0.28%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::491520-524287            1      0.06%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total         1797                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   2638196120                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     1.059458                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   -156475296     -5.93%     -5.93% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   2794384166    105.92%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::2       236250      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::3         2000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::4        49000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   2638196120                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB         1658     99.52%     99.52% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::2MiB            8      0.48%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total         1666                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst         1941                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total         1941                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst         1666                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total         1666                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total         3607                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits     10446384                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits         3129                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses          125                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits     13369932                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         3954                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits      2460050                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses         7886                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts     10249691                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          397                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         5521                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses     13373886                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses      2467936                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses         3254                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits     15833111                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses        11965                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses     15845076                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1205369052731                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       324146                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     47008169                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1948628961                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles    163545499                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     78176109                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2578773738                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    288008414                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts       516937                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents      1853333                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents      2760473                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2514064748                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents     37140240                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         3035                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    274905338                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      414552364                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    339013734                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2088                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    269717515                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps      5187823                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing      5572637                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing      3166197                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     81534647                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          5094726144                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          574612008                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    250314186                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     282758520                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker      9761502                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker         1211                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst       291359                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data      1547747                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total      11601819                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker      9761502                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker         1211                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst       291359                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data      1547747                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total     11601819                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker       476507                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker          674                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        21706                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     15077722                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     15576609                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker       476507                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker          674                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        21706                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     15077722                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     15576609                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker  37024093930                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker     54294159                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1787485999                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1160441556313                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1199307430401                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker  37024093930                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker     54294159                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1787485999                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1160441556313                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1199307430401                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker     10238009                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker         1885                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst       313065                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     16625469                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     27178428                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker     10238009                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker         1885                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst       313065                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     16625469                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     27178428                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046543                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.357560                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.069334                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.906905                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.573124                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046543                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.357560                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.069334                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.906905                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.573124                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77698.950760                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 80555.132047                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 82349.857136                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 76963.984103                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 76994.128209                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77698.950760                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 80555.132047                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 82349.857136                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 76963.984103                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 76994.128209                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks      2947093                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total       2947093                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.mmu.dtb_walker            8                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.mmu.itb_walker            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           86                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           97                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.mmu.dtb_walker            8                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.mmu.itb_walker            3                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           86                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           97                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker       476499                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker          671                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        21706                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     15077636                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     15576512                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker       476499                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker          671                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        21706                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     15077636                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        73099                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     15649611                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1285                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1285                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  35594180934                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     52182660                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1722367750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 1115205779444                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 1152574510788                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  35594180934                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     52182660                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1722367750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 1115205779444                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher  10611715378                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 1163186226166                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     92403500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     92403500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046542                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.355968                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.069334                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.906900                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.573120                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046542                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.355968                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.069334                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.906900                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.575810                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74699.382232                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 77768.494784                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 79349.845665                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 73964.232818                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 73994.390451                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74699.382232                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 77768.494784                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 79349.845665                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 73964.232818                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 145169.090931                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 74326.845962                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 71909.338521                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 71909.338521                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           17043430                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        73099                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        73099                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher  10611715378                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total  10611715378                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 145169.090931                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 145169.090931                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data         5601                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total         5601                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data      1394636                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total      1394636                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        15250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        15250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data      1400237                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total      1400237                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.996000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.996000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.010935                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.010935                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data      1394636                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total      1394636                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data  35333615369                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total  35333615369                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.996000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.996000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 25335.367342                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 25335.367342                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst       291359                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total       291359                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        21706                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        21706                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1787485999                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1787485999                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst       313065                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total       313065                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.069334                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.069334                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 82349.857136                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 82349.857136                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        21706                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        21706                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1722367750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1722367750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.069334                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.069334                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 79349.845665                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 79349.845665                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data       126569                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total       126569                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data      1373664                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total      1373664                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data 141812626813                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total 141812626813                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data      1500233                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total      1500233                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.915634                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.915634                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 103236.764458                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 103236.764458                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data           48                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total           48                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data      1373616                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total      1373616                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data 137690689194                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total 137690689194                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.915602                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.915602                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 100239.578743                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 100239.578743                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker      9761502                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker         1211                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total      9762713                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker       476507                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker          674                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total       477181                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker  37024093930                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker     54294159                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total  37078388089                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker     10238009                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker         1885                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total     10239894                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.046543                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.357560                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.046600                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77698.950760                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 80555.132047                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 77702.985008                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrHits::cpu_cluster.cpus.mmu.dtb_walker            8                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrHits::cpu_cluster.cpus.mmu.itb_walker            3                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker       476499                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker          671                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total       477170                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          956                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          956                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  35594180934                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     52182660                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total  35646363594                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     92403500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     92403500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046542                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.355968                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.046599                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74699.382232                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 77768.494784                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 74703.698041                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 96656.380753                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 96656.380753                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data      1421178                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total      1421178                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     13704058                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     13704058                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 1018628929500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 1018628929500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     15125236                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     15125236                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.906039                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.906039                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 74330.459598                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 74330.459598                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           38                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           38                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     13704020                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     13704020                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 977515090250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 977515090250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.906037                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.906037                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 71330.535876                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 71330.535876                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           42                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           42                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       640750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       640750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           42                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           42                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15255.952381                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 15255.952381                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           42                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           42                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       514750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       514750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12255.952381                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12255.952381                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data        18374                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total        18374                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data     17058250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total     17058250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data        18374                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total        18374                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data   928.390661                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total   928.390661                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data        18374                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total        18374                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data    227795064                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total    227795064                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12397.684990                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12397.684990                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          329                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          329                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     13943460                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     13943460                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     13943460                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     13943460                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      4395300                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      4395300                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      4395300                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      4395300                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     15576512                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        78104                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        72819                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful           11                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy     0.000141                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage     0.000001                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         4895                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          110                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          5005                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        78133                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           26                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage        12043                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16363.556131                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         30497146                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       18888168                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.614616                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15895.983020                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker   465.218575                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.685698                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.668838                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.970214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.028395                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000102                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.998752                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022          116                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           81                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        15982                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           56                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3           36                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           44                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::3           35                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          289                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1429                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         6501                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         7744                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4           19                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.007080                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.004944                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.975464                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      769862134                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     769862134                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq     10335307                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     25773608                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          329                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          329                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty      7342393                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     13943471                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     14096337                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq       139792                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq        18374                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           42                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp        18416                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq      1500233                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp      1500233                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq       313065                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     15125236                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanSharedReq          384                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq      1400237                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp      1400237                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       939195                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     54116904                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         3884                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port     20570361                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     75630344                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     40072320                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   2217680230                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port        15080                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port     81904072                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   2339671702                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            17277679                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic     189369608                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     46089728                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.002059                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.045331                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     45994824     99.79%     99.79% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1        94904      0.21%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     46089728                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  19144836580                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy    156584043                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   8675201659                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy      1001106                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy   5166470169                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     37284581                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     18732233                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          189                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          189                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   356                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  356                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   29                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  29                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          660                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          770                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      770                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1320                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1430                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1430                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              111000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               341752                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              741000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2945193.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples    476498.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples       671.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     21706.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  15069688.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     72656.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.013365542834                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       115384                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       115384                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            32383560                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            2889550                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    15649346                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2947093                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  15649346                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2947093                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   8127                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1900                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      5084                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              15649346                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2947093                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                14286856                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  261452                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  297002                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  309770                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  260830                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  156124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   21583                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   11885                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   11718                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    8791                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   7013                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   4600                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   2278                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   1311                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  33731                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  40068                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  54122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  73096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  95961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 118088                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 133367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 140320                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 147132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 161499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 174029                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 158364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 152071                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 158598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 166812                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 173077                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 174841                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 172901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  64174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  56996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  52921                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  49578                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  45612                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  40768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  35964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  31582                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  27754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  24073                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                  20375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                  16953                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                  14163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                  11905                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  10135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   8630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   7276                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   6162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   5379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   4757                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   4407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   4468                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   4557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   4724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   5126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   5303                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   6790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   8960                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  10908                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  12315                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  14401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       115384                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     135.557660                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1523.180893                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       114418     99.16%     99.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           42      0.04%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           20      0.02%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           23      0.02%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           29      0.03%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           49      0.04%     99.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           63      0.05%     99.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           64      0.06%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           75      0.07%     99.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           62      0.05%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           55      0.05%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           46      0.04%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           38      0.03%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           20      0.02%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           31      0.03%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           28      0.02%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           23      0.02%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           26      0.02%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           13      0.01%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           24      0.02%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           14      0.01%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           14      0.01%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           19      0.02%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           21      0.02%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           20      0.02%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           11      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           19      0.02%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           17      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           21      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           17      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           18      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           16      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           14      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815            8      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            6      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        115384                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       115384                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      25.525133                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     20.804576                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     25.850864                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31         97326     84.35%     84.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47          1353      1.17%     85.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63          7764      6.73%     92.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79          6116      5.30%     97.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95           190      0.16%     97.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111          165      0.14%     97.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127         1341      1.16%     99.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143          931      0.81%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159           31      0.03%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191           38      0.03%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207           31      0.03%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-223            2      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-399            2      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-431            2      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::448-463            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::496-511           52      0.05%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-527           35      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::528-543            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        115384                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  520128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1001558144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            188613952                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              830995057.29270852                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              156493422.56104121                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1205251626000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      64810.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker     30495872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker        42944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1389184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    964460032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher      4649984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    188492288                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 25302493.970665674657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 35630.733926095534                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1152609.106706154300                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 800214669.861810326576                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 3858102.241630993783                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 156392477.665074735880                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker       476499                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker          671                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        21706                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     15077522                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        72948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2947093                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker  18964116173                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker     28314671                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    962977680                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 593246002339                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   8034762013                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 29385290285025                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     39798.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     42197.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     44364.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     39346.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    110143.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9970940.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker     30495936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker        42944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1389184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    964961408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher      4668672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1001558144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1389184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1389184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    188613952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    188613952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker       476499                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker          671                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        21706                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     15077522                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        72948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        15649346                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2947093                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2947093                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker     25302547                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker        35631                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1152609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    800630663                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      3873608                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         830995057                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1152609                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1152609                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    156493423                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        156493423                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    156493423                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker     25302547                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker        35631                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1152609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    800630663                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      3873608                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        987488480                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             15641219                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2945192                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       499530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       498889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       499823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       500472                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       493011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       494433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       493567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       502887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       484620                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       486777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       484934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       488250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       497299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       498430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       497557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       502398                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       481697                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       479972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       480171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       482352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       479553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       477585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       476611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       478054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       487295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       486900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       485771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       473376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       487896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       486938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       487140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       487031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        91675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        91834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        91695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        91635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        91635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        93008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        92265                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        93060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        91088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        91173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        91857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        91824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        91174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        91498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        92043                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        96384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        93529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        91282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        91730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        93214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        92551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        91778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        91769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        91810                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        91709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        91862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        91755                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        92694                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        91214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        91462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        91402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        91583                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            357353167127                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           39040482624                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       621236172876                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22846.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39717.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               54831                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             192742                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.35                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            6.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     18338838                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.863995                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.507311                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    11.154879                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     18161250     99.03%     99.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       143794      0.78%     99.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255        20998      0.11%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         4121      0.02%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383         1890      0.01%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         1759      0.01%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         3331      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          517      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639         1167      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     18338838                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead        1001038016                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      188492288                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              830.563506                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              156.392478                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.85                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.24                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                1.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -51861717720.364441                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    34742315754.494415                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   66650018465.088371                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  10900358221.209435                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 54381197572.479324                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 361746628909.133362                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 253515570142.292786                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  730074371344.131958                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   605.744357                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 415842138154                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  91503690000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 697905819471                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  956                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            14276800                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 329                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                329                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2947093                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          14096331                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             18488                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              42                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1373502                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1373502                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        14275844                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        1394636                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     49755282                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          770                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1800                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     49757852                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                49757852                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port   1190172096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1430                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total   1190177126                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1190177126                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           17063797                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 17063797    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             17063797                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         50900005991                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              456248                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1586749                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        89351868736                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       34111020                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     17067117                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1205638126000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.085837                       # Number of seconds simulated (Second)
simTicks                                 1085836836250                       # Number of ticks simulated (Tick)
finalTick                                4167462544750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1798.68                       # Real time elapsed on the host (Second)
hostTickRate                                603684193                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409051488                       # Number of bytes of host memory used (Byte)
simInsts                                    152090911                       # Number of instructions simulated (Count)
simOps                                      168580383                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    84557                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      93724                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4343347327                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 28.545284                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.035032                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          169358433                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded      1651833                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         179908424                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       224406                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      2429880                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined      1415179                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved        14978                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4339277584                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.041460                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.276141                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   4219796394     97.25%     97.25% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     75465023      1.74%     98.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     29372160      0.68%     99.66% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3     13490276      0.31%     99.97% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4       540402      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5       613329      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4339277584                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu     11536729     40.86%     40.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          632      0.00%     40.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         9259      0.03%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead     10483529     37.13%     78.03% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite      6203999     21.97%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          679      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    104155802     57.89%     57.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult       705705      0.39%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv       656922      0.37%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           73      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     55882198     31.06%     89.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     18506826     10.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    179908424                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.041422                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               28234150                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.156936                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   4727546963                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    173439101                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    170004858                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         6024                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2616                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2287                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      208138311                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3584                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts       189752                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              30478                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            4069743                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     46688243                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     18366806                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       349286                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores       138901                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch        11028      0.03%      0.03% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      2747433      7.98%      8.01% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      2559536      7.43%     15.45% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        77444      0.22%     15.67% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     27403906     79.60%     95.28% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       927479      2.69%     97.97% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     97.97% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       698806      2.03%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     34425632                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           32      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       239579     16.95%     16.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       114953      8.13%     25.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect        14158      1.00%     26.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       897658     63.51%     89.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       103833      7.35%     96.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     96.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        43169      3.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      1413382                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch        10996      6.17%      6.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          218      0.12%      6.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        23614     13.26%     19.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          686      0.39%     19.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond       138531     77.77%     97.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3897      2.19%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          192      0.11%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total       178134                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch        10996      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      2507853      7.60%      7.63% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect      2444583      7.41%     15.04% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        63286      0.19%     15.23% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     26506247     80.29%     95.52% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       823645      2.49%     98.01% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     98.01% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       655637      1.99%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     33012247                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch        10996      6.37%      6.37% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          166      0.10%      6.47% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        21047     12.20%     18.67% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          662      0.38%     19.06% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond       136697     79.24%     98.30% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2767      1.60%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          167      0.10%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       172502                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      8080379     23.47%     23.47% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     22836487     66.34%     89.81% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      2747433      7.98%     97.79% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       761333      2.21%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     34425632                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch       104663     58.76%     58.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        73155     41.07%     99.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          218      0.12%     99.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           98      0.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total       178134                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     27414934                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     19479308                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       178134                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        49686                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted       104979                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        73155                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     34425632                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        92887                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     24267645                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.704930                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        52465                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       776250                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       761333                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses        14917                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch        11028      0.03%      0.03% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      2747433      7.98%      8.01% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      2559536      7.43%     15.45% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        77444      0.22%     15.67% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     27403906     79.60%     95.28% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       927479      2.69%     97.97% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     97.97% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       698806      2.03%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     34425632                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch        11028      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      2747433     27.05%     27.16% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        33262      0.33%     27.48% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        77444      0.76%     28.25% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      6580291     64.78%     93.02% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         9723      0.10%     93.12% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     93.12% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       698806      6.88%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total     10157987                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        23614     25.42%     25.42% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     25.42% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        65376     70.38%     95.80% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3897      4.20%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        92887                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        23614     25.42%     25.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     25.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        65376     70.38%     95.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3897      4.20%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        92887                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       776250                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       761333                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses        14917                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          878                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       777128                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      2876559                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      2876544                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       368690                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      2507853                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      2507687                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          166                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      2153308                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls      1636855                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts       150872                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4338928290                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.038868                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.396755                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   4275722264     98.54%     98.54% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1     25865301      0.60%     99.14% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2     10934170      0.25%     99.39% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      4818499      0.11%     99.50% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     14413483      0.33%     99.83% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      2492267      0.06%     99.89% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6       380452      0.01%     99.90% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7       356087      0.01%     99.91% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8      3945767      0.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4338928290                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars        1456777                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      2507869                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    102897683     61.01%     61.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult       701558      0.42%     61.43% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv       656885      0.39%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     46363653     27.49%     89.31% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     18025784     10.69%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    168645862                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples      3945767                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    152156390                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    168645862                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    152090911                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    168580383                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    28.545284                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.035032                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs     64389437                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    159575886                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     46363653                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     18025784                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2264                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    102897683     61.01%     61.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       701558      0.42%     61.43% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv       656885      0.39%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     46363653     27.49%     89.31% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     18025784     10.69%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    168645862                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     33012247                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     29774475                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      3226776                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     26506247                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      6495004                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      2507869                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      2507853                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     45336975                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     45336975                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     45464707                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     45464707                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     15990511                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     15990511                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     15999830                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     15999830                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1112328185557                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1112328185557                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1112328185557                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1112328185557                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     61327486                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     61327486                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     61464537                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     61464537                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.260740                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.260740                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.260310                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.260310                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 69561.766072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 69561.766072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 69521.250261                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 69521.250261                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs     52243870                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      6861276                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs      1217282                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        47247                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    42.918461                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   145.221411                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     15472597                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     15472597                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       517218                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       517218                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       517218                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       517218                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     15473293                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     15473293                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     15481140                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     15481140                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1085333472648                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1085333472648                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1085439728148                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1085439728148                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     88791000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     88791000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.252306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.252306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.251871                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.251871                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 70142.371934                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 70142.371934                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 70113.682077                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 70113.682077                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 75954.662104                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 75954.662104                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     15472597                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data      1450058                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total      1450058                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         8620                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         8620                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    152627250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    152627250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data      1458678                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total      1458678                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.005909                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.005909                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 17706.177494                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 17706.177494                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         7969                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         7969                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          651                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          651                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     34583500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     34583500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000446                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000446                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 53123.655914                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 53123.655914                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     30535207                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     30535207                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     14220450                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     14220450                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1010548839500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1010548839500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     44755657                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     44755657                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.317735                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.317735                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 71063.070402                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 71063.070402                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       208665                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       208665                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     14011785                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     14011785                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 993867840750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 993867840750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     88791000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     88791000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.313073                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.313073                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 70930.851476                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 70930.851476                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102176.064442                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102176.064442                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data       127576                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total       127576                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         9122                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         9122                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data       136698                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total       136698                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.066731                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.066731                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         7651                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         7651                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data     98846500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total     98846500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.055970                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.055970                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 12919.422298                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 12919.422298                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          156                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          156                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          197                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          197                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          353                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          353                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.558074                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.558074                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          196                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          196                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      7409000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      7409000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.555241                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.555241                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 37801.020408                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 37801.020408                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data      1453644                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total      1453644                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           46                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           46                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       628000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       628000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data      1453690                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total      1453690                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000032                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000032                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 13652.173913                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 13652.173913                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           38                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           38                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       609000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       609000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000026                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000026                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 16026.315789                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 16026.315789                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data        10288                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total        10288                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       701185                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       701185                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data  20541839347                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total  20541839347                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       711473                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       711473                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.985540                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.985540                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 29295.891023                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 29295.891023                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            5                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            5                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       701180                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       701180                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data  20191233597                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total  20191233597                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.985533                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.985533                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 28796.077465                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 28796.077465                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     14791480                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     14791480                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      1068876                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      1068876                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  81237506710                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  81237506710                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     15860356                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     15860356                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.067393                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.067393                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 76002.741862                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 76002.741862                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       308548                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       308548                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       760328                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       760328                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  71274398301                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  71274398301                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.047939                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.047939                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 93741.646107                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 93741.646107                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     63846739                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     15472597                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     4.126440                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          112                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          367                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           33                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    144226407                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    144226407                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     19073087                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   4261129590                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     30647448                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     28252195                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       175264                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     22473912                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        27976                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    172157062                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       790381                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    174337183                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        66968                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     33283080                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     50810641                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     18119408                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.040139                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     27945063                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     28003539                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    219306591                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    117617263                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs     68930049                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4539361843                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites      6016844                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1972                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          782                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     26345253                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4333415121                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       405550                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles        106139                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1579818                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         8535                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         7469                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        14193                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     62157254                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        13353                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          393                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4339277584                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.040732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.303475                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   4248648050     97.91%     97.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     33437978      0.77%     98.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     28265610      0.65%     99.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3     28925946      0.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4339277584                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    159335301                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.036685                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     34425632                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.007926                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      3943534                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     61974901                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     61974901                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     61974901                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     61974901                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       182245                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       182245                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       182245                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       182245                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   2450271108                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   2450271108                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   2450271108                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   2450271108                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     62157146                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     62157146                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     62157146                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     62157146                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.002932                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.002932                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.002932                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.002932                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 13444.929123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 13444.929123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 13444.929123                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 13444.929123                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       744310                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets          310                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         7217                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   103.132881                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets           62                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       178456                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       178456                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         3790                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         3790                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         3790                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         3790                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       178455                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       178455                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       178455                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       178455                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   2224523409                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   2224523409                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   2224523409                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   2224523409                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.002871                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.002871                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.002871                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.002871                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 12465.458569                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 12465.458569                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 12465.458569                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 12465.458569                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       178456                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     61974901                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     61974901                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       182245                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       182245                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   2450271108                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   2450271108                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     62157146                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     62157146                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.002932                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.002932                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 13444.929123                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 13444.929123                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         3790                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         3790                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       178455                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       178455                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   2224523409                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   2224523409                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.002871                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.002871                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 12465.458569                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 12465.458569                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     62155064                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       178456                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   348.293495                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          165                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          317                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    124492748                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    124492748                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       175264                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles     202231393                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1300201024                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    171077234                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     46688243                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     18366806                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts      1592849                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents         1764                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1299979500                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1582                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        74294                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        84746                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts       159040                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    170046320                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    170007145                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst     84964265                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    126516546                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.039142                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.671566                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads         224136                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads       324590                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1582                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       341022                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        25424                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache      1216476                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     46231326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean   100.818123                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   172.082164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     31100735     67.27%     67.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19       108586      0.23%     67.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29       754740      1.63%     69.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         9672      0.02%     69.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         4590      0.01%     69.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         6417      0.01%     69.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        13894      0.03%     69.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79        11210      0.02%     69.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         9798      0.02%     69.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         9280      0.02%     69.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109         9249      0.02%     69.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        12500      0.03%     69.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         9699      0.02%     69.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         9087      0.02%     69.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149         8986      0.02%     69.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159         9206      0.02%     69.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169        12842      0.03%     69.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179        12071      0.03%     69.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        13255      0.03%     69.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        18293      0.04%     69.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209        22382      0.05%     69.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219        33222      0.07%     69.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229        49032      0.11%     69.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239        54359      0.12%     69.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249        42617      0.09%     69.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259        61548      0.13%     70.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269        47894      0.10%     70.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        52839      0.11%     70.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289      8089976     17.50%     87.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        23892      0.05%     87.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows      5609455     12.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         3814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     46231326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults          576                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           999                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     38789151                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses     12830409                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     17367417                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses      1088253                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts      13809694                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          248                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          385                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     51619560                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     18455670                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         56156568                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses       13918662                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     70075230                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks      5381515                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor      5381515                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1          288                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           49                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3      5272786                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore        66609                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples      5314906                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean   400.309573                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev  6637.639305                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-65535      5302321     99.76%     99.76% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-131071         9255      0.17%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-196607         2611      0.05%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-262143          213      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-327679           57      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-393215          213      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-458751          115      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::458752-524287           93      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::524288-589823           20      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::589824-655359            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::720896-786431            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total      5314906                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples      5305431                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  7565.872264                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  4594.198691                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 19096.954741                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-65535      5068119     95.53%     95.53% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-131071       221149      4.17%     99.70% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-196607         6563      0.12%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-262143         4397      0.08%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::262144-327679          158      0.00%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-393215         4359      0.08%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::393216-458751          305      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::458752-524287          280      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::524288-589823           63      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::589824-655359           20      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::655360-720895            7      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::720896-786431            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::917504-983039            8      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total      5305431                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples -48039274644                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     1.202237                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0  12538460954    -26.10%    -26.10% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1 -61597885848    128.22%    102.12% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2    579188250     -1.21%    100.92% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3    137553000     -0.29%    100.63% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4     60805000     -0.13%    100.51% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5     12684500     -0.03%    100.48% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6    125440750     -0.26%    100.22% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7     35891500     -0.07%    100.14% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8      1665250     -0.00%    100.14% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9      8330000     -0.02%    100.12% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       705750     -0.00%    100.12% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11       286000     -0.00%    100.12% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12       105000     -0.00%    100.12% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13       195750     -0.00%    100.12% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14        74000     -0.00%    100.12% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::15     57225500     -0.12%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total -48039274644                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB      5272786     99.99%     99.99% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB           49      0.00%     99.99% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::1GiB          288      0.01%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total      5273123                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data      5381515                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total      5381515                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data      5273123                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total      5273123                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total     10654638                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     62157000                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses         3121                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts          2837                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          248                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries          327                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     62160121                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         62157000                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses           3121                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     62160121                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks         1834                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor         1834                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level1            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            7                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1542                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore          130                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples         1704                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   644.072770                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  6689.867981                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-16383         1689     99.12%     99.12% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::49152-65535            9      0.53%     99.65% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-81919            5      0.29%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::131072-147455            1      0.06%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total         1704                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples         1680                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 34536.011905                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean 10769.847140                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 55004.674912                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-65535         1108     65.95%     65.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-131071          494     29.40%     95.36% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-196607           35      2.08%     97.44% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-262143           26      1.55%     98.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::262144-327679            2      0.12%     99.11% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::327680-393215           10      0.60%     99.70% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::393216-458751            3      0.18%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::458752-524287            1      0.06%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::524288-589823            1      0.06%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total         1680                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples  12071230500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.982024                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.133412                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0    217470658      1.80%      1.80% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1  11853550842     98.20%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::2        72750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::3         3500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::4       132750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total  12071230500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB         1542     99.48%     99.48% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::2MiB            7      0.45%     99.94% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::1GiB            1      0.06%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total         1550                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst         1834                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total         1834                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst         1550                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total         1550                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total         3384                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits      5374226                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits         2998                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses          123                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits     12827837                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         2572                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits      1081249                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses         7004                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts      5276117                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          248                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         5496                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses     12830409                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses      1088253                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses         3121                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits     13912084                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         9699                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses     13921783                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1085951508731                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       175264                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     31556710                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1556726419                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles     67436607                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     43951034                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2639431550                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    171342513                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts       263871                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents      1017328                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents      1374635                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2606315893                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents     15037292                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         3105                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    158255955                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      241617798                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    203389958                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2167                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    155525265                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps      2730685                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing      2831949                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing      1593849                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     61263602                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4505626545                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          341936446                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    152090911                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     168580383                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker      5049268                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker         1149                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst       158352                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data       835593                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total       6044362                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker      5049268                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker         1149                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst       158352                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data       835593                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total      6044362                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker       221382                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker          605                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        20103                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     13934672                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     14176762                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker       221382                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker          605                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        20103                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     13934672                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     14176762                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker  16843561961                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker     48534468                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1616121000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1051106955750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1069615173179                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker  16843561961                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker     48534468                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1616121000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1051106955750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1069615173179                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker      5270650                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker         1754                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst       178455                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     14770265                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     20221124                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker      5270650                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker         1754                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst       178455                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     14770265                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     20221124                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042003                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.344926                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.112650                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.943427                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.701087                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042003                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.344926                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.112650                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.943427                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.701087                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76083.701299                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 80222.261157                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 80392.031040                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 75431.051104                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 75448.482043                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76083.701299                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 80222.261157                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 80392.031040                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 75431.051104                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 75448.482043                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks      1413734                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total       1413734                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.mmu.dtb_walker            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.mmu.itb_walker            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           26                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.mmu.dtb_walker            3                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.mmu.itb_walker            2                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           26                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           31                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker       221379                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker          603                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        20103                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     13934646                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     14176731                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker       221379                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker          603                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        20103                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     13934646                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        32898                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     14209629                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  16179135965                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     46698970                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1555808751                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 1009301706500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 1027083350186                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  16179135965                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     46698970                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1555808751                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 1009301706500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher   4743436133                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 1031826786319                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     84662750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     84662750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.343786                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.112650                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.943426                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.701085                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.343786                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.112650                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.943426                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.702712                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 73083.426906                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 77444.394693                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 77391.869422                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 72431.097747                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 72448.532048                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 73083.426906                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 77444.394693                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 77391.869422                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 72431.097747                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 144186.155177                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 72614.618321                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72423.224979                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72423.224979                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           14901422                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        32898                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        32898                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher   4743436133                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total   4743436133                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 144186.155177                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 144186.155177                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data         9748                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total         9748                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data       692584                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total       692584                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        14250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        14250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data       702332                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total       702332                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.986121                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.986121                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.020575                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.020575                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       692584                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total       692584                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data  16876430377                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total  16876430377                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.986121                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.986121                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 24367.340824                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 24367.340824                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst       158352                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total       158352                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        20103                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        20103                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1616121000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1616121000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst       178455                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total       178455                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.112650                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.112650                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 80392.031040                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 80392.031040                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        20103                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        20103                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1555808751                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1555808751                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.112650                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.112650                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 77391.869422                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 77391.869422                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        80020                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        80020                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data       677621                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total       677621                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data  70172897250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total  70172897250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       757641                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       757641                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.894383                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.894383                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 103557.736921                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 103557.736921                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data       677621                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total       677621                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data  68140034250                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  68140034250                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.894383                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.894383                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 100557.736921                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 100557.736921                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker      5049268                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker         1149                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total      5050417                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker       221382                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker          605                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total       221987                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker  16843561961                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker     48534468                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total  16892096429                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker      5270650                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker         1754                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total      5272404                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.042003                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.344926                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.042104                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76083.701299                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 80222.261157                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 76094.980467                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrHits::cpu_cluster.cpus.mmu.dtb_walker            3                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrHits::cpu_cluster.cpus.mmu.itb_walker            2                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker       221379                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker          603                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total       221982                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  16179135965                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     46698970                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total  16225834935                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     84662750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     84662750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.343786                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.042103                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 73083.426906                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 77444.394693                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 73095.273198                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 97425.489068                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 97425.489068                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data       755573                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total       755573                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     13257051                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     13257051                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 980934058500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 980934058500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     14012624                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     14012624                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.946079                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.946079                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 73993.383483                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 73993.383483                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           26                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           26                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     13257025                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     13257025                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 941161672250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 941161672250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.946077                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.946077                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 70993.429691                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70993.429691                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           38                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           38                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       580500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       580500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           38                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           38                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15276.315789                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 15276.315789                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           38                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           38                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       466500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       466500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12276.315789                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12276.315789                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data         9194                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total         9194                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data     12635250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total     12635250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data         9194                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total         9194                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  1374.293017                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1374.293017                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data         9194                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total         9194                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data    114444960                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total    114444960                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12447.787688                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12447.787688                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     13458799                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     13458799                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     13458799                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     13458799                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      2192248                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      2192248                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      2192248                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      2192248                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     14176731                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        34282                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        32668                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         1317                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR           67                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          1384                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        34315                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           30                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         7181                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16372.653475                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         21960502                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       15904610                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.380763                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16125.457675                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker   245.043193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.645388                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.507219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.984220                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.014956                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000039                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.999307                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022          104                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           77                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16027                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           55                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3           25                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           37                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::3           39                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          284                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1411                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         6339                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         7987                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.006348                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.004700                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.978210                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      601244843                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     601244843                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq      5320553                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     19511633                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          300                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          300                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty      3605982                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     13458805                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     13487688                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq        62697                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq         9194                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           38                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp         9232                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       757641                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       757641                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq       178455                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     14012624                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq       702332                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp       702332                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       535367                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     46438593                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         3646                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port     10588442                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     57566048                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     22842368                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   1935547734                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port        14032                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port     42165200                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   2000569334                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            15011399                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic      90857216                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     36044650                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.001323                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.036345                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     35996973     99.87%     99.87% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1        47677      0.13%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     36044650                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  14501401681                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     89264354                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   7566282956                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       947378                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy   2659075212                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     31591156                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     15840770                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          217                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          217                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   327                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  327                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   29                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  29                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          602                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          712                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      712                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              110250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               311502                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              683000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1411707.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples    221374.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples       602.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     20103.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  13928600.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     32415.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.014787760834                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        56701                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        56701                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            29049077                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1381339                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    14209345                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1413734                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  14209345                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1413734                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   6251                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2027                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      2285                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              14209345                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1413734                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                13529231                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  132121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  147427                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  155086                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  131101                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   79348                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    7725                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    5207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    5262                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    3982                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   3160                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   1992                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    510                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  16786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  19316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  25022                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  33785                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  45234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  57153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  65369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  69024                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  71205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  78489                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  83291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  78393                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  72847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  74828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  78244                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  81886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  83683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  82637                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  29550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  25986                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  24514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  23047                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  22084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  20600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  18882                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  16842                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  14553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  12285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   9971                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   8026                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   6359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   5152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   4248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   3639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   3098                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   2681                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   2366                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   2117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   1997                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   2031                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   2126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   2293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   2427                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   2545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   3432                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   4288                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   5118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   5741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   6517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        56701                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     250.490750                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2197.132380                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        55816     98.44%     98.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           46      0.08%     98.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           32      0.06%     98.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           11      0.02%     98.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           28      0.05%     98.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           41      0.07%     98.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           56      0.10%     98.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           60      0.11%     98.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           47      0.08%     99.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           46      0.08%     99.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           48      0.08%     99.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           46      0.08%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           27      0.05%     99.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           21      0.04%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           31      0.05%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           23      0.04%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           19      0.03%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           15      0.03%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           23      0.04%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           17      0.03%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           15      0.03%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           18      0.03%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           10      0.02%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           18      0.03%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           14      0.02%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           20      0.04%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           24      0.04%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           30      0.05%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           15      0.03%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           10      0.02%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           18      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767            9      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           10      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815           16      0.03%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            6      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            7      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            3      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37888-38911            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-39935            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         56701                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        56701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      24.897427                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     20.580646                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     24.695620                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31         47938     84.55%     84.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47          1133      2.00%     86.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63          3779      6.66%     93.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79          2624      4.63%     97.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95           120      0.21%     98.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111          135      0.24%     98.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127          556      0.98%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143          343      0.60%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159           16      0.03%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-175            2      0.00%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191            1      0.00%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207            5      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-271            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-431            2      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::448-463            2      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::480-495            2      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::496-511           25      0.04%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-527           14      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::528-543            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         56701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  400064                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               909398080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             90478976                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              837508960.49968123                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              83326493.42830765                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1085836777750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      69502.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker     14167936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker        38528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1286592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    891430400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher      2074560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     90349376                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 13047941.943957053125                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 35482.310706145014                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1184885.202866500244                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 820961649.338224887848                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 1910563.291594170267                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 83207138.479503765702                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker       221379                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker          603                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        20103                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     13934552                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        32708                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1413734                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker   8492669862                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker     25354426                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    854031687                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 530633195166                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   3591333376                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 25982961226224                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     38362.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     42047.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42482.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     38080.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    109799.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  18378960.42                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker     14168256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker        38592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1286656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    891811328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher      2093312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      909398144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1286656                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1286656                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     90478976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     90478976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker       221379                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker          603                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        20104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     13934552                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        32708                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        14209346                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1413734                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1413734                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker     13048237                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker        35541                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1184944                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    821312464                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      1927833                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         837509019                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1184944                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1184944                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     83326493                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         83326493                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     83326493                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker     13048237                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker        35541                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1184944                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    821312464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      1927833                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        920835513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             14203094                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1411709                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       457037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       456248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       456051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       441680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       437404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       438766                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       437846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       448472                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       436974                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       438989                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       437438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       437676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       444872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       445635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       445384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       451680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       447854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       446501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       446334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       446543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       446219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       443761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       444056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       445302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       438872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       438761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       440329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       439081                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       442612                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       441187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       441605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       441925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        44028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        44258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        43982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        43811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        43469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        44316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        43568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        44349                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        43393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        43754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        44487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        44397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        43670                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        43632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        44156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        47365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        45713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        43766                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        43965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        44235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        44179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        43572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        43821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        43781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        43643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        43889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        44897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        43523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        43925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        43526                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        43683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        44956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            303976185643                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           35450922624                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       543596584517                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                21402.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38273.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               24814                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              97158                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            6.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     15492831                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.503859                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.296034                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev     8.467329                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     15405168     99.43%     99.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        70755      0.46%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255        10543      0.07%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         2156      0.01%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          930      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         1048      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         1456      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          272      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639          492      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     15492831                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         908998016                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       90349376                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              837.140522                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               83.207138                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -43813286856.847092                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    29350648476.989601                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   60521900327.057655                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  5224832134.579374                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 48993254481.601425                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 330057781821.145813                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 225707342093.312073                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  656042472477.754395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   604.181448                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 358859492373                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  82437750000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 644539603377                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  869                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            13532688                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 300                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                300                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1413734                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13487682                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              9288                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              38                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             677527                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            677527                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        13531818                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         692584                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     44022017                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          712                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1626                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     44024355                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                44024355                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port    999877120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3252                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total    999881686                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                999881686                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           14912424                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 14912424    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             14912424                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         38129115161                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              425248                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1435250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        81390583318                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       29814956                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     14913087                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086170694000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.041797                       # Number of seconds simulated (Second)
simTicks                                 1041796752250                       # Number of ticks simulated (Tick)
finalTick                                5209592547750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1600.43                       # Real time elapsed on the host (Second)
hostTickRate                                650947311                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409051488                       # Number of bytes of host memory used (Byte)
simInsts                                    105753179                       # Number of instructions simulated (Count)
simOps                                      114265447                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    66078                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      71397                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4167186991                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 39.386867                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.025389                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          114752793                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       850858                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         117643114                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       114948                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      1338201                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       794314                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         9323                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4163090392                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.028259                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.218229                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   4077801239     97.95%     97.95% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     61369628      1.47%     99.43% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     16361631      0.39%     99.82% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      6988149      0.17%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4       262948      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5       306797      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4163090392                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu      5969615     40.44%     40.44% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          612      0.00%     40.44% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         8903      0.06%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     40.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead      5586339     37.84%     78.34% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite      3197312     21.66%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          638      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu     67356754     57.26%     57.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult       357995      0.30%     57.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv       329182      0.28%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           75      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     40259869     34.22%     92.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      9338382      7.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    117643114                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.028231                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               14762783                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.125488                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   4413248319                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    116940520                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    115033068                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         6031                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2630                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2287                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      132401678                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3581                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts       113998                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              26684                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            4096599                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     37912325                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      9398936                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       209558                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores       101241                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         5762      0.02%      0.02% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      1433662      5.80%      5.83% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      1338842      5.42%     11.25% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        42658      0.17%     11.42% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     21056952     85.24%     96.66% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       475595      1.93%     98.58% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     98.58% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       349850      1.42%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     24703321                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           25      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       136538     16.88%     16.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        76517      9.46%     26.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         7844      0.97%     27.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       510709     63.15%     90.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        55150      6.82%     97.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     97.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        21893      2.71%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       808676                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         5737      5.28%      5.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          211      0.19%      5.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        17537     16.14%     21.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          679      0.62%     22.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        80617     74.20%     96.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3683      3.39%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          182      0.17%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total       108646                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         5737      0.02%      0.02% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      1297123      5.43%      5.45% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect      1262325      5.28%     10.74% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        34814      0.15%     10.88% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     20546242     85.99%     96.87% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       420444      1.76%     98.63% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     98.63% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       327957      1.37%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     23894642                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         5737      5.55%      5.55% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          156      0.15%      5.70% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        15172     14.68%     20.39% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          657      0.64%     21.02% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        78893     76.35%     97.37% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2566      2.48%     99.85% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.85% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          154      0.15%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       103335                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      4186824     16.95%     16.95% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     18698819     75.69%     92.64% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      1433662      5.80%     98.45% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       384016      1.55%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     24703321                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        69302     63.79%     63.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        39044     35.94%     99.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          211      0.19%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           89      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total       108646                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     21062714                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     16977706                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       108646                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        37567                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        69602                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        39044                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     24703321                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        62793                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     19419636                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.786114                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        39929                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       392508                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       384016                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         8492                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         5762      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      1433662      5.80%      5.83% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      1338842      5.42%     11.25% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        42658      0.17%     11.42% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     21056952     85.24%     96.66% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       475595      1.93%     98.58% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     98.58% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       349850      1.42%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     24703321                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         5762      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      1433662     27.13%     27.24% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        25102      0.48%     27.72% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        42658      0.81%     28.53% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      3419111     64.71%     93.24% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         7540      0.14%     93.38% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     93.38% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       349850      6.62%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      5283685                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        17537     27.93%     27.93% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     27.93% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        41573     66.21%     94.13% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3683      5.87%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        62793                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        17537     27.93%     27.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     27.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        41573     66.21%     94.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3683      5.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        62793                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       392508                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       384016                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         8492                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          861                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       393369                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      1518038                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      1518023                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       220899                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      1297123                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      1296967                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          156                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      1184166                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       841535                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        87679                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4162894486                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.027460                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.332458                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   4123406077     99.05%     99.05% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1     13329813      0.32%     99.37% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      5680300      0.14%     99.51% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      2453568      0.06%     99.57% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     14379484      0.35%     99.91% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      1263773      0.03%     99.94% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6       217081      0.01%     99.95% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7       191823      0.00%     99.95% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8      1972567      0.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4162894486                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         741363                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      1297139                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu     66692516     58.34%     58.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult       355255      0.31%     58.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv       329149      0.29%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     37720512     33.00%     91.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      9215970      8.06%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    114313701                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples      1972567                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    105801433                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    114313701                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    105753179                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    114265447                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    39.386867                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.025389                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs     46936482                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    109675768                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     37720512                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      9215970                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2264                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu     66692516     58.34%     58.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       355255      0.31%     58.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv       329149      0.29%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     37720512     33.00%     91.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      9215970      8.06%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    114313701                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     23894642                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     22229011                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      1659894                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     20546242                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      3342663                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      1297139                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      1297123                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     30213143                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     30213143                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     30281975                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     30281975                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     15182807                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     15182807                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     15187943                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     15187943                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1068435806552                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1068435806552                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1068435806552                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1068435806552                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     45395950                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     45395950                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     45469918                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     45469918                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.334453                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.334453                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.334022                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.334022                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 70371.427797                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 70371.427797                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 70347.630785                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 70347.630785                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs     25904245                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      3137273                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       645128                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        28274                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    40.153652                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   110.959645                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     14880840                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     14880840                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       303158                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       303158                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       303158                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       303158                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     14879649                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     14879649                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     14883959                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     14883959                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1051105795367                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1051105795367                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1051211343867                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1051211343867                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     85889750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     85889750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.327775                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.327775                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.327336                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.327336                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 70640.496652                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 70640.496652                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 70627.132463                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 70627.132463                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 76346.444444                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 76346.444444                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     14880840                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data       728512                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total       728512                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         5959                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         5959                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    134262500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    134262500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data       734471                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total       734471                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.008113                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.008113                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 22531.045477                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 22531.045477                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         4459                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         4459                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data         1500                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total         1500                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      9345000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      9345000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.002042                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.002042                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data         6230                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total         6230                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     22648586                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     22648586                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     14264383                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     14264383                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1020480154500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1020480154500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     36912969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     36912969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.386433                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.386433                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 71540.434276                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 71540.434276                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       123066                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       123066                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     14141317                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     14141317                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 1007613473250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 1007613473250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     85889750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     85889750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.383099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.383099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 71253.156495                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 71253.156495                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102738.935407                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102738.935407                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        68677                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        68677                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         4937                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         4937                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        73614                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        73614                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.067066                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.067066                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         4112                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         4112                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data     98242250                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total     98242250                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.055859                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.055859                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 23891.597763                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 23891.597763                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          155                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          155                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          199                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          199                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          354                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          354                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.562147                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.562147                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          198                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          198                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      7306250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      7306250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.559322                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.559322                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 36900.252525                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 36900.252525                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data       732693                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total       732693                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           45                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           45                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       658500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       658500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data       732738                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total       732738                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000061                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000061                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 14633.333333                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 14633.333333                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           40                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           40                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       638500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       638500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000055                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000055                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 15962.500000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 15962.500000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data         6218                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total         6218                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       352359                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       352359                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data   9437262875                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total   9437262875                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       358577                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       358577                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.982659                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.982659                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 26783.090186                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 26783.090186                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            9                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            9                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       352350                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       352350                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data   9260987375                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total   9260987375                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.982634                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.982634                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 26283.489073                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 26283.489073                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      7558339                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      7558339                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       566065                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       566065                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  38518389177                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  38518389177                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      8124404                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      8124404                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.069675                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.069675                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 68045.876670                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 68045.876670                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       180083                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       180083                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       385982                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       385982                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  34231334742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  34231334742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.047509                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.047509                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 88686.349990                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 88686.349990                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     46617089                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     14880840                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     3.132692                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          127                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          360                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           25                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    108755094                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    108755094                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     14899864                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   4108482730                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     15981814                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     23624731                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       101253                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     18503915                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        21447                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    116249123                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       470142                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    117472696                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        49410                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     24041831                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     40222469                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      9269116                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.028190                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     14240373                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     14272527                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    141936490                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites     81254780                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs     49491585                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4246345024                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites      3037137                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1972                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          782                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     20516497                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4158782050                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       244946                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles         48308                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1457730                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         7579                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         9797                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        14856                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     45915270                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        12587                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          259                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4163090392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.028553                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.247639                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   4099194331     98.47%     98.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     23861246      0.57%     99.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     25095871      0.60%     99.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3     14938944      0.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4163090392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    109804669                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.026350                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     24703321                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.005928                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      2647599                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     45800022                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     45800022                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     45800022                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     45800022                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       115135                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       115135                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       115135                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       115135                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   2138058624                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   2138058624                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   2138058624                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   2138058624                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     45915157                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     45915157                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     45915157                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     45915157                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.002508                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.002508                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.002508                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.002508                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 18570.014539                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 18570.014539                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 18570.014539                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 18570.014539                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       740127                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets         1166                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         6978                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   106.065778                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets   291.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       111423                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       111423                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         3713                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         3713                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         3713                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         3713                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       111422                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       111422                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       111422                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       111422                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   1924332432                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   1924332432                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   1924332432                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   1924332432                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.002427                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.002427                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.002427                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.002427                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 17270.668557                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 17270.668557                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 17270.668557                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 17270.668557                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       111423                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     45800022                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     45800022                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       115135                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       115135                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   2138058624                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   2138058624                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     45915157                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     45915157                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.002508                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.002508                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 18570.014539                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 18570.014539                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         3713                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         3713                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       111422                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       111422                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   1924332432                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   1924332432                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.002427                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.002427                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 17270.668557                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 17270.668557                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     45912996                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       111423                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   412.060311                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          169                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          313                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses     91941737                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses     91941737                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       101253                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles      90846168                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1400919257                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    115653061                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     37912325                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      9398936                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       813271                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents         1494                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1400807013                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1306                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        39996                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        52165                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        92161                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    115057914                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    115035355                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst     57511719                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst     78860442                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.027605                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.729285                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads         117863                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads       191813                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1306                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       182966                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        14869                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       643709                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     37648528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean   115.992368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   173.634145                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     22860063     60.72%     60.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        40223      0.11%     60.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29       636942      1.69%     62.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         9408      0.02%     62.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         8820      0.02%     62.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59        10729      0.03%     62.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        20228      0.05%     62.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79        12413      0.03%     62.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89        11759      0.03%     62.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         9374      0.02%     62.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109        10808      0.03%     62.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        12105      0.03%     62.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         8916      0.02%     62.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         8519      0.02%     62.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149         8656      0.02%     62.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159         8005      0.02%     62.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169        10204      0.03%     62.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179         9913      0.03%     62.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        11002      0.03%     62.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        12269      0.03%     63.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209        14867      0.04%     63.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219        18769      0.05%     63.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229        23229      0.06%     63.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239        21801      0.06%     63.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249        31809      0.08%     63.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259        28620      0.08%     63.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269        20476      0.05%     63.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        24044      0.06%     63.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289     13236907     35.16%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        15756      0.04%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows       491894      1.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     37648528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults           37                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           941                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     24955326                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses     12902343                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      8914734                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses       393336                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts      13245385                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb         6314                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          155                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     37857669                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      9308070                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         33870060                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses       13295679                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     47165739                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        56447                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        56447                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1            5                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           22                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         6163                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore        26551                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples        29896                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  5248.043216                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 25610.884299                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-65535        29051     97.17%     97.17% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-131071          476      1.59%     98.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-196607          294      0.98%     99.75% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-262143           24      0.08%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-327679           14      0.05%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-393215           15      0.05%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-458751            9      0.03%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::458752-524287           10      0.03%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::524288-589823            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::589824-655359            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total        29896                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples        17734                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  6727.867373                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1266.490041                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 26226.831715                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-32767        16784     94.64%     94.64% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::32768-65535           44      0.25%     94.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-98303          478      2.70%     97.59% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::98304-131071          197      1.11%     98.70% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-163839          165      0.93%     99.63% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::163840-196607            7      0.04%     99.67% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-229375           37      0.21%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::229376-262143            1      0.01%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::294912-327679           10      0.06%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-360447            3      0.02%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::360448-393215            6      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::393216-425983            2      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total        17734                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  10997675210                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean    -0.157045                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.234529                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0  13159098250    119.65%    119.65% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1  -2266052040    -20.60%     99.05% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2     12504250      0.11%     99.16% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3      8009000      0.07%     99.24% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4     17475750      0.16%     99.39% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5      3880000      0.04%     99.43% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6     54873250      0.50%     99.93% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7      1364750      0.01%     99.94% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8       801000      0.01%     99.95% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9      4418000      0.04%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       212500      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11       691250      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12        10000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        32750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14          500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::15       356000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  10997675210                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB         6163     99.56%     99.56% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB           22      0.36%     99.92% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::1GiB            5      0.08%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total         6190                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        56447                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        56447                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data         6190                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total         6190                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        62637                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     45914342                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses         2835                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts          2597                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb         6314                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     45917177                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         45914342                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses           2835                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     45917177                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks         1070                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor         1070                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          830                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           78                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          992                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   144.657258                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  2444.539557                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          990     99.80%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::32768-40959            1      0.10%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            1      0.10%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          992                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          910                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 35900.549451                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean 10453.275598                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 53151.043410                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767          568     62.42%     62.42% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-65535            5      0.55%     62.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303          288     31.65%     94.62% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071            5      0.55%     95.16% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839           11      1.21%     96.37% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375           21      2.31%     98.68% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::229376-262143            5      0.55%     99.23% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::262144-294911            1      0.11%     99.34% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::294912-327679            1      0.11%     99.45% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::327680-360447            3      0.33%     99.78% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::360448-393215            2      0.22%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          910                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples  -1904487428                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean    -0.483135                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0  -2824425980    148.30%    148.30% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1    919844052    -48.30%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::2         2750     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::3        91750     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total  -1904487428                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          830     99.76%     99.76% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::2MiB            2      0.24%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          832                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst         1070                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total         1070                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          832                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          832                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total         1902                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits        55956                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits         2769                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           66                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits     12901245                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         1098                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits       392902                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          434                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts         7120                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb         6314                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         4355                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses     12902343                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses       393336                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses         2835                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits     13296916                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         1598                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses     13298514                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1041910679481                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       101253                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     24740490                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1517999559                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles     35062384                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     27356634                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2557830072                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    115800764                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts       145847                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents       637153                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents       690545                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2537929872                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      6100915                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         3748                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    102034738                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      158642735                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    139042607                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2181                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    100529336                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps      1505397                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing      1468758                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       814077                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     52969279                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4276338328                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          231185725                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    105753179                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     114265447                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         3286                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          567                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        91936                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data       693514                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total        789303                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         3286                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          567                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        91936                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data       693514                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total       789303                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          954                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker          370                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        19486                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     13833843                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     13854653                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          954                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker          370                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        19486                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     13833843                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     13854653                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker    100876109                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker     28414415                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1567599998                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1028598729746                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1030295620268                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker    100876109                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker     28414415                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1567599998                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1028598729746                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1030295620268                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         4240                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          937                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst       111422                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     14527357                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     14643956                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         4240                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          937                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst       111422                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     14527357                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     14643956                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.225000                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.394877                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.174885                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.952262                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.946100                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.225000                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.394877                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.174885                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.952262                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.946100                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 105740.156184                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 76795.716216                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 80447.500667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 74353.795236                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 74364.592189                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 105740.156184                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 76795.716216                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 80447.500667                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 74353.795236                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 74364.592189                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks       699695                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total        699695                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           31                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           31                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          954                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker          370                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        19486                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     13833812                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     13854622                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          954                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker          370                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        19486                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     13833812                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        15469                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     13870091                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     98013860                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     27304415                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1509138998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 987095489497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 988729946770                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     98013860                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     27304415                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1509138998                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 987095489497                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher   2131204504                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 990861151274                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     81918750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     81918750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.225000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.394877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.174885                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.952259                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.946098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.225000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.394877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.174885                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.952259                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.947155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 102739.895178                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 73795.716216                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 77447.346710                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 71353.831431                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 71364.628120                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 102739.895178                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 73795.716216                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 77447.346710                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 71353.831431                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 137772.609994                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 71438.691446                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72816.666667                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72816.666667                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           14204456                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        15469                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        15469                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher   2131204504                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total   2131204504                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 137772.609994                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 137772.609994                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        18308                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        18308                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data       335175                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total       335175                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        15250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        15250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data       353483                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total       353483                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.948207                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.948207                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.045499                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.045499                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       335175                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total       335175                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data   7620069498                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total   7620069498                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.948207                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.948207                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 22734.599830                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 22734.599830                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        91936                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        91936                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        19486                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        19486                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1567599998                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1567599998                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst       111422                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total       111422                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.174885                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.174885                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 80447.500667                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 80447.500667                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        19486                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        19486                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1509138998                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1509138998                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.174885                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.174885                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 77447.346710                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 77447.346710                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        57204                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        57204                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data       327145                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total       327145                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data  33644818747                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total  33644818747                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       384349                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       384349                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.851167                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.851167                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 102843.750468                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 102843.750468                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data            1                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total            1                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data       327144                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total       327144                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data  32663374247                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  32663374247                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.851164                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.851164                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 99844.026627                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 99844.026627                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         3286                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          567                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         3853                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          954                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker          370                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total         1324                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker    100876109                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker     28414415                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total    129290524                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         4240                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          937                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         5177                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.225000                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.394877                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.255747                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 105740.156184                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 76795.716216                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 97651.453172                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          954                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker          370                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total         1324                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     98013860                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     27304415                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total    125318275                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     81918750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     81918750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.225000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.394877                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.255747                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 102739.895178                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 73795.716216                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 94651.265106                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 97988.935407                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 97988.935407                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data       636310                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total       636310                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     13506698                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     13506698                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 994953910999                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 994953910999                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     14143008                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     14143008                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.955009                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.955009                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 73663.741575                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 73663.741575                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           30                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           30                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     13506668                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     13506668                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 954432115250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 954432115250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.955007                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.955007                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 70663.772534                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70663.772534                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           40                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           40                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       608500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       608500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           40                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           40                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15212.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 15212.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           40                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           40                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       488500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       488500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12212.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12212.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data         4619                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total         4619                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      7753750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      7753750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data         4619                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total         4619                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  1678.664213                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1678.664213                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data         4619                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total         4619                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data     56994116                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total     56994116                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12339.059537                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12339.059537                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     13871635                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     13871635                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     13871635                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     13871635                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      1120620                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      1120620                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      1120620                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      1120620                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     13854622                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        16683                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        15177                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            6                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy     0.000360                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage     0.000000                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         1146                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR           68                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          1214                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        16720                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           34                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         5176                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16371.343655                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         15816800                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       15007765                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.053908                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16369.197179                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.404521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.348702                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.393253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.999097                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000025                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000085                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.999228                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           97                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           83                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        15979                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           74                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           65                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          291                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1416                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         6332                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         7940                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.005920                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.005066                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.975281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      494917871                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     494917871                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq        32059                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     14286490                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          289                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          289                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty      1820315                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     13871643                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     13504761                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq        28886                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq         4619                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           40                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp         4659                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       384349                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       384349                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq       111422                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     14143008                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq       353483                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp       353483                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       334268                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     44654088                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         2018                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        34382                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     45024756                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     14262144                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   1882128998                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         7496                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        33920                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   1896432558                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            14259388                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic      44988848                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     29308244                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000902                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.030021                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     29281805     99.91%     99.91% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1        26439      0.09%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     29308244                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  11311603266                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     55720962                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   7353715455                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       540886                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy     15095708                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     30117573                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     15079698                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          260                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   316                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  316                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   29                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  29                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          580                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          690                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      690                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1160                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1270                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1270                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              111000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               423001                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              661000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    697887.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples       370.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     19486.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  13828090.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     14984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000027742                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.012747324834                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        30093                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        30093                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            28209852                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             678078                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    13869754                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     699695                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  13869754                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   699695                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   5872                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1808                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      1048                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              13869754                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               699695                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                13532765                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   68301                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   72634                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   76267                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   65289                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   38213                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    2418                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    2203                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    2126                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    1449                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   1076                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    648                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    330                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  11301                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  12404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  14098                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  18397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  24220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  30341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  34689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  36895                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  38670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  42645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  44190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  42692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  39642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  40451                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  41487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  42095                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  41829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  40871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  12644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  10539                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   9304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   8256                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   7198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   6199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   5319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   4772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   4067                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   3301                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   2684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   2199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   1774                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   1502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1040                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    892                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    640                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   1005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   1312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   1826                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   2296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   2685                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   3057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        30093                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     460.699930                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   3055.478487                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        29241     97.17%     97.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           50      0.17%     97.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           16      0.05%     97.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           19      0.06%     97.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           22      0.07%     97.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           32      0.11%     97.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           48      0.16%     97.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           48      0.16%     97.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           51      0.17%     98.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           48      0.16%     98.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           50      0.17%     98.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           29      0.10%     98.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           32      0.11%     98.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           36      0.12%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           21      0.07%     98.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           20      0.07%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           13      0.04%     98.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           19      0.06%     99.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           17      0.06%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           17      0.06%     99.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           20      0.07%     99.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           21      0.07%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           16      0.05%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           24      0.08%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           14      0.05%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           18      0.06%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           13      0.04%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           11      0.04%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           11      0.04%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           18      0.06%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           22      0.07%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           18      0.06%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           21      0.07%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815           15      0.05%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            8      0.03%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            4      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37888-38911            6      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-39935            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         30093                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        30093                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      23.190941                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     19.950430                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     21.544725                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31         26041     86.54%     86.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47           890      2.96%     89.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63          2014      6.69%     96.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79           734      2.44%     98.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95            40      0.13%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111           82      0.27%     99.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127          205      0.68%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143           61      0.20%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-287            3      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-335            1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::336-351            2      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::496-511           10      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-527            4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::688-703            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::704-719            2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         30093                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  375808                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               887664256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             44780480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              852051279.75575328                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              42983892.87861211                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1041796693750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      71505.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker        60928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker        23680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1247104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    884997760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       958976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     44664640                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 58483.576444649065                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 22729.961433319491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1197070.347269361140                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 849491763.233705163002                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 920502.005721241236                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 42872700.364573441446                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker          370                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        19486                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     13833722                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        15222                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       699695                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker     63736325                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker     14145213                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    829556274                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 515687443406                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   1606879946                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 24487431760878                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     66809.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     38230.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42571.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     37277.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    105563.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  34997294.19                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker        61056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker        23680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1247168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    885358208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       974208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      887664320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1247168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1247168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     44780480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     44780480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          954                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker          370                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        19487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     13833722                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        15222                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        13869755                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       699695                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         699695                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker        58606                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker        22730                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1197132                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    849837750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher       935123                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         852051341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1197132                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1197132                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     42983893                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         42983893                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     42983893                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker        58606                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker        22730                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1197132                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    849837750                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher       935123                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        895035234                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             13863882                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              697885                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       433854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       433417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       433928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       431987                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       429465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       430053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       428861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       429419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       435873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       437983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       437609                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       437831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       440200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       440997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       440174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       444187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       434315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       432549                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       432728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       434242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       430679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       428962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       428336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       429572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       428923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       429261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       429169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       429723                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       433119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       432184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       432154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       432128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        21573                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        21911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        21499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        21309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        21377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        21980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        21354                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        22286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        21619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        21973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        22690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        22432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        21808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        21747                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        22322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        25543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        23055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        21143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        21278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        21994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        21833                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        21254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        21298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        21150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        21327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        21535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        21519                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        22298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        21063                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        21178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        21226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        21311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            284304207942                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           34604249472                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       518201761164                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20506.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37377.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               11188                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              48906                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            7.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     14501673                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.265212                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.155711                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev     6.098308                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     14458671     99.70%     99.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        34332      0.24%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         5320      0.04%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         1256      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          535      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          695      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511          551      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          124      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639          174      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            9      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     14501673                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         887288448                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       44664640                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              851.690549                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               42.872700                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -41010284158.093910                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    27472908805.034908                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   59076400265.591560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  2582920399.487934                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 47005999017.098595                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 322769458146.728882                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 212601205732.891937                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  630498608208.401855                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   605.203085                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 326810336366                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  79093925000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 635892500384                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  836                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            13543537                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 289                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                289                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        699695                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13504759                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              4709                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              40                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             327054                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            327054                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        13542700                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         335175                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     42283887                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          690                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1560                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     42286137                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                42286137                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port    932444800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1270                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total    932449190                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                932449190                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           14210803                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 14210803    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             14210803                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         31307758905                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              536999                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1204250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        79559451981                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       28415180                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     14210280                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042130003000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.009861                       # Number of seconds simulated (Second)
simTicks                                 1009861233250                       # Number of ticks simulated (Tick)
finalTick                                6219786612750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1543.64                       # Real time elapsed on the host (Second)
hostTickRate                                654207333                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409051488                       # Number of bytes of host memory used (Byte)
simInsts                                     91983200                       # Number of instructions simulated (Count)
simOps                                       96517990                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    59588                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      62526                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4039444870                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 43.902917                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.022778                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded           96871064                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       444194                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued          98152780                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued        62404                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined       797265                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       481033                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         6629                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4035115990                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.024325                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.188290                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   3955570701     98.03%     98.03% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     65373172      1.62%     99.65% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     10186327      0.25%     99.90% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      3689727      0.09%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4       142542      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5       153521      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4035115990                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu      3162682     41.19%     41.19% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          599      0.01%     41.19% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         8667      0.11%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead      2819183     36.71%     78.02% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite      1687900     21.98%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          596      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu     53696214     54.71%     54.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult       184245      0.19%     54.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv       165305      0.17%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           75      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     39223357     39.96%     95.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      4882769      4.97%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total     98152780                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.024299                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                7679033                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.078236                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   4239156646                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites     98110992                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses     96964352                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         6340                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2742                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2412                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      105827439                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3778                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts        69091                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              25143                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            4328880                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              63                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     38197846                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      4917635                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       140556                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        82208                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         3110      0.01%      0.01% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return       785783      3.54%      3.56% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect       728435      3.28%      6.84% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        26347      0.12%      6.96% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     20204223     91.10%     98.06% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       255970      1.15%     99.21% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.21% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       175390      0.79%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     22179258                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           29      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return        90683     17.09%     17.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        54335     10.24%     27.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         5332      1.00%     28.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       332188     62.60%     90.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        36815      6.94%     97.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     97.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        11273      2.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       530655                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         3081      3.96%      3.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          353      0.45%      4.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        16279     20.93%     25.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          786      1.01%     26.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        53103     68.29%     94.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3983      5.12%     99.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          175      0.23%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        77760                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         3081      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       695099      3.21%      3.23% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       674100      3.11%      6.34% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        21015      0.10%      6.44% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     19872034     91.79%     98.23% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       219154      1.01%     99.24% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.24% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       164117      0.76%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     21648600                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         3081      4.28%      4.28% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          291      0.40%      4.68% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        13591     18.87%     23.55% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          759      1.05%     24.60% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        51417     71.37%     95.97% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2757      3.83%     99.80% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.80% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          147      0.20%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total        72043                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      2267355     10.22%     10.22% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     18930409     85.35%     95.57% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS       785783      3.54%     99.12% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       195711      0.88%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     22179258                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        55396     71.24%     71.24% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        21919     28.19%     99.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          353      0.45%     99.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           92      0.12%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        77760                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     20207333                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     18035246                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        77760                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        34733                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        55841                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        21919                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     22179258                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        51446                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     19249542                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.867907                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        37271                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       201737                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       195711                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         6026                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         3110      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return       785783      3.54%      3.56% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect       728435      3.28%      6.84% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        26347      0.12%      6.96% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     20204223     91.10%     98.06% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       255970      1.15%     99.21% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.21% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       175390      0.79%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     22179258                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         3110      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return       785783     26.82%     26.93% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        24928      0.85%     27.78% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        26347      0.90%     28.68% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      1905804     65.05%     93.73% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         8354      0.29%     94.01% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     94.01% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       175390      5.99%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      2929716                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        16279     31.64%     31.64% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     31.64% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        31184     60.62%     92.26% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3983      7.74%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        51446                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        16279     31.64%     31.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     31.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        31184     60.62%     92.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3983      7.74%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        51446                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       201737                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       195711                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         6026                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          961                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       202698                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes       845465                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops       845450                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       150350                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       695099                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       694808                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          291                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       705045                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       437565                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        57751                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4034995239                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.023927                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.309481                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   4005099914     99.26%     99.26% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      6999012      0.17%     99.43% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      3018767      0.07%     99.51% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      1294312      0.03%     99.54% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     16682730      0.41%     99.95% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5       651932      0.02%     99.97% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6       125406      0.00%     99.97% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7       104461      0.00%     99.97% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8      1018705      0.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4034995239                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         384571                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       695115                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu     53311790     55.22%     55.22% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult       182048      0.19%     55.41% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv       165276      0.17%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     38068731     39.43%     95.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      4815221      4.99%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total     96543365                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples      1018705                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts     92008575                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps     96543365                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP     91983200                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP     96517990                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    43.902917                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.022778                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs     42883952                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts     94132940                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     38068731                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      4815221                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2388                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu     53311790     55.22%     55.22% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       182048      0.19%     55.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv       165276      0.17%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     38068731     39.43%     95.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      4815221      4.99%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total     96543365                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     21648600                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     20765288                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl       880231                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     19872034                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      1773485                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       695115                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       695099                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     25017135                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     25017135                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     25058655                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     25058655                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     17084982                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     17084982                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     17088890                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     17088890                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1015855977356                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1015855977356                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1015855977356                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1015855977356                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     42102117                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     42102117                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     42147545                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     42147545                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.405799                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.405799                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.405454                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.405454                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 59459.001909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 59459.001909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 59445.404433                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 59445.404433                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs     10410355                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      1611725                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       318663                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        17532                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    32.668854                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    91.930470                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     16887164                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     16887164                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       198974                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       198974                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       198974                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       198974                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     16886008                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     16886008                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     16889425                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     16889425                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1163                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1163                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1001372434434                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1001372434434                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1001469227184                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1001469227184                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     88092500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     88092500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.401073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.401073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.400721                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.400721                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 59301.904537                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 59301.904537                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 59295.637784                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 59295.637784                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 75745.915735                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 75745.915735                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     16887164                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data       372173                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total       372173                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         3521                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         3521                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    106104750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    106104750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data       375694                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total       375694                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.009372                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.009372                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 30134.833854                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 30134.833854                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         3425                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         3425                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data           96                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total           96                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      2584750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      2584750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000256                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000256                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 26924.479167                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 26924.479167                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     21067547                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     21067547                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     16592399                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     16592399                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 995595164250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 995595164250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     37659946                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     37659946                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.440585                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.440585                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 60003.087212                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 60003.087212                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data        81809                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total        81809                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     16510590                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     16510590                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 983497965750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 983497965750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     88092500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     88092500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.438412                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.438412                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 59567.705682                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 59567.705682                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102671.911422                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102671.911422                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        41347                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        41347                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         3695                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         3695                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        45042                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        45042                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.082035                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.082035                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         3205                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         3205                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data     88391750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total     88391750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.071156                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.071156                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 27579.329173                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 27579.329173                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          173                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          173                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          213                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          213                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          386                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          386                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.551813                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.551813                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          212                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          212                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      8401000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      8401000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.549223                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.549223                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 39627.358491                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 39627.358491                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data       372746                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total       372746                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           47                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           47                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       742250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       742250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data       372793                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total       372793                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000126                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000126                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 15792.553191                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 15792.553191                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           45                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           45                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       719750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       719750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000121                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000121                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 15994.444444                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 15994.444444                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data         2184                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total         2184                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       177931                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       177931                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data   3775268685                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total   3775268685                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       180115                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       180115                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.987874                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.987874                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 21217.599435                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 21217.599435                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            8                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            8                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       177923                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       177923                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data   3686210435                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total   3686210435                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.987830                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.987830                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 20718.009673                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 20718.009673                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      3947404                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      3947404                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       314652                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       314652                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  16485544421                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  16485544421                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      4262056                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      4262056                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.073826                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.073826                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 52392.943382                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 52392.943382                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       117157                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       117157                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       197495                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       197495                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  14188258249                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  14188258249                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.046338                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.046338                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 71841.101035                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 71841.101035                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     42673697                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     16887164                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     2.526990                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          110                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          369                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           33                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    102679228                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    102679228                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     14404770                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   3987541600                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      8566381                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     24537271                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles        65968                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     18822052                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        20534                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts     97716037                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       308860                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts     98055433                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        26426                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     21734739                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     39200242                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      4847033                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.024274                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      7393209                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      7411215                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    119872727                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites     70181699                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs     44047275                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4111158521                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites      1549136                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         2085                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          786                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     19911903                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4031636859                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       172460                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles         10571                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1166613                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         7412                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles        10729                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        16882                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     42470630                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        13986                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          155                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4035115990                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.024645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.222016                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   3978612362     98.60%     98.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     21571622      0.53%     99.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     26922640      0.67%     99.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3      8009366      0.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4035115990                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts     94530969                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.023402                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     22179258                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.005491                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      2180694                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     42382945                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     42382945                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     42382945                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     42382945                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        87543                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        87543                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        87543                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        87543                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   2141674786                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   2141674786                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   2141674786                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   2141674786                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     42470488                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     42470488                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     42470488                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     42470488                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.002061                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.002061                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.002061                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.002061                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 24464.260832                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 24464.260832                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 24464.260832                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 24464.260832                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       844239                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           45                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         7959                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   106.073502                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets           45                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        83272                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        83272                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         4272                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         4272                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         4272                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         4272                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        83271                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        83271                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        83271                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        83271                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   1912461595                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   1912461595                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   1912461595                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   1912461595                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.001961                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.001961                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.001961                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.001961                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 22966.718245                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 22966.718245                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 22966.718245                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 22966.718245                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        83272                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     42382945                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     42382945                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        87543                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        87543                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   2141674786                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   2141674786                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     42470488                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     42470488                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.002061                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.002061                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 24464.260832                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 24464.260832                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         4272                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         4272                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        83271                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        83271                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   1912461595                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   1912461595                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.001961                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.001961                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 22966.718245                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 22966.718245                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     42467521                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        83272                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   509.985601                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          168                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          313                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses     85024248                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses     85024248                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles        65968                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles      37554104                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1370040601                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts     97341684                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     38197846                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      4917635                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       416864                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents         1354                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1369982631                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1218                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        23084                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        37695                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        60779                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit     96979295                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount     96966764                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst     48540303                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst     59743873                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.024005                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.812473                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          65985                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads       129115                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1218                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       102414                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         9635                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       311716                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     38026478                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean   109.542028                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   168.002688                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     21183405     55.71%     55.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        33095      0.09%     55.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      3490830      9.18%     64.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        11448      0.03%     65.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49        11806      0.03%     65.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         9849      0.03%     65.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        11776      0.03%     65.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         7633      0.02%     65.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         6564      0.02%     65.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         5305      0.01%     65.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109         5929      0.02%     65.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119         8671      0.02%     65.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         5135      0.01%     65.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         4815      0.01%     65.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149         4832      0.01%     65.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159         4971      0.01%     65.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169         5534      0.01%     65.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179         6340      0.02%     65.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189         6898      0.02%     65.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199         6875      0.02%     65.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209         7513      0.02%     65.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219         7613      0.02%     65.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229         8961      0.02%     65.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239         8655      0.02%     65.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249         8895      0.02%     65.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259         8998      0.02%     65.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269        10377      0.03%     65.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        13359      0.04%     65.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289     12751933     33.53%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299         8600      0.02%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows       359863      0.95%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2419                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     38026478                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            9                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           910                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     23848245                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses     14311533                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      4694988                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses       171114                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts      14457240                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb         2148                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          143                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     38159778                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      4866102                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         28543233                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses       14482647                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     43025880                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        28281                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        28281                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            4                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         2879                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore        13185                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples        15096                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  3658.816905                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 18168.010730                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-32767        14757     97.75%     97.75% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-65535           10      0.07%     97.82% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-98303          244      1.62%     99.44% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::98304-131071           33      0.22%     99.66% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-163839           22      0.15%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::163840-196607            8      0.05%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-229375            4      0.03%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::229376-262143            6      0.04%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-294911            2      0.01%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::294912-327679            2      0.01%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::360448-393215            2      0.01%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::458752-491519            4      0.03%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::491520-524287            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total        15096                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples         8452                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  3789.132750                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1084.402737                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 20864.030262                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-32767         8258     97.70%     97.70% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::32768-65535           12      0.14%     97.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-98303           91      1.08%     98.92% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::98304-131071           29      0.34%     99.27% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-163839           39      0.46%     99.73% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::163840-196607            8      0.09%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-229375            4      0.05%     99.87% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::360448-393215            1      0.01%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::393216-425983           10      0.12%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total         8452                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples   4834605236                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean    -0.314798                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0   6506109404    134.57%    134.57% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1  -1710790168    -35.39%     99.19% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2      6084000      0.13%     99.31% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3      3428000      0.07%     99.38% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4      8646500      0.18%     99.56% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5      1913500      0.04%     99.60% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6     17157250      0.35%     99.96% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7       191500      0.00%     99.96% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8       113000      0.00%     99.96% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9       767750      0.02%     99.98% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       831250      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11         9750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12       120750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        22750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total   4834605236                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB         2879     99.86%     99.86% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB            4      0.14%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total         2883                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        28281                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        28281                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data         2883                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total         2883                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        31164                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     42468983                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses         2920                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts          2732                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb         2148                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           22                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     42471903                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         42468983                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses           2920                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     42471903                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          551                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          551                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          363                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           55                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          496                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    61.995968                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   397.355206                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-255          480     96.77%     96.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::512-767            1      0.20%     96.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::768-1023            7      1.41%     98.39% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1536-1791            2      0.40%     98.79% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::2048-2303            2      0.40%     99.19% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::3584-3839            4      0.81%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          496                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          418                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 21149.521531                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  5601.005181                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 39057.140238                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767          323     77.27%     77.27% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303           87     20.81%     98.09% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071            1      0.24%     98.33% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839            2      0.48%     98.80% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::163840-196607            1      0.24%     99.04% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375            2      0.48%     99.52% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::229376-262143            1      0.24%     99.76% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::327680-360447            1      0.24%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          418                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   9109866532                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.806030                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.395405                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   1767036750     19.40%     19.40% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   7342829782     80.60%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   9109866532                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          363    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          363                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          551                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          551                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          363                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          363                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          914                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits        27320                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits         2881                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           39                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits     14310359                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         1174                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits       170806                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          308                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts         3309                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb         2148                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         2277                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses     14311533                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses       171114                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses         2920                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits     14484046                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         1521                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses     14485567                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions          126                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           63                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           63    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           63                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1009974230936                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED        15813                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles        65968                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     24170555                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1419767179                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles     19774204                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     20559711                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2550778373                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts     97432657                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts        89497                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents       540371                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents       349680                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2534790504                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      2646102                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         4326                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands     81034159                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      128999624                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    118708986                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2297                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps     80136219                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps       897935                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       781942                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       417466                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     56596896                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4131180643                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          194614273                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts     91983200                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps      96517990                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         2191                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          301                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        62427                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data      3547112                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total       3612031                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         2191                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          301                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        62427                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data      3547112                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total      3612031                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          303                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker          107                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        20844                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     13161046                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     13182300                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          303                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker          107                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        20844                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     13161046                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     13182300                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker     27652703                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      8080900                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1666587747                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 973607110500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 975309431850                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker     27652703                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      8080900                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1666587747                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 973607110500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 975309431850                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         2494                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          408                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        83271                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     16708158                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     16794331                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         2494                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          408                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        83271                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     16708158                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     16794331                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.121492                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.262255                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.250315                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.787702                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.784926                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.121492                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.262255                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.250315                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.787702                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.784926                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 91263.046205                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 75522.429907                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 79955.274755                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 73976.423341                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 73986.287055                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 91263.046205                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 75522.429907                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 79955.274755                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 73976.423341                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 73986.287055                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks       331361                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total        331361                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           47                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           47                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           47                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           47                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          303                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker          107                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        20844                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     13160999                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     13182253                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          303                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker          107                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        20844                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     13160999                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         7293                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     13189546                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1163                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1163                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     26743703                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      7759900                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1604052747                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 934122124000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 935760680350                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     26743703                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      7759900                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1604052747                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 934122124000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    934250388                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 936694930738                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     84013000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     84013000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.121492                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.262255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.250315                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.787699                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.784923                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.121492                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.262255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.250315                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.787699                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.785357                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 88263.046205                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 72522.429907                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76955.130829                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 70976.536356                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 70986.399696                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 88263.046205                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 72522.429907                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76955.130829                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 70976.536356                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 128102.343069                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 71017.981266                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72238.177128                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72238.177128                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           13332530                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         7293                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total         7293                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    934250388                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    934250388                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 128102.343069                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 128102.343069                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        35269                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        35269                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data       143737                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total       143737                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        14750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        14750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data       179006                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total       179006                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.802973                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.802973                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.102618                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.102618                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       143737                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total       143737                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data   2872554176                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total   2872554176                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.802973                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.802973                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 19984.792893                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 19984.792893                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        62427                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        62427                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        20844                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        20844                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1666587747                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1666587747                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        83271                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        83271                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.250315                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.250315                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 79955.274755                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 79955.274755                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        20844                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        20844                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1604052747                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1604052747                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.250315                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.250315                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76955.130829                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 76955.130829                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        59518                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        59518                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data       137752                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total       137752                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data  13824658250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total  13824658250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       197270                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       197270                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.698292                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.698292                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 100359.038344                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 100359.038344                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data       137752                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total       137752                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data  13411402250                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  13411402250                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.698292                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.698292                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 97359.038344                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 97359.038344                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         2191                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          301                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         2492                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          303                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker          107                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total          410                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker     27652703                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      8080900                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total     35733603                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         2494                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          408                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         2902                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.121492                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.262255                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.141282                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 91263.046205                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 75522.429907                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 87155.129268                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          303                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker          107                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total          410                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     26743703                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      7759900                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total     34503603                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     84013000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     84013000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.121492                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.262255                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.141282                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 88263.046205                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 72522.429907                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 84155.129268                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 97917.249417                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 97917.249417                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data      3487594                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total      3487594                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     13023294                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     13023294                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 959782452250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 959782452250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     16510888                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     16510888                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.788770                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.788770                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 73697.365064                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 73697.365064                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           47                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           47                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     13023247                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     13023247                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 920710721750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 920710721750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.788767                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.788767                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 70697.478267                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70697.478267                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           45                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           45                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       686000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       686000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           45                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           45                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15244.444444                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 15244.444444                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           45                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           45                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       551000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       551000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12244.444444                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12244.444444                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data         2357                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total         2357                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      4601250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      4601250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data         2357                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total         2357                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  1952.163768                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1952.163768                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data         2357                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total         2357                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data     28772500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total     28772500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12207.254985                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12207.254985                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     16373369                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     16373369                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     16373369                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     16373369                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks       597059                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total       597059                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks       597059                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total       597059                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     13182253                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued         8080                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused         7021                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache          675                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          112                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate           787                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified         8167                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           82                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            4                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         4209                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16309.059911                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         20625375                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       16975732                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.214992                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16307.408834                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.130424                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.105969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.414683                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.995325                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.995426                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           89                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           42                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16020                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           70                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           40                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          286                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1430                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         7407                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         6897                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.005432                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.002563                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.977783                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      560114913                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     560114913                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq        16678                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     16610838                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          305                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          305                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty       928420                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     16373377                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     13001169                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq        12999                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq         2357                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           45                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp         2402                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       197270                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       197270                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        83271                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     16510888                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq       179006                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp       179006                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       249815                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     50668622                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          954                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        17768                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     50937159                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     10658816                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   2150105090                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        19952                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   2160787122                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            13358447                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic      21310448                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     30351637                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000437                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.020893                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     30338382     99.96%     99.96% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1        13255      0.04%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     30351637                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  12754129622                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     41644715                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   8399946459                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       273632                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      7649999                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     33992101                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     17005380                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          223                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   330                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  330                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   41                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  41                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.pci_devices.pio           48                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          584                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          742                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      742                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.pci_devices.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1168                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy                46250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy              109750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               430750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              701000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    329487.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       300.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples       106.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     20844.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  13155386.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      6805.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.014680418834                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        15769                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        15769                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            26778465                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             316447                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    13189308                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     331361                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  13189308                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   331361                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   5867                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1874                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                       325                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              13189308                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               331361                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                13035035                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   37620                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   33800                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   32711                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   25919                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   15384                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     904                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     742                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     671                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     276                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    157                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     97                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     73                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   7493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   8033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   9521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  11413                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  13592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  16047                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  17948                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  18950                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  20016                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  21653                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  21886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  20797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  19932                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  19892                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  19900                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  19656                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  19319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  18795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   3596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   2642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   1993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   1560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   1198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    753                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    366                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    323                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    222                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    276                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    452                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    705                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    846                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   1080                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   1096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1073                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        15769                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     836.035322                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   4084.339029                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        14901     94.50%     94.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           71      0.45%     94.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           24      0.15%     95.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           17      0.11%     95.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           27      0.17%     95.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           42      0.27%     95.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           55      0.35%     95.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           63      0.40%     96.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           43      0.27%     96.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           49      0.31%     96.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           27      0.17%     97.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           42      0.27%     97.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           28      0.18%     97.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           29      0.18%     97.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           20      0.13%     97.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           19      0.12%     98.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           13      0.08%     98.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           16      0.10%     98.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           17      0.11%     98.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           18      0.11%     98.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           17      0.11%     98.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           21      0.13%     98.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           11      0.07%     98.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           20      0.13%     98.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           15      0.10%     98.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623            9      0.06%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           11      0.07%     99.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           23      0.15%     99.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           20      0.13%     99.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           17      0.11%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           11      0.07%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           18      0.11%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           18      0.11%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815           12      0.08%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            7      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            9      0.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            5      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37888-38911            3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::39936-40959            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         15769                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        15769                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      20.894350                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     19.040332                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     25.614495                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-31          14224     90.20%     90.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-63          1434      9.09%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-95            59      0.37%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-127           44      0.28%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::480-511            2      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-543            1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::608-639            1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1344-1375            1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1376-1407            2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1408-1439            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         15769                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  375488                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               844115712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             21207104                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              835872973.63956904                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              21000017.92498751                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1009861174750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      74690.18                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker        19200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker         6784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1334016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    841944704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       435520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     21086912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 19012.513172933010                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 6717.754654436329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1320989.415255385451                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 833723165.400061607361                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 431267.173806030420                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 20880999.592524953187                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          303                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker          107                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        20844                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     13160979                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         7075                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       331361                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker     15974677                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker      3964883                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    878128043                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 486208362317                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    702643519                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 23849224995827                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     52721.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     37054.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42128.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     36943.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     99313.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  71973542.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker        19392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker         6848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1334080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    842302656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       452800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      844115776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1334080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1334080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     21207104                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     21207104                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          303                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker          107                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        20845                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     13160979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         7075                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        13189309                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       331361                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         331361                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker        19203                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker         6781                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1321053                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    834077622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher       448378                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         835873037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1321053                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1321053                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     21000018                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         21000018                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     21000018                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker        19203                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker         6781                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1321053                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    834077622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher       448378                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        856873055                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             13183441                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              329483                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       402122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       400394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       401464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       399333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       389800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       391636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       388819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       389972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       421340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       424652                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       424279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       423808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       432782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       433835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       432325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       438438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       424322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       422042                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       421937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       422022                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       423533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       420980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       421216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       422128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       400234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       400946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       403694                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       401700                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       402136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       399888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       400291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       401373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         9613                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         9958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         9839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         9701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         9510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        10365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         9653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        10460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        10165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        10420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        11131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        10818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        10198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        10222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        10788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        13470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        11629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         9786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         9865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         9860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        10230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         9769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        10050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         9941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         9988                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        10223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        11005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         9802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        10133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         9869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         9994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        11028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            265391240328                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           32905868736                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       487809073439                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20130.65                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37001.65                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                4653                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              24793                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            7.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     13483478                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.139767                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.081716                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev     4.395068                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     13462726     99.85%     99.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        16222      0.12%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         2670      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319          734      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          365      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          484      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511          219      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           23      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639           22      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     13483478                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         843740224                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       21086912                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              835.501152                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               20.881000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -38130892388.157104                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    25543995871.763073                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   56176971546.086884                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1219439251.430377                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45565216890.298042                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 308674938461.661499                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 208805802707.677155                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  607855472340.030151                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   601.919801                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 324779872234                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  76669615000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 608411755516                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  858                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            13052435                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 305                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                305                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        331361                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13001169                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              2377                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              45                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             137732                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            137732                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        13051576                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         143737                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     39857306                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          742                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1584                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     39859632                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                39859632                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port    865322880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total    865327362                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                865327362                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           13336630                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 13336630    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             13336630                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         28053724923                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              591250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1229000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        75723424215                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       26668322                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     13335291                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1010194065000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       63                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.001218                       # Number of seconds simulated (Second)
simTicks                                 1001217645250                       # Number of ticks simulated (Tick)
finalTick                                7221335948750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2354.30                       # Real time elapsed on the host (Second)
hostTickRate                                425272078                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409051488                       # Number of bytes of host memory used (Byte)
simInsts                                    355263652                       # Number of instructions simulated (Count)
simOps                                      357754377                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   150900                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     151958                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4004870564                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 11.272459                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.088712                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          358010801                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       239617                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         358307980                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued        36359                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined       496038                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       309984                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         4977                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4001502730                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.089543                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.306895                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   3665826743     91.61%     91.61% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    315426485      7.88%     99.49% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     18103874      0.45%     99.95% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      1985651      0.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4        83091      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5        76886      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4001502730                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu      1707235     44.75%     44.75% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          572      0.01%     44.76% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         8551      0.22%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead      1182219     30.99%     75.97% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       916651     24.03%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          568      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    181797430     50.74%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult        96995      0.03%     50.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv        83352      0.02%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           75      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead    173718143     48.48%     99.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      2611198      0.73%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    358307980                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.089468                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                3815230                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.010648                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   4721964288                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    358744846                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    358016988                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         5990                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2626                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2282                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      362119087                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3555                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts        48903                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              19287                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            3367834                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads    173538038                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      2632252                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       100536                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        66847                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         1796      0.00%      0.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return       439332      0.50%      0.50% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect       412357      0.47%      0.96% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        17106      0.02%      0.98% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     87388344     98.76%     99.74% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       140070      0.16%     99.90% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.90% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond        88241      0.10%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     88487246                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           25      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return        54854     15.70%     15.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        41123     11.77%     27.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         3847      1.10%     28.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       220608     63.14%     91.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        22884      6.55%     98.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     98.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond         6045      1.73%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       349386                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         1771      3.24%      3.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          204      0.37%      3.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        12852     23.50%     27.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          637      1.16%     28.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        35581     65.06%     93.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3474      6.35%     99.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          173      0.32%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        54692                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         1771      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       384477      0.44%      0.44% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       371234      0.42%      0.86% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        13259      0.02%      0.87% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     87167735     98.90%     99.77% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       117185      0.13%     99.91% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.91% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond        82196      0.09%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     88137857                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         1771      3.55%      3.55% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          150      0.30%      3.85% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        10641     21.31%     25.15% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          613      1.23%     26.38% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        34202     68.48%     94.86% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2421      4.85%     99.71% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.71% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          146      0.29%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total        49944                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      1259461      1.42%      1.42% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     86687573     97.97%     99.39% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS       439332      0.50%     99.89% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       100880      0.11%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     88487246                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        41722     76.29%     76.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        12678     23.18%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          204      0.37%     99.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           88      0.16%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        54692                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     87390140                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     86209232                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        54692                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        28289                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        42014                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        12678                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     88487246                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        39229                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     86896814                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.982026                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        30285                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       105347                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       100880                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         4467                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         1796      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return       439332      0.50%      0.50% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect       412357      0.47%      0.96% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        17106      0.02%      0.98% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     87388344     98.76%     99.74% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       140070      0.16%     99.90% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.90% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond        88241      0.10%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     88487246                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         1796      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return       439332     27.62%     27.74% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        20285      1.28%     29.01% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        17106      1.08%     30.09% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      1016119     63.89%     93.98% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         7553      0.47%     94.45% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     94.45% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond        88241      5.55%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      1590432                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        12852     32.76%     32.76% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     32.76% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        22903     58.38%     91.14% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3474      8.86%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        39229                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        12852     32.76%     32.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     32.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        22903     58.38%     91.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3474      8.86%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        39229                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       105347                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       100880                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         4467                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          810                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       106157                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes       484317                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops       484302                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes        99824                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       384477                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       384327                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          150                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       439648                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       234640                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        38596                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4001425253                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.089411                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.591492                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   3908887379     97.69%     97.69% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      3752989      0.09%     97.78% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      1602432      0.04%     97.82% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3       678914      0.02%     97.84% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     85502452      2.14%     99.97% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5       342037      0.01%     99.98% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6        75700      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7        65617      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8       517733      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4001425253                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         204500                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       384493                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    181571511     50.75%     50.75% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult        95032      0.03%     50.78% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv        83323      0.02%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     50.80% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead    173447476     48.48%     99.28% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      2572330      0.72%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    357769971                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples       517733                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    355279246                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    357769971                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    355263652                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    357754377                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    11.272459                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.088712                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    176019806                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    356498640                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts    173447476                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      2572330                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2260                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    181571511     50.75%     50.75% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult        95032      0.03%     50.78% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv        83323      0.02%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead    173447476     48.48%     99.28% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      2572330      0.72%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    357769971                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     88137857                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     87656154                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl       479932                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     87167735                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl       968351                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       384493                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       384477                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     89938889                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     89938889                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     89963574                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     89963574                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     85682394                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     85682394                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     85685092                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     85685092                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 960767815281                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 960767815281                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 960767815281                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 960767815281                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    175621283                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    175621283                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    175648666                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    175648666                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.487882                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.487882                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.487821                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.487821                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 11213.129914                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 11213.129914                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 11212.776842                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 11212.776842                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs      1563744                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets       471700                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       127696                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets         9936                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    12.245834                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    47.473833                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     85554556                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     85554556                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       129341                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       129341                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       129341                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       129341                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     85553053                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     85553053                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     85555388                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     85555388                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 915091254080                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 915091254080                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 915162053330                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 915162053330                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     82799000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     82799000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.487145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.487145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.487082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.487082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 10696.184671                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 10696.184671                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 10696.720274                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 10696.720274                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 76453.370268                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 76453.370268                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     85554556                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data       189612                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total       189612                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         2773                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         2773                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data     78046750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total     78046750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data       192385                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total       192385                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.014414                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.014414                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 28145.239812                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 28145.239812                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         2362                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         2362                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          411                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          411                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      3490000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      3490000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.002136                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.002136                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data  8491.484185                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total  8491.484185                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     87825655                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     87825655                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     85415251                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     85415251                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 955847886000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 955847886000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data    173240906                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total    173240906                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.493043                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.493043                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 11190.599744                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 11190.599744                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data        54884                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total        54884                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     85360367                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     85360367                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 911218210750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 911218210750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     82799000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     82799000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.492726                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.492726                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 10674.956573                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 10674.956573                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102855.900621                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102855.900621                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        24523                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        24523                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         2508                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         2508                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        27031                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        27031                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.092782                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.092782                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         2146                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         2146                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data     64921750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total     64921750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.079390                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.079390                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 30252.446412                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 30252.446412                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          162                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          162                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          190                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          190                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          352                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          352                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.539773                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.539773                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          189                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          189                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      5877500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      5877500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.536932                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.536932                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 31097.883598                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 31097.883598                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data       191659                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total       191659                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           54                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           54                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       877250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       877250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data       191713                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total       191713                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000282                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000282                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 16245.370370                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 16245.370370                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           53                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           53                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       850750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       850750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000276                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000276                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 16051.886792                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 16051.886792                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data         1138                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total         1138                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data        90438                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total        90438                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data    993542148                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total    993542148                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data        91576                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total        91576                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.987573                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.987573                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 10985.892523                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 10985.892523                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            9                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            9                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data        90429                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total        90429                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data    948296648                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total    948296648                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.987475                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.987475                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 10486.643090                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 10486.643090                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      2112096                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      2112096                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       176705                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       176705                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data   3926387133                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total   3926387133                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      2288801                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      2288801                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.077204                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.077204                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 22220.011505                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 22220.011505                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data        74448                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total        74448                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       102257                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       102257                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data   2924746682                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total   2924746682                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.044677                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.044677                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 28601.921453                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 28601.921453                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    175898395                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     85554556                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     2.055979                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          140                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          313                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           59                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    437620084                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    437620084                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     58745536                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   3822863656                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      4695066                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles    115154544                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles        43928                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     86624842                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        16626                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    358504170                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       215852                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    358244166                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        16671                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     88191562                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts    173698655                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      2592573                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.089452                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      3891297                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      3901608                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    446095097                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    267167967                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    176291228                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4269954797                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites       800732                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1955                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          782                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     87227785                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       3999668803                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       120508                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          9606                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles       252525                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         6888                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         8959                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        13949                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines    175876848                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        11505                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          153                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4001502730                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.089871                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.391024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   3779795976     94.46%     94.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     88151133      2.20%     96.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2    129200454      3.23%     99.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3      4355167      0.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4001502730                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    356877113                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.089111                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     88487246                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.022095                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      1481746                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst    175813681                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total    175813681                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst    175813681                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total    175813681                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        63043                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        63043                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        63043                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        63043                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   1607074371                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   1607074371                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   1607074371                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   1607074371                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst    175876724                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total    175876724                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst    175876724                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total    175876724                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000358                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000358                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000358                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000358                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 25491.717891                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 25491.717891                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 25491.717891                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 25491.717891                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       627051                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets         1139                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         6556                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs    95.645363                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets   569.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        59671                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        59671                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         3373                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         3373                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         3373                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         3373                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        59670                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        59670                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        59670                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        59670                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   1422188924                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   1422188924                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   1422188924                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   1422188924                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000339                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000339                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 23834.237037                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 23834.237037                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 23834.237037                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 23834.237037                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        59671                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst    175813681                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total    175813681                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        63043                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        63043                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   1607074371                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   1607074371                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst    175876724                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total    175876724                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000358                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000358                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 25491.717891                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 25491.717891                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         3373                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         3373                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        59670                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        59670                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   1422188924                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   1422188924                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000339                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000339                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 23834.237037                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 23834.237037                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs    175874814                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        59671                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs  2947.408523                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          170                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          312                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    351813119                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    351813119                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles        43928                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles       6889037                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1201923567                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    358267089                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts    173538038                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      2632252                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       218212                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents          922                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1201894060                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1021                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        13723                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        27291                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        41014                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    358026524                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    358019270                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    178998964                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    184977130                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.089396                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.967682                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          37814                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        90562                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1021                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores        59922                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         6395                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       106854                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples    173421033                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    25.096443                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    72.399137                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     87938758     50.71%     50.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        44509      0.03%     50.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29     77518905     44.70%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        10593      0.01%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         4493      0.00%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         3943      0.00%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69         2494      0.00%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         1907      0.00%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         1332      0.00%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         1086      0.00%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109         1805      0.00%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119         8960      0.01%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         1489      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         1054      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149          865      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159          902      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169         1318      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179         1341      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189         1193      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199         1051      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209          998      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219          815      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229          790      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239          704      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249          825      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259         1272      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269         2246      0.00%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279         5094      0.00%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289      7582359      4.37%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299         3669      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows       274263      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2251                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total    173421033                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            9                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           881                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits    109319171                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses     64188493                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      2526653                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses        75803                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts      64250900                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb         1115                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          148                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses    173507664                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      2602456                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        111845824                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses       64264296                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    176110120                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        14933                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        14933                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         1544                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         7222                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples         7711                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  2136.266373                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 10567.178284                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-32767         7632     98.98%     98.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-65535            7      0.09%     99.07% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-98303           60      0.78%     99.84% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::98304-131071            2      0.03%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-163839            2      0.03%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-229375            2      0.03%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::229376-262143            5      0.06%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-294911            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total         7711                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples         4430                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  3014.446953                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1111.280268                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 13343.253280                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-16383         4339     97.95%     97.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::16384-32767            1      0.02%     97.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::49152-65535            2      0.05%     98.01% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-81919           67      1.51%     99.53% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::81920-98303            4      0.09%     99.62% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::98304-114687            6      0.14%     99.75% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-147455            3      0.07%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::180224-196607            6      0.14%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-212991            2      0.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total         4430                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples   9075253874                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.657244                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.504702                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0   3157796850     34.80%     34.80% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1   5903835774     65.05%     99.85% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2      2738000      0.03%     99.88% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3      1234250      0.01%     99.89% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4      4322500      0.05%     99.94% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5       967750      0.01%     99.95% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6      3517500      0.04%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7        69000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8        57250      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9       103500      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       388000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11       119250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12         9250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        95000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total   9075253874                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB         1544     99.87%     99.87% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB            2      0.13%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total         1546                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        14933                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        14933                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data         1546                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total         1546                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        16479                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits    175875327                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses         2686                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts          2485                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb         1115                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           20                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses    175878013                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits        175875327                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses           2686                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses    175878013                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          496                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          496                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          295                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           54                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          442                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   369.909502                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  4402.642939                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          440     99.55%     99.55% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::57344-65535            1      0.23%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            1      0.23%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          442                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          349                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 17227.793696                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  4392.790968                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 37423.816883                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767          290     83.09%     83.09% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-65535            3      0.86%     83.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303           46     13.18%     97.13% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071            3      0.86%     97.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839            4      1.15%     99.14% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::163840-196607            1      0.29%     99.43% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375            1      0.29%     99.71% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::360448-393215            1      0.29%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          349                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples    466053782                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.342987                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.474707                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0    306203250     65.70%     65.70% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1    159850532     34.30%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total    466053782                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          295    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          295                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          496                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          496                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          295                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          295                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          791                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits        14165                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits         2648                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           38                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits     64187462                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         1031                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits        75599                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          204                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts         1894                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb         1115                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         1244                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses     64188493                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses        75803                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses         2686                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits     64265709                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         1273                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses     64266982                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1001330329731                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles        43928                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles    102264666                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1212269752                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles     10743266                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     62094628                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2614086490                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    358324202                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts        55013                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents       241852                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents       175505                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2554097378                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      1839585                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         2108                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    272934626                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      451576945                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    446065880                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2182                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    272377989                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps       556632                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       430909                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       218852                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    272655310                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4359091265                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          716494777                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    355263652                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     357754377                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         1620                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          296                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        44057                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data     77580249                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total      77626222                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         1620                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          296                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        44057                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data     77580249                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total     77626222                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          120                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           63                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        15613                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data      7882794                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total      7898590                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          120                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           63                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        15613                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data      7882794                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total      7898590                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      9401383                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      4922190                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1248216500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 597934525250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 599197065323                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      9401383                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      4922190                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1248216500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 597934525250                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 599197065323                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         1740                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          359                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        59670                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     85463043                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     85524812                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         1740                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          359                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        59670                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     85463043                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     85524812                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.068966                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.175487                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.261656                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.092236                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.092354                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.068966                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.175487                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.261656                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.092236                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.092354                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 78344.858333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker        78130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 79947.255492                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 75853.120765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 75861.269584                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 78344.858333                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker        78130                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 79947.255492                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 75853.120765                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 75861.269584                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks       115899                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total        115899                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           37                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           37                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           37                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           37                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          120                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        15613                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data      7882757                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total      7898553                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          120                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           63                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        15613                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data      7882757                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         3958                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total      7902511                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      9041383                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      4733190                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1201374251                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 574284121000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 575499269824                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      9041383                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      4733190                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1201374251                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 574284121000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    485001026                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 575984270850                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     78975250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     78975250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.068966                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.175487                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.261656                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.092236                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.092354                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.068966                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.175487                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.261656                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.092236                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.092400                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 75344.858333                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        75130                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76947.047396                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 72853.206182                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 72861.354456                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 75344.858333                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        75130                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76947.047396                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 72853.206182                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 122536.893886                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 72886.234622                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72922.668513                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72922.668513                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements            7935436                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         3958                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total         3958                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    485001026                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    485001026                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 122536.893886                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 122536.893886                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        57995                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        57995                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data        33518                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total        33518                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        14750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        14750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data        91513                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total        91513                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.366265                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.366265                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.440062                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.440062                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data        33518                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total        33518                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data    547574566                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    547574566                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.366265                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.366265                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 16336.731488                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 16336.731488                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        44057                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        44057                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        15613                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        15613                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1248216500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1248216500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        59670                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        59670                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.261656                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.261656                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 79947.255492                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 79947.255492                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        15613                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        15613                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1201374251                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1201374251                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.261656                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.261656                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76947.047396                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 76947.047396                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        72901                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        72901                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data        29181                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total        29181                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data   2628970000                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total   2628970000                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       102082                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       102082                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.285858                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.285858                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 90091.840581                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 90091.840581                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data            1                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total            1                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data        29180                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total        29180                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data   2541424000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total   2541424000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.285849                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.285849                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 87094.722413                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 87094.722413                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         1620                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          296                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         1916                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          120                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           63                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total          183                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      9401383                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      4922190                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total     14323573                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         1740                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         2099                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.068966                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.175487                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.087184                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 78344.858333                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker        78130                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 78270.890710                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          120                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           63                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total          183                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      9041383                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      4733190                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total     13774573                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     78975250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     78975250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.068966                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.175487                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.087184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 75344.858333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        75130                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 75270.890710                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 98105.900621                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 98105.900621                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data     77507348                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total     77507348                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data      7853613                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total      7853613                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 595305555250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 595305555250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     85360961                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     85360961                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.092005                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.092005                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 75800.215168                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 75800.215168                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           36                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           36                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data      7853577                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total      7853577                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 571742697000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 571742697000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.092004                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.092004                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 72800.291765                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 72800.291765                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           53                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           53                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       775500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       775500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           53                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           53                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 14632.075472                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 14632.075472                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           53                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           53                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       652000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       652000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12301.886792                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12301.886792                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data         1243                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total         1243                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      2668500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      2668500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data         1243                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total         1243                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  2146.822204                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  2146.822204                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data         1243                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total         1243                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data     14995250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total     14995250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12063.757039                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12063.757039                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     66970133                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     66970133                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     66970133                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     66970133                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks     18644088                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total     18644088                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks     18644088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total     18644088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses      7898553                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued         4197                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused         3790                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache          184                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR           55                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate           239                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified         4245                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           44                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         3099                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     15923.548454                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs        163302375                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       85617719                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.907343                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15915.802529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     3.048466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     1.966270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     2.731189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.971423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000120                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000167                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.971896                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022          103                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           38                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16024                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           14                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           89                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           35                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          313                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1401                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        14074                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4          236                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.006287                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.002319                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.978027                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses     2825327679                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses    2825327679                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq         9161                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     85429793                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          278                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          278                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty     18759987                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     66970139                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict      7819537                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq         6884                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq         1243                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           53                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp         1296                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       102082                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       102082                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        59670                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     85360961                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq        91513                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp        91513                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       179012                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port    256668426                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          849                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         9606                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total    256857893                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      7637888                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port  10945130562                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         2872                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        13920                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total  10952785242                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops             7948577                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic       7467592                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     93569510                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000069                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.008312                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     93563045     99.99%     99.99% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1         6465      0.01%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     93569510                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  64218075802                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     29844215                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy  42755205212                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       245625                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      3939332                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests    171241423                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     85624968                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          103                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          103                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   305                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  305                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   28                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  28                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          560                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          666                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      666                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1120                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              106500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               382000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              638000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    113737.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       117.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        63.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     15613.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples   7873345.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      3702.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.035424980622                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         6080                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         6080                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            16128304                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             108158                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     7902414                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     115899                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   7902414                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   115899                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   9574                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2162                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               7902414                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               115899                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 7854186                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   16196                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    9486                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    6190                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    3651                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1784                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     372                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     322                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     285                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     82                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   3014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   3253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   5142                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   5767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   6170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   6385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   6688                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   6694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   7002                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   7077                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   7124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   6724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   6587                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   6557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   6533                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   6471                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   6393                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   6356                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    270                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    175                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         6080                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    1298.157566                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   4646.712956                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023         5441     89.49%     89.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           62      1.02%     90.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           34      0.56%     91.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           47      0.77%     91.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           52      0.86%     92.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           45      0.74%     93.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           30      0.49%     93.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           27      0.44%     94.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           32      0.53%     94.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           17      0.28%     95.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           22      0.36%     95.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           13      0.21%     95.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           13      0.21%     95.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335            9      0.15%     96.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           13      0.21%     96.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           23      0.38%     96.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           19      0.31%     97.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           17      0.28%     97.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           21      0.35%     97.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           21      0.35%     97.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           14      0.23%     98.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           15      0.25%     98.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551            8      0.13%     98.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           10      0.16%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599            9      0.15%     98.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623            5      0.08%     99.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647            8      0.13%     99.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671            8      0.13%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695            8      0.13%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           18      0.30%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           12      0.20%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767            5      0.08%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791            2      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          6080                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         6080                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.705428                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.857031                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     17.833050                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31          5874     96.61%     96.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47           159      2.62%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63            34      0.56%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79             3      0.05%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95             1      0.02%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127            1      0.02%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143            1      0.02%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159            2      0.03%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-239            1      0.02%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::592-607            1      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::656-671            1      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::688-703            1      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::704-719            1      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          6080                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  612736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               505754496                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              7417536                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              505139415.39026231                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              7408515.05683150                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1001217651750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     124866.37                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker         7488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker         4032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst       999232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    503894080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       236928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      7278656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 7478.893361023694                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 4027.096425166604                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 998016.769621050684                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 503281261.961958050728                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 236639.856602647138                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 7269803.957742424682                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           63                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        15613                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data      7882758                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         3860                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       115899                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker      4774006                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker      2492441                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    659463984                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 306304268665                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    359688122                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 24080632225664                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     39783.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     39562.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42238.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     38857.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     93183.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 207772562.54                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker         7680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker         4032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst       999296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    504496512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       247040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      505754560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst       999296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       999296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      7417536                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      7417536                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          120                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           63                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        15614                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data      7882758                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         3860                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         7902415                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       115899                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         115899                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker         7671                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker         4027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst       998081                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    503882961                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher       246740                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         505139479                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst       998081                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        998081                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      7408515                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          7408515                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      7408515                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker         7671                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker         4027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst       998081                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    503882961                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher       246740                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        512547994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              7892840                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              113729                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       293461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       291718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       293682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       284894                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       214434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       220274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       209695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       221163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       207482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       228642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       229728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       227321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       133302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       136527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       130481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       165192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       250202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       237425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       233449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       246747                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       247008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       241403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       235790                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       236452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       234843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       236126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       238863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       235122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       383696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       380771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       383202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       383745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         4066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         4057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         4210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         4771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         4593                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3519                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3573                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         5931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         4506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         2629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         2698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         3353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         3649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         3049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         3193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         3171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         2975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         2781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         3376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         3150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         3063                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         2916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         3082                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         3205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            174170583578                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           19700528640                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       307330687218                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22066.91                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38937.91                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2325                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              10351                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            9.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      7993893                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.101485                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.056874                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev     3.968089                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127      7985731     99.90%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191         6002      0.08%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         1026      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319          469      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          290      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          273      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           75      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           10      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      7993893                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         505141760                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        7278656                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              504.527425                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                7.269804                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -22606564094.405830                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    15144203131.196486                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   33632819195.250648                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  420978070.655987                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45175129249.493561                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 203282026388.940125                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 273589758032.436127                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  548638349973.545288                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   547.971116                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 559258555250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  76013240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 365945859500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  805                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             7874040                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 278                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                278                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        115899                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           7819537                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1243                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              53                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              29180                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             29180                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         7873234                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          33518                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     23775079                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          666                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     23777245                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                23777245                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port    513172096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total    513176322                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                513176322                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            7938311                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  7938311    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              7938311                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         16370784029                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              511500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1155250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        45359266421                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       15872677                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      7936760                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1001549336000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.999915                       # Number of seconds simulated (Second)
simTicks                                 999914793250                       # Number of ticks simulated (Tick)
finalTick                                8221581552750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3661.81                       # Real time elapsed on the host (Second)
hostTickRate                                273066051                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409051488                       # Number of bytes of host memory used (Byte)
simInsts                                    805311657                       # Number of instructions simulated (Count)
simOps                                      806822088                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   219922                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     220334                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          3999659156                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  4.966530                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.201348                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          807057346                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       138720                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         807113133                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued        25115                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined       373975                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       240130                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         4465                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   3998365349                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.201861                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.425461                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   3229512671     80.77%     80.77% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    731949686     18.31%     99.08% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     35681444      0.89%     99.97% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      1123958      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4        59265      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5        38325      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   3998365349                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu       970348     44.97%     44.97% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          575      0.03%     44.99% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         8376      0.39%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     45.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead       626229     29.02%     74.40% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       552419     25.60%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          520      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    405148337     50.20%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult        53892      0.01%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv        42389      0.01%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           74      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead    400354037     49.60%     99.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      1513665      0.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    807113133                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.201795                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                2157949                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.002674                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   5614768766                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    807568670                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    807012394                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         5912                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2550                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2282                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      809267030                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3532                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts        38831                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled               8677                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            1293807                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads    400341292                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      1528670                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads        83822                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        56947                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         1145      0.00%      0.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return       278314      0.14%      0.14% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect       260698      0.13%      0.27% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        12968      0.01%      0.27% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond    200548471     99.66%     99.94% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond        85221      0.04%     99.98% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.98% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond        44564      0.02%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total    201231381                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           22      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return        43217     15.41%     15.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        35386     12.62%     28.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         3168      1.13%     29.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       177411     63.26%     92.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        17909      6.39%     98.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     98.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond         3329      1.19%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       280442                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         1123      2.41%      2.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          197      0.42%      2.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        12049     25.89%     28.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          630      1.35%     30.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        28940     62.20%     92.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3420      7.35%     99.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          172      0.37%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        46531                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         1123      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       235096      0.12%      0.12% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       225312      0.11%      0.23% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect         9800      0.00%      0.23% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond    200371059     99.71%     99.95% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond        67311      0.03%     99.98% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.98% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond        41235      0.02%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total    200950936                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         1123      2.69%      2.69% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          145      0.35%      3.03% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect         9861     23.60%     26.63% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          610      1.46%     28.09% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        27541     65.91%     94.01% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2357      5.64%     99.65% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.65% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          147      0.35%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total        41784                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget       783214      0.39%      0.39% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB    200116060     99.45%     99.83% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS       278314      0.14%     99.97% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect        53793      0.03%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total    201231381                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        37516     80.63%     80.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return         8732     18.77%     99.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          197      0.42%     99.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           86      0.18%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        46531                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted    200549616                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken    199841470                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        46531                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        26589                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        37799                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted         8732                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups    201231381                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        35677                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits    200221702                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.994982                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        28431                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups        57532                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits        53793                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         3739                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         1145      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return       278314      0.14%      0.14% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect       260698      0.13%      0.27% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        12968      0.01%      0.27% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond    200548471     99.66%     99.94% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond        85221      0.04%     99.98% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.98% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond        44564      0.02%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total    201231381                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         1145      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return       278314     27.56%     27.68% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        19684      1.95%     29.63% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        12968      1.28%     30.91% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond       645497     63.93%     94.84% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         7507      0.74%     95.59% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     95.59% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond        44564      4.41%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      1009679                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        12049     33.77%     33.77% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     33.77% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        20208     56.64%     90.41% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3420      9.59%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        35677                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        12049     33.77%     33.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     33.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        20208     56.64%     90.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3420      9.59%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        35677                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups        57532                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits        53793                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         3739                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          802                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords        58334                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes       316883                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops       316868                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes        81771                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       235096                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       234951                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          145                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       331085                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       134255                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        31245                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   3998305492                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.201794                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.875493                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   3794777246     94.91%     94.91% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      2189373      0.05%     94.96% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2       938633      0.02%     94.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3       418785      0.01%     95.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4    199394553      4.99%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5       204353      0.01%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6        50609      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7        49028      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8       282912      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   3998305492                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         115213                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       235112                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    404986036     50.19%     50.19% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult        52026      0.01%     50.20% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv        42362      0.01%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead    400265075     49.61%     99.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      1487319      0.18%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    806833117                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples       282912                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    805322686                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    806833117                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    805311657                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    806822088                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     4.966530                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.201348                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    401752394                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    806113858                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts    400265075                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      1487319                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2260                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    404986036     50.19%     50.19% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult        52026      0.01%     50.20% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv        42362      0.01%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead    400265075     49.61%     99.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      1487319      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    806833117                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl    200950936                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl    200663682                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl       286131                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl    200371059                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl       578754                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       235112                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       235096                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data    202006931                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total    202006931                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data    202024562                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total    202024562                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data    199538003                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total    199538003                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data    199540562                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total    199540562                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 899700240019                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 899700240019                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 899700240019                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 899700240019                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    401544934                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    401544934                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    401565124                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    401565124                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.496926                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.496926                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.496907                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.496907                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data  4508.916730                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total  4508.916730                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data  4508.858906                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total  4508.858906                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs       252565                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets       203445                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs        47965                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets         5791                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs     5.265610                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    35.131238                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks    199440338                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total    199440338                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data        99370                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total        99370                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data        99370                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total        99370                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data    199438633                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total    199438633                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data    199440953                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total    199440953                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 798727620030                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 798727620030                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 798748983530                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 798748983530                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     82870000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     82870000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.496678                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.496678                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.496659                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.496659                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  4004.879135                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total  4004.879135                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  4004.939665                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total  4004.939665                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 76518.928901                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 76518.928901                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements    199440338                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data       100323                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total       100323                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         2314                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         2314                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data     19934500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total     19934500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data       102637                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total       102637                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.022545                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.022545                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data  8614.736387                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total  8614.736387                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         2241                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         2241                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data           73                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total           73                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data       582250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total       582250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000711                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000711                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data  7976.027397                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total  7976.027397                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data    200775946                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total    200775946                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data    199383625                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total    199383625                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 898447653750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 898447653750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data    400159571                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total    400159571                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.498260                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.498260                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data  4506.125585                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total  4506.125585                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data        47042                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total        47042                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data    199336583                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total    199336583                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 797906409500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 797906409500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     82870000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     82870000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.498143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.498143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data  4002.809708                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total  4002.809708                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102944.099379                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102944.099379                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        17472                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        17472                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         2369                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         2369                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        19841                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        19841                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.119399                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.119399                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         2133                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         2133                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data     16067750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total     16067750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.107505                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.107505                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data  7532.934834                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total  7532.934834                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          159                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          159                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          190                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          190                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          349                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          349                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.544413                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.544413                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          187                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          187                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      5295750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      5295750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.535817                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.535817                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 28319.518717                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 28319.518717                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data       101606                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total       101606                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data          108                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total          108                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data      1785500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total      1785500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data       101714                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total       101714                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.001062                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.001062                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 16532.407407                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 16532.407407                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data          108                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total          108                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data      1731500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total      1731500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.001062                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.001062                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 16032.407407                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 16032.407407                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data          655                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total          655                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data        46889                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total        46889                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data    341521995                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total    341521995                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data        47544                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total        47544                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.986223                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.986223                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data  7283.627183                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total  7283.627183                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           11                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           11                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data        46878                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total        46878                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data    318044745                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total    318044745                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.985992                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.985992                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data  6784.520351                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total  6784.520351                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      1230330                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      1230330                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       107489                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       107489                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data    911064274                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total    911064274                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      1337819                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      1337819                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.080346                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.080346                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data  8475.883802                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total  8475.883802                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data        52317                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total        52317                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data        55172                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total        55172                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data    503165785                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total    503165785                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.041240                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.041240                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data  9119.948253                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total  9119.948253                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    401660000                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs    199440338                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     2.013936                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          130                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          351                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses   1002979288                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses   1002979288                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles    134058006                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   3594840748                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      2902884                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles    266528267                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles        35444                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved    200072711                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        15679                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    807392569                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       177689                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    807065899                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        12058                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches    200989556                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts    400337817                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      1502592                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.201784                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      2192367                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      2200593                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads   1007687805                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    604522208                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    401840409                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4602283436                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites       428938                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1955                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          782                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches    200448167                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       3997334945                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       101826                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles         10347                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles       101322                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         7114                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         4940                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        12036                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines    401766513                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        11037                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          145                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   3998365349                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.202157                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.561480                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   3495241910     87.42%     87.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1    200593186      5.02%     92.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2    299887363      7.50%     99.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3      2642890      0.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   3998365349                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    806574845                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.201661                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches    201231381                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.050312                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles       843732                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst    401711991                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total    401711991                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst    401711991                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total    401711991                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        54423                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        54423                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        54423                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        54423                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst    793369347                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total    793369347                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst    793369347                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total    793369347                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst    401766414                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total    401766414                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst    401766414                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total    401766414                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000135                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000135                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000135                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000135                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 14577.831928                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 14577.831928                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 14577.831928                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 14577.831928                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       381330                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            9                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         6379                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs    59.778962                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets     4.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        51438                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        51438                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         2986                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         2986                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         2986                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         2986                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        51437                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        51437                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        51437                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        51437                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst    672723645                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total    672723645                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst    672723645                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total    672723645                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000128                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000128                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000128                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000128                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 13078.594105                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 13078.594105                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 13078.594105                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 13078.594105                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        51438                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst    401711991                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total    401711991                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        54423                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        54423                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst    793369347                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total    793369347                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst    401766414                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total    401766414                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000135                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000135                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 14577.831928                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 14577.831928                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         2986                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         2986                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        51437                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        51437                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst    672723645                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total    672723645                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000128                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000128                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 13078.594105                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 13078.594105                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs    401764579                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        51438                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs  7810.657082                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          185                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          305                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           22                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    803584266                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    803584266                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles        35444                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles        901661                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1036988016                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    807208124                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts    400341292                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      1528670                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       119931                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents          464                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1036973487                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1188                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect         9580                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        23960                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        33540                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    807020066                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    807014676                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    403463461                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    406859231                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.201771                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.991654                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          24087                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        76217                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1188                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores        41351                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         5585                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache        38654                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples    400246066                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    11.983622                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev     8.395645                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9    200858044     50.18%     50.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        32002      0.01%     50.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29    199335654     49.80%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         2103      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49          522      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59          471      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69          375      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79          371      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89          197      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99          126      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109          146      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119          675      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129          574      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139           68      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149           76      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159           76      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169           54      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179          148      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189          129      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199           49      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209           58      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219           67      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229           81      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239          110      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249          267      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259          502      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269          656      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279         1810      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289         5900      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299          696      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows         4059      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2003                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total    400246066                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            8                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           926                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits    299389643                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses    100925079                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      1479186                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses        28442                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts     100945975                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          603                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          151                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses    400314722                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      1507628                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        300868829                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses      100953521                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    401822350                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks         8427                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor         8427                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          887                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         3616                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples         4811                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  1667.480773                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev  6706.973670                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-32767         4790     99.56%     99.56% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-65535            6      0.12%     99.69% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-98303           14      0.29%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-360447            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total         4811                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples         2478                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  4887.106538                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1271.334026                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 25946.396177                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-32767         2406     97.09%     97.09% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::32768-65535            2      0.08%     97.18% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-98303           49      1.98%     99.15% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-163839           11      0.44%     99.60% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-229375            1      0.04%     99.64% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::294912-327679            1      0.04%     99.68% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-360447            7      0.28%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::458752-491519            1      0.04%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total         2478                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples   -819016218                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     2.440804                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0   1202104508   -146.77%   -146.77% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1  -2027914726    247.60%    100.83% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2      1544500     -0.19%    100.64% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3       934750     -0.11%    100.53% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4      2151250     -0.26%    100.26% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5       466000     -0.06%    100.21% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6      1100500     -0.13%    100.07% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7       124500     -0.02%    100.06% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8        55000     -0.01%    100.05% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9       157250     -0.02%    100.03% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       218500     -0.03%    100.01% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11        10000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12         9250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        22500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total   -819016218                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB          887     99.78%     99.78% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB            2      0.22%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          889                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data         8427                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total         8427                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          889                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          889                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total         9316                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits    401764986                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses         2658                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts          2466                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          603                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           22                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses    401767644                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits        401764986                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses           2658                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses    401767644                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          483                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          483                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          291                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           51                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          432                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   378.472222                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  4736.348019                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          430     99.54%     99.54% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            2      0.46%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          432                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          342                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 13012.426901                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  3664.012008                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 33461.921269                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767          303     88.60%     88.60% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303           32      9.36%     97.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071            1      0.29%     98.25% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839            4      1.17%     99.42% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375            1      0.29%     99.71% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::327680-360447            1      0.29%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          342                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   -833585468                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     1.231930                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0    193333750    -23.19%    -23.19% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1  -1026919218    123.19%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   -833585468                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          291    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          291                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          483                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          483                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          291                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          291                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          774                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits         7646                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits         2627                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           31                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits    100924065                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         1014                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits        28215                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          227                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts         1230                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          603                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries          730                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses    100925079                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses        28442                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses         2658                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits    100954907                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         1272                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses    100956179                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1000024026231                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles        35444                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles    234238974                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1038908562                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles      5106633                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles    136028545                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2584047191                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    807252661                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts        41259                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents        87032                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents        88847                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2450074185                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents       366982                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         2681                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    607831796                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups     1011065022                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups   1007858768                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2131                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    607410629                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps       421162                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       261431                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       120526                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    632358312                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4805169980                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes         1614386973                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    805311657                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     806822088                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         1459                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          290                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        45240                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data    199381861                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total     199428850                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         1459                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          290                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        45240                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data    199381861                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total    199428850                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker           52                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           44                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst         6197                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data        10573                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total        16866                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker           52                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           44                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst         6197                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data        10573                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total        16866                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4424201                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      3455460                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst    498949250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data    868325000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total   1375153911                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4424201                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      3455460                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst    498949250                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data    868325000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total   1375153911                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         1511                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          334                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        51437                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data    199392434                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total    199445716                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         1511                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          334                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        51437                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data    199392434                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total    199445716                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.034414                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.131737                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.120477                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.000053                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.000085                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.034414                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.131737                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.120477                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.000053                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.000085                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 85080.788462                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 78533.181818                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 80514.644183                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 82126.643337                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 81534.086980                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 85080.788462                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 78533.181818                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 80514.644183                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 82126.643337                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 81534.086980                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks        12667                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total         12667                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           27                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           52                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           44                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst         6197                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data        10546                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total        16839                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           52                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           44                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst         6197                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data        10546                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         1462                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total        18301                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4268201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      3323460                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst    480355250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data    835740750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total   1323687661                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4268201                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      3323460                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst    480355250                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data    835740750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    180210017                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total   1503897678                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     79046000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     79046000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.034414                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.131737                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.120477                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.000084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.034414                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.131737                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.120477                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 82080.788462                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 75533.181818                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 77514.160077                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 79247.179025                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 78608.448305                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 82080.788462                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 75533.181818                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 77514.160077                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 79247.179025                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 123262.665527                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 82175.710508                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72987.996307                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72987.996307                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements              25656                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         1462                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total         1462                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    180210017                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    180210017                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 123262.665527                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 123262.665527                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        40043                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        40043                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data         7861                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total         7861                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        15750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        15750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data        47904                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total        47904                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.164099                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.164099                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     2.003562                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     2.003562                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data         7861                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total         7861                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data    111649147                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    111649147                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.164099                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.164099                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 14202.919094                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 14202.919094                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        45240                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        45240                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst         6197                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total         6197                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst    498949250                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total    498949250                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        51437                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        51437                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.120477                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.120477                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 80514.644183                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 80514.644183                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst         6197                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total         6197                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst    480355250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total    480355250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.120477                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.120477                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 77514.160077                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 77514.160077                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        52335                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        52335                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data         3266                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total         3266                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data    283822500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total    283822500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data        55601                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total        55601                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.058740                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.058740                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 86902.173913                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 86902.173913                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data         3266                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total         3266                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data    274024500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total    274024500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.058740                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.058740                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 83902.173913                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 83902.173913                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         1459                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          290                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         1749                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker           52                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           44                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total           96                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      4424201                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      3455460                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total      7879661                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         1511                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          334                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         1845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.034414                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.131737                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.052033                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 85080.788462                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 78533.181818                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 82079.802083                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker           52                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           44                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total           96                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4268201                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      3323460                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total      7591661                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     79046000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     79046000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.034414                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.131737                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.052033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 82080.788462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 75533.181818                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 79079.802083                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 98193.788820                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 98193.788820                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data    199329526                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total    199329526                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data         7307                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total         7307                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data    584502500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total    584502500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data    199336833                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total    199336833                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.000037                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.000037                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 79992.130833                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 79992.130833                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           27                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           27                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data         7280                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total         7280                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data    561716250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total    561716250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.000037                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 77158.825549                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 77158.825549                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data          108                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total          108                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data      1615750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total      1615750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data          108                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total          108                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 14960.648148                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 14960.648148                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data          108                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total          108                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      1326500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total      1326500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12282.407407                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12282.407407                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data          688                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total          688                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      1454000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      1454000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data          688                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total          688                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  2113.372093                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  2113.372093                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data          688                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total          688                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      8285000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total      8285000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12042.151163                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12042.151163                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     10722661                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     10722661                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     10722661                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     10722661                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks    188769108                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total    188769108                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks    188769108                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total    188769108                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses        16839                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued         1758                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused         1348                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache          208                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR           88                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate           296                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified         1767                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage          289                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     15590.915572                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs        398961849                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs      199491942                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.999890                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15523.000642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker    13.736015                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker    10.084771                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher    44.094145                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.947449                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000838                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000616                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.002691                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.951594                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022          110                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           42                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        15893                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           70                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::4           31                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           26                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::4           14                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          316                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1752                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        11052                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4         2773                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.006714                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.002563                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.970032                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses     6583271330                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses    6583271330                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq         6241                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp    199394512                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          278                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          278                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty    188781775                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     10722668                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict        12989                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq         2576                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq          688                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq          108                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp          796                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq        55601                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp        55601                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        51437                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq    199336833                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq        47904                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp        47904                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       154313                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port    598324772                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          809                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         6472                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total    598486366                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      6584064                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port  25525301634                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         2672                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        12088                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total  25531900458                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops               31823                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic        839416                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples    199527765                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000019                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.004354                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0    199523982    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1         3783      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total    199527765                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy 149622405356                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     25728960                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy  99708870972                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       237887                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      2484281                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests    398988888                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests    199496670                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops           66                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops           66                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   305                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  305                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   28                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  28                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          560                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          666                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      666                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1120                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              106000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               464500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              638000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     12664.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples        50.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        44.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples      6197.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples      9901.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      1399.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.400160049372                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          668                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          668                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              301054                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              12090                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       18233                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      12667                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     18233                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    12667                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    642                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      20.78                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 18233                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                12667                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   11161                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1177                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     693                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     446                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     273                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     142                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     118                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      81                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    621                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    818                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    832                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    682                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          668                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      26.329341                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     24.598410                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3             140     20.96%     20.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7              28      4.19%     25.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11             28      4.19%     29.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            46      6.89%     36.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            37      5.54%     41.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            52      7.78%     49.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            63      9.43%     58.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            60      8.98%     67.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            39      5.84%     73.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            40      5.99%     79.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            27      4.04%     83.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47            16      2.40%     86.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51            21      3.14%     89.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55             9      1.35%     90.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             6      0.90%     91.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63            15      2.25%     93.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             2      0.30%     94.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             5      0.75%     94.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             8      1.20%     96.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             2      0.30%     96.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             3      0.45%     96.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87             5      0.75%     97.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             3      0.45%     98.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95             1      0.15%     98.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             1      0.15%     98.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::100-103            1      0.15%     98.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-107            1      0.15%     98.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::108-111            1      0.15%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-123            2      0.30%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::124-127            1      0.15%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-131            1      0.15%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::132-135            1      0.15%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::156-159            1      0.15%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::180-183            2      0.30%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           668                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          668                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.959581                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.607035                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      4.256032                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              205     30.69%     30.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               25      3.74%     34.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              232     34.73%     69.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               66      9.88%     79.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               33      4.94%     83.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               14      2.10%     86.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                8      1.20%     87.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               13      1.95%     89.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               11      1.65%     90.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                6      0.90%     91.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               14      2.10%     93.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                3      0.45%     94.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                6      0.90%     95.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                6      0.90%     96.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                8      1.20%     97.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                1      0.15%     97.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                5      0.75%     98.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                2      0.30%     98.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                1      0.15%     98.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                1      0.15%     98.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                1      0.15%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                1      0.15%     99.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                1      0.15%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40                1      0.15%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41                1      0.15%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42                1      0.15%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44                1      0.15%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::51                1      0.15%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           668                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   41088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1166912                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               810688                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1167011.43725178                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              810757.08197599                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  999914736500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                   32359700.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker         3200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker         2816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst       396608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data       633664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher        89536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       810560                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 3200.272684834589                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 2816.239962654438                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 396641.796558398928                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 633717.997050945181                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 89543.629721671794                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 810629.071068601334                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker           52                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           44                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst         6197                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data        10540                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         1400                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        12667                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker      2438198                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker      1766306                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    265032125                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data    473428829                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    133326112                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 20700567488451                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     46888.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     40143.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42767.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     44917.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     95232.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 1634212322.45                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker         3328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker         2816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst       396672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data       674560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher        89600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1166976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst       396672                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       396672                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       810688                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       810688                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker           52                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           44                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst         6198                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data        10540                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         1400                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           18234                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        12667                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          12667                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker         3328                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker         2816                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst       396706                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data       674617                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher        89608                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           1167075                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst       396706                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        396706                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       810757                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           810757                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       810757                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker         3328                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker         2816                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst       396706                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data       674617                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher        89608                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          1977833                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                17591                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               12665                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          734                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          323                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          351                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          522                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          436                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          359                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          323                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               579213809                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              43907136                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          875991570                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                32926.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           49797.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 943                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                940                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             5.36                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            7.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        28373                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    68.247418                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    66.351091                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    27.729173                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127        27204     95.88%     95.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191          866      3.05%     98.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255          148      0.52%     99.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319           54      0.19%     99.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383           37      0.13%     99.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           27      0.10%     99.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           19      0.07%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575            7      0.02%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639            4      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            2      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            2      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            3      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        28373                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           1125824                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         810560                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                1.125920                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.810629                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                6.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -80336914.944000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    53817933.312000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   75039224.832000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  46933253.452800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45116396953.012886                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 45455366911.341148                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 375316827436.238647                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  465984044794.527100                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   466.023753                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 923255223412                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  75914415000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    745164338                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  805                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               15780                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 278                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                278                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         12667                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             12989                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               695                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq             108                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3259                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3259                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           14974                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           7861                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port        70787                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          666                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total        72953                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   72953                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port      1977664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total      1981890                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1981890                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27980                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27980    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27980                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           111927616                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              461500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1242000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          103127302                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          52553                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        26476                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000245604000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000312                       # Number of seconds simulated (Second)
simTicks                                    312478000                       # Number of ticks simulated (Tick)
finalTick                                8221894030750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.91                       # Real time elapsed on the host (Second)
hostTickRate                                163722253                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409051488                       # Number of bytes of host memory used (Byte)
simInsts                                       613135                       # Number of instructions simulated (Count)
simOps                                         739180                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   321247                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     387286                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles             1249904                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  2.034028                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.491635                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded             785665                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded         9926                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued            778854                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued         3686                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined        56410                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined        39462                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved          326                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples      1006685                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.773682                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     1.042172                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0       581305     57.74%     57.74% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1       168427     16.73%     74.48% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2       168990     16.79%     91.26% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3        79409      7.89%     99.15% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4         8550      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5            4      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total      1006685                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu        83185     46.66%     46.66% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult            4      0.00%     46.66% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv           44      0.02%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     46.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead        47310     26.54%     73.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite        47744     26.78%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          134      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu       523744     67.25%     67.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult          262      0.03%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv           13      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           11      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           16      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           12      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           14      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead       145757     18.71%     86.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite       108891     13.98%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total       778854                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.623131                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                 178287                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.228909                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads      2745159                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites       851550                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses       764025                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         1207                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites          502                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses          468                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses         956285                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses            722                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts         8331                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled               1870                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles             243219                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles               8                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads       146471                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores       111160                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads        14039                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        12390                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch           78      0.04%      0.04% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return        25163     14.47%     14.51% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect        25362     14.58%     29.10% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect         1804      1.04%     30.14% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond       113355     65.18%     95.32% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond         7911      4.55%     99.87% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.87% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond          225      0.13%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total       173898                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch            3      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return         5300     12.08%     12.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect         6843     15.59%     27.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect          449      1.02%     28.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond        28118     64.06%     92.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond         3074      7.00%     99.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     99.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond          105      0.24%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total        43892                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch           75      0.75%      0.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return           52      0.52%      1.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect         2843     28.24%     29.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          207      2.06%     31.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond         5606     55.69%     87.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         1241     12.33%     99.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond           42      0.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        10066                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch           75      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return        19863     15.28%     15.34% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect        18519     14.24%     29.58% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect         1355      1.04%     30.62% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond        85236     65.56%     96.19% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond         4837      3.72%     99.91% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.91% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond          120      0.09%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total       130005                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch           75      0.85%      0.85% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return           33      0.38%      1.23% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect         2158     24.53%     25.76% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          202      2.30%     28.06% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond         5334     60.64%     88.70% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond          954     10.85%     99.55% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.55% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond           40      0.45%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total         8796                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget        84180     48.41%     48.41% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB        63151     36.31%     84.72% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS        25163     14.47%     99.19% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect         1404      0.81%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total       173898                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch         8831     87.73%     87.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return         1135     11.28%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect           52      0.52%     99.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           48      0.48%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        10066                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted       113433                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken        47443                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        10066                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss         6679                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted         8931                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted         1135                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups       173898                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates         8555                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits        80301                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.461771                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted         7210                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups         2029                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits         1404                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses          625                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch           78      0.04%      0.04% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return        25163     14.47%     14.51% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect        25362     14.58%     29.10% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect         1804      1.04%     30.14% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond       113355     65.18%     95.32% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond         7911      4.55%     99.87% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.87% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond          225      0.13%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total       173898                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch           78      0.08%      0.08% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return        25163     26.88%     26.97% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect         5378      5.75%     32.71% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect         1804      1.93%     34.64% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond        58647     62.66%     97.30% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         2302      2.46%     99.76% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     99.76% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond          225      0.24%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total        93597                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect         2843     33.23%     33.23% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     33.23% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond         4471     52.26%     85.49% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         1241     14.51%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total         8555                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect         2843     33.23%     33.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     33.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond         4471     52.26%     85.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         1241     14.51%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total         8555                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups         2029                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits         1404                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses          625                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          249                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords         2278                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes        32466                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops        32455                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes        12592                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used        19863                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct        19830                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect           33                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts        48537                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls         9600                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts         6080                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples       997038                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.742742                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     1.526710                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0       675614     67.76%     67.76% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1       157516     15.80%     83.56% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2        75077      7.53%     91.09% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3        27769      2.79%     93.88% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4        21740      2.18%     96.06% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5        11611      1.16%     97.22% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6         5837      0.59%     97.81% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7         5464      0.55%     98.35% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8        16410      1.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total       997038                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars           7507                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls        19874                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu       500850     67.63%     67.63% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult          233      0.03%     67.66% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv           11      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           11      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           16      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           12      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           14      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead       133565     18.04%     85.71% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite       105827     14.29%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total       740542                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples        16410                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts       614497                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps       740542                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP       613135                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP       739180                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     2.034028                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.491635                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs       239392                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts       693076                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts       133565                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts       105827                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts          462                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass            3      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu       500850     67.63%     67.63% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult          233      0.03%     67.66% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv           11      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           11      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           16      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           12      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           14      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead       133565     18.04%     85.71% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite       105827     14.29%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total       740542                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl       130005                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl       108592                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl        21338                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl        85236                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl        44694                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall        19874                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn        19863                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data       211899                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total       211899                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data       216306                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total       216306                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data        16185                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total        16185                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data        16525                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total        16525                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data    211601246                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total    211601246                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data    211601246                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total    211601246                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data       228084                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total       228084                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data       232831                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total       232831                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.070961                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.070961                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.070974                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.070974                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 13073.910782                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 13073.910782                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 12804.916551                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 12804.916551                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs         5077                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets        27635                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs         1428                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets          586                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs     3.555322                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    47.158703                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks         7829                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total         7829                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data         8573                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total         8573                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data         8573                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total         8573                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data         7612                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total         7612                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data         7872                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total         7872                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data     83147248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total     83147248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data     86031248                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total     86031248                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data      1582250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total      1582250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.033374                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.033374                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.033810                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.033810                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 10923.180242                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 10923.180242                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 10928.766260                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 10928.766260                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 226035.714286                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 226035.714286                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements         7829                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data         4619                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total         4619                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data          238                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total          238                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data      2500500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total      2500500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data         4857                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total         4857                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.049001                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.049001                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 10506.302521                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 10506.302521                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data          221                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total          221                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data           17                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total           17                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data       199500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total       199500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.003500                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.003500                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 11735.294118                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 11735.294118                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data       119301                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total       119301                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data         7685                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total         7685                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data    116738000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total    116738000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data       126986                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total       126986                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.060518                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.060518                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 15190.370852                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 15190.370852                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data         3337                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total         3337                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data         4348                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total         4348                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data     54374250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total     54374250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data      1582250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total      1582250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.034240                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.034240                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 12505.577277                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 12505.577277                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 226035.714286                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 226035.714286                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data         4309                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total         4309                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data          266                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total          266                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data         4575                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total         4575                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.058142                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.058142                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data          189                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total          189                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data      1946500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total      1946500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.041311                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.041311                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 10298.941799                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 10298.941799                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data           98                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total           98                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data           74                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total           74                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          172                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          172                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.430233                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.430233                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data           71                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total           71                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data       937500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total       937500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.412791                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.412791                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 13204.225352                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 13204.225352                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data         4726                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total         4726                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           28                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           28                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       472500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       472500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data         4754                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total         4754                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.005890                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.005890                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data        16875                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total        16875                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           28                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           28                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       458500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       458500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.005890                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.005890                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data        16375                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total        16375                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data           51                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total           51                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data         1766                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total         1766                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data     11932270                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total     11932270                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data         1817                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total         1817                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.971932                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.971932                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data  6756.664779                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total  6756.664779                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            3                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            3                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data         1763                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total         1763                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data     11041020                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total     11041020                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.970281                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.970281                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data  6262.631877                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total  6262.631877                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data        92547                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total        92547                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data         6734                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total         6734                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     82930976                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     82930976                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data        99281                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total        99281                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.067828                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.067828                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 12315.262251                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 12315.262251                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data         5233                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total         5233                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data         1501                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total         1501                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data     17731978                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total     17731978                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.015119                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.015119                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 11813.443038                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 11813.443038                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs       273424                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs         8341                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs    32.780722                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          223                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          279                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses       492713                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses       492713                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles       162080                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles       511281                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles       263845                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles        63173                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles         6306                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved        60623                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred         4171                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts       824666                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts        37711                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts       769907                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop         1557                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches       135370                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts       141861                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts       107786                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.615973                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads       153453                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites       153585                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads       824265                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites       525786                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs       249647                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads      1355270                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites        20427                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads          363                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          197                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches        89718                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles           843826                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles        20780                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          3785                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles         2449                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         1495                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles          777                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles         3221                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines       272822                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes         2851                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes           68                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples      1006685                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.946182                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.232963                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0       566787     56.30%     56.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1       154228     15.32%     71.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2        58731      5.83%     77.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3       226939     22.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total      1006685                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts       799294                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.639484                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches       173898                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.139129                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles       140742                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst       262888                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total       262888                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst       262888                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total       262888                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst         9908                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total         9908                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst         9908                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total         9908                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst    147229880                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total    147229880                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst    147229880                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total    147229880                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst       272796                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total       272796                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst       272796                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total       272796                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.036320                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.036320                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.036320                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.036320                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 14859.697214                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 14859.697214                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 14859.697214                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 14859.697214                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs        68721                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         1844                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs    37.267354                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks         9165                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total         9165                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst          743                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total          743                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst          743                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total          743                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst         9165                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total         9165                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst         9165                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total         9165                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst    123937390                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total    123937390                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst    123937390                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total    123937390                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.033597                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.033597                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.033597                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.033597                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 13522.901255                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 13522.901255                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 13522.901255                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 13522.901255                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements         9165                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst       262888                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total       262888                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst         9908                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total         9908                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst    147229880                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total    147229880                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst       272796                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total       272796                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.036320                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.036320                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 14859.697214                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 14859.697214                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst          743                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total          743                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst         9165                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total         9165                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst    123937390                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total    123937390                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.033597                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.033597                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 13522.901255                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 13522.901255                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs       292759                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs         9677                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs    30.253074                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          313                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          191                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses       554757                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses       554757                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles         6306                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles          4923                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles         1429                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts       797148                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts       146471                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts       111160                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts         5972                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents           17                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents         1395                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents           52                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect         1380                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect         5149                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts         6529                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit       765145                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount       764493                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst       372494                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst       606752                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.611641                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.613915                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads           3369                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        12905                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation           52                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores         5333                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         1142                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache         1575                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples       128909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean     7.972267                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    36.076832                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9       120697     93.63%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19         2650      2.06%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29         3992      3.10%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39          220      0.17%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49            2      0.00%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59           11      0.01%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69           43      0.03%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79           17      0.01%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89            4      0.00%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99            2      0.00%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109            2      0.00%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119           11      0.01%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179            3      0.00%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189           11      0.01%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199            4      0.00%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209            3      0.00%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229            1      0.00%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239           10      0.01%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249            9      0.01%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259            9      0.01%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269           45      0.03%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279          352      0.27%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289          452      0.35%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299          130      0.10%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows          229      0.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         1564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total       128909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             2                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            7                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           176                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits       141062                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses          545                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits       107779                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses          175                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           181                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb           34                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries           35                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses       141607                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses       107954                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits           248841                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses            720                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses       249561                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks          620                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor          620                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3           88                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore          169                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples          451                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean   910.753880                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev  4398.319210                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-4095          429     95.12%     95.12% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::4096-8191            8      1.77%     96.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::8192-12287            5      1.11%     98.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::12288-16383            1      0.22%     98.23% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::16384-20479            1      0.22%     98.45% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::20480-24575            1      0.22%     98.67% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::24576-28671            2      0.44%     99.11% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::28672-32767            1      0.22%     99.33% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-36863            1      0.22%     99.56% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::36864-40959            1      0.22%     99.78% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::40960-45055            1      0.22%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total          451                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples          157                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  6562.101911                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  2870.940014                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 16387.599284                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-16383          151     96.18%     96.18% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-81919            5      3.18%     99.36% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-147455            1      0.64%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total          157                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples    316222500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.820099                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.415301                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0     57892250     18.31%     18.31% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1    258095750     81.62%     99.93% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2        64250      0.02%     99.95% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3        31750      0.01%     99.96% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4        21500      0.01%     99.96% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5        16500      0.01%     99.97% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6        29250      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7        28000      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8         9000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9         5000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10         4750      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11         5000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12         4750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13         8750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14         6000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total    316222500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB           88    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total           88                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data          620                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total          620                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data           88                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total           88                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total          708                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits       272370                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          862                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           755                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb           34                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           12                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses       273232                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits           272370                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            862                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses       273232                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          247                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          247                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          140                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           25                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          222                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    56.306306                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   373.295045                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-255          216     97.30%     97.30% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::768-1023            1      0.45%     97.75% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1024-1279            1      0.45%     98.20% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1280-1535            1      0.45%     98.65% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::2048-2303            1      0.45%     99.10% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::2560-2815            1      0.45%     99.55% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::3584-3839            1      0.45%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          222                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          165                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean  6798.484848                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  2921.171106                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 18090.471674                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-16383          157     95.15%     95.15% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-81919            6      3.64%     98.79% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::81920-98303            1      0.61%     99.39% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-147455            1      0.61%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          165                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples    331667000                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.794616                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.403982                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0     68119000     20.54%     20.54% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1    263548000     79.46%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total    331667000                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          140    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          140                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          247                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          247                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          140                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          140                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          387                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits          484                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          848                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           14                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits          230                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses          315                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits          114                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses           61                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts          248                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb           34                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries           97                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses          545                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses          175                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          862                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits         1192                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses          390                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses         1582                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           16                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON    312475992                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         2008                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles         6306                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles       216436                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles        90436                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles       331390                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles       273681                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles        88436                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts       804867                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts         6722                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents         8030                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents           58                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents           53                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents        32968                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents          516                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands       776906                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups        1118774                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups       859565                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups          387                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps       711422                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps        65481                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing        20645                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing         6091                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts       119162                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads             1768619                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes            1587743                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts       613135                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps        739180                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker          407                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          149                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst         8024                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data         5357                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total         13937                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker          407                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          149                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst         8024                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data         5357                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total        13937                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker            7                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst         1141                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data          663                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total         1820                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker            7                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst         1141                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data          663                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total         1820                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker       546994                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker       695743                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     93014000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data     51575500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total    145832237                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker       546994                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker       695743                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     93014000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data     51575500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total    145832237                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker          414                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          158                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst         9165                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data         6020                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total        15757                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker          414                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          158                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst         9165                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data         6020                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total        15757                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.016908                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.056962                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.124495                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.110133                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.115504                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.016908                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.056962                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.124495                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.110133                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.115504                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker        78142                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 77304.777778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 81519.719544                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 77791.101056                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 80127.602747                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker        78142                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 77304.777778                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 81519.719544                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 77791.101056                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 80127.602747                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks         1304                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total          1304                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst         1141                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          663                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total         1820                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker            7                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst         1141                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          663                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher           33                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total         1853                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       525994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       668743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     89591000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data     49586500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total    140372237                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       525994                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       668743                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     89591000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data     49586500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher      3234469                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total    143606706                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data      1549000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total      1549000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.016908                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.056962                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.124495                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.110133                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.115504                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.016908                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.056962                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.124495                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.110133                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.117599                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker        75142                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 74304.777778                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 78519.719544                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 74791.101056                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 77127.602747                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker        75142                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 74304.777778                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 78519.719544                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 74791.101056                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 98014.212121                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 77499.571506                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 221285.714286                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 221285.714286                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements               2529                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher           33                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total           33                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher      3234469                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total      3234469                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 98014.212121                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 98014.212121                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data         1532                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total         1532                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data          277                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total          277                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        15000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        15000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data         1809                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total         1809                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.153123                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.153123                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data    54.151625                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total    54.151625                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data          277                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total          277                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data      3520750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total      3520750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.153123                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.153123                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12710.288809                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12710.288809                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst         8024                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total         8024                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst         1141                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total         1141                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst     93014000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total     93014000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst         9165                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total         9165                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.124495                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.124495                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 81519.719544                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 81519.719544                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst         1141                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total         1141                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst     89591000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total     89591000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.124495                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.124495                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 78519.719544                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 78519.719544                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data         1424                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total         1424                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data          163                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total          163                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data     12338250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total     12338250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data         1587                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total         1587                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.102710                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.102710                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 75694.785276                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 75694.785276                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data          163                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total          163                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data     11849250                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total     11849250                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.102710                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.102710                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 72694.785276                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 72694.785276                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker          407                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          149                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total          556                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker            7                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total           16                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker       546994                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker       695743                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total      1242737                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker          414                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          158                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total          572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.016908                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.056962                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.027972                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker        78142                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 77304.777778                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 77671.062500                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker            7                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total           16                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       525994                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       668743                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total      1194737                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data      1549000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total      1549000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.016908                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.056962                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.027972                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker        75142                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 74304.777778                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 74671.062500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 221285.714286                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 221285.714286                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data         3933                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total         3933                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data          500                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total          500                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data     39237250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total     39237250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data         4433                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total         4433                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.112790                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.112790                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 78474.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 78474.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data          500                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total          500                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data     37737250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total     37737250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.112790                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.112790                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 75474.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 75474.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           28                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           28                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       437500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       437500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           28                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           28                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        15625                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total        15625                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           28                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           28                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       353500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       353500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        12625                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total        12625                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data           60                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total           60                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data       386500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total       386500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data           60                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total           60                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  6441.666667                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  6441.666667                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data           60                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total           60                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       716000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total       716000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 11933.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 11933.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackClean.hits::writebacks        10914                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total        10914                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks        10914                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total        10914                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks         6079                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total         6079                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks         6079                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total         6079                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses         1820                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued           46                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused           42                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache           13                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate            13                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified           46                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage            2                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     15741.821345                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs            49100                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs          33043                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.485943                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15595.697946                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker    19.392205                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker    26.037550                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher   100.693644                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.951886                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.001184                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.001589                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.006146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.960805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           92                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           47                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        15491                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           66                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::4           26                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           33                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::4           13                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          599                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         2845                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         9696                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4         2351                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.005615                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.002869                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.945496                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses         571350                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses        571350                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq          819                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp        14417                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty         7383                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean        10915                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict         1225                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq           52                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq           60                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           28                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp           88                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq         1587                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp         1587                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq         9165                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq         4433                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq         1809                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp         1809                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        27495                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        23677                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          400                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port          984                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total        52556                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      1173120                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       886364                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         1264                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         3312                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total      2064060                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                2821                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic         85376                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples        20482                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.018113                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.133365                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0        20111     98.19%     98.19% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          371      1.81%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total        20482                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy     13156012                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy      4586484                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy      3490489                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       121577                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy       285639                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests        34437                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests        17443                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops            9                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                     7                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                    7                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                       14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                        28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer4.occupancy                10251                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy               14000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1304.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples      1141.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples       651.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000088957122                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                4914                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1229                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1844                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1304                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1844                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1304                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1844                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1304                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1477                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     313                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.068493                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.551122                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     14.267610                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2-3               1      1.37%      1.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-5               1      1.37%      2.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6-7               5      6.85%      9.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-9               6      8.22%     17.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11             5      6.85%     24.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13             3      4.11%     28.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15             4      5.48%     34.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17             2      2.74%     36.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19             2      2.74%     39.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21             3      4.11%     43.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25             7      9.59%     53.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27             3      4.11%     57.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29             3      4.11%     61.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31             5      6.85%     68.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33             4      5.48%     73.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35             2      2.74%     76.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37             1      1.37%     78.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39             3      4.11%     82.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41             3      4.11%     86.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42-43             3      4.11%     90.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-45             2      2.74%     93.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46-47             1      1.37%     94.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-49             1      1.37%     95.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::54-55             2      2.74%     98.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::66-67             1      1.37%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            73                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.808219                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.736073                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.647030                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               24     32.88%     32.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      2.74%     35.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               29     39.73%     75.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                9     12.33%     87.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                4      5.48%     93.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      2.74%     95.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      2.74%     98.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      1.37%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            73                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  118016                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                83456                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              377677788.51631159                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              267078002.29136133                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     312476000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      99261.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst        73024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data        41664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher         1536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        83200                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 1433700.932545651216                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 1843329.770415837411                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 233693252.004941165447                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 133334186.726745575666                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 4915546.054442233406                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 266258744.615620940924                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker            9                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst         1141                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data          663                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1304                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker       278455                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker       350215                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst     50093514                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data     26751530                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher      2448643                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   7415612464                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     39779.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     38912.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     43903.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     40349.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    102026.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5686819.37                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst        73024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data        42432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher         1536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         118016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst        73024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        73024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        83456                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        83456                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst         1141                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data          663                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher           24                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1844                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1304                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1304                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker      1433701                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker      1843330                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst    233693252                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    135791960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      4915546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         377677789                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst    233693252                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     233693252                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    267078002                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        267078002                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    267078002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker      1433701                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker      1843330                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst    233693252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    135791960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      4915546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        644755791                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1832                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1300                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           87                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16           84                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23           70                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26           55                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30           70                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                49014685                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               4572672                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           79922357                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                26754.74                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43625.74                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                  17                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 64                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            4.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         3051                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    65.699115                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    65.073314                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    13.655333                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-95         2984     97.80%     97.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-159           61      2.00%     99.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-223            3      0.10%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-351            2      0.07%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-479            1      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         3051                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            117248                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          83200                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              375.220015                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              266.258745                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.50                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                2.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -8628130.368000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    5780009.664000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   7806465.638400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  4811389.440000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 14200943.328000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 53987383.507200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 91513346.496000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  169471407.705600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   542.346686                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    202979812                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     23895000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     85603188                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                    7                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                1688                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1304                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1225                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                60                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              28                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                163                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               163                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1681                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            277                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port         6582                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total         6596                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6596                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port       201472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total       201500                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   201500                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2216                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2216    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2216                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            11322005                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy               10749                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           10468032                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4738                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2623                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    312478000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        8                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
