Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=R0_W0_W0_R0_same_addr_dcache -define TEST15'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/chain_0/all_test/run_75/.SRvSof/ncsim_2020_04_28_01_09_04.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test R0_W0_W0_R0_same_addr_dcache...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------
Name                        Type                          Size  Value     
--------------------------------------------------------------------------
uvm_test_top                R0_W0_W0_R0_same_addr_dcache  -     @3281     
  tb                        env                           -     @3391     
    cpu[0]                  cpu_agent_c                   -     @3429     
      driver                cpu_driver_c                  -     @5239     
        rsp_port            uvm_analysis_port             -     @5390     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @5341     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @4567     
        mon_out             uvm_analysis_port             -     @4622     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @4654     
        rsp_export          uvm_analysis_export           -     @4710     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @5260     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    cpu[1]                  cpu_agent_c                   -     @3427     
      driver                cpu_driver_c                  -     @6100     
        rsp_port            uvm_analysis_port             -     @6245     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @6197     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @5446     
        mon_out             uvm_analysis_port             -     @5494     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @5524     
        rsp_export          uvm_analysis_export           -     @5580     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @6120     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    cpu[2]                  cpu_agent_c                   -     @3459     
      driver                cpu_driver_c                  -     @6948     
        rsp_port            uvm_analysis_port             -     @7093     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @7045     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @6294     
        mon_out             uvm_analysis_port             -     @6342     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @6372     
        rsp_export          uvm_analysis_export           -     @6428     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @6968     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    cpu[3]                  cpu_agent_c                   -     @3489     
      driver                cpu_driver_c                  -     @7796     
        rsp_port            uvm_analysis_port             -     @7941     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @7893     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @7142     
        mon_out             uvm_analysis_port             -     @7190     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @7220     
        rsp_export          uvm_analysis_export           -     @7276     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @7816     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    sb                      cache_scoreboard_c            -     @4221     
      sb_cpu0m              uvm_analysis_imp_cpu0m        -     @4338     
        recording_detail    integral                      32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m        -     @4389     
        recording_detail    integral                      32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m        -     @4438     
        recording_detail    integral                      32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m        -     @4487     
        recording_detail    integral                      32    'd1       
      sb_sbus               uvm_analysis_imp_sbus         -     @4536     
        recording_detail    integral                      32    'd1       
      recording_detail      integral                      32    'd1       
    sbus_monitor            system_bus_monitor_c          -     @4137     
      sbus_out              uvm_analysis_port             -     @4239     
        recording_detail    integral                      32    'd1       
      recording_detail      integral                      32    'd1       
    vsequencer              virtual_sequencer_c           -     @3519     
      rsp_export            uvm_analysis_export           -     @3608     
        recording_detail    integral                      32    'd1       
      seq_item_export       uvm_seq_item_pull_imp         -     @4158     
        recording_detail    integral                      32    'd1       
      recording_detail      integral                      32    'd1       
      arbitration_queue     array                         0     -         
      lock_queue            array                         0     -         
      num_last_reqs         integral                      32    'd1       
      num_last_rsps         integral                      32    'd1       
    recording_detail        integral                      32    'd1       
--------------------------------------------------------------------------

UVM_INFO ../test/R0_W0_W0_R0_same_addr_dcache.sv(26) @ 0: uvm_test_top [R0_W0_W0_R0_same_addr_dcache] Executing R0_W0_W0_R0_same_addr_dcache test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@R0_W0_W0_R0_same_addr_dcache_seq [R0_W0_W0_R0_same_addr_dcache_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@R0_W0_W0_R0_same_addr_dcache_seq [R0_W0_W0_R0_same_addr_dcache_seq] Main Processor=1	SP1=2	SP2=0
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8419                                                      
  data                         integral           32    'h5555aaaa                                                 
  address                      integral           32    'h4321432e                                                 
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    0                                                          
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    R0_W0_W0_R0_same_addr_dcache_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.R0_W0_W0_R0_same_addr_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 25: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 95: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8330     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h4321432e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 125: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 125: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h4321432c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8236                                                      
  data                         integral           32    'h5011959                                                  
  address                      integral           32    'h4321432e                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    145                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    R0_W0_W0_R0_same_addr_dcache_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.R0_W0_W0_R0_same_addr_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8290     
  dat           integral          32    'h5011959 
  address       integral          32    'h4321432e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 225: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 245: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 245: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8268                                                      
  data                         integral           32    'h42011969                                                 
  address                      integral           32    'h4321432e                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    245                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    R0_W0_W0_R0_same_addr_dcache_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.R0_W0_W0_R0_same_addr_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 385: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8363     
  dat           integral          32    'h42011969
  address       integral          32    'h4321432e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 385: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 385: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 405: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 405: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8330                                                      
  data                         integral           32    'h5555aaaa                                                 
  address                      integral           32    'h4321432e                                                 
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    405                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    R0_W0_W0_R0_same_addr_dcache_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.R0_W0_W0_R0_same_addr_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8276     
  dat           integral          32    'h42011969
  address       integral          32    'h4321432e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 42011969 received = 42011969
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 645: uvm_test_top.tb.vsequencer@@R0_W0_W0_R0_same_addr_dcache_seq [R0_W0_W0_R0_same_addr_dcache_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 645: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   44
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[R0_W0_W0_R0_same_addr_dcache]     1
[R0_W0_W0_R0_same_addr_dcache_seq]     3
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    16
[cpu_driver_c]    12
[cpu_monitor_c]     4
[system_bus_monitor_c]     4
Simulation complete via $finish(1) at time 645 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/chain_0/all_test/run_75/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/chain_0/all_test/run_75/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/chain_0/all_test/run_75/cov_work/scope/test/ies.vsof
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.28739.1/vm_scan_28_1_9_7.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.28739.1/vm_scan_28_1_9_7.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.28739.1/vm_scan_28_1_9_7.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.28739.2/vm_scan_28_1_9_7.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.28739.2/vm_scan_28_1_9_7.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.28739.2/vm_scan_28_1_9_7.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
