Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: CachedMemory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CachedMemory.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CachedMemory"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : CachedMemory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/steffen/Dokumente/Git/GitHub/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/memory.vhd" into library work
Parsing entity <Memory>.
Parsing architecture <memory_impl> of entity <memory>.
Parsing VHDL file "/home/steffen/Dokumente/Git/GitHub/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" into library work
Parsing entity <CachedMemory>.
Parsing architecture <Behavioral> of entity <cachedmemory>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CachedMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <Memory> (architecture <memory_impl>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CachedMemory>.
    Related source file is "/home/steffen/Dokumente/Git/GitHub/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd".
    Found 1-bit register for signal <mem_clk>.
    Found 32-bit register for signal <mem_clk_process.clkCnt>.
    Found 32-bit adder for signal <mem_clk_process.clkCnt[31]_GND_6_o_add_1_OUT> created at line 103.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <CachedMemory> synthesized.

Synthesizing Unit <Memory>.
    Related source file is "/home/steffen/Dokumente/Git/GitHub/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/memory.vhd".
    Found 8-bit register for signal <output>.
    Found 8-bit register for signal <reg<0>>.
    Found 8-bit register for signal <reg<1>>.
    Found 8-bit register for signal <reg<2>>.
    Found 8-bit register for signal <reg<3>>.
    Found 8-bit register for signal <reg<4>>.
    Found 8-bit register for signal <reg<5>>.
    Found 8-bit register for signal <reg<6>>.
    Found 8-bit register for signal <reg<7>>.
    Found 8-bit register for signal <reg<8>>.
    Found 8-bit register for signal <reg<9>>.
    Found 8-bit register for signal <reg<10>>.
    Found 8-bit register for signal <reg<11>>.
    Found 8-bit register for signal <reg<12>>.
    Found 8-bit register for signal <reg<13>>.
    Found 8-bit register for signal <reg<14>>.
    Found 8-bit register for signal <reg<15>>.
    Found 8-bit register for signal <reg<16>>.
    Found 8-bit register for signal <reg<17>>.
    Found 8-bit register for signal <reg<18>>.
    Found 8-bit register for signal <reg<19>>.
    Found 8-bit register for signal <reg<20>>.
    Found 8-bit register for signal <reg<21>>.
    Found 8-bit register for signal <reg<22>>.
    Found 8-bit register for signal <reg<23>>.
    Found 8-bit register for signal <reg<24>>.
    Found 8-bit register for signal <reg<25>>.
    Found 8-bit register for signal <reg<26>>.
    Found 8-bit register for signal <reg<27>>.
    Found 8-bit register for signal <reg<28>>.
    Found 8-bit register for signal <reg<29>>.
    Found 8-bit register for signal <reg<30>>.
    Found 8-bit register for signal <reg<31>>.
    Found 8-bit register for signal <reg<32>>.
    Found 8-bit register for signal <reg<33>>.
    Found 8-bit register for signal <reg<34>>.
    Found 8-bit register for signal <reg<35>>.
    Found 8-bit register for signal <reg<36>>.
    Found 8-bit register for signal <reg<37>>.
    Found 8-bit register for signal <reg<38>>.
    Found 8-bit register for signal <reg<39>>.
    Found 8-bit register for signal <reg<40>>.
    Found 8-bit register for signal <reg<41>>.
    Found 8-bit register for signal <reg<42>>.
    Found 8-bit register for signal <reg<43>>.
    Found 8-bit register for signal <reg<44>>.
    Found 8-bit register for signal <reg<45>>.
    Found 8-bit register for signal <reg<46>>.
    Found 8-bit register for signal <reg<47>>.
    Found 8-bit register for signal <reg<48>>.
    Found 8-bit register for signal <reg<49>>.
    Found 8-bit register for signal <reg<50>>.
    Found 8-bit register for signal <reg<51>>.
    Found 8-bit register for signal <reg<52>>.
    Found 8-bit register for signal <reg<53>>.
    Found 8-bit register for signal <reg<54>>.
    Found 8-bit register for signal <reg<55>>.
    Found 8-bit register for signal <reg<56>>.
    Found 8-bit register for signal <reg<57>>.
    Found 8-bit register for signal <reg<58>>.
    Found 8-bit register for signal <reg<59>>.
    Found 8-bit register for signal <reg<60>>.
    Found 8-bit register for signal <reg<61>>.
    Found 8-bit register for signal <reg<62>>.
    Found 8-bit register for signal <reg<63>>.
    Found 8-bit register for signal <reg<64>>.
    Found 8-bit register for signal <reg<65>>.
    Found 8-bit register for signal <reg<66>>.
    Found 8-bit register for signal <reg<67>>.
    Found 8-bit register for signal <reg<68>>.
    Found 8-bit register for signal <reg<69>>.
    Found 8-bit register for signal <reg<70>>.
    Found 8-bit register for signal <reg<71>>.
    Found 8-bit register for signal <reg<72>>.
    Found 8-bit register for signal <reg<73>>.
    Found 8-bit register for signal <reg<74>>.
    Found 8-bit register for signal <reg<75>>.
    Found 8-bit register for signal <reg<76>>.
    Found 8-bit register for signal <reg<77>>.
    Found 8-bit register for signal <reg<78>>.
    Found 8-bit register for signal <reg<79>>.
    Found 8-bit register for signal <reg<80>>.
    Found 8-bit register for signal <iaddr>.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 81-to-1 multiplexer for signal <iaddr[6]_X_9_o_wide_mux_2_OUT> created at line 156.
    Found 8-bit comparator greater for signal <n0000> created at line 97
    Summary:
	inferred 664 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Memory> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 85
 1-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 83
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 81-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CachedMemory>.
The following registers are absorbed into counter <mem_clk_process.clkCnt>: 1 register on signal <mem_clk_process.clkCnt>.
Unit <CachedMemory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 665
 Flip-Flops                                            : 665
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 81-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CachedMemory> ...

Optimizing unit <Memory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CachedMemory, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 697
 Flip-Flops                                            : 697

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CachedMemory.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 438
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 17
#      LUT3                        : 16
#      LUT4                        : 1
#      LUT5                        : 4
#      LUT6                        : 295
#      MUXCY                       : 31
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 697
#      FD                          : 16
#      FDR                         : 23
#      FDRE                        : 656
#      FDS                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 21
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             697  out of  126800     0%  
 Number of Slice LUTs:                  365  out of  63400     0%  
    Number used as Logic:               365  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1018
   Number with an unused Flip Flop:     321  out of   1018    31%  
   Number with an unused LUT:           653  out of   1018    64%  
   Number of fully used LUT-FF pairs:    44  out of   1018     4%  
   Number of unique control sets:        85

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  30  out of    210    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
mem_clk                            | BUFG                   | 664   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.743ns (Maximum Frequency: 364.578MHz)
   Minimum input arrival time before clock: 2.106ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.681ns (frequency: 372.992MHz)
  Total number of paths / destination ports: 1585 / 50
-------------------------------------------------------------------------
Delay:               2.681ns (Levels of Logic = 2)
  Source:            mem_clk_process.clkCnt_1 (FF)
  Destination:       mem_clk_process.clkCnt_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mem_clk_process.clkCnt_1 to mem_clk_process.clkCnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.697  mem_clk_process.clkCnt_1 (mem_clk_process.clkCnt_1)
     LUT6:I0->O            1   0.097   0.693  GND_6_o_mem_clk_process.clkCnt[31]_equal_1_o<31>1 (GND_6_o_mem_clk_process.clkCnt[31]_equal_1_o<31>)
     LUT6:I0->O           33   0.097   0.386  GND_6_o_mem_clk_process.clkCnt[31]_equal_1_o<31>7 (GND_6_o_mem_clk_process.clkCnt[31]_equal_1_o)
     FDR:R                     0.349          mem_clk_process.clkCnt_15
    ----------------------------------------
    Total                      2.681ns (0.904ns logic, 1.777ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem_clk'
  Clock period: 2.743ns (frequency: 364.578MHz)
  Total number of paths / destination ports: 5648 / 664
-------------------------------------------------------------------------
Delay:               2.743ns (Levels of Logic = 4)
  Source:            mem/reg_40_7 (FF)
  Destination:       mem/output_7 (FF)
  Source Clock:      mem_clk rising
  Destination Clock: mem_clk rising

  Data Path: mem/reg_40_7 to mem/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.361   0.693  mem/reg_40_7 (mem/reg_40_7)
     LUT6:I0->O            1   0.097   0.556  mem/Mmux_iaddr[6]_X_9_o_wide_mux_2_OUT_1446 (mem/Mmux_iaddr[6]_X_9_o_wide_mux_2_OUT_1446)
     LUT6:I2->O            1   0.097   0.556  mem/Mmux_iaddr[6]_X_9_o_wide_mux_2_OUT_915 (mem/Mmux_iaddr[6]_X_9_o_wide_mux_2_OUT_915)
     LUT6:I2->O            1   0.097   0.000  mem/Mmux_iaddr[6]_X_9_o_wide_mux_2_OUT_47 (mem/Mmux_iaddr[6]_X_9_o_wide_mux_2_OUT_47)
     MUXF7:I0->O           1   0.277   0.000  mem/Mmux_iaddr[6]_X_9_o_wide_mux_2_OUT_2_f7_6 (mem/iaddr[6]_X_9_o_wide_mux_2_OUT<7>)
     FDRE:D                    0.008          mem/output_7
    ----------------------------------------
    Total                      2.743ns (0.937ns logic, 1.806ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_clk'
  Total number of paths / destination ports: 7216 / 1968
-------------------------------------------------------------------------
Offset:              2.106ns (Levels of Logic = 3)
  Source:            re (PAD)
  Destination:       mem/reg_80_7 (FF)
  Destination Clock: mem_clk rising

  Data Path: re to mem/reg_80_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.697  re_IBUF (re_IBUF)
     LUT5:I0->O           81   0.097   0.808  mem/_n1936_inv11 (mem/_n1936_inv1)
     LUT6:I0->O            8   0.097   0.311  mem/_n2976_inv2 (mem/_n2976_inv)
     FDRE:CE                   0.095          mem/reg_80_0
    ----------------------------------------
    Total                      2.106ns (0.290ns logic, 1.816ns route)
                                       (13.8% logic, 86.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            mem/output_7 (FF)
  Destination:       output<7> (PAD)
  Source Clock:      mem_clk rising

  Data Path: mem/output_7 to output<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.361   0.279  mem/output_7 (mem/output_7)
     OBUF:I->O                 0.000          output_7_OBUF (output<7>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.681|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mem_clk        |    2.743|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 11.06 secs
 
--> 


Total memory usage is 514684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

