Protel Design System Design Rule Check
PCB File : E:\tai_lieu_o_truong\THCS\baitap\buoi14\buoi12\buoi12\buoi12.PcbDoc
Date     : 5/10/2023
Time     : 1:54:51 PM

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=0.5mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Arc (1.322mm,13.26mm) on Top Overlay And Pad RESET1-1(2.322mm,12.535mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Arc (16.413mm,26.69mm) on Top Overlay And Pad SW3-1(17.413mm,25.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Arc (2.43mm,26.69mm) on Top Overlay And Pad SW1-1(3.43mm,25.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Arc (23.404mm,26.69mm) on Top Overlay And Pad SW4-1(24.404mm,25.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Arc (30.396mm,26.69mm) on Top Overlay And Pad SW5-1(31.396mm,25.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Arc (37.387mm,26.69mm) on Top Overlay And Pad SW6-1(38.387mm,25.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Arc (44.379mm,26.69mm) on Top Overlay And Pad SW7-1(45.379mm,25.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Arc (51.37mm,26.69mm) on Top Overlay And Pad SW8-1(52.37mm,25.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (56.693mm,79.479mm) on Top Overlay And Pad J1-5(56.689mm,81.293mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Arc (9.421mm,26.69mm) on Top Overlay And Pad SW2-1(10.421mm,25.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-1(15.145mm,72.776mm) on Top Layer And Track (15.095mm,71.966mm)(16.005mm,71.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-1(15.145mm,72.776mm) on Top Layer And Track (15.095mm,73.586mm)(16.005mm,73.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-1(15.145mm,72.776mm) on Top Layer And Track (16.005mm,71.966mm)(16.005mm,73.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-2(13.445mm,72.776mm) on Top Layer And Track (12.585mm,71.966mm)(12.585mm,73.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-2(13.445mm,72.776mm) on Top Layer And Track (12.585mm,71.966mm)(13.495mm,71.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-2(13.445mm,72.776mm) on Top Layer And Track (12.585mm,73.586mm)(13.495mm,73.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-1(9.508mm,76.622mm) on Top Layer And Track (8.648mm,75.812mm)(8.648mm,77.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-1(9.508mm,76.622mm) on Top Layer And Track (8.648mm,75.812mm)(9.558mm,75.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-1(9.508mm,76.622mm) on Top Layer And Track (8.648mm,77.432mm)(9.558mm,77.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-1(15.145mm,70.853mm) on Top Layer And Track (15.095mm,70.043mm)(16.005mm,70.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-1(15.145mm,70.853mm) on Top Layer And Track (15.095mm,71.663mm)(16.005mm,71.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-1(15.145mm,70.853mm) on Top Layer And Track (16.005mm,70.043mm)(16.005mm,71.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-2(13.445mm,70.853mm) on Top Layer And Track (12.585mm,70.043mm)(12.585mm,71.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-2(13.445mm,70.853mm) on Top Layer And Track (12.585mm,70.043mm)(13.495mm,70.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-2(13.445mm,70.853mm) on Top Layer And Track (12.585mm,71.663mm)(13.495mm,71.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-2(11.208mm,76.622mm) on Top Layer And Track (11.158mm,75.812mm)(12.068mm,75.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-2(11.208mm,76.622mm) on Top Layer And Track (11.158mm,77.432mm)(12.068mm,77.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-2(11.208mm,76.622mm) on Top Layer And Track (12.068mm,75.812mm)(12.068mm,77.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-1(15.145mm,68.929mm) on Top Layer And Track (15.095mm,68.119mm)(16.005mm,68.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-1(15.145mm,68.929mm) on Top Layer And Track (15.095mm,69.739mm)(16.005mm,69.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-1(15.145mm,68.929mm) on Top Layer And Track (16.005mm,68.119mm)(16.005mm,69.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-2(13.445mm,68.929mm) on Top Layer And Track (12.585mm,68.119mm)(12.585mm,69.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-2(13.445mm,68.929mm) on Top Layer And Track (12.585mm,68.119mm)(13.495mm,68.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-2(13.445mm,68.929mm) on Top Layer And Track (12.585mm,69.739mm)(13.495mm,69.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-1(15.145mm,65.083mm) on Top Layer And Track (15.095mm,64.273mm)(16.005mm,64.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-1(15.145mm,65.083mm) on Top Layer And Track (15.095mm,65.893mm)(16.005mm,65.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-1(15.145mm,65.083mm) on Top Layer And Track (16.005mm,64.273mm)(16.005mm,65.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-2(13.445mm,65.083mm) on Top Layer And Track (12.585mm,64.273mm)(12.585mm,65.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-2(13.445mm,65.083mm) on Top Layer And Track (12.585mm,64.273mm)(13.495mm,64.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-2(13.445mm,65.083mm) on Top Layer And Track (12.585mm,65.893mm)(13.495mm,65.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-1(23.15mm,81.15mm) on Top Layer And Track (22.34mm,81.1mm)(22.34mm,82.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-1(23.15mm,81.15mm) on Top Layer And Track (22.34mm,82.01mm)(23.96mm,82.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-1(23.15mm,81.15mm) on Top Layer And Track (23.96mm,81.1mm)(23.96mm,82.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-2(23.15mm,79.45mm) on Top Layer And Track (22.34mm,78.59mm)(22.34mm,79.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-2(23.15mm,79.45mm) on Top Layer And Track (22.34mm,78.59mm)(23.96mm,78.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-2(23.15mm,79.45mm) on Top Layer And Track (23.96mm,78.59mm)(23.96mm,79.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-1(43.854mm,77.948mm) on Top Layer And Track (43.044mm,77.898mm)(43.044mm,78.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-1(43.854mm,77.948mm) on Top Layer And Track (43.044mm,78.808mm)(44.664mm,78.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-1(43.854mm,77.948mm) on Top Layer And Track (44.664mm,77.898mm)(44.664mm,78.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-2(43.854mm,76.248mm) on Top Layer And Track (43.044mm,75.388mm)(43.044mm,76.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-2(43.854mm,76.248mm) on Top Layer And Track (43.044mm,75.388mm)(44.664mm,75.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-2(43.854mm,76.248mm) on Top Layer And Track (44.664mm,75.388mm)(44.664mm,76.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-1(7.712mm,39.34mm) on Top Layer And Track (6.902mm,39.29mm)(6.902mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-1(7.712mm,39.34mm) on Top Layer And Track (6.902mm,40.2mm)(8.522mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-1(7.712mm,39.34mm) on Top Layer And Track (8.522mm,39.29mm)(8.522mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-2(7.712mm,37.64mm) on Top Layer And Track (6.902mm,36.78mm)(6.902mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-2(7.712mm,37.64mm) on Top Layer And Track (6.902mm,36.78mm)(8.522mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-2(7.712mm,37.64mm) on Top Layer And Track (8.522mm,36.78mm)(8.522mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-1(14.884mm,39.34mm) on Top Layer And Track (14.074mm,39.29mm)(14.074mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-1(14.884mm,39.34mm) on Top Layer And Track (14.074mm,40.2mm)(15.694mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-1(14.884mm,39.34mm) on Top Layer And Track (15.694mm,39.29mm)(15.694mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-2(14.884mm,37.64mm) on Top Layer And Track (14.074mm,36.78mm)(14.074mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-2(14.884mm,37.64mm) on Top Layer And Track (14.074mm,36.78mm)(15.694mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-2(14.884mm,37.64mm) on Top Layer And Track (15.694mm,36.78mm)(15.694mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C19-1(22.057mm,39.34mm) on Top Layer And Track (21.247mm,39.29mm)(21.247mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C19-1(22.057mm,39.34mm) on Top Layer And Track (21.247mm,40.2mm)(22.867mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C19-1(22.057mm,39.34mm) on Top Layer And Track (22.867mm,39.29mm)(22.867mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-1(29.23mm,39.34mm) on Top Layer And Track (28.42mm,39.29mm)(28.42mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-1(29.23mm,39.34mm) on Top Layer And Track (28.42mm,40.2mm)(30.04mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-1(29.23mm,39.34mm) on Top Layer And Track (30.04mm,39.29mm)(30.04mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-2(29.23mm,37.64mm) on Top Layer And Track (28.42mm,36.78mm)(28.42mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-2(29.23mm,37.64mm) on Top Layer And Track (28.42mm,36.78mm)(30.04mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-2(29.23mm,37.64mm) on Top Layer And Track (30.04mm,36.78mm)(30.04mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-1(9.508mm,74.699mm) on Top Layer And Track (8.648mm,73.889mm)(8.648mm,75.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-1(9.508mm,74.699mm) on Top Layer And Track (8.648mm,73.889mm)(9.558mm,73.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-1(9.508mm,74.699mm) on Top Layer And Track (8.648mm,75.509mm)(9.558mm,75.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C21-1(36.452mm,48.936mm) on Top Layer And Track (35.642mm,48.076mm)(35.642mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C21-1(36.452mm,48.936mm) on Top Layer And Track (35.642mm,48.076mm)(37.262mm,48.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C21-1(36.452mm,48.936mm) on Top Layer And Track (37.262mm,48.076mm)(37.262mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C21-2(36.452mm,50.636mm) on Top Layer And Track (35.642mm,50.586mm)(35.642mm,51.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C21-2(36.452mm,50.636mm) on Top Layer And Track (35.642mm,51.496mm)(37.262mm,51.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C21-2(36.452mm,50.636mm) on Top Layer And Track (37.262mm,50.586mm)(37.262mm,51.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-2(11.208mm,74.699mm) on Top Layer And Track (11.158mm,73.889mm)(12.068mm,73.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-2(11.208mm,74.699mm) on Top Layer And Track (11.158mm,75.509mm)(12.068mm,75.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-2(11.208mm,74.699mm) on Top Layer And Track (12.068mm,73.889mm)(12.068mm,75.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C22-1(36.402mm,39.34mm) on Top Layer And Track (35.592mm,39.29mm)(35.592mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C22-1(36.402mm,39.34mm) on Top Layer And Track (35.592mm,40.2mm)(37.212mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C22-1(36.402mm,39.34mm) on Top Layer And Track (37.212mm,39.29mm)(37.212mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C22-2(36.402mm,37.64mm) on Top Layer And Track (35.592mm,36.78mm)(35.592mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C22-2(36.402mm,37.64mm) on Top Layer And Track (35.592mm,36.78mm)(37.212mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C22-2(36.402mm,37.64mm) on Top Layer And Track (37.212mm,36.78mm)(37.212mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C23-1(43.575mm,39.34mm) on Top Layer And Track (42.765mm,39.29mm)(42.765mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C23-1(43.575mm,39.34mm) on Top Layer And Track (42.765mm,40.2mm)(44.385mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C23-1(43.575mm,39.34mm) on Top Layer And Track (44.385mm,39.29mm)(44.385mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C23-2(43.575mm,37.64mm) on Top Layer And Track (42.765mm,36.78mm)(42.765mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C23-2(43.575mm,37.64mm) on Top Layer And Track (42.765mm,36.78mm)(44.385mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C23-2(43.575mm,37.64mm) on Top Layer And Track (44.385mm,36.78mm)(44.385mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C24-1(34.42mm,48.936mm) on Top Layer And Track (33.61mm,48.076mm)(33.61mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C24-1(34.42mm,48.936mm) on Top Layer And Track (33.61mm,48.076mm)(35.23mm,48.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C24-1(34.42mm,48.936mm) on Top Layer And Track (35.23mm,48.076mm)(35.23mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C24-2(34.42mm,50.636mm) on Top Layer And Track (33.61mm,50.586mm)(33.61mm,51.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C24-2(34.42mm,50.636mm) on Top Layer And Track (33.61mm,51.496mm)(35.23mm,51.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C24-2(34.42mm,50.636mm) on Top Layer And Track (35.23mm,50.586mm)(35.23mm,51.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C25-1(25.276mm,48.936mm) on Top Layer And Track (24.466mm,48.076mm)(24.466mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C25-1(25.276mm,48.936mm) on Top Layer And Track (24.466mm,48.076mm)(26.086mm,48.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C25-1(25.276mm,48.936mm) on Top Layer And Track (26.086mm,48.076mm)(26.086mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C25-2(25.276mm,50.636mm) on Top Layer And Track (24.466mm,50.586mm)(24.466mm,51.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C25-2(25.276mm,50.636mm) on Top Layer And Track (24.466mm,51.496mm)(26.086mm,51.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C25-2(25.276mm,50.636mm) on Top Layer And Track (26.086mm,50.586mm)(26.086mm,51.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C26-1(50.747mm,39.34mm) on Top Layer And Track (49.937mm,39.29mm)(49.937mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C26-1(50.747mm,39.34mm) on Top Layer And Track (49.937mm,40.2mm)(51.557mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C26-1(50.747mm,39.34mm) on Top Layer And Track (51.557mm,39.29mm)(51.557mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C27-1(57.92mm,39.34mm) on Top Layer And Track (57.11mm,39.29mm)(57.11mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C27-1(57.92mm,39.34mm) on Top Layer And Track (57.11mm,40.2mm)(58.73mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C27-1(57.92mm,39.34mm) on Top Layer And Track (58.73mm,39.29mm)(58.73mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C27-2(57.92mm,37.64mm) on Top Layer And Track (57.11mm,36.78mm)(57.11mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C27-2(57.92mm,37.64mm) on Top Layer And Track (57.11mm,36.78mm)(58.73mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C27-2(57.92mm,37.64mm) on Top Layer And Track (58.73mm,36.78mm)(58.73mm,37.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C29-1(48.558mm,69.318mm) on Top Layer And Track (47.748mm,68.458mm)(47.748mm,69.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C29-1(48.558mm,69.318mm) on Top Layer And Track (47.748mm,68.458mm)(49.368mm,68.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C29-1(48.558mm,69.318mm) on Top Layer And Track (49.368mm,68.458mm)(49.368mm,69.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C29-2(48.558mm,71.018mm) on Top Layer And Track (47.748mm,70.968mm)(47.748mm,71.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C29-2(48.558mm,71.018mm) on Top Layer And Track (47.748mm,71.878mm)(49.368mm,71.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C29-2(48.558mm,71.018mm) on Top Layer And Track (49.368mm,70.968mm)(49.368mm,71.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C30-1(46.526mm,69.318mm) on Top Layer And Track (45.716mm,68.458mm)(45.716mm,69.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C30-1(46.526mm,69.318mm) on Top Layer And Track (45.716mm,68.458mm)(47.336mm,68.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C30-1(46.526mm,69.318mm) on Top Layer And Track (47.336mm,68.458mm)(47.336mm,69.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C30-2(46.526mm,71.018mm) on Top Layer And Track (45.716mm,70.968mm)(45.716mm,71.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C30-2(46.526mm,71.018mm) on Top Layer And Track (45.716mm,71.878mm)(47.336mm,71.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C30-2(46.526mm,71.018mm) on Top Layer And Track (47.336mm,70.968mm)(47.336mm,71.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C31-1(9.508mm,63.16mm) on Top Layer And Track (8.648mm,62.35mm)(8.648mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C31-1(9.508mm,63.16mm) on Top Layer And Track (8.648mm,62.35mm)(9.558mm,62.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C31-1(9.508mm,63.16mm) on Top Layer And Track (8.648mm,63.97mm)(9.558mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C31-2(11.208mm,63.16mm) on Top Layer And Track (11.158mm,62.35mm)(12.068mm,62.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C31-2(11.208mm,63.16mm) on Top Layer And Track (11.158mm,63.97mm)(12.068mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C31-2(11.208mm,63.16mm) on Top Layer And Track (12.068mm,62.35mm)(12.068mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C32-1(15.145mm,63.16mm) on Top Layer And Track (15.095mm,62.35mm)(16.005mm,62.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C32-1(15.145mm,63.16mm) on Top Layer And Track (15.095mm,63.97mm)(16.005mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C32-1(15.145mm,63.16mm) on Top Layer And Track (16.005mm,62.35mm)(16.005mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C32-2(13.445mm,63.16mm) on Top Layer And Track (12.585mm,62.35mm)(12.585mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C32-2(13.445mm,63.16mm) on Top Layer And Track (12.585mm,62.35mm)(13.495mm,62.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C32-2(13.445mm,63.16mm) on Top Layer And Track (12.585mm,63.97mm)(13.495mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C33-1(50.59mm,69.318mm) on Top Layer And Track (49.78mm,68.458mm)(49.78mm,69.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C33-1(50.59mm,69.318mm) on Top Layer And Track (49.78mm,68.458mm)(51.4mm,68.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C33-1(50.59mm,69.318mm) on Top Layer And Track (51.4mm,68.458mm)(51.4mm,69.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C33-2(50.59mm,71.018mm) on Top Layer And Track (49.78mm,70.968mm)(49.78mm,71.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C33-2(50.59mm,71.018mm) on Top Layer And Track (49.78mm,71.878mm)(51.4mm,71.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C33-2(50.59mm,71.018mm) on Top Layer And Track (51.4mm,70.968mm)(51.4mm,71.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad C34-16(31.778mm,84.201mm) on Multi-Layer And Text "R19" (32.32mm,82.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad C34-17(34.318mm,84.201mm) on Multi-Layer And Text "R18" (34.352mm,82.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C34-17(34.318mm,84.201mm) on Multi-Layer And Text "R19" (32.32mm,82.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C34-18(36.858mm,84.201mm) on Multi-Layer And Text "R17" (36.511mm,82.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-1(9.508mm,70.853mm) on Top Layer And Track (8.648mm,70.043mm)(8.648mm,71.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-1(9.508mm,70.853mm) on Top Layer And Track (8.648mm,70.043mm)(9.558mm,70.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-1(9.508mm,70.853mm) on Top Layer And Track (8.648mm,71.663mm)(9.558mm,71.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-2(11.208mm,70.853mm) on Top Layer And Track (11.158mm,70.043mm)(12.068mm,70.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-2(11.208mm,70.853mm) on Top Layer And Track (11.158mm,71.663mm)(12.068mm,71.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-2(11.208mm,70.853mm) on Top Layer And Track (12.068mm,70.043mm)(12.068mm,71.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-1(9.508mm,68.929mm) on Top Layer And Track (8.648mm,68.119mm)(8.648mm,69.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-1(9.508mm,68.929mm) on Top Layer And Track (8.648mm,68.119mm)(9.558mm,68.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-1(9.508mm,68.929mm) on Top Layer And Track (8.648mm,69.739mm)(9.558mm,69.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-2(11.208mm,68.929mm) on Top Layer And Track (11.158mm,68.119mm)(12.068mm,68.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-2(11.208mm,68.929mm) on Top Layer And Track (11.158mm,69.739mm)(12.068mm,69.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-2(11.208mm,68.929mm) on Top Layer And Track (12.068mm,68.119mm)(12.068mm,69.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-1(9.508mm,67.006mm) on Top Layer And Track (8.648mm,66.196mm)(8.648mm,67.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-1(9.508mm,67.006mm) on Top Layer And Track (8.648mm,66.196mm)(9.558mm,66.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-1(9.508mm,67.006mm) on Top Layer And Track (8.648mm,67.816mm)(9.558mm,67.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-2(11.208mm,67.006mm) on Top Layer And Track (11.158mm,66.196mm)(12.068mm,66.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-2(11.208mm,67.006mm) on Top Layer And Track (11.158mm,67.816mm)(12.068mm,67.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-2(11.208mm,67.006mm) on Top Layer And Track (12.068mm,66.196mm)(12.068mm,67.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-1(15.145mm,76.622mm) on Top Layer And Track (15.095mm,75.812mm)(16.005mm,75.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-1(15.145mm,76.622mm) on Top Layer And Track (15.095mm,77.432mm)(16.005mm,77.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-1(15.145mm,76.622mm) on Top Layer And Track (16.005mm,75.812mm)(16.005mm,77.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-2(13.445mm,76.622mm) on Top Layer And Track (12.585mm,75.812mm)(12.585mm,77.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-2(13.445mm,76.622mm) on Top Layer And Track (12.585mm,75.812mm)(13.495mm,75.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-2(13.445mm,76.622mm) on Top Layer And Track (12.585mm,77.432mm)(13.495mm,77.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1-5(56.689mm,73.393mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J1-5(56.689mm,73.393mm) on Top Layer And Track (53.696mm,73.406mm)(55.494mm,73.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J1-5(56.689mm,73.393mm) on Top Layer And Track (56.193mm,75.244mm)(56.693mm,74.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J1-5(56.689mm,73.393mm) on Top Layer And Track (56.693mm,74.544mm)(57.193mm,75.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J1-5(56.689mm,73.393mm) on Top Layer And Track (57.908mm,73.406mm)(59.182mm,73.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J1-5(56.689mm,81.293mm) on Top Layer And Track (53.721mm,81.28mm)(55.494mm,81.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J1-5(56.689mm,81.293mm) on Top Layer And Track (57.908mm,81.28mm)(59.182mm,81.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED10-1(47.26mm,83.112mm) on Top Layer And Track (46.45mm,82.252mm)(46.45mm,83.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED10-1(47.26mm,83.112mm) on Top Layer And Track (46.45mm,82.252mm)(48.07mm,82.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED10-1(47.26mm,83.112mm) on Top Layer And Track (48.07mm,82.252mm)(48.07mm,83.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad LED10-2(47.26mm,84.812mm) on Top Layer And Track (46.45mm,84.762mm)(46.45mm,85.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED10-2(47.26mm,84.812mm) on Top Layer And Track (46.45mm,85.253mm)(46.869mm,85.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED10-2(47.26mm,84.812mm) on Top Layer And Track (46.869mm,85.672mm)(47.651mm,85.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED10-2(47.26mm,84.812mm) on Top Layer And Track (47.651mm,85.672mm)(48.07mm,85.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED10-2(47.26mm,84.812mm) on Top Layer And Track (48.07mm,84.762mm)(48.07mm,85.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED1-1(22.492mm,43.583mm) on Top Layer And Track (21.632mm,42.773mm)(21.632mm,44.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED1-1(22.492mm,43.583mm) on Top Layer And Track (21.632mm,42.773mm)(22.542mm,42.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED1-1(22.492mm,43.583mm) on Top Layer And Track (21.632mm,44.393mm)(22.542mm,44.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad LED1-2(24.192mm,43.583mm) on Top Layer And Track (24.142mm,42.773mm)(24.633mm,42.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED1-2(24.192mm,43.583mm) on Top Layer And Track (24.142mm,44.393mm)(24.633mm,44.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED1-2(24.192mm,43.583mm) on Top Layer And Track (24.633mm,42.773mm)(25.052mm,43.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED1-2(24.192mm,43.583mm) on Top Layer And Track (24.633mm,44.393mm)(25.052mm,43.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED1-2(24.192mm,43.583mm) on Top Layer And Track (25.052mm,43.192mm)(25.052mm,43.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad LED2-2(28.467mm,43.556mm) on Top Layer And Track (28.417mm,42.746mm)(28.908mm,42.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED2-2(28.467mm,43.556mm) on Top Layer And Track (28.417mm,44.366mm)(28.908mm,44.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED2-2(28.467mm,43.556mm) on Top Layer And Track (28.908mm,42.746mm)(29.327mm,43.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED2-2(28.467mm,43.556mm) on Top Layer And Track (28.908mm,44.366mm)(29.327mm,43.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED2-2(28.467mm,43.556mm) on Top Layer And Track (29.327mm,43.165mm)(29.327mm,43.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED3-1(31.118mm,43.556mm) on Top Layer And Track (30.258mm,42.746mm)(30.258mm,44.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED3-1(31.118mm,43.556mm) on Top Layer And Track (30.258mm,42.746mm)(31.168mm,42.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED3-1(31.118mm,43.556mm) on Top Layer And Track (30.258mm,44.366mm)(31.168mm,44.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad LED3-2(32.818mm,43.556mm) on Top Layer And Track (32.768mm,42.746mm)(33.259mm,42.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED3-2(32.818mm,43.556mm) on Top Layer And Track (32.768mm,44.366mm)(33.259mm,44.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED3-2(32.818mm,43.556mm) on Top Layer And Track (33.259mm,42.746mm)(33.678mm,43.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED3-2(32.818mm,43.556mm) on Top Layer And Track (33.259mm,44.366mm)(33.678mm,43.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED3-2(32.818mm,43.556mm) on Top Layer And Track (33.678mm,43.165mm)(33.678mm,43.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED4-1(35.569mm,43.505mm) on Top Layer And Track (34.709mm,42.695mm)(34.709mm,44.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad LED4-2(37.269mm,43.505mm) on Top Layer And Track (37.219mm,42.695mm)(37.71mm,42.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED4-2(37.269mm,43.505mm) on Top Layer And Track (37.219mm,44.315mm)(37.71mm,44.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED4-2(37.269mm,43.505mm) on Top Layer And Track (37.71mm,42.695mm)(38.129mm,43.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED4-2(37.269mm,43.505mm) on Top Layer And Track (37.71mm,44.315mm)(38.129mm,43.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED4-2(37.269mm,43.505mm) on Top Layer And Track (38.129mm,43.114mm)(38.129mm,43.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED5-1(39.934mm,43.48mm) on Top Layer And Track (39.074mm,42.67mm)(39.074mm,44.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED5-1(39.934mm,43.48mm) on Top Layer And Track (39.074mm,42.67mm)(39.984mm,42.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED5-1(39.934mm,43.48mm) on Top Layer And Track (39.074mm,44.29mm)(39.984mm,44.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad LED5-2(41.634mm,43.48mm) on Top Layer And Track (41.584mm,42.67mm)(42.075mm,42.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED5-2(41.634mm,43.48mm) on Top Layer And Track (41.584mm,44.29mm)(42.075mm,44.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED5-2(41.634mm,43.48mm) on Top Layer And Track (42.075mm,42.67mm)(42.494mm,43.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED5-2(41.634mm,43.48mm) on Top Layer And Track (42.075mm,44.29mm)(42.494mm,43.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED5-2(41.634mm,43.48mm) on Top Layer And Track (42.494mm,43.089mm)(42.494mm,43.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED6-1(44.245mm,43.43mm) on Top Layer And Track (43.385mm,42.62mm)(43.385mm,44.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED6-1(44.245mm,43.43mm) on Top Layer And Track (43.385mm,42.62mm)(44.295mm,42.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED6-1(44.245mm,43.43mm) on Top Layer And Track (43.385mm,44.24mm)(44.295mm,44.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad LED6-2(45.945mm,43.43mm) on Top Layer And Track (45.895mm,42.62mm)(46.386mm,42.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED6-2(45.945mm,43.43mm) on Top Layer And Track (45.895mm,44.24mm)(46.386mm,44.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED6-2(45.945mm,43.43mm) on Top Layer And Track (46.386mm,42.62mm)(46.805mm,43.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED6-2(45.945mm,43.43mm) on Top Layer And Track (46.386mm,44.24mm)(46.805mm,43.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED6-2(45.945mm,43.43mm) on Top Layer And Track (46.805mm,43.039mm)(46.805mm,43.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad LED7-2(50.446mm,43.405mm) on Top Layer And Track (50.396mm,42.595mm)(50.887mm,42.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED7-2(50.446mm,43.405mm) on Top Layer And Track (50.396mm,44.215mm)(50.887mm,44.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED7-2(50.446mm,43.405mm) on Top Layer And Track (50.887mm,42.595mm)(51.306mm,43.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED7-2(50.446mm,43.405mm) on Top Layer And Track (50.887mm,44.215mm)(51.306mm,43.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED7-2(50.446mm,43.405mm) on Top Layer And Track (51.306mm,43.014mm)(51.306mm,43.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED8-1(52.982mm,43.35mm) on Top Layer And Track (52.122mm,42.54mm)(52.122mm,44.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED8-1(52.982mm,43.35mm) on Top Layer And Track (52.122mm,42.54mm)(53.032mm,42.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED8-1(52.982mm,43.35mm) on Top Layer And Track (52.122mm,44.16mm)(53.032mm,44.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad LED8-2(54.682mm,43.35mm) on Top Layer And Track (54.632mm,42.54mm)(55.123mm,42.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED8-2(54.682mm,43.35mm) on Top Layer And Track (54.632mm,44.16mm)(55.123mm,44.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED8-2(54.682mm,43.35mm) on Top Layer And Track (55.123mm,42.54mm)(55.542mm,42.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED8-2(54.682mm,43.35mm) on Top Layer And Track (55.123mm,44.16mm)(55.542mm,43.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED8-2(54.682mm,43.35mm) on Top Layer And Track (55.542mm,42.959mm)(55.542mm,43.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED9-1(50.21mm,83.112mm) on Top Layer And Track (49.4mm,82.252mm)(49.4mm,83.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED9-1(50.21mm,83.112mm) on Top Layer And Track (49.4mm,82.252mm)(51.02mm,82.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED9-1(50.21mm,83.112mm) on Top Layer And Track (51.02mm,82.252mm)(51.02mm,83.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad LED9-2(50.21mm,84.812mm) on Top Layer And Track (49.4mm,84.762mm)(49.4mm,85.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED9-2(50.21mm,84.812mm) on Top Layer And Track (49.4mm,85.253mm)(49.819mm,85.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED9-2(50.21mm,84.812mm) on Top Layer And Track (49.819mm,85.672mm)(50.601mm,85.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad LED9-2(50.21mm,84.812mm) on Top Layer And Track (50.601mm,85.672mm)(51.02mm,85.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad LED9-2(50.21mm,84.812mm) on Top Layer And Track (51.02mm,84.762mm)(51.02mm,85.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-1(45.921mm,37.626mm) on Top Layer And Track (45.111mm,36.766mm)(45.111mm,40.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-1(45.921mm,37.626mm) on Top Layer And Track (45.111mm,36.766mm)(46.731mm,36.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-1(45.921mm,37.626mm) on Top Layer And Track (46.731mm,36.766mm)(46.731mm,40.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-2(45.921mm,39.326mm) on Top Layer And Track (45.111mm,36.766mm)(45.111mm,40.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-2(45.921mm,39.326mm) on Top Layer And Track (45.111mm,40.186mm)(46.731mm,40.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-2(45.921mm,39.326mm) on Top Layer And Track (46.731mm,36.766mm)(46.731mm,40.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-1(53.138mm,37.64mm) on Top Layer And Track (52.328mm,36.78mm)(52.328mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-1(53.138mm,37.64mm) on Top Layer And Track (52.328mm,36.78mm)(53.948mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-1(53.138mm,37.64mm) on Top Layer And Track (53.948mm,36.78mm)(53.948mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-1(50.78mm,63.16mm) on Top Layer And Track (48.22mm,62.35mm)(51.64mm,62.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-1(50.78mm,63.16mm) on Top Layer And Track (48.22mm,63.97mm)(51.64mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-1(50.78mm,63.16mm) on Top Layer And Track (51.64mm,62.35mm)(51.64mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-2(49.08mm,63.16mm) on Top Layer And Track (48.22mm,62.35mm)(48.22mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-2(49.08mm,63.16mm) on Top Layer And Track (48.22mm,62.35mm)(51.64mm,62.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-2(49.08mm,63.16mm) on Top Layer And Track (48.22mm,63.97mm)(51.64mm,63.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-1(19.666mm,39.34mm) on Top Layer And Track (18.856mm,36.78mm)(18.856mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-1(19.666mm,39.34mm) on Top Layer And Track (18.856mm,40.2mm)(20.476mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-1(19.666mm,39.34mm) on Top Layer And Track (20.476mm,36.78mm)(20.476mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-2(19.666mm,37.64mm) on Top Layer And Track (18.856mm,36.78mm)(18.856mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-2(19.666mm,37.64mm) on Top Layer And Track (18.856mm,36.78mm)(20.476mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-2(19.666mm,37.64mm) on Top Layer And Track (20.476mm,36.78mm)(20.476mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-1(43.17mm,82.85mm) on Top Layer And Track (42.36mm,80.29mm)(42.36mm,83.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-1(43.17mm,82.85mm) on Top Layer And Track (42.36mm,83.71mm)(43.98mm,83.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-1(43.17mm,82.85mm) on Top Layer And Track (43.98mm,80.29mm)(43.98mm,83.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-2(43.17mm,81.15mm) on Top Layer And Track (42.36mm,80.29mm)(42.36mm,83.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-2(43.17mm,81.15mm) on Top Layer And Track (42.36mm,80.29mm)(43.98mm,80.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-2(43.17mm,81.15mm) on Top Layer And Track (43.98mm,80.29mm)(43.98mm,83.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-1(39.178mm,81.537mm) on Top Layer And Track (38.368mm,78.977mm)(38.368mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-1(39.178mm,81.537mm) on Top Layer And Track (38.368mm,82.397mm)(39.988mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-1(39.178mm,81.537mm) on Top Layer And Track (39.988mm,78.977mm)(39.988mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-2(39.178mm,79.837mm) on Top Layer And Track (38.368mm,78.977mm)(38.368mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-2(39.178mm,79.837mm) on Top Layer And Track (38.368mm,78.977mm)(39.988mm,78.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-2(39.178mm,79.837mm) on Top Layer And Track (39.988mm,78.977mm)(39.988mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-1(35.114mm,81.537mm) on Top Layer And Track (34.304mm,78.977mm)(34.304mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-1(35.114mm,81.537mm) on Top Layer And Track (34.304mm,82.397mm)(35.924mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-1(35.114mm,81.537mm) on Top Layer And Track (35.924mm,78.977mm)(35.924mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-2(35.114mm,79.837mm) on Top Layer And Track (34.304mm,78.977mm)(34.304mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-2(35.114mm,79.837mm) on Top Layer And Track (34.304mm,78.977mm)(35.924mm,78.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-2(35.114mm,79.837mm) on Top Layer And Track (35.924mm,78.977mm)(35.924mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-1(33.11mm,81.537mm) on Top Layer And Track (32.3mm,78.977mm)(32.3mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-1(33.11mm,81.537mm) on Top Layer And Track (32.3mm,82.397mm)(33.92mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-1(33.11mm,81.537mm) on Top Layer And Track (33.92mm,78.977mm)(33.92mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-2(33.11mm,79.837mm) on Top Layer And Track (32.3mm,78.977mm)(32.3mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-2(33.11mm,79.837mm) on Top Layer And Track (32.3mm,78.977mm)(33.92mm,78.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-2(33.11mm,79.837mm) on Top Layer And Track (33.92mm,78.977mm)(33.92mm,82.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-1(26.839mm,39.34mm) on Top Layer And Track (26.029mm,36.78mm)(26.029mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-1(26.839mm,39.34mm) on Top Layer And Track (26.029mm,40.2mm)(27.649mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-1(26.839mm,39.34mm) on Top Layer And Track (27.649mm,36.78mm)(27.649mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-2(26.839mm,37.64mm) on Top Layer And Track (26.029mm,36.78mm)(26.029mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-2(26.839mm,37.64mm) on Top Layer And Track (26.029mm,36.78mm)(27.649mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-2(26.839mm,37.64mm) on Top Layer And Track (27.649mm,36.78mm)(27.649mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-1(2.93mm,39.34mm) on Top Layer And Track (2.12mm,36.78mm)(2.12mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-1(2.93mm,39.34mm) on Top Layer And Track (2.12mm,40.2mm)(3.74mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-1(2.93mm,39.34mm) on Top Layer And Track (3.74mm,36.78mm)(3.74mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-1(38.357mm,48.936mm) on Top Layer And Track (37.547mm,48.076mm)(37.547mm,51.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-1(38.357mm,48.936mm) on Top Layer And Track (37.547mm,48.076mm)(39.167mm,48.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-1(38.357mm,48.936mm) on Top Layer And Track (39.167mm,48.076mm)(39.167mm,51.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-2(2.93mm,37.64mm) on Top Layer And Track (2.12mm,36.78mm)(2.12mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-2(2.93mm,37.64mm) on Top Layer And Track (2.12mm,36.78mm)(3.74mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-2(2.93mm,37.64mm) on Top Layer And Track (3.74mm,36.78mm)(3.74mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-1(34.011mm,39.34mm) on Top Layer And Track (33.201mm,36.78mm)(33.201mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-1(34.011mm,39.34mm) on Top Layer And Track (33.201mm,40.2mm)(34.821mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-1(34.011mm,39.34mm) on Top Layer And Track (34.821mm,36.78mm)(34.821mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-2(34.011mm,37.64mm) on Top Layer And Track (33.201mm,36.78mm)(33.201mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-2(34.011mm,37.64mm) on Top Layer And Track (33.201mm,36.78mm)(34.821mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-2(34.011mm,37.64mm) on Top Layer And Track (34.821mm,36.78mm)(34.821mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R23-1(41.184mm,39.34mm) on Top Layer And Track (40.374mm,36.78mm)(40.374mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R23-1(41.184mm,39.34mm) on Top Layer And Track (40.374mm,40.2mm)(41.994mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R23-1(41.184mm,39.34mm) on Top Layer And Track (41.994mm,36.78mm)(41.994mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-1(48.356mm,39.34mm) on Top Layer And Track (47.546mm,36.78mm)(47.546mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-1(48.356mm,39.34mm) on Top Layer And Track (47.546mm,40.2mm)(49.166mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-1(48.356mm,39.34mm) on Top Layer And Track (49.166mm,36.78mm)(49.166mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-2(48.356mm,37.64mm) on Top Layer And Track (47.546mm,36.78mm)(47.546mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-2(48.356mm,37.64mm) on Top Layer And Track (47.546mm,36.78mm)(49.166mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-2(48.356mm,37.64mm) on Top Layer And Track (49.166mm,36.78mm)(49.166mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-1(55.529mm,39.34mm) on Top Layer And Track (54.719mm,36.78mm)(54.719mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-1(55.529mm,39.34mm) on Top Layer And Track (54.719mm,40.2mm)(56.339mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-1(55.529mm,39.34mm) on Top Layer And Track (56.339mm,36.78mm)(56.339mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-2(55.529mm,37.64mm) on Top Layer And Track (54.719mm,36.78mm)(54.719mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-2(55.529mm,37.64mm) on Top Layer And Track (54.719mm,36.78mm)(56.339mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-2(55.529mm,37.64mm) on Top Layer And Track (56.339mm,36.78mm)(56.339mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-1(5.321mm,39.34mm) on Top Layer And Track (4.511mm,36.78mm)(4.511mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-1(5.321mm,39.34mm) on Top Layer And Track (4.511mm,40.2mm)(6.131mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-1(5.321mm,39.34mm) on Top Layer And Track (6.131mm,36.78mm)(6.131mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-2(5.321mm,37.64mm) on Top Layer And Track (4.511mm,36.78mm)(4.511mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-2(5.321mm,37.64mm) on Top Layer And Track (4.511mm,36.78mm)(6.131mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-2(5.321mm,37.64mm) on Top Layer And Track (6.131mm,36.78mm)(6.131mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-1(10.103mm,39.34mm) on Top Layer And Track (10.913mm,36.78mm)(10.913mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-1(10.103mm,39.34mm) on Top Layer And Track (9.293mm,36.78mm)(9.293mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-1(10.103mm,39.34mm) on Top Layer And Track (9.293mm,40.2mm)(10.913mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-2(10.103mm,37.64mm) on Top Layer And Track (10.913mm,36.78mm)(10.913mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-2(10.103mm,37.64mm) on Top Layer And Track (9.293mm,36.78mm)(10.913mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-2(10.103mm,37.64mm) on Top Layer And Track (9.293mm,36.78mm)(9.293mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-1(17.275mm,39.34mm) on Top Layer And Track (16.465mm,36.78mm)(16.465mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-1(17.275mm,39.34mm) on Top Layer And Track (16.465mm,40.2mm)(18.085mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-1(17.275mm,39.34mm) on Top Layer And Track (18.085mm,36.78mm)(18.085mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-2(17.275mm,37.64mm) on Top Layer And Track (16.465mm,36.78mm)(16.465mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-2(17.275mm,37.64mm) on Top Layer And Track (16.465mm,36.78mm)(18.085mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-2(17.275mm,37.64mm) on Top Layer And Track (18.085mm,36.78mm)(18.085mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-1(24.448mm,39.34mm) on Top Layer And Track (23.638mm,36.78mm)(23.638mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-1(24.448mm,39.34mm) on Top Layer And Track (23.638mm,40.2mm)(25.258mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-1(24.448mm,39.34mm) on Top Layer And Track (25.258mm,36.78mm)(25.258mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-1(31.62mm,39.34mm) on Top Layer And Track (30.81mm,36.78mm)(30.81mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-1(31.62mm,39.34mm) on Top Layer And Track (30.81mm,40.2mm)(32.43mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-1(31.62mm,39.34mm) on Top Layer And Track (32.43mm,36.78mm)(32.43mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-2(31.62mm,37.64mm) on Top Layer And Track (30.81mm,36.78mm)(30.81mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-2(31.62mm,37.64mm) on Top Layer And Track (30.81mm,36.78mm)(32.43mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-2(31.62mm,37.64mm) on Top Layer And Track (32.43mm,36.78mm)(32.43mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-1(12.493mm,39.34mm) on Top Layer And Track (11.683mm,36.78mm)(11.683mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-1(12.493mm,39.34mm) on Top Layer And Track (11.683mm,40.2mm)(13.303mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-1(12.493mm,39.34mm) on Top Layer And Track (13.303mm,36.78mm)(13.303mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-1(38.793mm,39.34mm) on Top Layer And Track (37.983mm,36.78mm)(37.983mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-1(38.793mm,39.34mm) on Top Layer And Track (37.983mm,40.2mm)(39.603mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-1(38.793mm,39.34mm) on Top Layer And Track (39.603mm,36.78mm)(39.603mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-2(38.793mm,37.64mm) on Top Layer And Track (37.983mm,36.78mm)(37.983mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-2(38.793mm,37.64mm) on Top Layer And Track (37.983mm,36.78mm)(39.603mm,36.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-2(38.793mm,37.64mm) on Top Layer And Track (39.603mm,36.78mm)(39.603mm,40.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad RESET1-1(2.322mm,12.535mm) on Top Layer And Track (1.536mm,13.474mm)(1.536mm,19.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad RESET1-1(2.322mm,12.535mm) on Top Layer And Track (1.536mm,13.474mm)(7.608mm,13.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad RESET1-2(6.822mm,12.535mm) on Top Layer And Track (1.536mm,13.474mm)(7.608mm,13.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad RESET1-2(6.822mm,12.535mm) on Top Layer And Track (7.608mm,13.474mm)(7.608mm,19.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad RESET1-3(6.822mm,20.485mm) on Top Layer And Track (1.536mm,19.546mm)(7.608mm,19.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad RESET1-3(6.822mm,20.485mm) on Top Layer And Track (7.608mm,13.474mm)(7.608mm,19.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad RESET1-4(2.322mm,20.485mm) on Top Layer And Track (1.536mm,13.474mm)(1.536mm,19.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad RESET1-4(2.322mm,20.485mm) on Top Layer And Track (1.536mm,19.546mm)(7.608mm,19.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW1-1(3.43mm,25.965mm) on Top Layer And Track (2.643mm,26.904mm)(2.643mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW1-1(3.43mm,25.965mm) on Top Layer And Track (2.643mm,26.904mm)(8.716mm,26.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW1-2(7.93mm,25.965mm) on Top Layer And Track (2.643mm,26.904mm)(8.716mm,26.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW1-2(7.93mm,25.965mm) on Top Layer And Track (8.716mm,26.904mm)(8.716mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW1-3(7.93mm,33.915mm) on Top Layer And Track (2.643mm,32.976mm)(8.716mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW1-3(7.93mm,33.915mm) on Top Layer And Track (8.716mm,26.904mm)(8.716mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW1-4(3.43mm,33.915mm) on Top Layer And Track (2.643mm,26.904mm)(2.643mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW1-4(3.43mm,33.915mm) on Top Layer And Track (2.643mm,32.976mm)(8.716mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW2-3(14.921mm,33.915mm) on Top Layer And Track (15.708mm,26.904mm)(15.708mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW2-3(14.921mm,33.915mm) on Top Layer And Track (9.635mm,32.976mm)(15.708mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW2-4(10.421mm,33.915mm) on Top Layer And Track (9.635mm,26.904mm)(9.635mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW2-4(10.421mm,33.915mm) on Top Layer And Track (9.635mm,32.976mm)(15.708mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW3-1(17.413mm,25.965mm) on Top Layer And Track (16.626mm,26.904mm)(16.626mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW3-1(17.413mm,25.965mm) on Top Layer And Track (16.626mm,26.904mm)(22.699mm,26.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW3-2(21.913mm,25.965mm) on Top Layer And Track (16.626mm,26.904mm)(22.699mm,26.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW3-2(21.913mm,25.965mm) on Top Layer And Track (22.699mm,26.904mm)(22.699mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW3-3(21.913mm,33.915mm) on Top Layer And Track (16.626mm,32.976mm)(22.699mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW3-3(21.913mm,33.915mm) on Top Layer And Track (22.699mm,26.904mm)(22.699mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW3-4(17.413mm,33.915mm) on Top Layer And Track (16.626mm,26.904mm)(16.626mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW3-4(17.413mm,33.915mm) on Top Layer And Track (16.626mm,32.976mm)(22.699mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW4-1(24.404mm,25.965mm) on Top Layer And Track (23.618mm,26.904mm)(23.618mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW4-1(24.404mm,25.965mm) on Top Layer And Track (23.618mm,26.904mm)(29.691mm,26.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW4-2(28.904mm,25.965mm) on Top Layer And Track (23.618mm,26.904mm)(29.691mm,26.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW4-2(28.904mm,25.965mm) on Top Layer And Track (29.691mm,26.904mm)(29.691mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW4-3(28.904mm,33.915mm) on Top Layer And Track (23.618mm,32.976mm)(29.691mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW4-3(28.904mm,33.915mm) on Top Layer And Track (29.691mm,26.904mm)(29.691mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW4-4(24.404mm,33.915mm) on Top Layer And Track (23.618mm,26.904mm)(23.618mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW4-4(24.404mm,33.915mm) on Top Layer And Track (23.618mm,32.976mm)(29.691mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW5-3(35.896mm,33.915mm) on Top Layer And Track (30.609mm,32.976mm)(36.682mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW5-3(35.896mm,33.915mm) on Top Layer And Track (36.682mm,26.904mm)(36.682mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW5-4(31.396mm,33.915mm) on Top Layer And Track (30.609mm,26.904mm)(30.609mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW5-4(31.396mm,33.915mm) on Top Layer And Track (30.609mm,32.976mm)(36.682mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW6-1(38.387mm,25.965mm) on Top Layer And Track (37.601mm,26.904mm)(37.601mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW6-1(38.387mm,25.965mm) on Top Layer And Track (37.601mm,26.904mm)(43.674mm,26.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW6-2(42.887mm,25.965mm) on Top Layer And Track (37.601mm,26.904mm)(43.674mm,26.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW6-2(42.887mm,25.965mm) on Top Layer And Track (43.674mm,26.904mm)(43.674mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW6-3(42.887mm,33.915mm) on Top Layer And Track (37.601mm,32.976mm)(43.674mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW6-3(42.887mm,33.915mm) on Top Layer And Track (43.674mm,26.904mm)(43.674mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW6-4(38.387mm,33.915mm) on Top Layer And Track (37.601mm,26.904mm)(37.601mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW6-4(38.387mm,33.915mm) on Top Layer And Track (37.601mm,32.976mm)(43.674mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW7-3(49.879mm,33.915mm) on Top Layer And Track (44.592mm,32.976mm)(50.665mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW7-3(49.879mm,33.915mm) on Top Layer And Track (50.665mm,26.904mm)(50.665mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW7-4(45.379mm,33.915mm) on Top Layer And Track (44.592mm,26.904mm)(44.592mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW7-4(45.379mm,33.915mm) on Top Layer And Track (44.592mm,32.976mm)(50.665mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW8-1(52.37mm,25.965mm) on Top Layer And Track (51.584mm,26.904mm)(51.584mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW8-1(52.37mm,25.965mm) on Top Layer And Track (51.584mm,26.904mm)(57.656mm,26.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW8-2(56.87mm,25.965mm) on Top Layer And Track (51.584mm,26.904mm)(57.656mm,26.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW8-2(56.87mm,25.965mm) on Top Layer And Track (57.656mm,26.904mm)(57.656mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW8-3(56.87mm,33.915mm) on Top Layer And Track (51.584mm,32.976mm)(57.656mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW8-3(56.87mm,33.915mm) on Top Layer And Track (57.656mm,26.904mm)(57.656mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW8-4(52.37mm,33.915mm) on Top Layer And Track (51.584mm,26.904mm)(51.584mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW8-4(52.37mm,33.915mm) on Top Layer And Track (51.584mm,32.976mm)(57.656mm,32.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U1-1(46.07mm,74.36mm) on Top Layer And Text "C30" (46.78mm,73.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-2(48.37mm,74.36mm) on Top Layer And Text "C29" (48.812mm,73.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad X1-2(27.776mm,49.843mm) on Top Layer And Track (27.268mm,48.143mm)(27.268mm,48.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad X1-2(27.776mm,49.843mm) on Top Layer And Track (27.268mm,51.265mm)(27.268mm,51.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
Rule Violations :436

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "C17" (7.839mm,41.919mm) on Top Overlay And Track (6.902mm,40.2mm)(8.522mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "C17" (7.839mm,41.919mm) on Top Overlay And Track (8.522mm,39.29mm)(8.522mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "C18" (15.138mm,41.919mm) on Top Overlay And Track (14.074mm,40.2mm)(15.694mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "C18" (15.138mm,41.919mm) on Top Overlay And Track (15.694mm,39.29mm)(15.694mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "C19" (22.311mm,41.919mm) on Top Overlay And Track (21.247mm,40.2mm)(22.867mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "C19" (22.311mm,41.919mm) on Top Overlay And Track (22.867mm,39.29mm)(22.867mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (29.357mm,42.046mm) on Top Overlay And Text "LED2" (31.479mm,42.134mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "C20" (29.357mm,42.046mm) on Top Overlay And Track (28.42mm,40.2mm)(30.04mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "C20" (29.357mm,42.046mm) on Top Overlay And Track (30.04mm,39.29mm)(30.04mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "C22" (36.529mm,42.046mm) on Top Overlay And Track (35.592mm,40.2mm)(37.212mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "C22" (36.529mm,42.046mm) on Top Overlay And Track (37.212mm,39.29mm)(37.212mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C23" (43.829mm,42.046mm) on Top Overlay And Text "LED5" (44.646mm,42.058mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "C23" (43.829mm,42.046mm) on Top Overlay And Track (42.765mm,40.2mm)(44.385mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "C23" (43.829mm,42.046mm) on Top Overlay And Track (44.385mm,39.29mm)(44.385mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C26" (50.874mm,42.046mm) on Top Overlay And Text "LED7" (53.458mm,41.983mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "C26" (50.874mm,42.046mm) on Top Overlay And Track (49.937mm,40.2mm)(51.557mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "C26" (50.874mm,42.046mm) on Top Overlay And Track (51.557mm,39.29mm)(51.557mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "C27" (58.174mm,42.046mm) on Top Overlay And Track (57.11mm,40.2mm)(58.73mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "C27" (58.174mm,42.046mm) on Top Overlay And Track (58.73mm,39.29mm)(58.73mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (26.915mm,42.323mm) on Top Overlay And Text "R20" (26.966mm,42.046mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "LED1" (26.915mm,42.323mm) on Top Overlay And Text "R6" (24.575mm,41.411mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "LED10" (46.295mm,89.043mm) on Top Overlay And Text "LED9" (49.245mm,89.043mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "LED2" (31.479mm,42.134mm) on Top Overlay And Text "R7" (31.747mm,41.411mm) on Top Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED3" (35.83mm,42.134mm) on Top Overlay And Text "R22" (34.138mm,42.046mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED4" (40.281mm,42.083mm) on Top Overlay And Text "R9" (38.92mm,41.411mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED6" (48.957mm,42.008mm) on Top Overlay And Text "R10" (46.175mm,42.032mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED6" (48.957mm,42.008mm) on Top Overlay And Text "R24" (48.483mm,42.046mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED7" (53.458mm,41.983mm) on Top Overlay And Text "R11" (53.392mm,41.792mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED8" (57.694mm,41.928mm) on Top Overlay And Text "R25" (55.783mm,42.046mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Text "R10" (46.175mm,42.032mm) on Top Overlay And Track (45.111mm,40.186mm)(46.731mm,40.186mm) on Top Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "R10" (46.175mm,42.032mm) on Top Overlay And Track (46.731mm,36.766mm)(46.731mm,40.186mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "R11" (53.392mm,41.792mm) on Top Overlay And Track (52.328mm,40.2mm)(53.948mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "R13" (19.793mm,41.919mm) on Top Overlay And Track (18.856mm,40.2mm)(20.476mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "R13" (19.793mm,41.919mm) on Top Overlay And Track (20.476mm,36.78mm)(20.476mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R15" (42.189mm,84.675mm) on Top Overlay And Track (42.36mm,84.64mm)(42.36mm,88.06mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R15" (42.189mm,84.675mm) on Top Overlay And Track (42.36mm,84.64mm)(43.98mm,84.64mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "R15" (42.189mm,84.675mm) on Top Overlay And Track (43.98mm,84.64mm)(43.98mm,88.06mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R2" (3.057mm,41.411mm) on Top Overlay And Track (2.12mm,40.2mm)(3.74mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "R2" (3.057mm,41.411mm) on Top Overlay And Track (3.74mm,36.78mm)(3.74mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "R20" (26.966mm,42.046mm) on Top Overlay And Track (26.029mm,40.2mm)(27.649mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R20" (26.966mm,42.046mm) on Top Overlay And Track (27.649mm,36.78mm)(27.649mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "R22" (34.138mm,42.046mm) on Top Overlay And Track (33.201mm,40.2mm)(34.821mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R22" (34.138mm,42.046mm) on Top Overlay And Track (34.821mm,36.78mm)(34.821mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "R23" (41.311mm,42.046mm) on Top Overlay And Track (40.374mm,40.2mm)(41.994mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R23" (41.311mm,42.046mm) on Top Overlay And Track (41.994mm,36.78mm)(41.994mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "R24" (48.483mm,42.046mm) on Top Overlay And Track (47.546mm,40.2mm)(49.166mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "R24" (48.483mm,42.046mm) on Top Overlay And Track (49.166mm,36.78mm)(49.166mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "R25" (55.783mm,42.046mm) on Top Overlay And Track (54.719mm,40.2mm)(56.339mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "R25" (55.783mm,42.046mm) on Top Overlay And Track (56.339mm,36.78mm)(56.339mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R3" (5.448mm,41.411mm) on Top Overlay And Track (4.511mm,40.2mm)(6.131mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "R3" (5.448mm,41.411mm) on Top Overlay And Track (6.131mm,36.78mm)(6.131mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "R4" (10.23mm,41.411mm) on Top Overlay And Track (10.913mm,36.78mm)(10.913mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R4" (10.23mm,41.411mm) on Top Overlay And Track (9.293mm,40.2mm)(10.913mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R5" (17.402mm,41.411mm) on Top Overlay And Track (16.465mm,40.2mm)(18.085mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "R5" (17.402mm,41.411mm) on Top Overlay And Track (18.085mm,36.78mm)(18.085mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R6" (24.575mm,41.411mm) on Top Overlay And Track (23.638mm,40.2mm)(25.258mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "R6" (24.575mm,41.411mm) on Top Overlay And Track (25.258mm,36.78mm)(25.258mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R7" (31.747mm,41.411mm) on Top Overlay And Track (30.81mm,40.2mm)(32.43mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "R7" (31.747mm,41.411mm) on Top Overlay And Track (32.43mm,36.78mm)(32.43mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R8" (12.62mm,41.411mm) on Top Overlay And Track (11.683mm,40.2mm)(13.303mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "R8" (12.62mm,41.411mm) on Top Overlay And Track (13.303mm,36.78mm)(13.303mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R9" (38.92mm,41.411mm) on Top Overlay And Track (37.983mm,40.2mm)(39.603mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "R9" (38.92mm,41.411mm) on Top Overlay And Track (39.603mm,36.78mm)(39.603mm,40.2mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
Rule Violations :63

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (40.058mm,80.494mm)(40.058mm,84.032mm) on Top Layer 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01