<def f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='66' ll='88'/>
<use f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='1233' c='_ZNK4llvm19TargetTransformInfo18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<use f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='1618' c='_ZN4llvm19TargetTransformInfo7Concept18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<use f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='2114' c='_ZN4llvm19TargetTransformInfo5Model18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<size>24</size>
<doc f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='65'>/// Information about a load/store intrinsic defined by the target.</doc>
<mbr r='llvm::MemIntrinsicInfo::PtrVal' o='0' t='llvm::Value *'/>
<mbr r='llvm::MemIntrinsicInfo::Ordering' o='64' t='llvm::AtomicOrdering'/>
<mbr r='llvm::MemIntrinsicInfo::MatchingId' o='96' t='unsigned short'/>
<mbr r='llvm::MemIntrinsicInfo::ReadMem' o='112' t='bool'/>
<mbr r='llvm::MemIntrinsicInfo::WriteMem' o='120' t='bool'/>
<mbr r='llvm::MemIntrinsicInfo::IsVolatile' o='128' t='bool'/>
<fun r='_ZNK4llvm16MemIntrinsicInfo11isUnorderedEv'/>
<use f='llvm/llvm/include/llvm/Analysis/TargetTransformInfoImpl.h' l='614' c='_ZNK4llvm27TargetTransformInfoImplBase18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Analysis/TargetTransformInfo.cpp' l='964' c='_ZNK4llvm19TargetTransformInfo18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.h' l='187' c='_ZN4llvm14AArch64TTIImpl18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='1005' c='_ZN4llvm14AArch64TTIImpl18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h' l='153' c='_ZNK4llvm10GCNTTIImpl18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='468' c='_ZNK4llvm10GCNTTIImpl18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetTransformInfo.h' l='71' c='_ZN4llvm10PPCTTIImpl18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp' l='1256' c='_ZN4llvm10PPCTTIImpl18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<size>24</size>
<use f='llvm/llvm/lib/Transforms/Scalar/EarlyCSE.cpp' l='778'/>
<size>24</size>
<use f='llvm/llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp' l='827' c='_ZL12isAddressUseRKN4llvm19TargetTransformInfoEPNS_11InstructionEPNS_5ValueE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp' l='879' c='_ZL13getAccessTypeRKN4llvm19TargetTransformInfoEPNS_11InstructionEPNS_5ValueE'/>
<size>24</size>
