<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll2" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2017 04 09 21:04:47.982" version="5.8" type="Module" synthesis="lse" source_format="Verilog">
  <Package>
		<File name="pll2.lpc" type="lpc" modified="2017 04 09 21:04:41.729"/>
		<File name="pll2.v" type="top_level_verilog" modified="2017 04 09 21:04:41.990"/>
		<File name="pll2_tmpl.v" type="template_verilog" modified="2017 04 09 21:04:41.993"/>
  </Package>
</DiamondModule>
