
SRAD_Telemetry.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d7c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08009f1c  08009f1c  0000af1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a028  0800a028  0000c14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a028  0800a028  0000b028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a030  0800a030  0000c14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a030  0800a030  0000b030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a034  0800a034  0000b034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800a038  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ec4  2000014c  0800a184  0000c14c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002010  0800a184  0000d010  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c14c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b47  00000000  00000000  0000c17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000391c  00000000  00000000  00023cc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001318  00000000  00000000  000275e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e76  00000000  00000000  000288f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cf0  00000000  00000000  0002976e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000171c5  00000000  00000000  0004145e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fae3  00000000  00000000  00058623  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e8106  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005404  00000000  00000000  000e814c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000ed550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000014c 	.word	0x2000014c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009f04 	.word	0x08009f04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000150 	.word	0x20000150
 80001dc:	08009f04 	.word	0x08009f04

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <debugPrintf>:




// This function takes a C-string, calculates its length, and sends it via CDC
void debugPrintf(const char* format, ...) {
 8000580:	b40f      	push	{r0, r1, r2, r3}
 8000582:	b580      	push	{r7, lr}
 8000584:	b082      	sub	sp, #8
 8000586:	af00      	add	r7, sp, #0


	static char debugBuffer[DEBUG_BUFFER_SIZE];
    va_list args;
    va_start(args, format);
 8000588:	f107 0314 	add.w	r3, r7, #20
 800058c:	607b      	str	r3, [r7, #4]

    // vsnprintf writes to debugBuffer, up to its size, including null terminator
    vsnprintf(debugBuffer, DEBUG_BUFFER_SIZE, format, args);
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	693a      	ldr	r2, [r7, #16]
 8000592:	2180      	movs	r1, #128	@ 0x80
 8000594:	4809      	ldr	r0, [pc, #36]	@ (80005bc <debugPrintf+0x3c>)
 8000596:	f009 f827 	bl	80095e8 <vsniprintf>

    va_end(args);

    // Now send the buffer over USB CDC
    CDC_Transmit_FS((uint8_t*)debugBuffer, (uint16_t)strlen(debugBuffer));
 800059a:	4808      	ldr	r0, [pc, #32]	@ (80005bc <debugPrintf+0x3c>)
 800059c:	f7ff fe20 	bl	80001e0 <strlen>
 80005a0:	4603      	mov	r3, r0
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	4619      	mov	r1, r3
 80005a6:	4805      	ldr	r0, [pc, #20]	@ (80005bc <debugPrintf+0x3c>)
 80005a8:	f008 fba0 	bl	8008cec <CDC_Transmit_FS>
}
 80005ac:	bf00      	nop
 80005ae:	3708      	adds	r7, #8
 80005b0:	46bd      	mov	sp, r7
 80005b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005b6:	b004      	add	sp, #16
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	2000025c 	.word	0x2000025c

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b5b0      	push	{r4, r5, r7, lr}
 80005c2:	b098      	sub	sp, #96	@ 0x60
 80005c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
//e22 stm32 context and param struct
 e22trans transmitter = {
 80005c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000670 <main+0xb0>)
 80005c8:	f107 0420 	add.w	r4, r7, #32
 80005cc:	461d      	mov	r5, r3
 80005ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005da:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80005de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f000 ffb3 	bl	800154c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f84f 	bl	8000688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ea:	f000 f919 	bl	8000820 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80005ee:	f008 fabf 	bl	8008b70 <MX_USB_DEVICE_Init>
  MX_USART2_UART_Init();
 80005f2:	f000 f8eb 	bl	80007cc <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80005f6:	f000 f8b3 	bl	8000760 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart2, gpsBuff, sizeof(gpsBuff));
 80005fa:	2252      	movs	r2, #82	@ 0x52
 80005fc:	491d      	ldr	r1, [pc, #116]	@ (8000674 <main+0xb4>)
 80005fe:	481e      	ldr	r0, [pc, #120]	@ (8000678 <main+0xb8>)
 8000600:	f004 f878 	bl	80046f4 <HAL_UART_Receive_IT>


  sx126x_init(&transmitter);
 8000604:	f107 0320 	add.w	r3, r7, #32
 8000608:	4618      	mov	r0, r3
 800060a:	f000 f9a1 	bl	8000950 <sx126x_init>


  uint8_t msg[11] = "-123456789";
 800060e:	4a1b      	ldr	r2, [pc, #108]	@ (800067c <main+0xbc>)
 8000610:	f107 0314 	add.w	r3, r7, #20
 8000614:	ca07      	ldmia	r2, {r0, r1, r2}
 8000616:	c303      	stmia	r3!, {r0, r1}
 8000618:	801a      	strh	r2, [r3, #0]
 800061a:	3302      	adds	r3, #2
 800061c:	0c12      	lsrs	r2, r2, #16
 800061e:	701a      	strb	r2, [r3, #0]
  while (1)
  {



	  debugPrintf("Writing to Buffer :...\r\n\n\n");
 8000620:	4817      	ldr	r0, [pc, #92]	@ (8000680 <main+0xc0>)
 8000622:	f7ff ffad 	bl	8000580 <debugPrintf>
	  sx126x_write_buffer(&transmitter, 6 , msg, 10);
 8000626:	f107 0214 	add.w	r2, r7, #20
 800062a:	f107 0020 	add.w	r0, r7, #32
 800062e:	230a      	movs	r3, #10
 8000630:	2106      	movs	r1, #6
 8000632:	f000 fbe6 	bl	8000e02 <sx126x_write_buffer>
	  HAL_Delay(1000);
 8000636:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800063a:	f000 fff9 	bl	8001630 <HAL_Delay>

	  sx126x_read_buffer(&transmitter, 0, transmitterRx, 17);
 800063e:	463a      	mov	r2, r7
 8000640:	f107 0020 	add.w	r0, r7, #32
 8000644:	2311      	movs	r3, #17
 8000646:	2100      	movs	r1, #0
 8000648:	f000 fbf8 	bl	8000e3c <sx126x_read_buffer>
	  debugPrintf("Buffer: %s \r\n\n\n",transmitterRx);
 800064c:	463b      	mov	r3, r7
 800064e:	4619      	mov	r1, r3
 8000650:	480c      	ldr	r0, [pc, #48]	@ (8000684 <main+0xc4>)
 8000652:	f7ff ff95 	bl	8000580 <debugPrintf>
	  sx126x_clear_irq_status( &transmitter, 0x01);
 8000656:	f107 0320 	add.w	r3, r7, #32
 800065a:	2101      	movs	r1, #1
 800065c:	4618      	mov	r0, r3
 800065e:	f000 fc49 	bl	8000ef4 <sx126x_clear_irq_status>
	  //sx126x_set_tx(&transmitter, 1000);
	  HAL_Delay(1000);
 8000662:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000666:	f000 ffe3 	bl	8001630 <HAL_Delay>
	  debugPrintf("Writing to Buffer :...\r\n\n\n");
 800066a:	bf00      	nop
 800066c:	e7d8      	b.n	8000620 <main+0x60>
 800066e:	bf00      	nop
 8000670:	08009f48 	.word	0x08009f48
 8000674:	20000208 	.word	0x20000208
 8000678:	200001c0 	.word	0x200001c0
 800067c:	08009f88 	.word	0x08009f88
 8000680:	08009f1c 	.word	0x08009f1c
 8000684:	08009f38 	.word	0x08009f38

08000688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b094      	sub	sp, #80	@ 0x50
 800068c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068e:	f107 0320 	add.w	r3, r7, #32
 8000692:	2230      	movs	r2, #48	@ 0x30
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f008 ffb4 	bl	8009604 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]
 80006a8:	60da      	str	r2, [r3, #12]
 80006aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ac:	2300      	movs	r3, #0
 80006ae:	60bb      	str	r3, [r7, #8]
 80006b0:	4b29      	ldr	r3, [pc, #164]	@ (8000758 <SystemClock_Config+0xd0>)
 80006b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b4:	4a28      	ldr	r2, [pc, #160]	@ (8000758 <SystemClock_Config+0xd0>)
 80006b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80006bc:	4b26      	ldr	r3, [pc, #152]	@ (8000758 <SystemClock_Config+0xd0>)
 80006be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c8:	2300      	movs	r3, #0
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	4b23      	ldr	r3, [pc, #140]	@ (800075c <SystemClock_Config+0xd4>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a22      	ldr	r2, [pc, #136]	@ (800075c <SystemClock_Config+0xd4>)
 80006d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006d6:	6013      	str	r3, [r2, #0]
 80006d8:	4b20      	ldr	r3, [pc, #128]	@ (800075c <SystemClock_Config+0xd4>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80006e4:	2303      	movs	r3, #3
 80006e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ee:	2301      	movs	r3, #1
 80006f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f2:	2310      	movs	r3, #16
 80006f4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f6:	2302      	movs	r3, #2
 80006f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000700:	2319      	movs	r3, #25
 8000702:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000704:	23c0      	movs	r3, #192	@ 0xc0
 8000706:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000708:	2302      	movs	r3, #2
 800070a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800070c:	2304      	movs	r3, #4
 800070e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000710:	f107 0320 	add.w	r3, r7, #32
 8000714:	4618      	mov	r0, r3
 8000716:	f002 fd73 	bl	8003200 <HAL_RCC_OscConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000720:	f000 f9aa 	bl	8000a78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000724:	230f      	movs	r3, #15
 8000726:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000730:	2300      	movs	r3, #0
 8000732:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000734:	2300      	movs	r3, #0
 8000736:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000738:	f107 030c 	add.w	r3, r7, #12
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f002 ffd6 	bl	80036f0 <HAL_RCC_ClockConfig>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800074a:	f000 f995 	bl	8000a78 <Error_Handler>
  }
}
 800074e:	bf00      	nop
 8000750:	3750      	adds	r7, #80	@ 0x50
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000764:	4b17      	ldr	r3, [pc, #92]	@ (80007c4 <MX_SPI1_Init+0x64>)
 8000766:	4a18      	ldr	r2, [pc, #96]	@ (80007c8 <MX_SPI1_Init+0x68>)
 8000768:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800076a:	4b16      	ldr	r3, [pc, #88]	@ (80007c4 <MX_SPI1_Init+0x64>)
 800076c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000770:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000772:	4b14      	ldr	r3, [pc, #80]	@ (80007c4 <MX_SPI1_Init+0x64>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000778:	4b12      	ldr	r3, [pc, #72]	@ (80007c4 <MX_SPI1_Init+0x64>)
 800077a:	2200      	movs	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800077e:	4b11      	ldr	r3, [pc, #68]	@ (80007c4 <MX_SPI1_Init+0x64>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000784:	4b0f      	ldr	r3, [pc, #60]	@ (80007c4 <MX_SPI1_Init+0x64>)
 8000786:	2200      	movs	r2, #0
 8000788:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800078a:	4b0e      	ldr	r3, [pc, #56]	@ (80007c4 <MX_SPI1_Init+0x64>)
 800078c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000790:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000792:	4b0c      	ldr	r3, [pc, #48]	@ (80007c4 <MX_SPI1_Init+0x64>)
 8000794:	2200      	movs	r2, #0
 8000796:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000798:	4b0a      	ldr	r3, [pc, #40]	@ (80007c4 <MX_SPI1_Init+0x64>)
 800079a:	2200      	movs	r2, #0
 800079c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800079e:	4b09      	ldr	r3, [pc, #36]	@ (80007c4 <MX_SPI1_Init+0x64>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007a4:	4b07      	ldr	r3, [pc, #28]	@ (80007c4 <MX_SPI1_Init+0x64>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <MX_SPI1_Init+0x64>)
 80007ac:	220a      	movs	r2, #10
 80007ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007b0:	4804      	ldr	r0, [pc, #16]	@ (80007c4 <MX_SPI1_Init+0x64>)
 80007b2:	f003 f97d 	bl	8003ab0 <HAL_SPI_Init>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007bc:	f000 f95c 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007c0:	bf00      	nop
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	20000168 	.word	0x20000168
 80007c8:	40013000 	.word	0x40013000

080007cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007d0:	4b11      	ldr	r3, [pc, #68]	@ (8000818 <MX_USART2_UART_Init+0x4c>)
 80007d2:	4a12      	ldr	r2, [pc, #72]	@ (800081c <MX_USART2_UART_Init+0x50>)
 80007d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80007d6:	4b10      	ldr	r3, [pc, #64]	@ (8000818 <MX_USART2_UART_Init+0x4c>)
 80007d8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80007dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007de:	4b0e      	ldr	r3, [pc, #56]	@ (8000818 <MX_USART2_UART_Init+0x4c>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000818 <MX_USART2_UART_Init+0x4c>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000818 <MX_USART2_UART_Init+0x4c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007f0:	4b09      	ldr	r3, [pc, #36]	@ (8000818 <MX_USART2_UART_Init+0x4c>)
 80007f2:	220c      	movs	r2, #12
 80007f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f6:	4b08      	ldr	r3, [pc, #32]	@ (8000818 <MX_USART2_UART_Init+0x4c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007fc:	4b06      	ldr	r3, [pc, #24]	@ (8000818 <MX_USART2_UART_Init+0x4c>)
 80007fe:	2200      	movs	r2, #0
 8000800:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000802:	4805      	ldr	r0, [pc, #20]	@ (8000818 <MX_USART2_UART_Init+0x4c>)
 8000804:	f003 ff26 	bl	8004654 <HAL_UART_Init>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800080e:	f000 f933 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000812:	bf00      	nop
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	200001c0 	.word	0x200001c0
 800081c:	40004400 	.word	0x40004400

08000820 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b08a      	sub	sp, #40	@ 0x28
 8000824:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000826:	f107 0314 	add.w	r3, r7, #20
 800082a:	2200      	movs	r2, #0
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	605a      	str	r2, [r3, #4]
 8000830:	609a      	str	r2, [r3, #8]
 8000832:	60da      	str	r2, [r3, #12]
 8000834:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	4b42      	ldr	r3, [pc, #264]	@ (8000944 <MX_GPIO_Init+0x124>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a41      	ldr	r2, [pc, #260]	@ (8000944 <MX_GPIO_Init+0x124>)
 8000840:	f043 0304 	orr.w	r3, r3, #4
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b3f      	ldr	r3, [pc, #252]	@ (8000944 <MX_GPIO_Init+0x124>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0304 	and.w	r3, r3, #4
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	4b3b      	ldr	r3, [pc, #236]	@ (8000944 <MX_GPIO_Init+0x124>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a3a      	ldr	r2, [pc, #232]	@ (8000944 <MX_GPIO_Init+0x124>)
 800085c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30
 8000862:	4b38      	ldr	r3, [pc, #224]	@ (8000944 <MX_GPIO_Init+0x124>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	4b34      	ldr	r3, [pc, #208]	@ (8000944 <MX_GPIO_Init+0x124>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a33      	ldr	r2, [pc, #204]	@ (8000944 <MX_GPIO_Init+0x124>)
 8000878:	f043 0301 	orr.w	r3, r3, #1
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b31      	ldr	r3, [pc, #196]	@ (8000944 <MX_GPIO_Init+0x124>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0301 	and.w	r3, r3, #1
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	4b2d      	ldr	r3, [pc, #180]	@ (8000944 <MX_GPIO_Init+0x124>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	4a2c      	ldr	r2, [pc, #176]	@ (8000944 <MX_GPIO_Init+0x124>)
 8000894:	f043 0302 	orr.w	r3, r3, #2
 8000898:	6313      	str	r3, [r2, #48]	@ 0x30
 800089a:	4b2a      	ldr	r3, [pc, #168]	@ (8000944 <MX_GPIO_Init+0x124>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	f003 0302 	and.w	r3, r3, #2
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008ac:	4826      	ldr	r0, [pc, #152]	@ (8000948 <MX_GPIO_Init+0x128>)
 80008ae:	f001 fa23 	bl	8001cf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2180      	movs	r1, #128	@ 0x80
 80008b6:	4825      	ldr	r0, [pc, #148]	@ (800094c <MX_GPIO_Init+0x12c>)
 80008b8:	f001 fa1e 	bl	8001cf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80008bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c2:	2301      	movs	r3, #1
 80008c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	2300      	movs	r3, #0
 80008cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ce:	f107 0314 	add.w	r3, r7, #20
 80008d2:	4619      	mov	r1, r3
 80008d4:	481c      	ldr	r0, [pc, #112]	@ (8000948 <MX_GPIO_Init+0x128>)
 80008d6:	f001 f873 	bl	80019c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80008da:	2340      	movs	r3, #64	@ 0x40
 80008dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008de:	2300      	movs	r3, #0
 80008e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	4619      	mov	r1, r3
 80008ec:	4817      	ldr	r0, [pc, #92]	@ (800094c <MX_GPIO_Init+0x12c>)
 80008ee:	f001 f867 	bl	80019c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80008f2:	2380      	movs	r3, #128	@ 0x80
 80008f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f6:	2301      	movs	r3, #1
 80008f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	4619      	mov	r1, r3
 8000908:	4810      	ldr	r0, [pc, #64]	@ (800094c <MX_GPIO_Init+0x12c>)
 800090a:	f001 f859 	bl	80019c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800090e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000914:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000918:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800091e:	f107 0314 	add.w	r3, r7, #20
 8000922:	4619      	mov	r1, r3
 8000924:	4809      	ldr	r0, [pc, #36]	@ (800094c <MX_GPIO_Init+0x12c>)
 8000926:	f001 f84b 	bl	80019c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800092a:	2200      	movs	r2, #0
 800092c:	2100      	movs	r1, #0
 800092e:	2017      	movs	r0, #23
 8000930:	f000 ff7d 	bl	800182e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000934:	2017      	movs	r0, #23
 8000936:	f000 ff96 	bl	8001866 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 800093a:	bf00      	nop
 800093c:	3728      	adds	r7, #40	@ 0x28
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40023800 	.word	0x40023800
 8000948:	40020000 	.word	0x40020000
 800094c:	40020400 	.word	0x40020400

08000950 <sx126x_init>:
 *
 * @param transmitter Pointer to an e22trans structure containing
 *                    hardware configuration and LoRa settings.
 */

void sx126x_init(e22trans *transmitter){
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af02      	add	r7, sp, #8
 8000956:	6078      	str	r0, [r7, #4]
// Follows sequence of operations laid out it SX126X data sheet
// for basic TX operation

	// Get pointer to hardware-specific context
	sx126x_context* stm32Context = &transmitter->hardwareConfig;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	60fb      	str	r3, [r7, #12]

	// Reset Transmitter (Reset is active Low)
	sx126x_hal_reset(stm32Context);
 800095c:	68f8      	ldr	r0, [r7, #12]
 800095e:	f000 fd3a 	bl	80013d6 <sx126x_hal_reset>

	// Wake up the transceiver (required after reset or sleep)
	sx126x_hal_wakeup(stm32Context);
 8000962:	68f8      	ldr	r0, [r7, #12]
 8000964:	f000 fd55 	bl	8001412 <sx126x_hal_wakeup>

	// Enter standby mode using internal RC oscillator (fast startup)
	sx126x_set_standby(stm32Context,SX126X_STANDBY_CFG_RC);
 8000968:	2100      	movs	r1, #0
 800096a:	68f8      	ldr	r0, [r7, #12]
 800096c:	f000 f998 	bl	8000ca0 <sx126x_set_standby>

	//Configures DIO3 to supply power to an external TCXO (Temperature Compensated Crystal Oscillator)
	//Output 1.8V as stated in E22 datasheet, could be 3.3V as shown in their screen capture.
	sx126x_set_dio3_as_tcxo_ctrl(stm32Context,SX126X_TCXO_CTRL_3_3V ,320);
 8000970:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000974:	2107      	movs	r1, #7
 8000976:	68f8      	ldr	r0, [r7, #12]
 8000978:	f000 fada 	bl	8000f30 <sx126x_set_dio3_as_tcxo_ctrl>

	//Calibrate all blocks (mask 0xFF enables full calibration: ADC, PLL, etc.)
	sx126x_cal(stm32Context,0xFF);
 800097c:	21ff      	movs	r1, #255	@ 0xff
 800097e:	68f8      	ldr	r0, [r7, #12]
 8000980:	f000 f9be 	bl	8000d00 <sx126x_cal>

	//Set regulator mode to use DC-DC for power saving
	sx126x_set_reg_mode(stm32Context,SX126X_REG_MODE_LDO);
 8000984:	2100      	movs	r1, #0
 8000986:	68f8      	ldr	r0, [r7, #12]
 8000988:	f000 f9a2 	bl	8000cd0 <sx126x_set_reg_mode>

	//Set packet type to LoRa (alternatively FSK)
	sx126x_set_pkt_type(stm32Context,SX126X_PKT_TYPE_LORA );
 800098c:	2101      	movs	r1, #1
 800098e:	68f8      	ldr	r0, [r7, #12]
 8000990:	f000 fb28 	bl	8000fe4 <sx126x_set_pkt_type>

	//Configure LoRa modulation parameters (e.g., spreading factor, bandwidth, coding rate)
	sx126x_set_lora_mod_params(stm32Context,&transmitter->loraParams);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	3324      	adds	r3, #36	@ 0x24
 8000998:	4619      	mov	r1, r3
 800099a:	68f8      	ldr	r0, [r7, #12]
 800099c:	f000 fb56 	bl	800104c <sx126x_set_lora_mod_params>

	//Configure LoRa packet parameters (e.g., preamble length, payload length, CRC, header type)
	sx126x_set_lora_pkt_params(stm32Context,&transmitter->pktParams);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	3328      	adds	r3, #40	@ 0x28
 80009a4:	4619      	mov	r1, r3
 80009a6:	68f8      	ldr	r0, [r7, #12]
 80009a8:	f000 fb82 	bl	80010b0 <sx126x_set_lora_pkt_params>

	//Set LoRa sync word (0x12 is a public LoRa network sync word)
	sx126x_set_lora_sync_word(stm32Context, 0x12);
 80009ac:	2112      	movs	r1, #18
 80009ae:	68f8      	ldr	r0, [r7, #12]
 80009b0:	f000 fc22 	bl	80011f8 <sx126x_set_lora_sync_word>

	//Set RF frequency
	sx126x_set_rf_freq(stm32Context,transmitter->frequency);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009b8:	4619      	mov	r1, r3
 80009ba:	68f8      	ldr	r0, [r7, #12]
 80009bc:	f000 fadc 	bl	8000f78 <sx126x_set_rf_freq>

	//Configure PA (Power Amplifier) parameters (e.g., PA duty cycle, HP/LP selection)
	sx126x_set_pa_cfg(stm32Context, &transmitter->paParams);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	332e      	adds	r3, #46	@ 0x2e
 80009c4:	4619      	mov	r1, r3
 80009c6:	68f8      	ldr	r0, [r7, #12]
 80009c8:	f000 f9b2 	bl	8000d30 <sx126x_set_pa_cfg>

	//Set TX output power and ramp time (PWR_DBM is a predefined dBm value, ramp in 40 µs)
	sx126x_set_tx_params(stm32Context,transmitter->paPower,SX126X_RAMP_40_US);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80009d2:	b25b      	sxtb	r3, r3
 80009d4:	2202      	movs	r2, #2
 80009d6:	4619      	mov	r1, r3
 80009d8:	68f8      	ldr	r0, [r7, #12]
 80009da:	f000 fb1b 	bl	8001014 <sx126x_set_tx_params>

	//Set base addresses for TX and RX buffers (TX: 0x00, RX: 0xFF, unused here)
	sx126x_set_buffer_base_address(stm32Context,0x00,0x00);
 80009de:	2200      	movs	r2, #0
 80009e0:	2100      	movs	r1, #0
 80009e2:	68f8      	ldr	r0, [r7, #12]
 80009e4:	f000 fbc6 	bl	8001174 <sx126x_set_buffer_base_address>


	//Configure DIO1 to raise an interrupt on TX done
	uint8_t irqMask  = 0x01;	// IRQ for TX done
 80009e8:	2301      	movs	r3, #1
 80009ea:	72fb      	strb	r3, [r7, #11]
	uint8_t dio1Mask = 0x01;	// Map TX done to DIO1
 80009ec:	2301      	movs	r3, #1
 80009ee:	72bb      	strb	r3, [r7, #10]
	uint8_t dio2Mask = 0x00;
 80009f0:	2300      	movs	r3, #0
 80009f2:	727b      	strb	r3, [r7, #9]
	uint8_t dio3Mask = 0x00;
 80009f4:	2300      	movs	r3, #0
 80009f6:	723b      	strb	r3, [r7, #8]

	//Set DIO 1 for tx_done interrupt
	sx126x_set_dio_irq_params(stm32Context, irqMask , dio1Mask, dio2Mask, dio3Mask);
 80009f8:	7afb      	ldrb	r3, [r7, #11]
 80009fa:	b299      	uxth	r1, r3
 80009fc:	7abb      	ldrb	r3, [r7, #10]
 80009fe:	b29a      	uxth	r2, r3
 8000a00:	7a7b      	ldrb	r3, [r7, #9]
 8000a02:	b298      	uxth	r0, r3
 8000a04:	7a3b      	ldrb	r3, [r7, #8]
 8000a06:	b29b      	uxth	r3, r3
 8000a08:	9300      	str	r3, [sp, #0]
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	68f8      	ldr	r0, [r7, #12]
 8000a0e:	f000 fa34 	bl	8000e7a <sx126x_set_dio_irq_params>


	// Optional: preload call sign or header into buffer
	sx126x_write_buffer(stm32Context,0x00,transmitter->callSign,6);
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8000a18:	2306      	movs	r3, #6
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	68f8      	ldr	r0, [r7, #12]
 8000a1e:	f000 f9f0 	bl	8000e02 <sx126x_write_buffer>

}
 8000a22:	bf00      	nop
 8000a24:	3710      	adds	r7, #16
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
	...

08000a2c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_8){
 8000a36:	88fb      	ldrh	r3, [r7, #6]
 8000a38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a3c:	d102      	bne.n	8000a44 <HAL_GPIO_EXTI_Callback+0x18>
       txDone = true; //set transmission flag
 8000a3e:	4b04      	ldr	r3, [pc, #16]	@ (8000a50 <HAL_GPIO_EXTI_Callback+0x24>)
 8000a40:	2201      	movs	r2, #1
 8000a42:	701a      	strb	r2, [r3, #0]
    }

}
 8000a44:	bf00      	nop
 8000a46:	370c      	adds	r7, #12
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr
 8000a50:	2000025a 	.word	0x2000025a

08000a54 <HAL_UART_RxCpltCallback>:

}


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]

	HAL_UART_Receive_IT(&huart2, gpsBuff, sizeof(gpsBuff));
 8000a5c:	2252      	movs	r2, #82	@ 0x52
 8000a5e:	4904      	ldr	r1, [pc, #16]	@ (8000a70 <HAL_UART_RxCpltCallback+0x1c>)
 8000a60:	4804      	ldr	r0, [pc, #16]	@ (8000a74 <HAL_UART_RxCpltCallback+0x20>)
 8000a62:	f003 fe47 	bl	80046f4 <HAL_UART_Receive_IT>

}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000208 	.word	0x20000208
 8000a74:	200001c0 	.word	0x200001c0

08000a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a7c:	b672      	cpsid	i
}
 8000a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <Error_Handler+0x8>

08000a84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b083      	sub	sp, #12
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	4b10      	ldr	r3, [pc, #64]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a92:	4a0f      	ldr	r2, [pc, #60]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000a94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a98:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	603b      	str	r3, [r7, #0]
 8000aaa:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aae:	4a08      	ldr	r2, [pc, #32]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab6:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ac2:	bf00      	nop
 8000ac4:	370c      	adds	r7, #12
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	40023800 	.word	0x40023800

08000ad4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08a      	sub	sp, #40	@ 0x28
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a19      	ldr	r2, [pc, #100]	@ (8000b58 <HAL_SPI_MspInit+0x84>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d12b      	bne.n	8000b4e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	4b18      	ldr	r3, [pc, #96]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000afe:	4a17      	ldr	r2, [pc, #92]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b06:	4b15      	ldr	r3, [pc, #84]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b0e:	613b      	str	r3, [r7, #16]
 8000b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	4a10      	ldr	r2, [pc, #64]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b1c:	f043 0302 	orr.w	r3, r3, #2
 8000b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b22:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	f003 0302 	and.w	r3, r3, #2
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000b2e:	2338      	movs	r3, #56	@ 0x38
 8000b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b32:	2302      	movs	r3, #2
 8000b34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	2300      	movs	r3, #0
 8000b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b3e:	2305      	movs	r3, #5
 8000b40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b42:	f107 0314 	add.w	r3, r7, #20
 8000b46:	4619      	mov	r1, r3
 8000b48:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <HAL_SPI_MspInit+0x8c>)
 8000b4a:	f000 ff39 	bl	80019c0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000b4e:	bf00      	nop
 8000b50:	3728      	adds	r7, #40	@ 0x28
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40013000 	.word	0x40013000
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	40020400 	.word	0x40020400

08000b64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b08a      	sub	sp, #40	@ 0x28
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6c:	f107 0314 	add.w	r3, r7, #20
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a1d      	ldr	r2, [pc, #116]	@ (8000bf8 <HAL_UART_MspInit+0x94>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d133      	bne.n	8000bee <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	613b      	str	r3, [r7, #16]
 8000b8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bfc <HAL_UART_MspInit+0x98>)
 8000b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8e:	4a1b      	ldr	r2, [pc, #108]	@ (8000bfc <HAL_UART_MspInit+0x98>)
 8000b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b96:	4b19      	ldr	r3, [pc, #100]	@ (8000bfc <HAL_UART_MspInit+0x98>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
 8000ba6:	4b15      	ldr	r3, [pc, #84]	@ (8000bfc <HAL_UART_MspInit+0x98>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000baa:	4a14      	ldr	r2, [pc, #80]	@ (8000bfc <HAL_UART_MspInit+0x98>)
 8000bac:	f043 0301 	orr.w	r3, r3, #1
 8000bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bb2:	4b12      	ldr	r3, [pc, #72]	@ (8000bfc <HAL_UART_MspInit+0x98>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb6:	f003 0301 	and.w	r3, r3, #1
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bbe:	230c      	movs	r3, #12
 8000bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bca:	2303      	movs	r3, #3
 8000bcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bce:	2307      	movs	r3, #7
 8000bd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd2:	f107 0314 	add.w	r3, r7, #20
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4809      	ldr	r0, [pc, #36]	@ (8000c00 <HAL_UART_MspInit+0x9c>)
 8000bda:	f000 fef1 	bl	80019c0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000bde:	2200      	movs	r2, #0
 8000be0:	2100      	movs	r1, #0
 8000be2:	2026      	movs	r0, #38	@ 0x26
 8000be4:	f000 fe23 	bl	800182e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000be8:	2026      	movs	r0, #38	@ 0x26
 8000bea:	f000 fe3c 	bl	8001866 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000bee:	bf00      	nop
 8000bf0:	3728      	adds	r7, #40	@ 0x28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40004400 	.word	0x40004400
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020000 	.word	0x40020000

08000c04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <NMI_Handler+0x4>

08000c0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <HardFault_Handler+0x4>

08000c14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <MemManage_Handler+0x4>

08000c1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <BusFault_Handler+0x4>

08000c24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c28:	bf00      	nop
 8000c2a:	e7fd      	b.n	8000c28 <UsageFault_Handler+0x4>

08000c2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr

08000c3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c5a:	f000 fcc9 	bl	80015f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000c66:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000c6a:	f001 f85f 	bl	8001d2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
	...

08000c74 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	HAL_UART_IRQHandler(&huart2);
 8000c78:	4803      	ldr	r0, [pc, #12]	@ (8000c88 <USART2_IRQHandler+0x14>)
 8000c7a:	f003 fd61 	bl	8004740 <HAL_UART_IRQHandler>

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c7e:	4802      	ldr	r0, [pc, #8]	@ (8000c88 <USART2_IRQHandler+0x14>)
 8000c80:	f003 fd5e 	bl	8004740 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c84:	bf00      	nop
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	200001c0 	.word	0x200001c0

08000c8c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000c90:	4802      	ldr	r0, [pc, #8]	@ (8000c9c <OTG_FS_IRQHandler+0x10>)
 8000c92:	f001 f9a7 	bl	8001fe4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	200017c4 	.word	0x200017c4

08000ca0 <sx126x_set_standby>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_SLEEP, 0, 0 );
}

sx126x_status_t sx126x_set_standby( const void* context, const sx126x_standby_cfg_t cfg )
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af02      	add	r7, sp, #8
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	460b      	mov	r3, r1
 8000caa:	70fb      	strb	r3, [r7, #3]
    const uint8_t buf[SX126X_SIZE_SET_STANDBY] = {
 8000cac:	2380      	movs	r3, #128	@ 0x80
 8000cae:	733b      	strb	r3, [r7, #12]
 8000cb0:	78fb      	ldrb	r3, [r7, #3]
 8000cb2:	737b      	strb	r3, [r7, #13]
        SX126X_SET_STANDBY,
        ( uint8_t ) cfg,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_STANDBY, 0, 0 );
 8000cb4:	f107 010c 	add.w	r1, r7, #12
 8000cb8:	2300      	movs	r3, #0
 8000cba:	9300      	str	r3, [sp, #0]
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	2202      	movs	r2, #2
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f000 fb12 	bl	80012ea <sx126x_hal_write>
 8000cc6:	4603      	mov	r3, r0
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <sx126x_set_reg_mode>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_INFINITE_PREAMBLE, 0, 0 );
}

sx126x_status_t sx126x_set_reg_mode( const void* context, const sx126x_reg_mod_t mode )
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af02      	add	r7, sp, #8
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	460b      	mov	r3, r1
 8000cda:	70fb      	strb	r3, [r7, #3]
    const uint8_t buf[SX126X_SIZE_SET_REGULATOR_MODE] = {
 8000cdc:	2396      	movs	r3, #150	@ 0x96
 8000cde:	733b      	strb	r3, [r7, #12]
 8000ce0:	78fb      	ldrb	r3, [r7, #3]
 8000ce2:	737b      	strb	r3, [r7, #13]
        SX126X_SET_REGULATOR_MODE,
        ( uint8_t ) mode,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_REGULATOR_MODE, 0, 0 );
 8000ce4:	f107 010c 	add.w	r1, r7, #12
 8000ce8:	2300      	movs	r3, #0
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	2300      	movs	r3, #0
 8000cee:	2202      	movs	r2, #2
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f000 fafa 	bl	80012ea <sx126x_hal_write>
 8000cf6:	4603      	mov	r3, r0
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3710      	adds	r7, #16
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <sx126x_cal>:

sx126x_status_t sx126x_cal( const void* context, const sx126x_cal_mask_t param )
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af02      	add	r7, sp, #8
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	460b      	mov	r3, r1
 8000d0a:	70fb      	strb	r3, [r7, #3]
    const uint8_t buf[SX126X_SIZE_CALIBRATE] = {
 8000d0c:	2389      	movs	r3, #137	@ 0x89
 8000d0e:	733b      	strb	r3, [r7, #12]
 8000d10:	78fb      	ldrb	r3, [r7, #3]
 8000d12:	737b      	strb	r3, [r7, #13]
        SX126X_CALIBRATE,
        ( uint8_t ) param,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE, 0, 0 );
 8000d14:	f107 010c 	add.w	r1, r7, #12
 8000d18:	2300      	movs	r3, #0
 8000d1a:	9300      	str	r3, [sp, #0]
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	2202      	movs	r2, #2
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f000 fae2 	bl	80012ea <sx126x_hal_write>
 8000d26:	4603      	mov	r3, r0
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <sx126x_set_pa_cfg>:

    return sx126x_cal_img( context, freq1, freq2 );
}

sx126x_status_t sx126x_set_pa_cfg( const void* context, const sx126x_pa_cfg_params_t* params )
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af02      	add	r7, sp, #8
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 8000d3a:	2395      	movs	r3, #149	@ 0x95
 8000d3c:	723b      	strb	r3, [r7, #8]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	781b      	ldrb	r3, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 8000d42:	727b      	strb	r3, [r7, #9]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	785b      	ldrb	r3, [r3, #1]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 8000d48:	72bb      	strb	r3, [r7, #10]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	789b      	ldrb	r3, [r3, #2]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 8000d4e:	72fb      	strb	r3, [r7, #11]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	78db      	ldrb	r3, [r3, #3]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 8000d54:	733b      	strb	r3, [r7, #12]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PA_CFG, 0, 0 );
 8000d56:	f107 0108 	add.w	r1, r7, #8
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	9300      	str	r3, [sp, #0]
 8000d5e:	2300      	movs	r3, #0
 8000d60:	2205      	movs	r2, #5
 8000d62:	6878      	ldr	r0, [r7, #4]
 8000d64:	f000 fac1 	bl	80012ea <sx126x_hal_write>
 8000d68:	4603      	mov	r3, r0
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3710      	adds	r7, #16
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <sx126x_write_register>:
// Registers and buffer Access
//

sx126x_status_t sx126x_write_register( const void* context, const uint16_t address, const uint8_t* buffer,
                                       const uint8_t size )
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b088      	sub	sp, #32
 8000d76:	af02      	add	r7, sp, #8
 8000d78:	60f8      	str	r0, [r7, #12]
 8000d7a:	607a      	str	r2, [r7, #4]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	460b      	mov	r3, r1
 8000d80:	817b      	strh	r3, [r7, #10]
 8000d82:	4613      	mov	r3, r2
 8000d84:	727b      	strb	r3, [r7, #9]
    const uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = {
 8000d86:	230d      	movs	r3, #13
 8000d88:	753b      	strb	r3, [r7, #20]
        SX126X_WRITE_REGISTER,
        ( uint8_t )( address >> 8 ),
 8000d8a:	897b      	ldrh	r3, [r7, #10]
 8000d8c:	0a1b      	lsrs	r3, r3, #8
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = {
 8000d92:	757b      	strb	r3, [r7, #21]
        ( uint8_t )( address >> 0 ),
 8000d94:	897b      	ldrh	r3, [r7, #10]
 8000d96:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = {
 8000d98:	75bb      	strb	r3, [r7, #22]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_REGISTER, buffer, size );
 8000d9a:	7a7b      	ldrb	r3, [r7, #9]
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	f107 0114 	add.w	r1, r7, #20
 8000da2:	9300      	str	r3, [sp, #0]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2203      	movs	r2, #3
 8000da8:	68f8      	ldr	r0, [r7, #12]
 8000daa:	f000 fa9e 	bl	80012ea <sx126x_hal_write>
 8000dae:	4603      	mov	r3, r0
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	3718      	adds	r7, #24
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <sx126x_read_register>:

sx126x_status_t sx126x_read_register( const void* context, const uint16_t address, uint8_t* buffer, const uint8_t size )
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b088      	sub	sp, #32
 8000dbc:	af02      	add	r7, sp, #8
 8000dbe:	60f8      	str	r0, [r7, #12]
 8000dc0:	607a      	str	r2, [r7, #4]
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	817b      	strh	r3, [r7, #10]
 8000dc8:	4613      	mov	r3, r2
 8000dca:	727b      	strb	r3, [r7, #9]
    const uint8_t buf[SX126X_SIZE_READ_REGISTER] = {
 8000dcc:	231d      	movs	r3, #29
 8000dce:	753b      	strb	r3, [r7, #20]
        SX126X_READ_REGISTER,
        ( uint8_t )( address >> 8 ),
 8000dd0:	897b      	ldrh	r3, [r7, #10]
 8000dd2:	0a1b      	lsrs	r3, r3, #8
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_READ_REGISTER] = {
 8000dd8:	757b      	strb	r3, [r7, #21]
        ( uint8_t )( address >> 0 ),
 8000dda:	897b      	ldrh	r3, [r7, #10]
 8000ddc:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_READ_REGISTER] = {
 8000dde:	75bb      	strb	r3, [r7, #22]
 8000de0:	2300      	movs	r3, #0
 8000de2:	75fb      	strb	r3, [r7, #23]
        SX126X_NOP,
    };

    return ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_REGISTER, buffer, size );
 8000de4:	7a7b      	ldrb	r3, [r7, #9]
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	f107 0114 	add.w	r1, r7, #20
 8000dec:	9300      	str	r3, [sp, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2204      	movs	r2, #4
 8000df2:	68f8      	ldr	r0, [r7, #12]
 8000df4:	f000 fab4 	bl	8001360 <sx126x_hal_read>
 8000df8:	4603      	mov	r3, r0
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3718      	adds	r7, #24
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <sx126x_write_buffer>:

sx126x_status_t sx126x_write_buffer( const void* context, const uint8_t offset, const uint8_t* buffer,
                                     const uint8_t size )
{
 8000e02:	b580      	push	{r7, lr}
 8000e04:	b088      	sub	sp, #32
 8000e06:	af02      	add	r7, sp, #8
 8000e08:	60f8      	str	r0, [r7, #12]
 8000e0a:	607a      	str	r2, [r7, #4]
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	460b      	mov	r3, r1
 8000e10:	72fb      	strb	r3, [r7, #11]
 8000e12:	4613      	mov	r3, r2
 8000e14:	72bb      	strb	r3, [r7, #10]
    const uint8_t buf[SX126X_SIZE_WRITE_BUFFER] = {
 8000e16:	230e      	movs	r3, #14
 8000e18:	753b      	strb	r3, [r7, #20]
 8000e1a:	7afb      	ldrb	r3, [r7, #11]
 8000e1c:	757b      	strb	r3, [r7, #21]
        SX126X_WRITE_BUFFER,
        offset,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_BUFFER, buffer, size );
 8000e1e:	7abb      	ldrb	r3, [r7, #10]
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	f107 0114 	add.w	r1, r7, #20
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	68f8      	ldr	r0, [r7, #12]
 8000e2e:	f000 fa5c 	bl	80012ea <sx126x_hal_write>
 8000e32:	4603      	mov	r3, r0
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3718      	adds	r7, #24
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <sx126x_read_buffer>:

sx126x_status_t sx126x_read_buffer( const void* context, const uint8_t offset, uint8_t* buffer, const uint8_t size )
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b088      	sub	sp, #32
 8000e40:	af02      	add	r7, sp, #8
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	607a      	str	r2, [r7, #4]
 8000e46:	461a      	mov	r2, r3
 8000e48:	460b      	mov	r3, r1
 8000e4a:	72fb      	strb	r3, [r7, #11]
 8000e4c:	4613      	mov	r3, r2
 8000e4e:	72bb      	strb	r3, [r7, #10]
    const uint8_t buf[SX126X_SIZE_READ_BUFFER] = {
 8000e50:	231e      	movs	r3, #30
 8000e52:	753b      	strb	r3, [r7, #20]
 8000e54:	7afb      	ldrb	r3, [r7, #11]
 8000e56:	757b      	strb	r3, [r7, #21]
 8000e58:	2300      	movs	r3, #0
 8000e5a:	75bb      	strb	r3, [r7, #22]
        SX126X_READ_BUFFER,
        offset,
        SX126X_NOP,
    };

    return ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_BUFFER, buffer, size );
 8000e5c:	7abb      	ldrb	r3, [r7, #10]
 8000e5e:	b29b      	uxth	r3, r3
 8000e60:	f107 0114 	add.w	r1, r7, #20
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2203      	movs	r2, #3
 8000e6a:	68f8      	ldr	r0, [r7, #12]
 8000e6c:	f000 fa78 	bl	8001360 <sx126x_hal_read>
 8000e70:	4603      	mov	r3, r0
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3718      	adds	r7, #24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <sx126x_set_dio_irq_params>:
//
// DIO and IRQ Control Functions
//
sx126x_status_t sx126x_set_dio_irq_params( const void* context, const uint16_t irq_mask, const uint16_t dio1_mask,
                                           const uint16_t dio2_mask, const uint16_t dio3_mask )
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b08a      	sub	sp, #40	@ 0x28
 8000e7e:	af02      	add	r7, sp, #8
 8000e80:	60f8      	str	r0, [r7, #12]
 8000e82:	4608      	mov	r0, r1
 8000e84:	4611      	mov	r1, r2
 8000e86:	461a      	mov	r2, r3
 8000e88:	4603      	mov	r3, r0
 8000e8a:	817b      	strh	r3, [r7, #10]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	813b      	strh	r3, [r7, #8]
 8000e90:	4613      	mov	r3, r2
 8000e92:	80fb      	strh	r3, [r7, #6]
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000e94:	2308      	movs	r3, #8
 8000e96:	753b      	strb	r3, [r7, #20]
        SX126X_SET_DIO_IRQ_PARAMS,     ( uint8_t )( irq_mask >> 8 ),  ( uint8_t )( irq_mask >> 0 ),
 8000e98:	897b      	ldrh	r3, [r7, #10]
 8000e9a:	0a1b      	lsrs	r3, r3, #8
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000ea0:	757b      	strb	r3, [r7, #21]
        SX126X_SET_DIO_IRQ_PARAMS,     ( uint8_t )( irq_mask >> 8 ),  ( uint8_t )( irq_mask >> 0 ),
 8000ea2:	897b      	ldrh	r3, [r7, #10]
 8000ea4:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000ea6:	75bb      	strb	r3, [r7, #22]
        ( uint8_t )( dio1_mask >> 8 ), ( uint8_t )( dio1_mask >> 0 ), ( uint8_t )( dio2_mask >> 8 ),
 8000ea8:	893b      	ldrh	r3, [r7, #8]
 8000eaa:	0a1b      	lsrs	r3, r3, #8
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000eb0:	75fb      	strb	r3, [r7, #23]
        ( uint8_t )( dio1_mask >> 8 ), ( uint8_t )( dio1_mask >> 0 ), ( uint8_t )( dio2_mask >> 8 ),
 8000eb2:	893b      	ldrh	r3, [r7, #8]
 8000eb4:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000eb6:	763b      	strb	r3, [r7, #24]
        ( uint8_t )( dio1_mask >> 8 ), ( uint8_t )( dio1_mask >> 0 ), ( uint8_t )( dio2_mask >> 8 ),
 8000eb8:	88fb      	ldrh	r3, [r7, #6]
 8000eba:	0a1b      	lsrs	r3, r3, #8
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000ec0:	767b      	strb	r3, [r7, #25]
        ( uint8_t )( dio2_mask >> 0 ), ( uint8_t )( dio3_mask >> 8 ), ( uint8_t )( dio3_mask >> 0 ),
 8000ec2:	88fb      	ldrh	r3, [r7, #6]
 8000ec4:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000ec6:	76bb      	strb	r3, [r7, #26]
        ( uint8_t )( dio2_mask >> 0 ), ( uint8_t )( dio3_mask >> 8 ), ( uint8_t )( dio3_mask >> 0 ),
 8000ec8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000eca:	0a1b      	lsrs	r3, r3, #8
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000ed0:	76fb      	strb	r3, [r7, #27]
        ( uint8_t )( dio2_mask >> 0 ), ( uint8_t )( dio3_mask >> 8 ), ( uint8_t )( dio3_mask >> 0 ),
 8000ed2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000ed4:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000ed6:	773b      	strb	r3, [r7, #28]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO_IRQ_PARAMS, 0, 0 );
 8000ed8:	f107 0114 	add.w	r1, r7, #20
 8000edc:	2300      	movs	r3, #0
 8000ede:	9300      	str	r3, [sp, #0]
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	2209      	movs	r2, #9
 8000ee4:	68f8      	ldr	r0, [r7, #12]
 8000ee6:	f000 fa00 	bl	80012ea <sx126x_hal_write>
 8000eea:	4603      	mov	r3, r0
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3720      	adds	r7, #32
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <sx126x_clear_irq_status>:

    return status;
}

sx126x_status_t sx126x_clear_irq_status( const void* context, const sx126x_irq_mask_t irq_mask )
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af02      	add	r7, sp, #8
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	460b      	mov	r3, r1
 8000efe:	807b      	strh	r3, [r7, #2]
    const uint8_t buf[SX126X_SIZE_CLR_IRQ_STATUS] = {
 8000f00:	2302      	movs	r3, #2
 8000f02:	733b      	strb	r3, [r7, #12]
        SX126X_CLR_IRQ_STATUS,
        ( uint8_t )( irq_mask >> 8 ),
 8000f04:	887b      	ldrh	r3, [r7, #2]
 8000f06:	0a1b      	lsrs	r3, r3, #8
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_CLR_IRQ_STATUS] = {
 8000f0c:	737b      	strb	r3, [r7, #13]
        ( uint8_t )( irq_mask >> 0 ),
 8000f0e:	887b      	ldrh	r3, [r7, #2]
 8000f10:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_CLR_IRQ_STATUS] = {
 8000f12:	73bb      	strb	r3, [r7, #14]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CLR_IRQ_STATUS, 0, 0 );
 8000f14:	f107 010c 	add.w	r1, r7, #12
 8000f18:	2300      	movs	r3, #0
 8000f1a:	9300      	str	r3, [sp, #0]
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	2203      	movs	r2, #3
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f000 f9e2 	bl	80012ea <sx126x_hal_write>
 8000f26:	4603      	mov	r3, r0
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <sx126x_set_dio3_as_tcxo_ctrl>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL, 0, 0 );
}

sx126x_status_t sx126x_set_dio3_as_tcxo_ctrl( const void* context, const sx126x_tcxo_ctrl_voltages_t tcxo_voltage,
                                              const uint32_t timeout )
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b088      	sub	sp, #32
 8000f34:	af02      	add	r7, sp, #8
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	460b      	mov	r3, r1
 8000f3a:	607a      	str	r2, [r7, #4]
 8000f3c:	72fb      	strb	r3, [r7, #11]
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 8000f3e:	2397      	movs	r3, #151	@ 0x97
 8000f40:	743b      	strb	r3, [r7, #16]
 8000f42:	7afb      	ldrb	r3, [r7, #11]
 8000f44:	747b      	strb	r3, [r7, #17]
        SX126X_SET_DIO3_AS_TCXO_CTRL, ( uint8_t ) tcxo_voltage,    ( uint8_t )( timeout >> 16 ),
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	0c1b      	lsrs	r3, r3, #16
 8000f4a:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 8000f4c:	74bb      	strb	r3, [r7, #18]
        ( uint8_t )( timeout >> 8 ),  ( uint8_t )( timeout >> 0 ),
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	0a1b      	lsrs	r3, r3, #8
 8000f52:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 8000f54:	74fb      	strb	r3, [r7, #19]
        ( uint8_t )( timeout >> 8 ),  ( uint8_t )( timeout >> 0 ),
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 8000f5a:	753b      	strb	r3, [r7, #20]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL, 0, 0 );
 8000f5c:	f107 0110 	add.w	r1, r7, #16
 8000f60:	2300      	movs	r3, #0
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2300      	movs	r3, #0
 8000f66:	2205      	movs	r2, #5
 8000f68:	68f8      	ldr	r0, [r7, #12]
 8000f6a:	f000 f9be 	bl	80012ea <sx126x_hal_write>
 8000f6e:	4603      	mov	r3, r0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <sx126x_set_rf_freq>:
//
// RF Modulation and Packet-Related Functions
//

sx126x_status_t sx126x_set_rf_freq( const void* context, const uint32_t freq_in_hz )
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
    const uint32_t freq = sx126x_convert_freq_in_hz_to_pll_step( freq_in_hz );
 8000f82:	6838      	ldr	r0, [r7, #0]
 8000f84:	f000 f912 	bl	80011ac <sx126x_convert_freq_in_hz_to_pll_step>
 8000f88:	60f8      	str	r0, [r7, #12]

    return sx126x_set_rf_freq_in_pll_steps( context, freq );
 8000f8a:	68f9      	ldr	r1, [r7, #12]
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f000 f805 	bl	8000f9c <sx126x_set_rf_freq_in_pll_steps>
 8000f92:	4603      	mov	r3, r0
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <sx126x_set_rf_freq_in_pll_steps>:

sx126x_status_t sx126x_set_rf_freq_in_pll_steps( const void* context, const uint32_t freq )
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af02      	add	r7, sp, #8
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 8000fa6:	2386      	movs	r3, #134	@ 0x86
 8000fa8:	723b      	strb	r3, [r7, #8]
        SX126X_SET_RF_FREQUENCY,  ( uint8_t )( freq >> 24 ), ( uint8_t )( freq >> 16 ),
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	0e1b      	lsrs	r3, r3, #24
 8000fae:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 8000fb0:	727b      	strb	r3, [r7, #9]
        SX126X_SET_RF_FREQUENCY,  ( uint8_t )( freq >> 24 ), ( uint8_t )( freq >> 16 ),
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	0c1b      	lsrs	r3, r3, #16
 8000fb6:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 8000fb8:	72bb      	strb	r3, [r7, #10]
        ( uint8_t )( freq >> 8 ), ( uint8_t )( freq >> 0 ),
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	0a1b      	lsrs	r3, r3, #8
 8000fbe:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 8000fc0:	72fb      	strb	r3, [r7, #11]
        ( uint8_t )( freq >> 8 ), ( uint8_t )( freq >> 0 ),
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 8000fc6:	733b      	strb	r3, [r7, #12]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RF_FREQUENCY, 0, 0 );
 8000fc8:	f107 0108 	add.w	r1, r7, #8
 8000fcc:	2300      	movs	r3, #0
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	2205      	movs	r2, #5
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f000 f988 	bl	80012ea <sx126x_hal_write>
 8000fda:	4603      	mov	r3, r0
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <sx126x_set_pkt_type>:

sx126x_status_t sx126x_set_pkt_type( const void* context, const sx126x_pkt_type_t pkt_type )
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af02      	add	r7, sp, #8
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	460b      	mov	r3, r1
 8000fee:	70fb      	strb	r3, [r7, #3]
    const uint8_t buf[SX126X_SIZE_SET_PKT_TYPE] = {
 8000ff0:	238a      	movs	r3, #138	@ 0x8a
 8000ff2:	733b      	strb	r3, [r7, #12]
 8000ff4:	78fb      	ldrb	r3, [r7, #3]
 8000ff6:	737b      	strb	r3, [r7, #13]
        SX126X_SET_PKT_TYPE,
        ( uint8_t ) pkt_type,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_TYPE, 0, 0 );
 8000ff8:	f107 010c 	add.w	r1, r7, #12
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2300      	movs	r3, #0
 8001002:	2202      	movs	r2, #2
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f000 f970 	bl	80012ea <sx126x_hal_write>
 800100a:	4603      	mov	r3, r0
}
 800100c:	4618      	mov	r0, r3
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <sx126x_set_tx_params>:

    return ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_GET_PKT_TYPE, ( uint8_t* ) pkt_type, 1 );
}

sx126x_status_t sx126x_set_tx_params( const void* context, const int8_t pwr_in_dbm, const sx126x_ramp_time_t ramp_time )
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af02      	add	r7, sp, #8
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	70fb      	strb	r3, [r7, #3]
 8001020:	4613      	mov	r3, r2
 8001022:	70bb      	strb	r3, [r7, #2]
    const uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = {
 8001024:	238e      	movs	r3, #142	@ 0x8e
 8001026:	733b      	strb	r3, [r7, #12]
        SX126X_SET_TX_PARAMS,
        ( uint8_t ) pwr_in_dbm,
 8001028:	78fb      	ldrb	r3, [r7, #3]
    const uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = {
 800102a:	737b      	strb	r3, [r7, #13]
 800102c:	78bb      	ldrb	r3, [r7, #2]
 800102e:	73bb      	strb	r3, [r7, #14]
        ( uint8_t ) ramp_time,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_PARAMS, 0, 0 );
 8001030:	f107 010c 	add.w	r1, r7, #12
 8001034:	2300      	movs	r3, #0
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	2300      	movs	r3, #0
 800103a:	2203      	movs	r2, #3
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f000 f954 	bl	80012ea <sx126x_hal_write>
 8001042:	4603      	mov	r3, r0
}
 8001044:	4618      	mov	r0, r3
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <sx126x_set_lora_mod_params>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_BPSK, 0, 0 );
}

sx126x_status_t sx126x_set_lora_mod_params( const void* context, const sx126x_mod_params_lora_t* params )
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af02      	add	r7, sp, #8
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 8001056:	238b      	movs	r3, #139	@ 0x8b
 8001058:	723b      	strb	r3, [r7, #8]
        SX126X_SET_MODULATION_PARAMS, ( uint8_t )( params->sf ), ( uint8_t )( params->bw ),
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	781b      	ldrb	r3, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 800105e:	727b      	strb	r3, [r7, #9]
        SX126X_SET_MODULATION_PARAMS, ( uint8_t )( params->sf ), ( uint8_t )( params->bw ),
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	785b      	ldrb	r3, [r3, #1]
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 8001064:	72bb      	strb	r3, [r7, #10]
        ( uint8_t )( params->cr ),    params->ldro & 0x01,
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	789b      	ldrb	r3, [r3, #2]
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 800106a:	72fb      	strb	r3, [r7, #11]
        ( uint8_t )( params->cr ),    params->ldro & 0x01,
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	78db      	ldrb	r3, [r3, #3]
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 8001076:	733b      	strb	r3, [r7, #12]
    };

    sx126x_status_t status =
        ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_LORA, 0, 0 );
 8001078:	f107 0108 	add.w	r1, r7, #8
 800107c:	2300      	movs	r3, #0
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2300      	movs	r3, #0
 8001082:	2205      	movs	r2, #5
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f000 f930 	bl	80012ea <sx126x_hal_write>
 800108a:	4603      	mov	r3, r0
 800108c:	73fb      	strb	r3, [r7, #15]

    if( status == SX126X_STATUS_OK )
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d108      	bne.n	80010a6 <sx126x_set_lora_mod_params+0x5a>
    {
        // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see datasheet DS_SX1261-2_V1.2 §15.1
        status = sx126x_tx_modulation_workaround( context, SX126X_PKT_TYPE_LORA, params->bw );
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	785b      	ldrb	r3, [r3, #1]
 8001098:	461a      	mov	r2, r3
 800109a:	2101      	movs	r1, #1
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f000 f8e7 	bl	8001270 <sx126x_tx_modulation_workaround>
 80010a2:	4603      	mov	r3, r0
 80010a4:	73fb      	strb	r3, [r7, #15]
        // WORKAROUND END
    }

    return status;
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <sx126x_set_lora_pkt_params>:

    return sx126x_write_register( context, 0x00F0, buf2, sizeof( buf2 ) );
}

sx126x_status_t sx126x_set_lora_pkt_params( const void* context, const sx126x_pkt_params_lora_t* params )
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af02      	add	r7, sp, #8
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 80010ba:	238c      	movs	r3, #140	@ 0x8c
 80010bc:	743b      	strb	r3, [r7, #16]
        SX126X_SET_PKT_PARAMS,
        ( uint8_t )( params->preamble_len_in_symb >> 8 ),
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	881b      	ldrh	r3, [r3, #0]
 80010c2:	0a1b      	lsrs	r3, r3, #8
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 80010c8:	747b      	strb	r3, [r7, #17]
        ( uint8_t )( params->preamble_len_in_symb >> 0 ),
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 80010d0:	74bb      	strb	r3, [r7, #18]
        ( uint8_t )( params->header_type ),
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	789b      	ldrb	r3, [r3, #2]
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 80010d6:	74fb      	strb	r3, [r7, #19]
        params->pld_len_in_bytes,
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	78db      	ldrb	r3, [r3, #3]
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 80010dc:	753b      	strb	r3, [r7, #20]
        ( uint8_t )( params->crc_is_on ? 1 : 0 ),
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	791b      	ldrb	r3, [r3, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <sx126x_set_lora_pkt_params+0x3a>
 80010e6:	2301      	movs	r3, #1
 80010e8:	e000      	b.n	80010ec <sx126x_set_lora_pkt_params+0x3c>
 80010ea:	2300      	movs	r3, #0
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 80010ec:	757b      	strb	r3, [r7, #21]
        ( uint8_t )( params->invert_iq_is_on ? 1 : 0 ),
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	795b      	ldrb	r3, [r3, #5]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <sx126x_set_lora_pkt_params+0x4a>
 80010f6:	2301      	movs	r3, #1
 80010f8:	e000      	b.n	80010fc <sx126x_set_lora_pkt_params+0x4c>
 80010fa:	2300      	movs	r3, #0
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 80010fc:	75bb      	strb	r3, [r7, #22]
    };

    sx126x_status_t status =
        ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_LORA, 0, 0 );
 80010fe:	f107 0110 	add.w	r1, r7, #16
 8001102:	2300      	movs	r3, #0
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	2300      	movs	r3, #0
 8001108:	2207      	movs	r2, #7
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f000 f8ed 	bl	80012ea <sx126x_hal_write>
 8001110:	4603      	mov	r3, r0
 8001112:	75fb      	strb	r3, [r7, #23]

    // WORKAROUND - Optimizing the Inverted IQ Operation, see datasheet DS_SX1261-2_V1.2 §15.4
    if( status == SX126X_STATUS_OK )
 8001114:	7dfb      	ldrb	r3, [r7, #23]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d127      	bne.n	800116a <sx126x_set_lora_pkt_params+0xba>
    {
        uint8_t reg_value = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	73fb      	strb	r3, [r7, #15]

        status = sx126x_read_register( context, SX126X_REG_IQ_POLARITY, &reg_value, 1 );
 800111e:	f107 020f 	add.w	r2, r7, #15
 8001122:	2301      	movs	r3, #1
 8001124:	f240 7136 	movw	r1, #1846	@ 0x736
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff fe45 	bl	8000db8 <sx126x_read_register>
 800112e:	4603      	mov	r3, r0
 8001130:	75fb      	strb	r3, [r7, #23]
        if( status == SX126X_STATUS_OK )
 8001132:	7dfb      	ldrb	r3, [r7, #23]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d118      	bne.n	800116a <sx126x_set_lora_pkt_params+0xba>
        {
            if( params->invert_iq_is_on == true )
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	795b      	ldrb	r3, [r3, #5]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d005      	beq.n	800114c <sx126x_set_lora_pkt_params+0x9c>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 when using inverted IQ polarity
 8001140:	7bfb      	ldrb	r3, [r7, #15]
 8001142:	f023 0304 	bic.w	r3, r3, #4
 8001146:	b2db      	uxtb	r3, r3
 8001148:	73fb      	strb	r3, [r7, #15]
 800114a:	e004      	b.n	8001156 <sx126x_set_lora_pkt_params+0xa6>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 when using standard IQ polarity
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	f043 0304 	orr.w	r3, r3, #4
 8001152:	b2db      	uxtb	r3, r3
 8001154:	73fb      	strb	r3, [r7, #15]
            }
            status = sx126x_write_register( context, SX126X_REG_IQ_POLARITY, &reg_value, 1 );
 8001156:	f107 020f 	add.w	r2, r7, #15
 800115a:	2301      	movs	r3, #1
 800115c:	f240 7136 	movw	r1, #1846	@ 0x736
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f7ff fe06 	bl	8000d72 <sx126x_write_register>
 8001166:	4603      	mov	r3, r0
 8001168:	75fb      	strb	r3, [r7, #23]
        }
    }
    // WORKAROUND END

    return status;
 800116a:	7dfb      	ldrb	r3, [r7, #23]
}
 800116c:	4618      	mov	r0, r3
 800116e:	3718      	adds	r7, #24
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <sx126x_set_buffer_base_address>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_CAD_PARAMS, 0, 0 );
}

sx126x_status_t sx126x_set_buffer_base_address( const void* context, const uint8_t tx_base_address,
                                                const uint8_t rx_base_address )
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af02      	add	r7, sp, #8
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	460b      	mov	r3, r1
 800117e:	70fb      	strb	r3, [r7, #3]
 8001180:	4613      	mov	r3, r2
 8001182:	70bb      	strb	r3, [r7, #2]
    const uint8_t buf[SX126X_SIZE_SET_BUFFER_BASE_ADDRESS] = {
 8001184:	238f      	movs	r3, #143	@ 0x8f
 8001186:	733b      	strb	r3, [r7, #12]
 8001188:	78fb      	ldrb	r3, [r7, #3]
 800118a:	737b      	strb	r3, [r7, #13]
 800118c:	78bb      	ldrb	r3, [r7, #2]
 800118e:	73bb      	strb	r3, [r7, #14]
        SX126X_SET_BUFFER_BASE_ADDRESS,
        tx_base_address,
        rx_base_address,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_BUFFER_BASE_ADDRESS, 0, 0 );
 8001190:	f107 010c 	add.w	r1, r7, #12
 8001194:	2300      	movs	r3, #0
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2300      	movs	r3, #0
 800119a:	2203      	movs	r2, #3
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f000 f8a4 	bl	80012ea <sx126x_hal_write>
 80011a2:	4603      	mov	r3, r0
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <sx126x_convert_freq_in_hz_to_pll_step>:

    return status;
}

uint32_t sx126x_convert_freq_in_hz_to_pll_step( uint32_t freq_in_hz )
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
    uint32_t steps_int;
    uint32_t steps_frac;

    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    steps_int  = freq_in_hz / SX126X_PLL_STEP_SCALED;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	4a0f      	ldr	r2, [pc, #60]	@ (80011f4 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 80011b8:	fba2 2303 	umull	r2, r3, r2, r3
 80011bc:	0b1b      	lsrs	r3, r3, #12
 80011be:	60fb      	str	r3, [r7, #12]
    steps_frac = freq_in_hz - ( steps_int * SX126X_PLL_STEP_SCALED );
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f643 5209 	movw	r2, #15625	@ 0x3d09
 80011c6:	fb02 f303 	mul.w	r3, r2, r3
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	60bb      	str	r3, [r7, #8]

    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	039a      	lsls	r2, r3, #14
           ( ( ( steps_frac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	039b      	lsls	r3, r3, #14
 80011d8:	f503 53f4 	add.w	r3, r3, #7808	@ 0x1e80
 80011dc:	3304      	adds	r3, #4
 80011de:	4905      	ldr	r1, [pc, #20]	@ (80011f4 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 80011e0:	fba1 1303 	umull	r1, r3, r1, r3
 80011e4:	0b1b      	lsrs	r3, r3, #12
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 80011e6:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	431bde83 	.word	0x431bde83

080011f8 <sx126x_set_lora_sync_word>:

    return status;
}

sx126x_status_t sx126x_set_lora_sync_word( const void* context, const uint8_t sync_word )
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	460b      	mov	r3, r1
 8001202:	70fb      	strb	r3, [r7, #3]
    uint8_t buffer[2] = { 0x00 };
 8001204:	2300      	movs	r3, #0
 8001206:	81bb      	strh	r3, [r7, #12]

    sx126x_status_t status = sx126x_read_register( context, SX126X_REG_LR_SYNCWORD, buffer, 2 );
 8001208:	f107 020c 	add.w	r2, r7, #12
 800120c:	2302      	movs	r3, #2
 800120e:	f44f 61e8 	mov.w	r1, #1856	@ 0x740
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff fdd0 	bl	8000db8 <sx126x_read_register>
 8001218:	4603      	mov	r3, r0
 800121a:	73fb      	strb	r3, [r7, #15]

    if( status == SX126X_STATUS_OK )
 800121c:	7bfb      	ldrb	r3, [r7, #15]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d121      	bne.n	8001266 <sx126x_set_lora_sync_word+0x6e>
    {
        buffer[0] = ( buffer[0] & ~0xF0 ) + ( sync_word & 0xF0 );
 8001222:	7b3b      	ldrb	r3, [r7, #12]
 8001224:	b25b      	sxtb	r3, r3
 8001226:	f003 030f 	and.w	r3, r3, #15
 800122a:	b25a      	sxtb	r2, r3
 800122c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001230:	f023 030f 	bic.w	r3, r3, #15
 8001234:	b25b      	sxtb	r3, r3
 8001236:	4313      	orrs	r3, r2
 8001238:	b25b      	sxtb	r3, r3
 800123a:	b2db      	uxtb	r3, r3
 800123c:	733b      	strb	r3, [r7, #12]
        buffer[1] = ( buffer[1] & ~0xF0 ) + ( ( sync_word & 0x0F ) << 4 );
 800123e:	7b7b      	ldrb	r3, [r7, #13]
 8001240:	f003 030f 	and.w	r3, r3, #15
 8001244:	b2da      	uxtb	r2, r3
 8001246:	78fb      	ldrb	r3, [r7, #3]
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	b2db      	uxtb	r3, r3
 800124c:	4413      	add	r3, r2
 800124e:	b2db      	uxtb	r3, r3
 8001250:	737b      	strb	r3, [r7, #13]

        status = sx126x_write_register( context, SX126X_REG_LR_SYNCWORD, buffer, 2 );
 8001252:	f107 020c 	add.w	r2, r7, #12
 8001256:	2302      	movs	r3, #2
 8001258:	f44f 61e8 	mov.w	r1, #1856	@ 0x740
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f7ff fd88 	bl	8000d72 <sx126x_write_register>
 8001262:	4603      	mov	r3, r0
 8001264:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8001266:	7bfb      	ldrb	r3, [r7, #15]
}
 8001268:	4618      	mov	r0, r3
 800126a:	3710      	adds	r7, #16
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <sx126x_tx_modulation_workaround>:
 * --- PRIVATE FUNCTIONS DEFINITION --------------------------------------------
 */

static sx126x_status_t sx126x_tx_modulation_workaround( const void* context, sx126x_pkt_type_t pkt_type,
                                                        sx126x_lora_bw_t bw )
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	460b      	mov	r3, r1
 800127a:	70fb      	strb	r3, [r7, #3]
 800127c:	4613      	mov	r3, r2
 800127e:	70bb      	strb	r3, [r7, #2]
    uint8_t reg_value = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	73bb      	strb	r3, [r7, #14]

    sx126x_status_t status = sx126x_read_register( context, SX126X_REG_TX_MODULATION, &reg_value, 1 );
 8001284:	f107 020e 	add.w	r2, r7, #14
 8001288:	2301      	movs	r3, #1
 800128a:	f640 0189 	movw	r1, #2185	@ 0x889
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff fd92 	bl	8000db8 <sx126x_read_register>
 8001294:	4603      	mov	r3, r0
 8001296:	73fb      	strb	r3, [r7, #15]

    if( status == SX126X_STATUS_OK )
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d120      	bne.n	80012e0 <sx126x_tx_modulation_workaround+0x70>
    {
        if( pkt_type == SX126X_PKT_TYPE_LORA )
 800129e:	78fb      	ldrb	r3, [r7, #3]
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d10e      	bne.n	80012c2 <sx126x_tx_modulation_workaround+0x52>
        {
            if( bw == SX126X_LORA_BW_500 )
 80012a4:	78bb      	ldrb	r3, [r7, #2]
 80012a6:	2b06      	cmp	r3, #6
 80012a8:	d105      	bne.n	80012b6 <sx126x_tx_modulation_workaround+0x46>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 if the LoRa BW = 500 kHz
 80012aa:	7bbb      	ldrb	r3, [r7, #14]
 80012ac:	f023 0304 	bic.w	r3, r3, #4
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	73bb      	strb	r3, [r7, #14]
 80012b4:	e00a      	b.n	80012cc <sx126x_tx_modulation_workaround+0x5c>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 for any other LoRa BW
 80012b6:	7bbb      	ldrb	r3, [r7, #14]
 80012b8:	f043 0304 	orr.w	r3, r3, #4
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	73bb      	strb	r3, [r7, #14]
 80012c0:	e004      	b.n	80012cc <sx126x_tx_modulation_workaround+0x5c>
            }
        }
        else
        {
            reg_value |= ( 1 << 2 );  // Bit 2 set to 1 for any (G)FSK configuration
 80012c2:	7bbb      	ldrb	r3, [r7, #14]
 80012c4:	f043 0304 	orr.w	r3, r3, #4
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	73bb      	strb	r3, [r7, #14]
        }

        status = sx126x_write_register( context, SX126X_REG_TX_MODULATION, &reg_value, 1 );
 80012cc:	f107 020e 	add.w	r2, r7, #14
 80012d0:	2301      	movs	r3, #1
 80012d2:	f640 0189 	movw	r1, #2185	@ 0x889
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f7ff fd4b 	bl	8000d72 <sx126x_write_register>
 80012dc:	4603      	mov	r3, r0
 80012de:	73fb      	strb	r3, [r7, #15]
    }
    return status;
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <sx126x_hal_write>:
Send the command opcode over SPI.
Send the data buffer over SPI.
Drive the NSS line high.
*/
sx126x_hal_status_t sx126x_hal_write( const void* context, const uint8_t* command, const uint16_t command_length,
                                      const uint8_t* data, const uint16_t data_length ){
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b086      	sub	sp, #24
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	60f8      	str	r0, [r7, #12]
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	603b      	str	r3, [r7, #0]
 80012f6:	4613      	mov	r3, r2
 80012f8:	80fb      	strh	r3, [r7, #6]

	// Cast context
	sx126x_context* ctx = (sx126x_context*)context;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	617b      	str	r3, [r7, #20]


	//Poll the tranmsitters busy pin (active high)
	while (HAL_GPIO_ReadPin(ctx->busy_pin_port, ctx->busy_pin) == GPIO_PIN_SET){}
 80012fe:	bf00      	nop
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	689a      	ldr	r2, [r3, #8]
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	899b      	ldrh	r3, [r3, #12]
 8001308:	4619      	mov	r1, r3
 800130a:	4610      	mov	r0, r2
 800130c:	f000 fcdc 	bl	8001cc8 <HAL_GPIO_ReadPin>
 8001310:	4603      	mov	r3, r0
 8001312:	2b01      	cmp	r3, #1
 8001314:	d0f4      	beq.n	8001300 <sx126x_hal_write+0x16>

	// Activate chip select (active low)
	HAL_GPIO_WritePin(ctx->chip_select_port, ctx->chip_select_pin, GPIO_PIN_RESET);
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	6818      	ldr	r0, [r3, #0]
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	889b      	ldrh	r3, [r3, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	4619      	mov	r1, r3
 8001322:	f000 fce9 	bl	8001cf8 <HAL_GPIO_WritePin>

	// Transmit command
	HAL_SPI_Transmit(ctx->hspi, (uint8_t*)command, command_length, HAL_MAX_DELAY);
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	6a18      	ldr	r0, [r3, #32]
 800132a:	88fa      	ldrh	r2, [r7, #6]
 800132c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001330:	68b9      	ldr	r1, [r7, #8]
 8001332:	f002 fc46 	bl	8003bc2 <HAL_SPI_Transmit>

	// Transmit data
	HAL_SPI_Transmit(ctx->hspi, (uint8_t*)data, data_length, HAL_MAX_DELAY);
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	6a18      	ldr	r0, [r3, #32]
 800133a:	8c3a      	ldrh	r2, [r7, #32]
 800133c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001340:	6839      	ldr	r1, [r7, #0]
 8001342:	f002 fc3e 	bl	8003bc2 <HAL_SPI_Transmit>

	// Deactivate chip select
	HAL_GPIO_WritePin(ctx->chip_select_port, ctx->chip_select_pin, GPIO_PIN_SET);
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	6818      	ldr	r0, [r3, #0]
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	889b      	ldrh	r3, [r3, #4]
 800134e:	2201      	movs	r2, #1
 8001350:	4619      	mov	r1, r3
 8001352:	f000 fcd1 	bl	8001cf8 <HAL_GPIO_WritePin>


	return SX126X_HAL_STATUS_OK;
 8001356:	2300      	movs	r3, #0
}
 8001358:	4618      	mov	r0, r3
 800135a:	3718      	adds	r7, #24
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <sx126x_hal_read>:
Send the command opcode over SPI.
Receive the requested data via SPI into the buffer.
Drive the cs line high.
*/
sx126x_hal_status_t sx126x_hal_read( const void* context, const uint8_t* command, const uint16_t command_length,
                                     uint8_t* data, const uint16_t data_length ){
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	603b      	str	r3, [r7, #0]
 800136c:	4613      	mov	r3, r2
 800136e:	80fb      	strh	r3, [r7, #6]

	// Cast context to the struct type
	sx126x_context* ctx = (sx126x_context*)context;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	617b      	str	r3, [r7, #20]
    // Activate chip select (active low)

    while (HAL_GPIO_ReadPin(ctx->busy_pin_port, ctx->busy_pin) == GPIO_PIN_SET){}
 8001374:	bf00      	nop
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	689a      	ldr	r2, [r3, #8]
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	899b      	ldrh	r3, [r3, #12]
 800137e:	4619      	mov	r1, r3
 8001380:	4610      	mov	r0, r2
 8001382:	f000 fca1 	bl	8001cc8 <HAL_GPIO_ReadPin>
 8001386:	4603      	mov	r3, r0
 8001388:	2b01      	cmp	r3, #1
 800138a:	d0f4      	beq.n	8001376 <sx126x_hal_read+0x16>

    HAL_GPIO_WritePin(ctx->chip_select_port, ctx->chip_select_pin, GPIO_PIN_RESET);
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	6818      	ldr	r0, [r3, #0]
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	889b      	ldrh	r3, [r3, #4]
 8001394:	2200      	movs	r2, #0
 8001396:	4619      	mov	r1, r3
 8001398:	f000 fcae 	bl	8001cf8 <HAL_GPIO_WritePin>

	// Transmit command
	HAL_SPI_Transmit(ctx->hspi, (uint8_t*)command, command_length, 1000);
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	6a18      	ldr	r0, [r3, #32]
 80013a0:	88fa      	ldrh	r2, [r7, #6]
 80013a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013a6:	68b9      	ldr	r1, [r7, #8]
 80013a8:	f002 fc0b 	bl	8003bc2 <HAL_SPI_Transmit>

    // Receive data from SX126x
    HAL_SPI_Receive(ctx->hspi, data, data_length, 1000);
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	6a18      	ldr	r0, [r3, #32]
 80013b0:	8c3a      	ldrh	r2, [r7, #32]
 80013b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013b6:	6839      	ldr	r1, [r7, #0]
 80013b8:	f002 fd47 	bl	8003e4a <HAL_SPI_Receive>

    // Deactivate chip select (active high)
    HAL_GPIO_WritePin(ctx->chip_select_port, ctx->chip_select_pin, GPIO_PIN_SET);
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	6818      	ldr	r0, [r3, #0]
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	889b      	ldrh	r3, [r3, #4]
 80013c4:	2201      	movs	r2, #1
 80013c6:	4619      	mov	r1, r3
 80013c8:	f000 fc96 	bl	8001cf8 <HAL_GPIO_WritePin>

    return SX126X_HAL_STATUS_OK;
 80013cc:	2300      	movs	r3, #0

}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3718      	adds	r7, #24
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <sx126x_hal_reset>:
Operation:
Set the reset pin low.
Wait at least 100 microseconds (according to the SX126X datasheet).
Set the reset pin high.
 */
sx126x_hal_status_t sx126x_hal_reset( const void* context ){
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b084      	sub	sp, #16
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
	// Cast context to the actual type
	sx126x_context* ctx = (sx126x_context*)context;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(ctx->reset_pin_port, ctx->reset_pin, GPIO_PIN_RESET);  // Reset pin (optional) active low
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	6918      	ldr	r0, [r3, #16]
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	8a9b      	ldrh	r3, [r3, #20]
 80013ea:	2200      	movs	r2, #0
 80013ec:	4619      	mov	r1, r3
 80013ee:	f000 fc83 	bl	8001cf8 <HAL_GPIO_WritePin>
	HAL_Delay(101);  // Wait for reset to complete
 80013f2:	2065      	movs	r0, #101	@ 0x65
 80013f4:	f000 f91c 	bl	8001630 <HAL_Delay>
	HAL_GPIO_WritePin(ctx->reset_pin_port, ctx->reset_pin, GPIO_PIN_SET);  // Release reset pin
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	6918      	ldr	r0, [r3, #16]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	8a9b      	ldrh	r3, [r3, #20]
 8001400:	2201      	movs	r2, #1
 8001402:	4619      	mov	r1, r3
 8001404:	f000 fc78 	bl	8001cf8 <HAL_GPIO_WritePin>

	return SX126X_HAL_STATUS_OK;
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <sx126x_hal_wakeup>:
Perform a no-op SPI transaction to generate a clock signal.
Drive the NSS line high.
Wait for the busy pin to indicate readiness.
 */

sx126x_hal_status_t sx126x_hal_wakeup( const void* context ){
 8001412:	b580      	push	{r7, lr}
 8001414:	b084      	sub	sp, #16
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
	sx126x_context* ctx = (sx126x_context*)context;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	60fb      	str	r3, [r7, #12]
    // Step 1: Pull Chip Select (CS) Low
    HAL_GPIO_WritePin(ctx->chip_select_port, ctx->chip_select_pin, GPIO_PIN_RESET);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	6818      	ldr	r0, [r3, #0]
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	889b      	ldrh	r3, [r3, #4]
 8001426:	2200      	movs	r2, #0
 8001428:	4619      	mov	r1, r3
 800142a:	f000 fc65 	bl	8001cf8 <HAL_GPIO_WritePin>

    // Step 2: Send a NOP command (0x00) over SPI
    uint8_t nop_cmd = 0x00;
 800142e:	2300      	movs	r3, #0
 8001430:	72fb      	strb	r3, [r7, #11]
    HAL_SPI_Transmit(ctx->hspi, &nop_cmd, 1, HAL_MAX_DELAY);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	6a18      	ldr	r0, [r3, #32]
 8001436:	f107 010b 	add.w	r1, r7, #11
 800143a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800143e:	2201      	movs	r2, #1
 8001440:	f002 fbbf 	bl	8003bc2 <HAL_SPI_Transmit>

    HAL_Delay(3500);
 8001444:	f640 50ac 	movw	r0, #3500	@ 0xdac
 8001448:	f000 f8f2 	bl	8001630 <HAL_Delay>

    // Step 4: Pull Chip Select (CS) High
    HAL_GPIO_WritePin(ctx->chip_select_port, ctx->chip_select_pin, GPIO_PIN_SET);
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	6818      	ldr	r0, [r3, #0]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	889b      	ldrh	r3, [r3, #4]
 8001454:	2201      	movs	r2, #1
 8001456:	4619      	mov	r1, r3
 8001458:	f000 fc4e 	bl	8001cf8 <HAL_GPIO_WritePin>



	return SX126X_HAL_STATUS_OK;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
	...

08001468 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001470:	4a14      	ldr	r2, [pc, #80]	@ (80014c4 <_sbrk+0x5c>)
 8001472:	4b15      	ldr	r3, [pc, #84]	@ (80014c8 <_sbrk+0x60>)
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800147c:	4b13      	ldr	r3, [pc, #76]	@ (80014cc <_sbrk+0x64>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d102      	bne.n	800148a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001484:	4b11      	ldr	r3, [pc, #68]	@ (80014cc <_sbrk+0x64>)
 8001486:	4a12      	ldr	r2, [pc, #72]	@ (80014d0 <_sbrk+0x68>)
 8001488:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <_sbrk+0x64>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	429a      	cmp	r2, r3
 8001496:	d207      	bcs.n	80014a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001498:	f008 f8bc 	bl	8009614 <__errno>
 800149c:	4603      	mov	r3, r0
 800149e:	220c      	movs	r2, #12
 80014a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014a6:	e009      	b.n	80014bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014a8:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <_sbrk+0x64>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ae:	4b07      	ldr	r3, [pc, #28]	@ (80014cc <_sbrk+0x64>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4413      	add	r3, r2
 80014b6:	4a05      	ldr	r2, [pc, #20]	@ (80014cc <_sbrk+0x64>)
 80014b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ba:	68fb      	ldr	r3, [r7, #12]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20020000 	.word	0x20020000
 80014c8:	00000400 	.word	0x00000400
 80014cc:	200002dc 	.word	0x200002dc
 80014d0:	20002010 	.word	0x20002010

080014d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014d8:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <SystemInit+0x20>)
 80014da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014de:	4a05      	ldr	r2, [pc, #20]	@ (80014f4 <SystemInit+0x20>)
 80014e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014e8:	bf00      	nop
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001530 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014fc:	f7ff ffea 	bl	80014d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  

  ldr r0, =_sdata
 8001500:	480c      	ldr	r0, [pc, #48]	@ (8001534 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001502:	490d      	ldr	r1, [pc, #52]	@ (8001538 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001504:	4a0d      	ldr	r2, [pc, #52]	@ (800153c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001506:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001508:	e002      	b.n	8001510 <LoopCopyDataInit>

0800150a <CopyDataInit>:


CopyDataInit:
  ldr r4, [r2, r3]
 800150a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800150c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800150e:	3304      	adds	r3, #4

08001510 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001514:	d3f9      	bcc.n	800150a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001516:	4a0a      	ldr	r2, [pc, #40]	@ (8001540 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001518:	4c0a      	ldr	r4, [pc, #40]	@ (8001544 <LoopFillZerobss+0x22>)
  movs r3, #0
 800151a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800151c:	e001      	b.n	8001522 <LoopFillZerobss>

0800151e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800151e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001520:	3204      	adds	r2, #4

08001522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001524:	d3fb      	bcc.n	800151e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001526:	f008 f87b 	bl	8009620 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800152a:	f7ff f849 	bl	80005c0 <main>
  bx  lr    
 800152e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001530:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001534:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001538:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 800153c:	0800a038 	.word	0x0800a038
  ldr r2, =_sbss
 8001540:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8001544:	20002010 	.word	0x20002010

08001548 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001548:	e7fe      	b.n	8001548 <ADC_IRQHandler>
	...

0800154c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001550:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <HAL_Init+0x40>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a0d      	ldr	r2, [pc, #52]	@ (800158c <HAL_Init+0x40>)
 8001556:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800155a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800155c:	4b0b      	ldr	r3, [pc, #44]	@ (800158c <HAL_Init+0x40>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a0a      	ldr	r2, [pc, #40]	@ (800158c <HAL_Init+0x40>)
 8001562:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001566:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001568:	4b08      	ldr	r3, [pc, #32]	@ (800158c <HAL_Init+0x40>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a07      	ldr	r2, [pc, #28]	@ (800158c <HAL_Init+0x40>)
 800156e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001572:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001574:	2003      	movs	r0, #3
 8001576:	f000 f94f 	bl	8001818 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800157a:	200f      	movs	r0, #15
 800157c:	f000 f808 	bl	8001590 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001580:	f7ff fa80 	bl	8000a84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40023c00 	.word	0x40023c00

08001590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001598:	4b12      	ldr	r3, [pc, #72]	@ (80015e4 <HAL_InitTick+0x54>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	4b12      	ldr	r3, [pc, #72]	@ (80015e8 <HAL_InitTick+0x58>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	4619      	mov	r1, r3
 80015a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 f967 	bl	8001882 <HAL_SYSTICK_Config>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e00e      	b.n	80015dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b0f      	cmp	r3, #15
 80015c2:	d80a      	bhi.n	80015da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015c4:	2200      	movs	r2, #0
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015cc:	f000 f92f 	bl	800182e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015d0:	4a06      	ldr	r2, [pc, #24]	@ (80015ec <HAL_InitTick+0x5c>)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015d6:	2300      	movs	r3, #0
 80015d8:	e000      	b.n	80015dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	20000000 	.word	0x20000000
 80015e8:	20000008 	.word	0x20000008
 80015ec:	20000004 	.word	0x20000004

080015f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015f4:	4b06      	ldr	r3, [pc, #24]	@ (8001610 <HAL_IncTick+0x20>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <HAL_IncTick+0x24>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4413      	add	r3, r2
 8001600:	4a04      	ldr	r2, [pc, #16]	@ (8001614 <HAL_IncTick+0x24>)
 8001602:	6013      	str	r3, [r2, #0]
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	20000008 	.word	0x20000008
 8001614:	200002e0 	.word	0x200002e0

08001618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  return uwTick;
 800161c:	4b03      	ldr	r3, [pc, #12]	@ (800162c <HAL_GetTick+0x14>)
 800161e:	681b      	ldr	r3, [r3, #0]
}
 8001620:	4618      	mov	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	200002e0 	.word	0x200002e0

08001630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001638:	f7ff ffee 	bl	8001618 <HAL_GetTick>
 800163c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001648:	d005      	beq.n	8001656 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800164a:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <HAL_Delay+0x44>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	461a      	mov	r2, r3
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	4413      	add	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001656:	bf00      	nop
 8001658:	f7ff ffde 	bl	8001618 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	429a      	cmp	r2, r3
 8001666:	d8f7      	bhi.n	8001658 <HAL_Delay+0x28>
  {
  }
}
 8001668:	bf00      	nop
 800166a:	bf00      	nop
 800166c:	3710      	adds	r7, #16
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20000008 	.word	0x20000008

08001678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f003 0307 	and.w	r3, r3, #7
 8001686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001688:	4b0c      	ldr	r3, [pc, #48]	@ (80016bc <__NVIC_SetPriorityGrouping+0x44>)
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800168e:	68ba      	ldr	r2, [r7, #8]
 8001690:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001694:	4013      	ands	r3, r2
 8001696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016aa:	4a04      	ldr	r2, [pc, #16]	@ (80016bc <__NVIC_SetPriorityGrouping+0x44>)
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	60d3      	str	r3, [r2, #12]
}
 80016b0:	bf00      	nop
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c4:	4b04      	ldr	r3, [pc, #16]	@ (80016d8 <__NVIC_GetPriorityGrouping+0x18>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	0a1b      	lsrs	r3, r3, #8
 80016ca:	f003 0307 	and.w	r3, r3, #7
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	e000ed00 	.word	0xe000ed00

080016dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	db0b      	blt.n	8001706 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ee:	79fb      	ldrb	r3, [r7, #7]
 80016f0:	f003 021f 	and.w	r2, r3, #31
 80016f4:	4907      	ldr	r1, [pc, #28]	@ (8001714 <__NVIC_EnableIRQ+0x38>)
 80016f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fa:	095b      	lsrs	r3, r3, #5
 80016fc:	2001      	movs	r0, #1
 80016fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001706:	bf00      	nop
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	e000e100 	.word	0xe000e100

08001718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	6039      	str	r1, [r7, #0]
 8001722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001728:	2b00      	cmp	r3, #0
 800172a:	db0a      	blt.n	8001742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	b2da      	uxtb	r2, r3
 8001730:	490c      	ldr	r1, [pc, #48]	@ (8001764 <__NVIC_SetPriority+0x4c>)
 8001732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001736:	0112      	lsls	r2, r2, #4
 8001738:	b2d2      	uxtb	r2, r2
 800173a:	440b      	add	r3, r1
 800173c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001740:	e00a      	b.n	8001758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	b2da      	uxtb	r2, r3
 8001746:	4908      	ldr	r1, [pc, #32]	@ (8001768 <__NVIC_SetPriority+0x50>)
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	f003 030f 	and.w	r3, r3, #15
 800174e:	3b04      	subs	r3, #4
 8001750:	0112      	lsls	r2, r2, #4
 8001752:	b2d2      	uxtb	r2, r2
 8001754:	440b      	add	r3, r1
 8001756:	761a      	strb	r2, [r3, #24]
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	e000e100 	.word	0xe000e100
 8001768:	e000ed00 	.word	0xe000ed00

0800176c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800176c:	b480      	push	{r7}
 800176e:	b089      	sub	sp, #36	@ 0x24
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	f1c3 0307 	rsb	r3, r3, #7
 8001786:	2b04      	cmp	r3, #4
 8001788:	bf28      	it	cs
 800178a:	2304      	movcs	r3, #4
 800178c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	3304      	adds	r3, #4
 8001792:	2b06      	cmp	r3, #6
 8001794:	d902      	bls.n	800179c <NVIC_EncodePriority+0x30>
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	3b03      	subs	r3, #3
 800179a:	e000      	b.n	800179e <NVIC_EncodePriority+0x32>
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43da      	mvns	r2, r3
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	401a      	ands	r2, r3
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	fa01 f303 	lsl.w	r3, r1, r3
 80017be:	43d9      	mvns	r1, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c4:	4313      	orrs	r3, r2
         );
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3724      	adds	r7, #36	@ 0x24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
	...

080017d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3b01      	subs	r3, #1
 80017e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017e4:	d301      	bcc.n	80017ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017e6:	2301      	movs	r3, #1
 80017e8:	e00f      	b.n	800180a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001814 <SysTick_Config+0x40>)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	3b01      	subs	r3, #1
 80017f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017f2:	210f      	movs	r1, #15
 80017f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017f8:	f7ff ff8e 	bl	8001718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017fc:	4b05      	ldr	r3, [pc, #20]	@ (8001814 <SysTick_Config+0x40>)
 80017fe:	2200      	movs	r2, #0
 8001800:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001802:	4b04      	ldr	r3, [pc, #16]	@ (8001814 <SysTick_Config+0x40>)
 8001804:	2207      	movs	r2, #7
 8001806:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001808:	2300      	movs	r3, #0
}
 800180a:	4618      	mov	r0, r3
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	e000e010 	.word	0xe000e010

08001818 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f7ff ff29 	bl	8001678 <__NVIC_SetPriorityGrouping>
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800182e:	b580      	push	{r7, lr}
 8001830:	b086      	sub	sp, #24
 8001832:	af00      	add	r7, sp, #0
 8001834:	4603      	mov	r3, r0
 8001836:	60b9      	str	r1, [r7, #8]
 8001838:	607a      	str	r2, [r7, #4]
 800183a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001840:	f7ff ff3e 	bl	80016c0 <__NVIC_GetPriorityGrouping>
 8001844:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	6978      	ldr	r0, [r7, #20]
 800184c:	f7ff ff8e 	bl	800176c <NVIC_EncodePriority>
 8001850:	4602      	mov	r2, r0
 8001852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001856:	4611      	mov	r1, r2
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff ff5d 	bl	8001718 <__NVIC_SetPriority>
}
 800185e:	bf00      	nop
 8001860:	3718      	adds	r7, #24
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b082      	sub	sp, #8
 800186a:	af00      	add	r7, sp, #0
 800186c:	4603      	mov	r3, r0
 800186e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff ff31 	bl	80016dc <__NVIC_EnableIRQ>
}
 800187a:	bf00      	nop
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b082      	sub	sp, #8
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7ff ffa2 	bl	80017d4 <SysTick_Config>
 8001890:	4603      	mov	r3, r0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b084      	sub	sp, #16
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80018a8:	f7ff feb6 	bl	8001618 <HAL_GetTick>
 80018ac:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d008      	beq.n	80018cc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2280      	movs	r2, #128	@ 0x80
 80018be:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e052      	b.n	8001972 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f022 0216 	bic.w	r2, r2, #22
 80018da:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	695a      	ldr	r2, [r3, #20]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80018ea:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d103      	bne.n	80018fc <HAL_DMA_Abort+0x62>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d007      	beq.n	800190c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f022 0208 	bic.w	r2, r2, #8
 800190a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f022 0201 	bic.w	r2, r2, #1
 800191a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800191c:	e013      	b.n	8001946 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800191e:	f7ff fe7b 	bl	8001618 <HAL_GetTick>
 8001922:	4602      	mov	r2, r0
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	2b05      	cmp	r3, #5
 800192a:	d90c      	bls.n	8001946 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2220      	movs	r2, #32
 8001930:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2203      	movs	r2, #3
 8001936:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e015      	b.n	8001972 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	2b00      	cmp	r3, #0
 8001952:	d1e4      	bne.n	800191e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001958:	223f      	movs	r2, #63	@ 0x3f
 800195a:	409a      	lsls	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800197a:	b480      	push	{r7}
 800197c:	b083      	sub	sp, #12
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001988:	b2db      	uxtb	r3, r3
 800198a:	2b02      	cmp	r3, #2
 800198c:	d004      	beq.n	8001998 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2280      	movs	r2, #128	@ 0x80
 8001992:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e00c      	b.n	80019b2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2205      	movs	r2, #5
 800199c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f022 0201 	bic.w	r2, r2, #1
 80019ae:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
	...

080019c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b089      	sub	sp, #36	@ 0x24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019ce:	2300      	movs	r3, #0
 80019d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019d6:	2300      	movs	r3, #0
 80019d8:	61fb      	str	r3, [r7, #28]
 80019da:	e159      	b.n	8001c90 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019dc:	2201      	movs	r2, #1
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	4013      	ands	r3, r2
 80019ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	f040 8148 	bne.w	8001c8a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f003 0303 	and.w	r3, r3, #3
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d005      	beq.n	8001a12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d130      	bne.n	8001a74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	2203      	movs	r2, #3
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43db      	mvns	r3, r3
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	4013      	ands	r3, r2
 8001a28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	68da      	ldr	r2, [r3, #12]
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a48:	2201      	movs	r2, #1
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	43db      	mvns	r3, r3
 8001a52:	69ba      	ldr	r2, [r7, #24]
 8001a54:	4013      	ands	r3, r2
 8001a56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	091b      	lsrs	r3, r3, #4
 8001a5e:	f003 0201 	and.w	r2, r3, #1
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	69ba      	ldr	r2, [r7, #24]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f003 0303 	and.w	r3, r3, #3
 8001a7c:	2b03      	cmp	r3, #3
 8001a7e:	d017      	beq.n	8001ab0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	2203      	movs	r2, #3
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	43db      	mvns	r3, r3
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	4013      	ands	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f003 0303 	and.w	r3, r3, #3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d123      	bne.n	8001b04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	08da      	lsrs	r2, r3, #3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3208      	adds	r2, #8
 8001ac4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	f003 0307 	and.w	r3, r3, #7
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	220f      	movs	r2, #15
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	69ba      	ldr	r2, [r7, #24]
 8001adc:	4013      	ands	r3, r2
 8001ade:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	691a      	ldr	r2, [r3, #16]
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	f003 0307 	and.w	r3, r3, #7
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	08da      	lsrs	r2, r3, #3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	3208      	adds	r2, #8
 8001afe:	69b9      	ldr	r1, [r7, #24]
 8001b00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	2203      	movs	r2, #3
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 0203 	and.w	r2, r3, #3
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	f000 80a2 	beq.w	8001c8a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	4b57      	ldr	r3, [pc, #348]	@ (8001ca8 <HAL_GPIO_Init+0x2e8>)
 8001b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4e:	4a56      	ldr	r2, [pc, #344]	@ (8001ca8 <HAL_GPIO_Init+0x2e8>)
 8001b50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b56:	4b54      	ldr	r3, [pc, #336]	@ (8001ca8 <HAL_GPIO_Init+0x2e8>)
 8001b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b62:	4a52      	ldr	r2, [pc, #328]	@ (8001cac <HAL_GPIO_Init+0x2ec>)
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	089b      	lsrs	r3, r3, #2
 8001b68:	3302      	adds	r3, #2
 8001b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	f003 0303 	and.w	r3, r3, #3
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	220f      	movs	r2, #15
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	4013      	ands	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a49      	ldr	r2, [pc, #292]	@ (8001cb0 <HAL_GPIO_Init+0x2f0>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d019      	beq.n	8001bc2 <HAL_GPIO_Init+0x202>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a48      	ldr	r2, [pc, #288]	@ (8001cb4 <HAL_GPIO_Init+0x2f4>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d013      	beq.n	8001bbe <HAL_GPIO_Init+0x1fe>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a47      	ldr	r2, [pc, #284]	@ (8001cb8 <HAL_GPIO_Init+0x2f8>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d00d      	beq.n	8001bba <HAL_GPIO_Init+0x1fa>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a46      	ldr	r2, [pc, #280]	@ (8001cbc <HAL_GPIO_Init+0x2fc>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d007      	beq.n	8001bb6 <HAL_GPIO_Init+0x1f6>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a45      	ldr	r2, [pc, #276]	@ (8001cc0 <HAL_GPIO_Init+0x300>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d101      	bne.n	8001bb2 <HAL_GPIO_Init+0x1f2>
 8001bae:	2304      	movs	r3, #4
 8001bb0:	e008      	b.n	8001bc4 <HAL_GPIO_Init+0x204>
 8001bb2:	2307      	movs	r3, #7
 8001bb4:	e006      	b.n	8001bc4 <HAL_GPIO_Init+0x204>
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e004      	b.n	8001bc4 <HAL_GPIO_Init+0x204>
 8001bba:	2302      	movs	r3, #2
 8001bbc:	e002      	b.n	8001bc4 <HAL_GPIO_Init+0x204>
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e000      	b.n	8001bc4 <HAL_GPIO_Init+0x204>
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	69fa      	ldr	r2, [r7, #28]
 8001bc6:	f002 0203 	and.w	r2, r2, #3
 8001bca:	0092      	lsls	r2, r2, #2
 8001bcc:	4093      	lsls	r3, r2
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bd4:	4935      	ldr	r1, [pc, #212]	@ (8001cac <HAL_GPIO_Init+0x2ec>)
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	089b      	lsrs	r3, r3, #2
 8001bda:	3302      	adds	r3, #2
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001be2:	4b38      	ldr	r3, [pc, #224]	@ (8001cc4 <HAL_GPIO_Init+0x304>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	43db      	mvns	r3, r3
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	4013      	ands	r3, r2
 8001bf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d003      	beq.n	8001c06 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c06:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc4 <HAL_GPIO_Init+0x304>)
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc4 <HAL_GPIO_Init+0x304>)
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	43db      	mvns	r3, r3
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d003      	beq.n	8001c30 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c30:	4a24      	ldr	r2, [pc, #144]	@ (8001cc4 <HAL_GPIO_Init+0x304>)
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c36:	4b23      	ldr	r3, [pc, #140]	@ (8001cc4 <HAL_GPIO_Init+0x304>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	4013      	ands	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c5a:	4a1a      	ldr	r2, [pc, #104]	@ (8001cc4 <HAL_GPIO_Init+0x304>)
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c60:	4b18      	ldr	r3, [pc, #96]	@ (8001cc4 <HAL_GPIO_Init+0x304>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d003      	beq.n	8001c84 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c84:	4a0f      	ldr	r2, [pc, #60]	@ (8001cc4 <HAL_GPIO_Init+0x304>)
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	61fb      	str	r3, [r7, #28]
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	2b0f      	cmp	r3, #15
 8001c94:	f67f aea2 	bls.w	80019dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c98:	bf00      	nop
 8001c9a:	bf00      	nop
 8001c9c:	3724      	adds	r7, #36	@ 0x24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40013800 	.word	0x40013800
 8001cb0:	40020000 	.word	0x40020000
 8001cb4:	40020400 	.word	0x40020400
 8001cb8:	40020800 	.word	0x40020800
 8001cbc:	40020c00 	.word	0x40020c00
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	40013c00 	.word	0x40013c00

08001cc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	691a      	ldr	r2, [r3, #16]
 8001cd8:	887b      	ldrh	r3, [r7, #2]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d002      	beq.n	8001ce6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	73fb      	strb	r3, [r7, #15]
 8001ce4:	e001      	b.n	8001cea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3714      	adds	r7, #20
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	460b      	mov	r3, r1
 8001d02:	807b      	strh	r3, [r7, #2]
 8001d04:	4613      	mov	r3, r2
 8001d06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d08:	787b      	ldrb	r3, [r7, #1]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d0e:	887a      	ldrh	r2, [r7, #2]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d14:	e003      	b.n	8001d1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d16:	887b      	ldrh	r3, [r7, #2]
 8001d18:	041a      	lsls	r2, r3, #16
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	619a      	str	r2, [r3, #24]
}
 8001d1e:	bf00      	nop
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
	...

08001d2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001d36:	4b08      	ldr	r3, [pc, #32]	@ (8001d58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d38:	695a      	ldr	r2, [r3, #20]
 8001d3a:	88fb      	ldrh	r3, [r7, #6]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d006      	beq.n	8001d50 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d42:	4a05      	ldr	r2, [pc, #20]	@ (8001d58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d44:	88fb      	ldrh	r3, [r7, #6]
 8001d46:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d48:	88fb      	ldrh	r3, [r7, #6]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7fe fe6e 	bl	8000a2c <HAL_GPIO_EXTI_Callback>
  }
}
 8001d50:	bf00      	nop
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40013c00 	.word	0x40013c00

08001d5c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af02      	add	r7, sp, #8
 8001d62:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d101      	bne.n	8001d6e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e101      	b.n	8001f72 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d106      	bne.n	8001d8e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f007 f8f7 	bl	8008f7c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2203      	movs	r2, #3
 8001d92:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d9c:	d102      	bne.n	8001da4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f003 fcde 	bl	800576a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6818      	ldr	r0, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	7c1a      	ldrb	r2, [r3, #16]
 8001db6:	f88d 2000 	strb.w	r2, [sp]
 8001dba:	3304      	adds	r3, #4
 8001dbc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dbe:	f003 fbbd 	bl	800553c <USB_CoreInit>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d005      	beq.n	8001dd4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2202      	movs	r2, #2
 8001dcc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e0ce      	b.n	8001f72 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2100      	movs	r1, #0
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f003 fcd6 	bl	800578c <USB_SetCurrentMode>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d005      	beq.n	8001df2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2202      	movs	r2, #2
 8001dea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e0bf      	b.n	8001f72 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001df2:	2300      	movs	r3, #0
 8001df4:	73fb      	strb	r3, [r7, #15]
 8001df6:	e04a      	b.n	8001e8e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001df8:	7bfa      	ldrb	r2, [r7, #15]
 8001dfa:	6879      	ldr	r1, [r7, #4]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	00db      	lsls	r3, r3, #3
 8001e00:	4413      	add	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	440b      	add	r3, r1
 8001e06:	3315      	adds	r3, #21
 8001e08:	2201      	movs	r2, #1
 8001e0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001e0c:	7bfa      	ldrb	r2, [r7, #15]
 8001e0e:	6879      	ldr	r1, [r7, #4]
 8001e10:	4613      	mov	r3, r2
 8001e12:	00db      	lsls	r3, r3, #3
 8001e14:	4413      	add	r3, r2
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	440b      	add	r3, r1
 8001e1a:	3314      	adds	r3, #20
 8001e1c:	7bfa      	ldrb	r2, [r7, #15]
 8001e1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001e20:	7bfa      	ldrb	r2, [r7, #15]
 8001e22:	7bfb      	ldrb	r3, [r7, #15]
 8001e24:	b298      	uxth	r0, r3
 8001e26:	6879      	ldr	r1, [r7, #4]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	440b      	add	r3, r1
 8001e32:	332e      	adds	r3, #46	@ 0x2e
 8001e34:	4602      	mov	r2, r0
 8001e36:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001e38:	7bfa      	ldrb	r2, [r7, #15]
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	4413      	add	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	440b      	add	r3, r1
 8001e46:	3318      	adds	r3, #24
 8001e48:	2200      	movs	r2, #0
 8001e4a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001e4c:	7bfa      	ldrb	r2, [r7, #15]
 8001e4e:	6879      	ldr	r1, [r7, #4]
 8001e50:	4613      	mov	r3, r2
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	4413      	add	r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	440b      	add	r3, r1
 8001e5a:	331c      	adds	r3, #28
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001e60:	7bfa      	ldrb	r2, [r7, #15]
 8001e62:	6879      	ldr	r1, [r7, #4]
 8001e64:	4613      	mov	r3, r2
 8001e66:	00db      	lsls	r3, r3, #3
 8001e68:	4413      	add	r3, r2
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	440b      	add	r3, r1
 8001e6e:	3320      	adds	r3, #32
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001e74:	7bfa      	ldrb	r2, [r7, #15]
 8001e76:	6879      	ldr	r1, [r7, #4]
 8001e78:	4613      	mov	r3, r2
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	4413      	add	r3, r2
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	440b      	add	r3, r1
 8001e82:	3324      	adds	r3, #36	@ 0x24
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e88:	7bfb      	ldrb	r3, [r7, #15]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	73fb      	strb	r3, [r7, #15]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	791b      	ldrb	r3, [r3, #4]
 8001e92:	7bfa      	ldrb	r2, [r7, #15]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d3af      	bcc.n	8001df8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e98:	2300      	movs	r3, #0
 8001e9a:	73fb      	strb	r3, [r7, #15]
 8001e9c:	e044      	b.n	8001f28 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001e9e:	7bfa      	ldrb	r2, [r7, #15]
 8001ea0:	6879      	ldr	r1, [r7, #4]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	440b      	add	r3, r1
 8001eac:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001eb4:	7bfa      	ldrb	r2, [r7, #15]
 8001eb6:	6879      	ldr	r1, [r7, #4]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	4413      	add	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	440b      	add	r3, r1
 8001ec2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001ec6:	7bfa      	ldrb	r2, [r7, #15]
 8001ec8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001eca:	7bfa      	ldrb	r2, [r7, #15]
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	00db      	lsls	r3, r3, #3
 8001ed2:	4413      	add	r3, r2
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	440b      	add	r3, r1
 8001ed8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001edc:	2200      	movs	r2, #0
 8001ede:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ee0:	7bfa      	ldrb	r2, [r7, #15]
 8001ee2:	6879      	ldr	r1, [r7, #4]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	4413      	add	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	440b      	add	r3, r1
 8001eee:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ef6:	7bfa      	ldrb	r2, [r7, #15]
 8001ef8:	6879      	ldr	r1, [r7, #4]
 8001efa:	4613      	mov	r3, r2
 8001efc:	00db      	lsls	r3, r3, #3
 8001efe:	4413      	add	r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	440b      	add	r3, r1
 8001f04:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001f0c:	7bfa      	ldrb	r2, [r7, #15]
 8001f0e:	6879      	ldr	r1, [r7, #4]
 8001f10:	4613      	mov	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	4413      	add	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	440b      	add	r3, r1
 8001f1a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001f1e:	2200      	movs	r2, #0
 8001f20:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f22:	7bfb      	ldrb	r3, [r7, #15]
 8001f24:	3301      	adds	r3, #1
 8001f26:	73fb      	strb	r3, [r7, #15]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	791b      	ldrb	r3, [r3, #4]
 8001f2c:	7bfa      	ldrb	r2, [r7, #15]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d3b5      	bcc.n	8001e9e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6818      	ldr	r0, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	7c1a      	ldrb	r2, [r3, #16]
 8001f3a:	f88d 2000 	strb.w	r2, [sp]
 8001f3e:	3304      	adds	r3, #4
 8001f40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f42:	f003 fc6f 	bl	8005824 <USB_DevInit>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d005      	beq.n	8001f58 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e00c      	b.n	8001f72 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f004 fcb9 	bl	80068e2 <USB_DevDisconnect>

  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3710      	adds	r7, #16
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b084      	sub	sp, #16
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d101      	bne.n	8001f96 <HAL_PCD_Start+0x1c>
 8001f92:	2302      	movs	r3, #2
 8001f94:	e022      	b.n	8001fdc <HAL_PCD_Start+0x62>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d009      	beq.n	8001fbe <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d105      	bne.n	8001fbe <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fb6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f003 fbc0 	bl	8005748 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f004 fc67 	bl	80068a0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001fe4:	b590      	push	{r4, r7, lr}
 8001fe6:	b08d      	sub	sp, #52	@ 0x34
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ff2:	6a3b      	ldr	r3, [r7, #32]
 8001ff4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f004 fd25 	bl	8006a4a <USB_GetMode>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	f040 848c 	bne.w	8002920 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f004 fc89 	bl	8006924 <USB_ReadInterrupts>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	f000 8482 	beq.w	800291e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	0a1b      	lsrs	r3, r3, #8
 8002024:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	f004 fc76 	bl	8006924 <USB_ReadInterrupts>
 8002038:	4603      	mov	r3, r0
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b02      	cmp	r3, #2
 8002040:	d107      	bne.n	8002052 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	695a      	ldr	r2, [r3, #20]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f002 0202 	and.w	r2, r2, #2
 8002050:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4618      	mov	r0, r3
 8002058:	f004 fc64 	bl	8006924 <USB_ReadInterrupts>
 800205c:	4603      	mov	r3, r0
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	2b10      	cmp	r3, #16
 8002064:	d161      	bne.n	800212a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	699a      	ldr	r2, [r3, #24]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f022 0210 	bic.w	r2, r2, #16
 8002074:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002076:	6a3b      	ldr	r3, [r7, #32]
 8002078:	6a1b      	ldr	r3, [r3, #32]
 800207a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	f003 020f 	and.w	r2, r3, #15
 8002082:	4613      	mov	r3, r2
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	4413      	add	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	4413      	add	r3, r2
 8002092:	3304      	adds	r3, #4
 8002094:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	0c5b      	lsrs	r3, r3, #17
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d124      	bne.n	80020ec <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80020a8:	4013      	ands	r3, r2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d035      	beq.n	800211a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	091b      	lsrs	r3, r3, #4
 80020b6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80020b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80020bc:	b29b      	uxth	r3, r3
 80020be:	461a      	mov	r2, r3
 80020c0:	6a38      	ldr	r0, [r7, #32]
 80020c2:	f004 fa9b 	bl	80065fc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	68da      	ldr	r2, [r3, #12]
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	091b      	lsrs	r3, r3, #4
 80020ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80020d2:	441a      	add	r2, r3
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	695a      	ldr	r2, [r3, #20]
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	091b      	lsrs	r3, r3, #4
 80020e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80020e4:	441a      	add	r2, r3
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	615a      	str	r2, [r3, #20]
 80020ea:	e016      	b.n	800211a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	0c5b      	lsrs	r3, r3, #17
 80020f0:	f003 030f 	and.w	r3, r3, #15
 80020f4:	2b06      	cmp	r3, #6
 80020f6:	d110      	bne.n	800211a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80020fe:	2208      	movs	r2, #8
 8002100:	4619      	mov	r1, r3
 8002102:	6a38      	ldr	r0, [r7, #32]
 8002104:	f004 fa7a 	bl	80065fc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	695a      	ldr	r2, [r3, #20]
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	091b      	lsrs	r3, r3, #4
 8002110:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002114:	441a      	add	r2, r3
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	699a      	ldr	r2, [r3, #24]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f042 0210 	orr.w	r2, r2, #16
 8002128:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f004 fbf8 	bl	8006924 <USB_ReadInterrupts>
 8002134:	4603      	mov	r3, r0
 8002136:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800213a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800213e:	f040 80a7 	bne.w	8002290 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002142:	2300      	movs	r3, #0
 8002144:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4618      	mov	r0, r3
 800214c:	f004 fbfd 	bl	800694a <USB_ReadDevAllOutEpInterrupt>
 8002150:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002152:	e099      	b.n	8002288 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	2b00      	cmp	r3, #0
 800215c:	f000 808e 	beq.w	800227c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002166:	b2d2      	uxtb	r2, r2
 8002168:	4611      	mov	r1, r2
 800216a:	4618      	mov	r0, r3
 800216c:	f004 fc21 	bl	80069b2 <USB_ReadDevOutEPInterrupt>
 8002170:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	2b00      	cmp	r3, #0
 800217a:	d00c      	beq.n	8002196 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800217c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217e:	015a      	lsls	r2, r3, #5
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	4413      	add	r3, r2
 8002184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002188:	461a      	mov	r2, r3
 800218a:	2301      	movs	r3, #1
 800218c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800218e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f000 fea3 	bl	8002edc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	f003 0308 	and.w	r3, r3, #8
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00c      	beq.n	80021ba <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80021a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a2:	015a      	lsls	r2, r3, #5
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	4413      	add	r3, r2
 80021a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021ac:	461a      	mov	r2, r3
 80021ae:	2308      	movs	r3, #8
 80021b0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80021b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f000 ff79 	bl	80030ac <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	f003 0310 	and.w	r3, r3, #16
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d008      	beq.n	80021d6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80021c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c6:	015a      	lsls	r2, r3, #5
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	4413      	add	r3, r2
 80021cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021d0:	461a      	mov	r2, r3
 80021d2:	2310      	movs	r3, #16
 80021d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d030      	beq.n	8002242 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80021e0:	6a3b      	ldr	r3, [r7, #32]
 80021e2:	695b      	ldr	r3, [r3, #20]
 80021e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021e8:	2b80      	cmp	r3, #128	@ 0x80
 80021ea:	d109      	bne.n	8002200 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	69fa      	ldr	r2, [r7, #28]
 80021f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80021fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021fe:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002200:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002202:	4613      	mov	r3, r2
 8002204:	00db      	lsls	r3, r3, #3
 8002206:	4413      	add	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	4413      	add	r3, r2
 8002212:	3304      	adds	r3, #4
 8002214:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	78db      	ldrb	r3, [r3, #3]
 800221a:	2b01      	cmp	r3, #1
 800221c:	d108      	bne.n	8002230 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	2200      	movs	r2, #0
 8002222:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002226:	b2db      	uxtb	r3, r3
 8002228:	4619      	mov	r1, r3
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f006 ffa2 	bl	8009174 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002232:	015a      	lsls	r2, r3, #5
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	4413      	add	r3, r2
 8002238:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800223c:	461a      	mov	r2, r3
 800223e:	2302      	movs	r3, #2
 8002240:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	f003 0320 	and.w	r3, r3, #32
 8002248:	2b00      	cmp	r3, #0
 800224a:	d008      	beq.n	800225e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800224c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224e:	015a      	lsls	r2, r3, #5
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	4413      	add	r3, r2
 8002254:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002258:	461a      	mov	r2, r3
 800225a:	2320      	movs	r3, #32
 800225c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d009      	beq.n	800227c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800226a:	015a      	lsls	r2, r3, #5
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	4413      	add	r3, r2
 8002270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002274:	461a      	mov	r2, r3
 8002276:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800227a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800227c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227e:	3301      	adds	r3, #1
 8002280:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002284:	085b      	lsrs	r3, r3, #1
 8002286:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800228a:	2b00      	cmp	r3, #0
 800228c:	f47f af62 	bne.w	8002154 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4618      	mov	r0, r3
 8002296:	f004 fb45 	bl	8006924 <USB_ReadInterrupts>
 800229a:	4603      	mov	r3, r0
 800229c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80022a4:	f040 80db 	bne.w	800245e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f004 fb66 	bl	800697e <USB_ReadDevAllInEpInterrupt>
 80022b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80022b4:	2300      	movs	r3, #0
 80022b6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80022b8:	e0cd      	b.n	8002456 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80022ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022bc:	f003 0301 	and.w	r3, r3, #1
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 80c2 	beq.w	800244a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022cc:	b2d2      	uxtb	r2, r2
 80022ce:	4611      	mov	r1, r2
 80022d0:	4618      	mov	r0, r3
 80022d2:	f004 fb8c 	bl	80069ee <USB_ReadDevInEPInterrupt>
 80022d6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d057      	beq.n	8002392 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80022e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e4:	f003 030f 	and.w	r3, r3, #15
 80022e8:	2201      	movs	r2, #1
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	43db      	mvns	r3, r3
 80022fc:	69f9      	ldr	r1, [r7, #28]
 80022fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002302:	4013      	ands	r3, r2
 8002304:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002308:	015a      	lsls	r2, r3, #5
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	4413      	add	r3, r2
 800230e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002312:	461a      	mov	r2, r3
 8002314:	2301      	movs	r3, #1
 8002316:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	799b      	ldrb	r3, [r3, #6]
 800231c:	2b01      	cmp	r3, #1
 800231e:	d132      	bne.n	8002386 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002320:	6879      	ldr	r1, [r7, #4]
 8002322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002324:	4613      	mov	r3, r2
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	4413      	add	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	440b      	add	r3, r1
 800232e:	3320      	adds	r3, #32
 8002330:	6819      	ldr	r1, [r3, #0]
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002336:	4613      	mov	r3, r2
 8002338:	00db      	lsls	r3, r3, #3
 800233a:	4413      	add	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4403      	add	r3, r0
 8002340:	331c      	adds	r3, #28
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4419      	add	r1, r3
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800234a:	4613      	mov	r3, r2
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	4413      	add	r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	4403      	add	r3, r0
 8002354:	3320      	adds	r3, #32
 8002356:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235a:	2b00      	cmp	r3, #0
 800235c:	d113      	bne.n	8002386 <HAL_PCD_IRQHandler+0x3a2>
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002362:	4613      	mov	r3, r2
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	4413      	add	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	440b      	add	r3, r1
 800236c:	3324      	adds	r3, #36	@ 0x24
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d108      	bne.n	8002386 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6818      	ldr	r0, [r3, #0]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800237e:	461a      	mov	r2, r3
 8002380:	2101      	movs	r1, #1
 8002382:	f004 fb93 	bl	8006aac <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002388:	b2db      	uxtb	r3, r3
 800238a:	4619      	mov	r1, r3
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f006 fe76 	bl	800907e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	f003 0308 	and.w	r3, r3, #8
 8002398:	2b00      	cmp	r3, #0
 800239a:	d008      	beq.n	80023ae <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239e:	015a      	lsls	r2, r3, #5
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	4413      	add	r3, r2
 80023a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023a8:	461a      	mov	r2, r3
 80023aa:	2308      	movs	r3, #8
 80023ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	f003 0310 	and.w	r3, r3, #16
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d008      	beq.n	80023ca <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80023b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ba:	015a      	lsls	r2, r3, #5
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	4413      	add	r3, r2
 80023c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023c4:	461a      	mov	r2, r3
 80023c6:	2310      	movs	r3, #16
 80023c8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d008      	beq.n	80023e6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80023d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d6:	015a      	lsls	r2, r3, #5
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	4413      	add	r3, r2
 80023dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023e0:	461a      	mov	r2, r3
 80023e2:	2340      	movs	r3, #64	@ 0x40
 80023e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d023      	beq.n	8002438 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80023f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023f2:	6a38      	ldr	r0, [r7, #32]
 80023f4:	f003 fb7a 	bl	8005aec <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80023f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023fa:	4613      	mov	r3, r2
 80023fc:	00db      	lsls	r3, r3, #3
 80023fe:	4413      	add	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	3310      	adds	r3, #16
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	4413      	add	r3, r2
 8002408:	3304      	adds	r3, #4
 800240a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	78db      	ldrb	r3, [r3, #3]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d108      	bne.n	8002426 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	2200      	movs	r2, #0
 8002418:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800241a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800241c:	b2db      	uxtb	r3, r3
 800241e:	4619      	mov	r1, r3
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f006 feb9 	bl	8009198 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002428:	015a      	lsls	r2, r3, #5
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	4413      	add	r3, r2
 800242e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002432:	461a      	mov	r2, r3
 8002434:	2302      	movs	r3, #2
 8002436:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002442:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f000 fcbd 	bl	8002dc4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800244a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244c:	3301      	adds	r3, #1
 800244e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002452:	085b      	lsrs	r3, r3, #1
 8002454:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002458:	2b00      	cmp	r3, #0
 800245a:	f47f af2e 	bne.w	80022ba <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f004 fa5e 	bl	8006924 <USB_ReadInterrupts>
 8002468:	4603      	mov	r3, r0
 800246a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800246e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002472:	d122      	bne.n	80024ba <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	69fa      	ldr	r2, [r7, #28]
 800247e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002482:	f023 0301 	bic.w	r3, r3, #1
 8002486:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800248e:	2b01      	cmp	r3, #1
 8002490:	d108      	bne.n	80024a4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800249a:	2100      	movs	r1, #0
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 fea3 	bl	80031e8 <HAL_PCDEx_LPM_Callback>
 80024a2:	e002      	b.n	80024aa <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f006 fe57 	bl	8009158 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	695a      	ldr	r2, [r3, #20]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80024b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4618      	mov	r0, r3
 80024c0:	f004 fa30 	bl	8006924 <USB_ReadInterrupts>
 80024c4:	4603      	mov	r3, r0
 80024c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024ce:	d112      	bne.n	80024f6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f003 0301 	and.w	r3, r3, #1
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d102      	bne.n	80024e6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f006 fe13 	bl	800910c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	695a      	ldr	r2, [r3, #20]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80024f4:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f004 fa12 	bl	8006924 <USB_ReadInterrupts>
 8002500:	4603      	mov	r3, r0
 8002502:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800250a:	f040 80b7 	bne.w	800267c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	69fa      	ldr	r2, [r7, #28]
 8002518:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800251c:	f023 0301 	bic.w	r3, r3, #1
 8002520:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2110      	movs	r1, #16
 8002528:	4618      	mov	r0, r3
 800252a:	f003 fadf 	bl	8005aec <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800252e:	2300      	movs	r3, #0
 8002530:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002532:	e046      	b.n	80025c2 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002536:	015a      	lsls	r2, r3, #5
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	4413      	add	r3, r2
 800253c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002540:	461a      	mov	r2, r3
 8002542:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002546:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800254a:	015a      	lsls	r2, r3, #5
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	4413      	add	r3, r2
 8002550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002558:	0151      	lsls	r1, r2, #5
 800255a:	69fa      	ldr	r2, [r7, #28]
 800255c:	440a      	add	r2, r1
 800255e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002562:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002566:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800256a:	015a      	lsls	r2, r3, #5
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	4413      	add	r3, r2
 8002570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002574:	461a      	mov	r2, r3
 8002576:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800257a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800257c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800257e:	015a      	lsls	r2, r3, #5
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	4413      	add	r3, r2
 8002584:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800258c:	0151      	lsls	r1, r2, #5
 800258e:	69fa      	ldr	r2, [r7, #28]
 8002590:	440a      	add	r2, r1
 8002592:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002596:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800259a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800259c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800259e:	015a      	lsls	r2, r3, #5
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	4413      	add	r3, r2
 80025a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025ac:	0151      	lsls	r1, r2, #5
 80025ae:	69fa      	ldr	r2, [r7, #28]
 80025b0:	440a      	add	r2, r1
 80025b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80025b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80025ba:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025be:	3301      	adds	r3, #1
 80025c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	791b      	ldrb	r3, [r3, #4]
 80025c6:	461a      	mov	r2, r3
 80025c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d3b2      	bcc.n	8002534 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025d4:	69db      	ldr	r3, [r3, #28]
 80025d6:	69fa      	ldr	r2, [r7, #28]
 80025d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80025dc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80025e0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	7bdb      	ldrb	r3, [r3, #15]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d016      	beq.n	8002618 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025f4:	69fa      	ldr	r2, [r7, #28]
 80025f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80025fa:	f043 030b 	orr.w	r3, r3, #11
 80025fe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260a:	69fa      	ldr	r2, [r7, #28]
 800260c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002610:	f043 030b 	orr.w	r3, r3, #11
 8002614:	6453      	str	r3, [r2, #68]	@ 0x44
 8002616:	e015      	b.n	8002644 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	69fa      	ldr	r2, [r7, #28]
 8002622:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002626:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800262a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800262e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002636:	691b      	ldr	r3, [r3, #16]
 8002638:	69fa      	ldr	r2, [r7, #28]
 800263a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800263e:	f043 030b 	orr.w	r3, r3, #11
 8002642:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	69fa      	ldr	r2, [r7, #28]
 800264e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002652:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002656:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6818      	ldr	r0, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002666:	461a      	mov	r2, r3
 8002668:	f004 fa20 	bl	8006aac <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	695a      	ldr	r2, [r3, #20]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800267a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4618      	mov	r0, r3
 8002682:	f004 f94f 	bl	8006924 <USB_ReadInterrupts>
 8002686:	4603      	mov	r3, r0
 8002688:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800268c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002690:	d123      	bne.n	80026da <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4618      	mov	r0, r3
 8002698:	f004 f9e5 	bl	8006a66 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f003 fa9c 	bl	8005bde <USB_GetDevSpeed>
 80026a6:	4603      	mov	r3, r0
 80026a8:	461a      	mov	r2, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681c      	ldr	r4, [r3, #0]
 80026b2:	f001 f9c9 	bl	8003a48 <HAL_RCC_GetHCLKFreq>
 80026b6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80026bc:	461a      	mov	r2, r3
 80026be:	4620      	mov	r0, r4
 80026c0:	f002 ffa0 	bl	8005604 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f006 fd02 	bl	80090ce <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	695a      	ldr	r2, [r3, #20]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80026d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f004 f920 	bl	8006924 <USB_ReadInterrupts>
 80026e4:	4603      	mov	r3, r0
 80026e6:	f003 0308 	and.w	r3, r3, #8
 80026ea:	2b08      	cmp	r3, #8
 80026ec:	d10a      	bne.n	8002704 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f006 fcdf 	bl	80090b2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	695a      	ldr	r2, [r3, #20]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f002 0208 	and.w	r2, r2, #8
 8002702:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4618      	mov	r0, r3
 800270a:	f004 f90b 	bl	8006924 <USB_ReadInterrupts>
 800270e:	4603      	mov	r3, r0
 8002710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002714:	2b80      	cmp	r3, #128	@ 0x80
 8002716:	d123      	bne.n	8002760 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002718:	6a3b      	ldr	r3, [r7, #32]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002720:	6a3b      	ldr	r3, [r7, #32]
 8002722:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002724:	2301      	movs	r3, #1
 8002726:	627b      	str	r3, [r7, #36]	@ 0x24
 8002728:	e014      	b.n	8002754 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800272a:	6879      	ldr	r1, [r7, #4]
 800272c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800272e:	4613      	mov	r3, r2
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	4413      	add	r3, r2
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	440b      	add	r3, r1
 8002738:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d105      	bne.n	800274e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002744:	b2db      	uxtb	r3, r3
 8002746:	4619      	mov	r1, r3
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f000 fb0a 	bl	8002d62 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800274e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002750:	3301      	adds	r3, #1
 8002752:	627b      	str	r3, [r7, #36]	@ 0x24
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	791b      	ldrb	r3, [r3, #4]
 8002758:	461a      	mov	r2, r3
 800275a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275c:	4293      	cmp	r3, r2
 800275e:	d3e4      	bcc.n	800272a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4618      	mov	r0, r3
 8002766:	f004 f8dd 	bl	8006924 <USB_ReadInterrupts>
 800276a:	4603      	mov	r3, r0
 800276c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002770:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002774:	d13c      	bne.n	80027f0 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002776:	2301      	movs	r3, #1
 8002778:	627b      	str	r3, [r7, #36]	@ 0x24
 800277a:	e02b      	b.n	80027d4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800277c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277e:	015a      	lsls	r2, r3, #5
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	4413      	add	r3, r2
 8002784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800278c:	6879      	ldr	r1, [r7, #4]
 800278e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002790:	4613      	mov	r3, r2
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	4413      	add	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	3318      	adds	r3, #24
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d115      	bne.n	80027ce <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80027a2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	da12      	bge.n	80027ce <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80027a8:	6879      	ldr	r1, [r7, #4]
 80027aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027ac:	4613      	mov	r3, r2
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	4413      	add	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	440b      	add	r3, r1
 80027b6:	3317      	adds	r3, #23
 80027b8:	2201      	movs	r2, #1
 80027ba:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80027bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	4619      	mov	r1, r3
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f000 faca 	bl	8002d62 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80027ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d0:	3301      	adds	r3, #1
 80027d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	791b      	ldrb	r3, [r3, #4]
 80027d8:	461a      	mov	r2, r3
 80027da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027dc:	4293      	cmp	r3, r2
 80027de:	d3cd      	bcc.n	800277c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	695a      	ldr	r2, [r3, #20]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80027ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f004 f895 	bl	8006924 <USB_ReadInterrupts>
 80027fa:	4603      	mov	r3, r0
 80027fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002800:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002804:	d156      	bne.n	80028b4 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002806:	2301      	movs	r3, #1
 8002808:	627b      	str	r3, [r7, #36]	@ 0x24
 800280a:	e045      	b.n	8002898 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800280c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280e:	015a      	lsls	r2, r3, #5
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	4413      	add	r3, r2
 8002814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800281c:	6879      	ldr	r1, [r7, #4]
 800281e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002820:	4613      	mov	r3, r2
 8002822:	00db      	lsls	r3, r3, #3
 8002824:	4413      	add	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	440b      	add	r3, r1
 800282a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d12e      	bne.n	8002892 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002834:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002836:	2b00      	cmp	r3, #0
 8002838:	da2b      	bge.n	8002892 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002846:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800284a:	429a      	cmp	r2, r3
 800284c:	d121      	bne.n	8002892 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800284e:	6879      	ldr	r1, [r7, #4]
 8002850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002852:	4613      	mov	r3, r2
 8002854:	00db      	lsls	r3, r3, #3
 8002856:	4413      	add	r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	440b      	add	r3, r1
 800285c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002860:	2201      	movs	r2, #1
 8002862:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002864:	6a3b      	ldr	r3, [r7, #32]
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800286c:	6a3b      	ldr	r3, [r7, #32]
 800286e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002870:	6a3b      	ldr	r3, [r7, #32]
 8002872:	695b      	ldr	r3, [r3, #20]
 8002874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10a      	bne.n	8002892 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	69fa      	ldr	r2, [r7, #28]
 8002886:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800288a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800288e:	6053      	str	r3, [r2, #4]
            break;
 8002890:	e008      	b.n	80028a4 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002894:	3301      	adds	r3, #1
 8002896:	627b      	str	r3, [r7, #36]	@ 0x24
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	791b      	ldrb	r3, [r3, #4]
 800289c:	461a      	mov	r2, r3
 800289e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d3b3      	bcc.n	800280c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	695a      	ldr	r2, [r3, #20]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80028b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f004 f833 	bl	8006924 <USB_ReadInterrupts>
 80028be:	4603      	mov	r3, r0
 80028c0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80028c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028c8:	d10a      	bne.n	80028e0 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f006 fc76 	bl	80091bc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	695a      	ldr	r2, [r3, #20]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80028de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f004 f81d 	bl	8006924 <USB_ReadInterrupts>
 80028ea:	4603      	mov	r3, r0
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	2b04      	cmp	r3, #4
 80028f2:	d115      	bne.n	8002920 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	f003 0304 	and.w	r3, r3, #4
 8002902:	2b00      	cmp	r3, #0
 8002904:	d002      	beq.n	800290c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f006 fc66 	bl	80091d8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6859      	ldr	r1, [r3, #4]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	430a      	orrs	r2, r1
 800291a:	605a      	str	r2, [r3, #4]
 800291c:	e000      	b.n	8002920 <HAL_PCD_IRQHandler+0x93c>
      return;
 800291e:	bf00      	nop
    }
  }
}
 8002920:	3734      	adds	r7, #52	@ 0x34
 8002922:	46bd      	mov	sp, r7
 8002924:	bd90      	pop	{r4, r7, pc}

08002926 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002926:	b580      	push	{r7, lr}
 8002928:	b082      	sub	sp, #8
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
 800292e:	460b      	mov	r3, r1
 8002930:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002938:	2b01      	cmp	r3, #1
 800293a:	d101      	bne.n	8002940 <HAL_PCD_SetAddress+0x1a>
 800293c:	2302      	movs	r3, #2
 800293e:	e012      	b.n	8002966 <HAL_PCD_SetAddress+0x40>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	78fa      	ldrb	r2, [r7, #3]
 800294c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	78fa      	ldrb	r2, [r7, #3]
 8002954:	4611      	mov	r1, r2
 8002956:	4618      	mov	r0, r3
 8002958:	f003 ff7c 	bl	8006854 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b084      	sub	sp, #16
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
 8002976:	4608      	mov	r0, r1
 8002978:	4611      	mov	r1, r2
 800297a:	461a      	mov	r2, r3
 800297c:	4603      	mov	r3, r0
 800297e:	70fb      	strb	r3, [r7, #3]
 8002980:	460b      	mov	r3, r1
 8002982:	803b      	strh	r3, [r7, #0]
 8002984:	4613      	mov	r3, r2
 8002986:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002988:	2300      	movs	r3, #0
 800298a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800298c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002990:	2b00      	cmp	r3, #0
 8002992:	da0f      	bge.n	80029b4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002994:	78fb      	ldrb	r3, [r7, #3]
 8002996:	f003 020f 	and.w	r2, r3, #15
 800299a:	4613      	mov	r3, r2
 800299c:	00db      	lsls	r3, r3, #3
 800299e:	4413      	add	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	3310      	adds	r3, #16
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	4413      	add	r3, r2
 80029a8:	3304      	adds	r3, #4
 80029aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2201      	movs	r2, #1
 80029b0:	705a      	strb	r2, [r3, #1]
 80029b2:	e00f      	b.n	80029d4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029b4:	78fb      	ldrb	r3, [r7, #3]
 80029b6:	f003 020f 	and.w	r2, r3, #15
 80029ba:	4613      	mov	r3, r2
 80029bc:	00db      	lsls	r3, r3, #3
 80029be:	4413      	add	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	4413      	add	r3, r2
 80029ca:	3304      	adds	r3, #4
 80029cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80029d4:	78fb      	ldrb	r3, [r7, #3]
 80029d6:	f003 030f 	and.w	r3, r3, #15
 80029da:	b2da      	uxtb	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80029e0:	883b      	ldrh	r3, [r7, #0]
 80029e2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	78ba      	ldrb	r2, [r7, #2]
 80029ee:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	785b      	ldrb	r3, [r3, #1]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d004      	beq.n	8002a02 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	461a      	mov	r2, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002a02:	78bb      	ldrb	r3, [r7, #2]
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d102      	bne.n	8002a0e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d101      	bne.n	8002a1c <HAL_PCD_EP_Open+0xae>
 8002a18:	2302      	movs	r3, #2
 8002a1a:	e00e      	b.n	8002a3a <HAL_PCD_EP_Open+0xcc>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68f9      	ldr	r1, [r7, #12]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f003 f8fc 	bl	8005c28 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002a38:	7afb      	ldrb	r3, [r7, #11]
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b084      	sub	sp, #16
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002a4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	da0f      	bge.n	8002a76 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a56:	78fb      	ldrb	r3, [r7, #3]
 8002a58:	f003 020f 	and.w	r2, r3, #15
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	4413      	add	r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	3310      	adds	r3, #16
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	4413      	add	r3, r2
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2201      	movs	r2, #1
 8002a72:	705a      	strb	r2, [r3, #1]
 8002a74:	e00f      	b.n	8002a96 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a76:	78fb      	ldrb	r3, [r7, #3]
 8002a78:	f003 020f 	and.w	r2, r3, #15
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	00db      	lsls	r3, r3, #3
 8002a80:	4413      	add	r3, r2
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	4413      	add	r3, r2
 8002a8c:	3304      	adds	r3, #4
 8002a8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a96:	78fb      	ldrb	r3, [r7, #3]
 8002a98:	f003 030f 	and.w	r3, r3, #15
 8002a9c:	b2da      	uxtb	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d101      	bne.n	8002ab0 <HAL_PCD_EP_Close+0x6e>
 8002aac:	2302      	movs	r3, #2
 8002aae:	e00e      	b.n	8002ace <HAL_PCD_EP_Close+0x8c>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68f9      	ldr	r1, [r7, #12]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f003 f93a 	bl	8005d38 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b086      	sub	sp, #24
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	60f8      	str	r0, [r7, #12]
 8002ade:	607a      	str	r2, [r7, #4]
 8002ae0:	603b      	str	r3, [r7, #0]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ae6:	7afb      	ldrb	r3, [r7, #11]
 8002ae8:	f003 020f 	and.w	r2, r3, #15
 8002aec:	4613      	mov	r3, r2
 8002aee:	00db      	lsls	r3, r3, #3
 8002af0:	4413      	add	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	4413      	add	r3, r2
 8002afc:	3304      	adds	r3, #4
 8002afe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	683a      	ldr	r2, [r7, #0]
 8002b0a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	2200      	movs	r2, #0
 8002b16:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b18:	7afb      	ldrb	r3, [r7, #11]
 8002b1a:	f003 030f 	and.w	r3, r3, #15
 8002b1e:	b2da      	uxtb	r2, r3
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	799b      	ldrb	r3, [r3, #6]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d102      	bne.n	8002b32 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6818      	ldr	r0, [r3, #0]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	799b      	ldrb	r3, [r3, #6]
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	6979      	ldr	r1, [r7, #20]
 8002b3e:	f003 f9d7 	bl	8005ef0 <USB_EPStartXfer>

  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	460b      	mov	r3, r1
 8002b56:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002b58:	78fb      	ldrb	r3, [r7, #3]
 8002b5a:	f003 020f 	and.w	r2, r3, #15
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	4613      	mov	r3, r2
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	4413      	add	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002b6e:	681b      	ldr	r3, [r3, #0]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	607a      	str	r2, [r7, #4]
 8002b86:	603b      	str	r3, [r7, #0]
 8002b88:	460b      	mov	r3, r1
 8002b8a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b8c:	7afb      	ldrb	r3, [r7, #11]
 8002b8e:	f003 020f 	and.w	r2, r3, #15
 8002b92:	4613      	mov	r3, r2
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	4413      	add	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	3310      	adds	r3, #16
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	683a      	ldr	r2, [r7, #0]
 8002bae:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002bbc:	7afb      	ldrb	r3, [r7, #11]
 8002bbe:	f003 030f 	and.w	r3, r3, #15
 8002bc2:	b2da      	uxtb	r2, r3
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	799b      	ldrb	r3, [r3, #6]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d102      	bne.n	8002bd6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6818      	ldr	r0, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	799b      	ldrb	r3, [r3, #6]
 8002bde:	461a      	mov	r2, r3
 8002be0:	6979      	ldr	r1, [r7, #20]
 8002be2:	f003 f985 	bl	8005ef0 <USB_EPStartXfer>

  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3718      	adds	r7, #24
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002bfc:	78fb      	ldrb	r3, [r7, #3]
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	7912      	ldrb	r2, [r2, #4]
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d901      	bls.n	8002c0e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e04f      	b.n	8002cae <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002c0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	da0f      	bge.n	8002c36 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c16:	78fb      	ldrb	r3, [r7, #3]
 8002c18:	f003 020f 	and.w	r2, r3, #15
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	4413      	add	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	3310      	adds	r3, #16
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	4413      	add	r3, r2
 8002c2a:	3304      	adds	r3, #4
 8002c2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2201      	movs	r2, #1
 8002c32:	705a      	strb	r2, [r3, #1]
 8002c34:	e00d      	b.n	8002c52 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002c36:	78fa      	ldrb	r2, [r7, #3]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	4413      	add	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	4413      	add	r3, r2
 8002c48:	3304      	adds	r3, #4
 8002c4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2201      	movs	r2, #1
 8002c56:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c58:	78fb      	ldrb	r3, [r7, #3]
 8002c5a:	f003 030f 	and.w	r3, r3, #15
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d101      	bne.n	8002c72 <HAL_PCD_EP_SetStall+0x82>
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e01d      	b.n	8002cae <HAL_PCD_EP_SetStall+0xbe>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68f9      	ldr	r1, [r7, #12]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f003 fd13 	bl	80066ac <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002c86:	78fb      	ldrb	r3, [r7, #3]
 8002c88:	f003 030f 	and.w	r3, r3, #15
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d109      	bne.n	8002ca4 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6818      	ldr	r0, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	7999      	ldrb	r1, [r3, #6]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	f003 ff04 	bl	8006aac <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b084      	sub	sp, #16
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002cc2:	78fb      	ldrb	r3, [r7, #3]
 8002cc4:	f003 030f 	and.w	r3, r3, #15
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	7912      	ldrb	r2, [r2, #4]
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d901      	bls.n	8002cd4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e042      	b.n	8002d5a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002cd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	da0f      	bge.n	8002cfc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002cdc:	78fb      	ldrb	r3, [r7, #3]
 8002cde:	f003 020f 	and.w	r2, r3, #15
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	00db      	lsls	r3, r3, #3
 8002ce6:	4413      	add	r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	3310      	adds	r3, #16
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	4413      	add	r3, r2
 8002cf0:	3304      	adds	r3, #4
 8002cf2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	705a      	strb	r2, [r3, #1]
 8002cfa:	e00f      	b.n	8002d1c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002cfc:	78fb      	ldrb	r3, [r7, #3]
 8002cfe:	f003 020f 	and.w	r2, r3, #15
 8002d02:	4613      	mov	r3, r2
 8002d04:	00db      	lsls	r3, r3, #3
 8002d06:	4413      	add	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	4413      	add	r3, r2
 8002d12:	3304      	adds	r3, #4
 8002d14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d22:	78fb      	ldrb	r3, [r7, #3]
 8002d24:	f003 030f 	and.w	r3, r3, #15
 8002d28:	b2da      	uxtb	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d101      	bne.n	8002d3c <HAL_PCD_EP_ClrStall+0x86>
 8002d38:	2302      	movs	r3, #2
 8002d3a:	e00e      	b.n	8002d5a <HAL_PCD_EP_ClrStall+0xa4>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68f9      	ldr	r1, [r7, #12]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f003 fd1c 	bl	8006788 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b084      	sub	sp, #16
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002d6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	da0c      	bge.n	8002d90 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d76:	78fb      	ldrb	r3, [r7, #3]
 8002d78:	f003 020f 	and.w	r2, r3, #15
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	4413      	add	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	3310      	adds	r3, #16
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	4413      	add	r3, r2
 8002d8a:	3304      	adds	r3, #4
 8002d8c:	60fb      	str	r3, [r7, #12]
 8002d8e:	e00c      	b.n	8002daa <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d90:	78fb      	ldrb	r3, [r7, #3]
 8002d92:	f003 020f 	and.w	r2, r3, #15
 8002d96:	4613      	mov	r3, r2
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	4413      	add	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	4413      	add	r3, r2
 8002da6:	3304      	adds	r3, #4
 8002da8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68f9      	ldr	r1, [r7, #12]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f003 fb3b 	bl	800642c <USB_EPStopXfer>
 8002db6:	4603      	mov	r3, r0
 8002db8:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002dba:	7afb      	ldrb	r3, [r7, #11]
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b08a      	sub	sp, #40	@ 0x28
 8002dc8:	af02      	add	r7, sp, #8
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	00db      	lsls	r3, r3, #3
 8002dde:	4413      	add	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	3310      	adds	r3, #16
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	4413      	add	r3, r2
 8002de8:	3304      	adds	r3, #4
 8002dea:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	695a      	ldr	r2, [r3, #20]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d901      	bls.n	8002dfc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e06b      	b.n	8002ed4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	691a      	ldr	r2, [r3, #16]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	695b      	ldr	r3, [r3, #20]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	69fa      	ldr	r2, [r7, #28]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d902      	bls.n	8002e18 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	3303      	adds	r3, #3
 8002e1c:	089b      	lsrs	r3, r3, #2
 8002e1e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e20:	e02a      	b.n	8002e78 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	691a      	ldr	r2, [r3, #16]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	69fa      	ldr	r2, [r7, #28]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d902      	bls.n	8002e3e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	3303      	adds	r3, #3
 8002e42:	089b      	lsrs	r3, r3, #2
 8002e44:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	68d9      	ldr	r1, [r3, #12]
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	b2da      	uxtb	r2, r3
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	4603      	mov	r3, r0
 8002e5a:	6978      	ldr	r0, [r7, #20]
 8002e5c:	f003 fb90 	bl	8006580 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	68da      	ldr	r2, [r3, #12]
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	441a      	add	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	695a      	ldr	r2, [r3, #20]
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	441a      	add	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	015a      	lsls	r2, r3, #5
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	4413      	add	r3, r2
 8002e80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d809      	bhi.n	8002ea2 <PCD_WriteEmptyTxFifo+0xde>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	695a      	ldr	r2, [r3, #20]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d203      	bcs.n	8002ea2 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1bf      	bne.n	8002e22 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	691a      	ldr	r2, [r3, #16]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	695b      	ldr	r3, [r3, #20]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d811      	bhi.n	8002ed2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	f003 030f 	and.w	r3, r3, #15
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	6939      	ldr	r1, [r7, #16]
 8002eca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002ece:	4013      	ands	r3, r2
 8002ed0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3720      	adds	r7, #32
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b088      	sub	sp, #32
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	333c      	adds	r3, #60	@ 0x3c
 8002ef4:	3304      	adds	r3, #4
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	015a      	lsls	r2, r3, #5
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	4413      	add	r3, r2
 8002f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	799b      	ldrb	r3, [r3, #6]
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d17b      	bne.n	800300a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	f003 0308 	and.w	r3, r3, #8
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d015      	beq.n	8002f48 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	4a61      	ldr	r2, [pc, #388]	@ (80030a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	f240 80b9 	bls.w	8003098 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f000 80b3 	beq.w	8003098 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	015a      	lsls	r2, r3, #5
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	4413      	add	r3, r2
 8002f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f3e:	461a      	mov	r2, r3
 8002f40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f44:	6093      	str	r3, [r2, #8]
 8002f46:	e0a7      	b.n	8003098 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	f003 0320 	and.w	r3, r3, #32
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d009      	beq.n	8002f66 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	015a      	lsls	r2, r3, #5
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	4413      	add	r3, r2
 8002f5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f5e:	461a      	mov	r2, r3
 8002f60:	2320      	movs	r3, #32
 8002f62:	6093      	str	r3, [r2, #8]
 8002f64:	e098      	b.n	8003098 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f040 8093 	bne.w	8003098 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	4a4b      	ldr	r2, [pc, #300]	@ (80030a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d90f      	bls.n	8002f9a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00a      	beq.n	8002f9a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	015a      	lsls	r2, r3, #5
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f90:	461a      	mov	r2, r3
 8002f92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f96:	6093      	str	r3, [r2, #8]
 8002f98:	e07e      	b.n	8003098 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	4413      	add	r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	4413      	add	r3, r2
 8002fac:	3304      	adds	r3, #4
 8002fae:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a1a      	ldr	r2, [r3, #32]
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	0159      	lsls	r1, r3, #5
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	440b      	add	r3, r1
 8002fbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fc6:	1ad2      	subs	r2, r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d114      	bne.n	8002ffc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	691b      	ldr	r3, [r3, #16]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d109      	bne.n	8002fee <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6818      	ldr	r0, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	f003 fd60 	bl	8006aac <USB_EP0_OutStart>
 8002fec:	e006      	b.n	8002ffc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	68da      	ldr	r2, [r3, #12]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	441a      	add	r2, r3
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	4619      	mov	r1, r3
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f006 f820 	bl	8009048 <HAL_PCD_DataOutStageCallback>
 8003008:	e046      	b.n	8003098 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	4a26      	ldr	r2, [pc, #152]	@ (80030a8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d124      	bne.n	800305c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00a      	beq.n	8003032 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	015a      	lsls	r2, r3, #5
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	4413      	add	r3, r2
 8003024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003028:	461a      	mov	r2, r3
 800302a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800302e:	6093      	str	r3, [r2, #8]
 8003030:	e032      	b.n	8003098 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	f003 0320 	and.w	r3, r3, #32
 8003038:	2b00      	cmp	r3, #0
 800303a:	d008      	beq.n	800304e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	015a      	lsls	r2, r3, #5
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	4413      	add	r3, r2
 8003044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003048:	461a      	mov	r2, r3
 800304a:	2320      	movs	r3, #32
 800304c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	b2db      	uxtb	r3, r3
 8003052:	4619      	mov	r1, r3
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f005 fff7 	bl	8009048 <HAL_PCD_DataOutStageCallback>
 800305a:	e01d      	b.n	8003098 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d114      	bne.n	800308c <PCD_EP_OutXfrComplete_int+0x1b0>
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	683a      	ldr	r2, [r7, #0]
 8003066:	4613      	mov	r3, r2
 8003068:	00db      	lsls	r3, r3, #3
 800306a:	4413      	add	r3, r2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	440b      	add	r3, r1
 8003070:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d108      	bne.n	800308c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6818      	ldr	r0, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003084:	461a      	mov	r2, r3
 8003086:	2100      	movs	r1, #0
 8003088:	f003 fd10 	bl	8006aac <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	b2db      	uxtb	r3, r3
 8003090:	4619      	mov	r1, r3
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f005 ffd8 	bl	8009048 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3720      	adds	r7, #32
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	4f54300a 	.word	0x4f54300a
 80030a8:	4f54310a 	.word	0x4f54310a

080030ac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	333c      	adds	r3, #60	@ 0x3c
 80030c4:	3304      	adds	r3, #4
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	015a      	lsls	r2, r3, #5
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	4413      	add	r3, r2
 80030d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	4a15      	ldr	r2, [pc, #84]	@ (8003134 <PCD_EP_OutSetupPacket_int+0x88>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d90e      	bls.n	8003100 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d009      	beq.n	8003100 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	015a      	lsls	r2, r3, #5
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	4413      	add	r3, r2
 80030f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030f8:	461a      	mov	r2, r3
 80030fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030fe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f005 ff8f 	bl	8009024 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	4a0a      	ldr	r2, [pc, #40]	@ (8003134 <PCD_EP_OutSetupPacket_int+0x88>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d90c      	bls.n	8003128 <PCD_EP_OutSetupPacket_int+0x7c>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	799b      	ldrb	r3, [r3, #6]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d108      	bne.n	8003128 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6818      	ldr	r0, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003120:	461a      	mov	r2, r3
 8003122:	2101      	movs	r1, #1
 8003124:	f003 fcc2 	bl	8006aac <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	4f54300a 	.word	0x4f54300a

08003138 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	460b      	mov	r3, r1
 8003142:	70fb      	strb	r3, [r7, #3]
 8003144:	4613      	mov	r3, r2
 8003146:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003150:	78fb      	ldrb	r3, [r7, #3]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d107      	bne.n	8003166 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003156:	883b      	ldrh	r3, [r7, #0]
 8003158:	0419      	lsls	r1, r3, #16
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68ba      	ldr	r2, [r7, #8]
 8003160:	430a      	orrs	r2, r1
 8003162:	629a      	str	r2, [r3, #40]	@ 0x28
 8003164:	e028      	b.n	80031b8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316c:	0c1b      	lsrs	r3, r3, #16
 800316e:	68ba      	ldr	r2, [r7, #8]
 8003170:	4413      	add	r3, r2
 8003172:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003174:	2300      	movs	r3, #0
 8003176:	73fb      	strb	r3, [r7, #15]
 8003178:	e00d      	b.n	8003196 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	7bfb      	ldrb	r3, [r7, #15]
 8003180:	3340      	adds	r3, #64	@ 0x40
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	0c1b      	lsrs	r3, r3, #16
 800318a:	68ba      	ldr	r2, [r7, #8]
 800318c:	4413      	add	r3, r2
 800318e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003190:	7bfb      	ldrb	r3, [r7, #15]
 8003192:	3301      	adds	r3, #1
 8003194:	73fb      	strb	r3, [r7, #15]
 8003196:	7bfa      	ldrb	r2, [r7, #15]
 8003198:	78fb      	ldrb	r3, [r7, #3]
 800319a:	3b01      	subs	r3, #1
 800319c:	429a      	cmp	r2, r3
 800319e:	d3ec      	bcc.n	800317a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80031a0:	883b      	ldrh	r3, [r7, #0]
 80031a2:	0418      	lsls	r0, r3, #16
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6819      	ldr	r1, [r3, #0]
 80031a8:	78fb      	ldrb	r3, [r7, #3]
 80031aa:	3b01      	subs	r3, #1
 80031ac:	68ba      	ldr	r2, [r7, #8]
 80031ae:	4302      	orrs	r2, r0
 80031b0:	3340      	adds	r3, #64	@ 0x40
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	440b      	add	r3, r1
 80031b6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3714      	adds	r7, #20
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80031c6:	b480      	push	{r7}
 80031c8:	b083      	sub	sp, #12
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
 80031ce:	460b      	mov	r3, r1
 80031d0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	887a      	ldrh	r2, [r7, #2]
 80031d8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	460b      	mov	r3, r1
 80031f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b086      	sub	sp, #24
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e267      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b00      	cmp	r3, #0
 800321c:	d075      	beq.n	800330a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800321e:	4b88      	ldr	r3, [pc, #544]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 030c 	and.w	r3, r3, #12
 8003226:	2b04      	cmp	r3, #4
 8003228:	d00c      	beq.n	8003244 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800322a:	4b85      	ldr	r3, [pc, #532]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003232:	2b08      	cmp	r3, #8
 8003234:	d112      	bne.n	800325c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003236:	4b82      	ldr	r3, [pc, #520]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800323e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003242:	d10b      	bne.n	800325c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003244:	4b7e      	ldr	r3, [pc, #504]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d05b      	beq.n	8003308 <HAL_RCC_OscConfig+0x108>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d157      	bne.n	8003308 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e242      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003264:	d106      	bne.n	8003274 <HAL_RCC_OscConfig+0x74>
 8003266:	4b76      	ldr	r3, [pc, #472]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a75      	ldr	r2, [pc, #468]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 800326c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003270:	6013      	str	r3, [r2, #0]
 8003272:	e01d      	b.n	80032b0 <HAL_RCC_OscConfig+0xb0>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800327c:	d10c      	bne.n	8003298 <HAL_RCC_OscConfig+0x98>
 800327e:	4b70      	ldr	r3, [pc, #448]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a6f      	ldr	r2, [pc, #444]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003284:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003288:	6013      	str	r3, [r2, #0]
 800328a:	4b6d      	ldr	r3, [pc, #436]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a6c      	ldr	r2, [pc, #432]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003290:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003294:	6013      	str	r3, [r2, #0]
 8003296:	e00b      	b.n	80032b0 <HAL_RCC_OscConfig+0xb0>
 8003298:	4b69      	ldr	r3, [pc, #420]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a68      	ldr	r2, [pc, #416]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 800329e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032a2:	6013      	str	r3, [r2, #0]
 80032a4:	4b66      	ldr	r3, [pc, #408]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a65      	ldr	r2, [pc, #404]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 80032aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d013      	beq.n	80032e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b8:	f7fe f9ae 	bl	8001618 <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032be:	e008      	b.n	80032d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032c0:	f7fe f9aa 	bl	8001618 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b64      	cmp	r3, #100	@ 0x64
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e207      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032d2:	4b5b      	ldr	r3, [pc, #364]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d0f0      	beq.n	80032c0 <HAL_RCC_OscConfig+0xc0>
 80032de:	e014      	b.n	800330a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e0:	f7fe f99a 	bl	8001618 <HAL_GetTick>
 80032e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032e6:	e008      	b.n	80032fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032e8:	f7fe f996 	bl	8001618 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b64      	cmp	r3, #100	@ 0x64
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e1f3      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032fa:	4b51      	ldr	r3, [pc, #324]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1f0      	bne.n	80032e8 <HAL_RCC_OscConfig+0xe8>
 8003306:	e000      	b.n	800330a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003308:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d063      	beq.n	80033de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003316:	4b4a      	ldr	r3, [pc, #296]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f003 030c 	and.w	r3, r3, #12
 800331e:	2b00      	cmp	r3, #0
 8003320:	d00b      	beq.n	800333a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003322:	4b47      	ldr	r3, [pc, #284]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800332a:	2b08      	cmp	r3, #8
 800332c:	d11c      	bne.n	8003368 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800332e:	4b44      	ldr	r3, [pc, #272]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d116      	bne.n	8003368 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800333a:	4b41      	ldr	r3, [pc, #260]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d005      	beq.n	8003352 <HAL_RCC_OscConfig+0x152>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	2b01      	cmp	r3, #1
 800334c:	d001      	beq.n	8003352 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e1c7      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003352:	4b3b      	ldr	r3, [pc, #236]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	4937      	ldr	r1, [pc, #220]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003362:	4313      	orrs	r3, r2
 8003364:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003366:	e03a      	b.n	80033de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d020      	beq.n	80033b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003370:	4b34      	ldr	r3, [pc, #208]	@ (8003444 <HAL_RCC_OscConfig+0x244>)
 8003372:	2201      	movs	r2, #1
 8003374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003376:	f7fe f94f 	bl	8001618 <HAL_GetTick>
 800337a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800337c:	e008      	b.n	8003390 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800337e:	f7fe f94b 	bl	8001618 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d901      	bls.n	8003390 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e1a8      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003390:	4b2b      	ldr	r3, [pc, #172]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0f0      	beq.n	800337e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800339c:	4b28      	ldr	r3, [pc, #160]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	4925      	ldr	r1, [pc, #148]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	600b      	str	r3, [r1, #0]
 80033b0:	e015      	b.n	80033de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033b2:	4b24      	ldr	r3, [pc, #144]	@ (8003444 <HAL_RCC_OscConfig+0x244>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b8:	f7fe f92e 	bl	8001618 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033c0:	f7fe f92a 	bl	8001618 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e187      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1f0      	bne.n	80033c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0308 	and.w	r3, r3, #8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d036      	beq.n	8003458 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d016      	beq.n	8003420 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033f2:	4b15      	ldr	r3, [pc, #84]	@ (8003448 <HAL_RCC_OscConfig+0x248>)
 80033f4:	2201      	movs	r2, #1
 80033f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033f8:	f7fe f90e 	bl	8001618 <HAL_GetTick>
 80033fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033fe:	e008      	b.n	8003412 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003400:	f7fe f90a 	bl	8001618 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	2b02      	cmp	r3, #2
 800340c:	d901      	bls.n	8003412 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e167      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003412:	4b0b      	ldr	r3, [pc, #44]	@ (8003440 <HAL_RCC_OscConfig+0x240>)
 8003414:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003416:	f003 0302 	and.w	r3, r3, #2
 800341a:	2b00      	cmp	r3, #0
 800341c:	d0f0      	beq.n	8003400 <HAL_RCC_OscConfig+0x200>
 800341e:	e01b      	b.n	8003458 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003420:	4b09      	ldr	r3, [pc, #36]	@ (8003448 <HAL_RCC_OscConfig+0x248>)
 8003422:	2200      	movs	r2, #0
 8003424:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003426:	f7fe f8f7 	bl	8001618 <HAL_GetTick>
 800342a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800342c:	e00e      	b.n	800344c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800342e:	f7fe f8f3 	bl	8001618 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	2b02      	cmp	r3, #2
 800343a:	d907      	bls.n	800344c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e150      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
 8003440:	40023800 	.word	0x40023800
 8003444:	42470000 	.word	0x42470000
 8003448:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800344c:	4b88      	ldr	r3, [pc, #544]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 800344e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1ea      	bne.n	800342e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	2b00      	cmp	r3, #0
 8003462:	f000 8097 	beq.w	8003594 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003466:	2300      	movs	r3, #0
 8003468:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800346a:	4b81      	ldr	r3, [pc, #516]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 800346c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d10f      	bne.n	8003496 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003476:	2300      	movs	r3, #0
 8003478:	60bb      	str	r3, [r7, #8]
 800347a:	4b7d      	ldr	r3, [pc, #500]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347e:	4a7c      	ldr	r2, [pc, #496]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 8003480:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003484:	6413      	str	r3, [r2, #64]	@ 0x40
 8003486:	4b7a      	ldr	r3, [pc, #488]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 8003488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800348e:	60bb      	str	r3, [r7, #8]
 8003490:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003492:	2301      	movs	r3, #1
 8003494:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003496:	4b77      	ldr	r3, [pc, #476]	@ (8003674 <HAL_RCC_OscConfig+0x474>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d118      	bne.n	80034d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034a2:	4b74      	ldr	r3, [pc, #464]	@ (8003674 <HAL_RCC_OscConfig+0x474>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a73      	ldr	r2, [pc, #460]	@ (8003674 <HAL_RCC_OscConfig+0x474>)
 80034a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034ae:	f7fe f8b3 	bl	8001618 <HAL_GetTick>
 80034b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b4:	e008      	b.n	80034c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034b6:	f7fe f8af 	bl	8001618 <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d901      	bls.n	80034c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80034c4:	2303      	movs	r3, #3
 80034c6:	e10c      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c8:	4b6a      	ldr	r3, [pc, #424]	@ (8003674 <HAL_RCC_OscConfig+0x474>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d0f0      	beq.n	80034b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d106      	bne.n	80034ea <HAL_RCC_OscConfig+0x2ea>
 80034dc:	4b64      	ldr	r3, [pc, #400]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 80034de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e0:	4a63      	ldr	r2, [pc, #396]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034e8:	e01c      	b.n	8003524 <HAL_RCC_OscConfig+0x324>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	2b05      	cmp	r3, #5
 80034f0:	d10c      	bne.n	800350c <HAL_RCC_OscConfig+0x30c>
 80034f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 80034f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f6:	4a5e      	ldr	r2, [pc, #376]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 80034f8:	f043 0304 	orr.w	r3, r3, #4
 80034fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80034fe:	4b5c      	ldr	r3, [pc, #368]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 8003500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003502:	4a5b      	ldr	r2, [pc, #364]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 8003504:	f043 0301 	orr.w	r3, r3, #1
 8003508:	6713      	str	r3, [r2, #112]	@ 0x70
 800350a:	e00b      	b.n	8003524 <HAL_RCC_OscConfig+0x324>
 800350c:	4b58      	ldr	r3, [pc, #352]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 800350e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003510:	4a57      	ldr	r2, [pc, #348]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 8003512:	f023 0301 	bic.w	r3, r3, #1
 8003516:	6713      	str	r3, [r2, #112]	@ 0x70
 8003518:	4b55      	ldr	r3, [pc, #340]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 800351a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800351c:	4a54      	ldr	r2, [pc, #336]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 800351e:	f023 0304 	bic.w	r3, r3, #4
 8003522:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d015      	beq.n	8003558 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800352c:	f7fe f874 	bl	8001618 <HAL_GetTick>
 8003530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003532:	e00a      	b.n	800354a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003534:	f7fe f870 	bl	8001618 <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003542:	4293      	cmp	r3, r2
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e0cb      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800354a:	4b49      	ldr	r3, [pc, #292]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 800354c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d0ee      	beq.n	8003534 <HAL_RCC_OscConfig+0x334>
 8003556:	e014      	b.n	8003582 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003558:	f7fe f85e 	bl	8001618 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800355e:	e00a      	b.n	8003576 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003560:	f7fe f85a 	bl	8001618 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800356e:	4293      	cmp	r3, r2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e0b5      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003576:	4b3e      	ldr	r3, [pc, #248]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 8003578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1ee      	bne.n	8003560 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003582:	7dfb      	ldrb	r3, [r7, #23]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d105      	bne.n	8003594 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003588:	4b39      	ldr	r3, [pc, #228]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 800358a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358c:	4a38      	ldr	r2, [pc, #224]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 800358e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003592:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	699b      	ldr	r3, [r3, #24]
 8003598:	2b00      	cmp	r3, #0
 800359a:	f000 80a1 	beq.w	80036e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800359e:	4b34      	ldr	r3, [pc, #208]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 030c 	and.w	r3, r3, #12
 80035a6:	2b08      	cmp	r3, #8
 80035a8:	d05c      	beq.n	8003664 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d141      	bne.n	8003636 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035b2:	4b31      	ldr	r3, [pc, #196]	@ (8003678 <HAL_RCC_OscConfig+0x478>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b8:	f7fe f82e 	bl	8001618 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035c0:	f7fe f82a 	bl	8001618 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e087      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035d2:	4b27      	ldr	r3, [pc, #156]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f0      	bne.n	80035c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	69da      	ldr	r2, [r3, #28]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	431a      	orrs	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ec:	019b      	lsls	r3, r3, #6
 80035ee:	431a      	orrs	r2, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f4:	085b      	lsrs	r3, r3, #1
 80035f6:	3b01      	subs	r3, #1
 80035f8:	041b      	lsls	r3, r3, #16
 80035fa:	431a      	orrs	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003600:	061b      	lsls	r3, r3, #24
 8003602:	491b      	ldr	r1, [pc, #108]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 8003604:	4313      	orrs	r3, r2
 8003606:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003608:	4b1b      	ldr	r3, [pc, #108]	@ (8003678 <HAL_RCC_OscConfig+0x478>)
 800360a:	2201      	movs	r2, #1
 800360c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360e:	f7fe f803 	bl	8001618 <HAL_GetTick>
 8003612:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003614:	e008      	b.n	8003628 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003616:	f7fd ffff 	bl	8001618 <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d901      	bls.n	8003628 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e05c      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003628:	4b11      	ldr	r3, [pc, #68]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d0f0      	beq.n	8003616 <HAL_RCC_OscConfig+0x416>
 8003634:	e054      	b.n	80036e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003636:	4b10      	ldr	r3, [pc, #64]	@ (8003678 <HAL_RCC_OscConfig+0x478>)
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800363c:	f7fd ffec 	bl	8001618 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003644:	f7fd ffe8 	bl	8001618 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e045      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003656:	4b06      	ldr	r3, [pc, #24]	@ (8003670 <HAL_RCC_OscConfig+0x470>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1f0      	bne.n	8003644 <HAL_RCC_OscConfig+0x444>
 8003662:	e03d      	b.n	80036e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	2b01      	cmp	r3, #1
 800366a:	d107      	bne.n	800367c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e038      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
 8003670:	40023800 	.word	0x40023800
 8003674:	40007000 	.word	0x40007000
 8003678:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800367c:	4b1b      	ldr	r3, [pc, #108]	@ (80036ec <HAL_RCC_OscConfig+0x4ec>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	699b      	ldr	r3, [r3, #24]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d028      	beq.n	80036dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003694:	429a      	cmp	r2, r3
 8003696:	d121      	bne.n	80036dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d11a      	bne.n	80036dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036a6:	68fa      	ldr	r2, [r7, #12]
 80036a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80036ac:	4013      	ands	r3, r2
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80036b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d111      	bne.n	80036dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c2:	085b      	lsrs	r3, r3, #1
 80036c4:	3b01      	subs	r3, #1
 80036c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d107      	bne.n	80036dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036d8:	429a      	cmp	r2, r3
 80036da:	d001      	beq.n	80036e0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e000      	b.n	80036e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3718      	adds	r7, #24
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	40023800 	.word	0x40023800

080036f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e0cc      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003704:	4b68      	ldr	r3, [pc, #416]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d90c      	bls.n	800372c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003712:	4b65      	ldr	r3, [pc, #404]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	b2d2      	uxtb	r2, r2
 8003718:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800371a:	4b63      	ldr	r3, [pc, #396]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0307 	and.w	r3, r3, #7
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	429a      	cmp	r2, r3
 8003726:	d001      	beq.n	800372c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e0b8      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d020      	beq.n	800377a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0304 	and.w	r3, r3, #4
 8003740:	2b00      	cmp	r3, #0
 8003742:	d005      	beq.n	8003750 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003744:	4b59      	ldr	r3, [pc, #356]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	4a58      	ldr	r2, [pc, #352]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 800374a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800374e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0308 	and.w	r3, r3, #8
 8003758:	2b00      	cmp	r3, #0
 800375a:	d005      	beq.n	8003768 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800375c:	4b53      	ldr	r3, [pc, #332]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	4a52      	ldr	r2, [pc, #328]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003762:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003766:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003768:	4b50      	ldr	r3, [pc, #320]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	494d      	ldr	r1, [pc, #308]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003776:	4313      	orrs	r3, r2
 8003778:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	d044      	beq.n	8003810 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d107      	bne.n	800379e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800378e:	4b47      	ldr	r3, [pc, #284]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d119      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e07f      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d003      	beq.n	80037ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037aa:	2b03      	cmp	r3, #3
 80037ac:	d107      	bne.n	80037be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ae:	4b3f      	ldr	r3, [pc, #252]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d109      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e06f      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037be:	4b3b      	ldr	r3, [pc, #236]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e067      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037ce:	4b37      	ldr	r3, [pc, #220]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f023 0203 	bic.w	r2, r3, #3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	4934      	ldr	r1, [pc, #208]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037e0:	f7fd ff1a 	bl	8001618 <HAL_GetTick>
 80037e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037e6:	e00a      	b.n	80037fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037e8:	f7fd ff16 	bl	8001618 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e04f      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037fe:	4b2b      	ldr	r3, [pc, #172]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 020c 	and.w	r2, r3, #12
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	429a      	cmp	r2, r3
 800380e:	d1eb      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003810:	4b25      	ldr	r3, [pc, #148]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0307 	and.w	r3, r3, #7
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	429a      	cmp	r2, r3
 800381c:	d20c      	bcs.n	8003838 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800381e:	4b22      	ldr	r3, [pc, #136]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003820:	683a      	ldr	r2, [r7, #0]
 8003822:	b2d2      	uxtb	r2, r2
 8003824:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003826:	4b20      	ldr	r3, [pc, #128]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0307 	and.w	r3, r3, #7
 800382e:	683a      	ldr	r2, [r7, #0]
 8003830:	429a      	cmp	r2, r3
 8003832:	d001      	beq.n	8003838 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e032      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0304 	and.w	r3, r3, #4
 8003840:	2b00      	cmp	r3, #0
 8003842:	d008      	beq.n	8003856 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003844:	4b19      	ldr	r3, [pc, #100]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	4916      	ldr	r1, [pc, #88]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003852:	4313      	orrs	r3, r2
 8003854:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0308 	and.w	r3, r3, #8
 800385e:	2b00      	cmp	r3, #0
 8003860:	d009      	beq.n	8003876 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003862:	4b12      	ldr	r3, [pc, #72]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	490e      	ldr	r1, [pc, #56]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003872:	4313      	orrs	r3, r2
 8003874:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003876:	f000 f821 	bl	80038bc <HAL_RCC_GetSysClockFreq>
 800387a:	4602      	mov	r2, r0
 800387c:	4b0b      	ldr	r3, [pc, #44]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	091b      	lsrs	r3, r3, #4
 8003882:	f003 030f 	and.w	r3, r3, #15
 8003886:	490a      	ldr	r1, [pc, #40]	@ (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003888:	5ccb      	ldrb	r3, [r1, r3]
 800388a:	fa22 f303 	lsr.w	r3, r2, r3
 800388e:	4a09      	ldr	r2, [pc, #36]	@ (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003890:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003892:	4b09      	ldr	r3, [pc, #36]	@ (80038b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4618      	mov	r0, r3
 8003898:	f7fd fe7a 	bl	8001590 <HAL_InitTick>

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	40023c00 	.word	0x40023c00
 80038ac:	40023800 	.word	0x40023800
 80038b0:	08009fdc 	.word	0x08009fdc
 80038b4:	20000000 	.word	0x20000000
 80038b8:	20000004 	.word	0x20000004

080038bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038c0:	b090      	sub	sp, #64	@ 0x40
 80038c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80038c4:	2300      	movs	r3, #0
 80038c6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80038cc:	2300      	movs	r3, #0
 80038ce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80038d0:	2300      	movs	r3, #0
 80038d2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038d4:	4b59      	ldr	r3, [pc, #356]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0x180>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f003 030c 	and.w	r3, r3, #12
 80038dc:	2b08      	cmp	r3, #8
 80038de:	d00d      	beq.n	80038fc <HAL_RCC_GetSysClockFreq+0x40>
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	f200 80a1 	bhi.w	8003a28 <HAL_RCC_GetSysClockFreq+0x16c>
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d002      	beq.n	80038f0 <HAL_RCC_GetSysClockFreq+0x34>
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	d003      	beq.n	80038f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80038ee:	e09b      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038f0:	4b53      	ldr	r3, [pc, #332]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x184>)
 80038f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038f4:	e09b      	b.n	8003a2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038f6:	4b53      	ldr	r3, [pc, #332]	@ (8003a44 <HAL_RCC_GetSysClockFreq+0x188>)
 80038f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038fa:	e098      	b.n	8003a2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038fc:	4b4f      	ldr	r3, [pc, #316]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0x180>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003904:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003906:	4b4d      	ldr	r3, [pc, #308]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d028      	beq.n	8003964 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003912:	4b4a      	ldr	r3, [pc, #296]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	099b      	lsrs	r3, r3, #6
 8003918:	2200      	movs	r2, #0
 800391a:	623b      	str	r3, [r7, #32]
 800391c:	627a      	str	r2, [r7, #36]	@ 0x24
 800391e:	6a3b      	ldr	r3, [r7, #32]
 8003920:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003924:	2100      	movs	r1, #0
 8003926:	4b47      	ldr	r3, [pc, #284]	@ (8003a44 <HAL_RCC_GetSysClockFreq+0x188>)
 8003928:	fb03 f201 	mul.w	r2, r3, r1
 800392c:	2300      	movs	r3, #0
 800392e:	fb00 f303 	mul.w	r3, r0, r3
 8003932:	4413      	add	r3, r2
 8003934:	4a43      	ldr	r2, [pc, #268]	@ (8003a44 <HAL_RCC_GetSysClockFreq+0x188>)
 8003936:	fba0 1202 	umull	r1, r2, r0, r2
 800393a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800393c:	460a      	mov	r2, r1
 800393e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003940:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003942:	4413      	add	r3, r2
 8003944:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003948:	2200      	movs	r2, #0
 800394a:	61bb      	str	r3, [r7, #24]
 800394c:	61fa      	str	r2, [r7, #28]
 800394e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003952:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003956:	f7fc fc9b 	bl	8000290 <__aeabi_uldivmod>
 800395a:	4602      	mov	r2, r0
 800395c:	460b      	mov	r3, r1
 800395e:	4613      	mov	r3, r2
 8003960:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003962:	e053      	b.n	8003a0c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003964:	4b35      	ldr	r3, [pc, #212]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	099b      	lsrs	r3, r3, #6
 800396a:	2200      	movs	r2, #0
 800396c:	613b      	str	r3, [r7, #16]
 800396e:	617a      	str	r2, [r7, #20]
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003976:	f04f 0b00 	mov.w	fp, #0
 800397a:	4652      	mov	r2, sl
 800397c:	465b      	mov	r3, fp
 800397e:	f04f 0000 	mov.w	r0, #0
 8003982:	f04f 0100 	mov.w	r1, #0
 8003986:	0159      	lsls	r1, r3, #5
 8003988:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800398c:	0150      	lsls	r0, r2, #5
 800398e:	4602      	mov	r2, r0
 8003990:	460b      	mov	r3, r1
 8003992:	ebb2 080a 	subs.w	r8, r2, sl
 8003996:	eb63 090b 	sbc.w	r9, r3, fp
 800399a:	f04f 0200 	mov.w	r2, #0
 800399e:	f04f 0300 	mov.w	r3, #0
 80039a2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80039a6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80039aa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80039ae:	ebb2 0408 	subs.w	r4, r2, r8
 80039b2:	eb63 0509 	sbc.w	r5, r3, r9
 80039b6:	f04f 0200 	mov.w	r2, #0
 80039ba:	f04f 0300 	mov.w	r3, #0
 80039be:	00eb      	lsls	r3, r5, #3
 80039c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039c4:	00e2      	lsls	r2, r4, #3
 80039c6:	4614      	mov	r4, r2
 80039c8:	461d      	mov	r5, r3
 80039ca:	eb14 030a 	adds.w	r3, r4, sl
 80039ce:	603b      	str	r3, [r7, #0]
 80039d0:	eb45 030b 	adc.w	r3, r5, fp
 80039d4:	607b      	str	r3, [r7, #4]
 80039d6:	f04f 0200 	mov.w	r2, #0
 80039da:	f04f 0300 	mov.w	r3, #0
 80039de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039e2:	4629      	mov	r1, r5
 80039e4:	028b      	lsls	r3, r1, #10
 80039e6:	4621      	mov	r1, r4
 80039e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039ec:	4621      	mov	r1, r4
 80039ee:	028a      	lsls	r2, r1, #10
 80039f0:	4610      	mov	r0, r2
 80039f2:	4619      	mov	r1, r3
 80039f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039f6:	2200      	movs	r2, #0
 80039f8:	60bb      	str	r3, [r7, #8]
 80039fa:	60fa      	str	r2, [r7, #12]
 80039fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a00:	f7fc fc46 	bl	8000290 <__aeabi_uldivmod>
 8003a04:	4602      	mov	r2, r0
 8003a06:	460b      	mov	r3, r1
 8003a08:	4613      	mov	r3, r2
 8003a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	0c1b      	lsrs	r3, r3, #16
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	3301      	adds	r3, #1
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003a1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a24:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a26:	e002      	b.n	8003a2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a28:	4b05      	ldr	r3, [pc, #20]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x184>)
 8003a2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3740      	adds	r7, #64	@ 0x40
 8003a34:	46bd      	mov	sp, r7
 8003a36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40023800 	.word	0x40023800
 8003a40:	00f42400 	.word	0x00f42400
 8003a44:	017d7840 	.word	0x017d7840

08003a48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a4c:	4b03      	ldr	r3, [pc, #12]	@ (8003a5c <HAL_RCC_GetHCLKFreq+0x14>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	20000000 	.word	0x20000000

08003a60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a64:	f7ff fff0 	bl	8003a48 <HAL_RCC_GetHCLKFreq>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	4b05      	ldr	r3, [pc, #20]	@ (8003a80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	0a9b      	lsrs	r3, r3, #10
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	4903      	ldr	r1, [pc, #12]	@ (8003a84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a76:	5ccb      	ldrb	r3, [r1, r3]
 8003a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40023800 	.word	0x40023800
 8003a84:	08009fec 	.word	0x08009fec

08003a88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a8c:	f7ff ffdc 	bl	8003a48 <HAL_RCC_GetHCLKFreq>
 8003a90:	4602      	mov	r2, r0
 8003a92:	4b05      	ldr	r3, [pc, #20]	@ (8003aa8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	0b5b      	lsrs	r3, r3, #13
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	4903      	ldr	r1, [pc, #12]	@ (8003aac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a9e:	5ccb      	ldrb	r3, [r1, r3]
 8003aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40023800 	.word	0x40023800
 8003aac:	08009fec 	.word	0x08009fec

08003ab0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e07b      	b.n	8003bba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d108      	bne.n	8003adc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ad2:	d009      	beq.n	8003ae8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	61da      	str	r2, [r3, #28]
 8003ada:	e005      	b.n	8003ae8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d106      	bne.n	8003b08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f7fc ffe6 	bl	8000ad4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003b30:	431a      	orrs	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b3a:	431a      	orrs	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	431a      	orrs	r2, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	431a      	orrs	r2, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b58:	431a      	orrs	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	69db      	ldr	r3, [r3, #28]
 8003b5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b62:	431a      	orrs	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a1b      	ldr	r3, [r3, #32]
 8003b68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b6c:	ea42 0103 	orr.w	r1, r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b74:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	0c1b      	lsrs	r3, r3, #16
 8003b86:	f003 0104 	and.w	r1, r3, #4
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8e:	f003 0210 	and.w	r2, r3, #16
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	430a      	orrs	r2, r1
 8003b98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	69da      	ldr	r2, [r3, #28]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ba8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b088      	sub	sp, #32
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	60f8      	str	r0, [r7, #12]
 8003bca:	60b9      	str	r1, [r7, #8]
 8003bcc:	603b      	str	r3, [r7, #0]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003bd2:	f7fd fd21 	bl	8001618 <HAL_GetTick>
 8003bd6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003bd8:	88fb      	ldrh	r3, [r7, #6]
 8003bda:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d001      	beq.n	8003bec <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003be8:	2302      	movs	r3, #2
 8003bea:	e12a      	b.n	8003e42 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d002      	beq.n	8003bf8 <HAL_SPI_Transmit+0x36>
 8003bf2:	88fb      	ldrh	r3, [r7, #6]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d101      	bne.n	8003bfc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e122      	b.n	8003e42 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d101      	bne.n	8003c0a <HAL_SPI_Transmit+0x48>
 8003c06:	2302      	movs	r3, #2
 8003c08:	e11b      	b.n	8003e42 <HAL_SPI_Transmit+0x280>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2203      	movs	r2, #3
 8003c16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	68ba      	ldr	r2, [r7, #8]
 8003c24:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	88fa      	ldrh	r2, [r7, #6]
 8003c2a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	88fa      	ldrh	r2, [r7, #6]
 8003c30:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c58:	d10f      	bne.n	8003c7a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c68:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c78:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c84:	2b40      	cmp	r3, #64	@ 0x40
 8003c86:	d007      	beq.n	8003c98 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c96:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ca0:	d152      	bne.n	8003d48 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d002      	beq.n	8003cb0 <HAL_SPI_Transmit+0xee>
 8003caa:	8b7b      	ldrh	r3, [r7, #26]
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d145      	bne.n	8003d3c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb4:	881a      	ldrh	r2, [r3, #0]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc0:	1c9a      	adds	r2, r3, #2
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	b29a      	uxth	r2, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003cd4:	e032      	b.n	8003d3c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d112      	bne.n	8003d0a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce8:	881a      	ldrh	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf4:	1c9a      	adds	r2, r3, #2
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cfe:	b29b      	uxth	r3, r3
 8003d00:	3b01      	subs	r3, #1
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003d08:	e018      	b.n	8003d3c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d0a:	f7fd fc85 	bl	8001618 <HAL_GetTick>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d803      	bhi.n	8003d22 <HAL_SPI_Transmit+0x160>
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d20:	d102      	bne.n	8003d28 <HAL_SPI_Transmit+0x166>
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d109      	bne.n	8003d3c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e082      	b.n	8003e42 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1c7      	bne.n	8003cd6 <HAL_SPI_Transmit+0x114>
 8003d46:	e053      	b.n	8003df0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d002      	beq.n	8003d56 <HAL_SPI_Transmit+0x194>
 8003d50:	8b7b      	ldrh	r3, [r7, #26]
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d147      	bne.n	8003de6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	330c      	adds	r3, #12
 8003d60:	7812      	ldrb	r2, [r2, #0]
 8003d62:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d68:	1c5a      	adds	r2, r3, #1
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	3b01      	subs	r3, #1
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003d7c:	e033      	b.n	8003de6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d113      	bne.n	8003db4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	330c      	adds	r3, #12
 8003d96:	7812      	ldrb	r2, [r2, #0]
 8003d98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d9e:	1c5a      	adds	r2, r3, #1
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	3b01      	subs	r3, #1
 8003dac:	b29a      	uxth	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003db2:	e018      	b.n	8003de6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003db4:	f7fd fc30 	bl	8001618 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	683a      	ldr	r2, [r7, #0]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d803      	bhi.n	8003dcc <HAL_SPI_Transmit+0x20a>
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dca:	d102      	bne.n	8003dd2 <HAL_SPI_Transmit+0x210>
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d109      	bne.n	8003de6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e02d      	b.n	8003e42 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1c6      	bne.n	8003d7e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003df0:	69fa      	ldr	r2, [r7, #28]
 8003df2:	6839      	ldr	r1, [r7, #0]
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f000 fbd9 	bl	80045ac <SPI_EndRxTxTransaction>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d002      	beq.n	8003e06 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2220      	movs	r2, #32
 8003e04:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10a      	bne.n	8003e24 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e0e:	2300      	movs	r3, #0
 8003e10:	617b      	str	r3, [r7, #20]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	617b      	str	r3, [r7, #20]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	617b      	str	r3, [r7, #20]
 8003e22:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e000      	b.n	8003e42 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003e40:	2300      	movs	r3, #0
  }
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3720      	adds	r7, #32
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	b088      	sub	sp, #32
 8003e4e:	af02      	add	r7, sp, #8
 8003e50:	60f8      	str	r0, [r7, #12]
 8003e52:	60b9      	str	r1, [r7, #8]
 8003e54:	603b      	str	r3, [r7, #0]
 8003e56:	4613      	mov	r3, r2
 8003e58:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d001      	beq.n	8003e6a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003e66:	2302      	movs	r3, #2
 8003e68:	e104      	b.n	8004074 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e72:	d112      	bne.n	8003e9a <HAL_SPI_Receive+0x50>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d10e      	bne.n	8003e9a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2204      	movs	r2, #4
 8003e80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003e84:	88fa      	ldrh	r2, [r7, #6]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	9300      	str	r3, [sp, #0]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	68ba      	ldr	r2, [r7, #8]
 8003e8e:	68b9      	ldr	r1, [r7, #8]
 8003e90:	68f8      	ldr	r0, [r7, #12]
 8003e92:	f000 f8f3 	bl	800407c <HAL_SPI_TransmitReceive>
 8003e96:	4603      	mov	r3, r0
 8003e98:	e0ec      	b.n	8004074 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e9a:	f7fd fbbd 	bl	8001618 <HAL_GetTick>
 8003e9e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d002      	beq.n	8003eac <HAL_SPI_Receive+0x62>
 8003ea6:	88fb      	ldrh	r3, [r7, #6]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d101      	bne.n	8003eb0 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e0e1      	b.n	8004074 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d101      	bne.n	8003ebe <HAL_SPI_Receive+0x74>
 8003eba:	2302      	movs	r3, #2
 8003ebc:	e0da      	b.n	8004074 <HAL_SPI_Receive+0x22a>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2204      	movs	r2, #4
 8003eca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	68ba      	ldr	r2, [r7, #8]
 8003ed8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	88fa      	ldrh	r2, [r7, #6]
 8003ede:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	88fa      	ldrh	r2, [r7, #6]
 8003ee4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f0c:	d10f      	bne.n	8003f2e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f1c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003f2c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f38:	2b40      	cmp	r3, #64	@ 0x40
 8003f3a:	d007      	beq.n	8003f4c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f4a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d170      	bne.n	8004036 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003f54:	e035      	b.n	8003fc2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f003 0301 	and.w	r3, r3, #1
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d115      	bne.n	8003f90 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f103 020c 	add.w	r2, r3, #12
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f70:	7812      	ldrb	r2, [r2, #0]
 8003f72:	b2d2      	uxtb	r2, r2
 8003f74:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f7a:	1c5a      	adds	r2, r3, #1
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	3b01      	subs	r3, #1
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f8e:	e018      	b.n	8003fc2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f90:	f7fd fb42 	bl	8001618 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	683a      	ldr	r2, [r7, #0]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d803      	bhi.n	8003fa8 <HAL_SPI_Receive+0x15e>
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fa6:	d102      	bne.n	8003fae <HAL_SPI_Receive+0x164>
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d109      	bne.n	8003fc2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e058      	b.n	8004074 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1c4      	bne.n	8003f56 <HAL_SPI_Receive+0x10c>
 8003fcc:	e038      	b.n	8004040 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f003 0301 	and.w	r3, r3, #1
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d113      	bne.n	8004004 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68da      	ldr	r2, [r3, #12]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe6:	b292      	uxth	r2, r2
 8003fe8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fee:	1c9a      	adds	r2, r3, #2
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004002:	e018      	b.n	8004036 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004004:	f7fd fb08 	bl	8001618 <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	683a      	ldr	r2, [r7, #0]
 8004010:	429a      	cmp	r2, r3
 8004012:	d803      	bhi.n	800401c <HAL_SPI_Receive+0x1d2>
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800401a:	d102      	bne.n	8004022 <HAL_SPI_Receive+0x1d8>
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d109      	bne.n	8004036 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e01e      	b.n	8004074 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800403a:	b29b      	uxth	r3, r3
 800403c:	2b00      	cmp	r3, #0
 800403e:	d1c6      	bne.n	8003fce <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	6839      	ldr	r1, [r7, #0]
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f000 fa4b 	bl	80044e0 <SPI_EndRxTransaction>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d002      	beq.n	8004056 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2220      	movs	r2, #32
 8004054:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e000      	b.n	8004074 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004072:	2300      	movs	r3, #0
  }
}
 8004074:	4618      	mov	r0, r3
 8004076:	3718      	adds	r7, #24
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b08a      	sub	sp, #40	@ 0x28
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]
 8004088:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800408a:	2301      	movs	r3, #1
 800408c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800408e:	f7fd fac3 	bl	8001618 <HAL_GetTick>
 8004092:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800409a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80040a2:	887b      	ldrh	r3, [r7, #2]
 80040a4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80040a6:	7ffb      	ldrb	r3, [r7, #31]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d00c      	beq.n	80040c6 <HAL_SPI_TransmitReceive+0x4a>
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040b2:	d106      	bne.n	80040c2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d102      	bne.n	80040c2 <HAL_SPI_TransmitReceive+0x46>
 80040bc:	7ffb      	ldrb	r3, [r7, #31]
 80040be:	2b04      	cmp	r3, #4
 80040c0:	d001      	beq.n	80040c6 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80040c2:	2302      	movs	r3, #2
 80040c4:	e17f      	b.n	80043c6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d005      	beq.n	80040d8 <HAL_SPI_TransmitReceive+0x5c>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d002      	beq.n	80040d8 <HAL_SPI_TransmitReceive+0x5c>
 80040d2:	887b      	ldrh	r3, [r7, #2]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e174      	b.n	80043c6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d101      	bne.n	80040ea <HAL_SPI_TransmitReceive+0x6e>
 80040e6:	2302      	movs	r3, #2
 80040e8:	e16d      	b.n	80043c6 <HAL_SPI_TransmitReceive+0x34a>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2201      	movs	r2, #1
 80040ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b04      	cmp	r3, #4
 80040fc:	d003      	beq.n	8004106 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2205      	movs	r2, #5
 8004102:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	887a      	ldrh	r2, [r7, #2]
 8004116:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	887a      	ldrh	r2, [r7, #2]
 800411c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	68ba      	ldr	r2, [r7, #8]
 8004122:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	887a      	ldrh	r2, [r7, #2]
 8004128:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	887a      	ldrh	r2, [r7, #2]
 800412e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004146:	2b40      	cmp	r3, #64	@ 0x40
 8004148:	d007      	beq.n	800415a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004158:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004162:	d17e      	bne.n	8004262 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d002      	beq.n	8004172 <HAL_SPI_TransmitReceive+0xf6>
 800416c:	8afb      	ldrh	r3, [r7, #22]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d16c      	bne.n	800424c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004176:	881a      	ldrh	r2, [r3, #0]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004182:	1c9a      	adds	r2, r3, #2
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800418c:	b29b      	uxth	r3, r3
 800418e:	3b01      	subs	r3, #1
 8004190:	b29a      	uxth	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004196:	e059      	b.n	800424c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d11b      	bne.n	80041de <HAL_SPI_TransmitReceive+0x162>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d016      	beq.n	80041de <HAL_SPI_TransmitReceive+0x162>
 80041b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d113      	bne.n	80041de <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ba:	881a      	ldrh	r2, [r3, #0]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c6:	1c9a      	adds	r2, r3, #2
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	3b01      	subs	r3, #1
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041da:	2300      	movs	r3, #0
 80041dc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	f003 0301 	and.w	r3, r3, #1
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d119      	bne.n	8004220 <HAL_SPI_TransmitReceive+0x1a4>
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d014      	beq.n	8004220 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	68da      	ldr	r2, [r3, #12]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004200:	b292      	uxth	r2, r2
 8004202:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004208:	1c9a      	adds	r2, r3, #2
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004212:	b29b      	uxth	r3, r3
 8004214:	3b01      	subs	r3, #1
 8004216:	b29a      	uxth	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800421c:	2301      	movs	r3, #1
 800421e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004220:	f7fd f9fa 	bl	8001618 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	6a3b      	ldr	r3, [r7, #32]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800422c:	429a      	cmp	r2, r3
 800422e:	d80d      	bhi.n	800424c <HAL_SPI_TransmitReceive+0x1d0>
 8004230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004232:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004236:	d009      	beq.n	800424c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e0bc      	b.n	80043c6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004250:	b29b      	uxth	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1a0      	bne.n	8004198 <HAL_SPI_TransmitReceive+0x11c>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800425a:	b29b      	uxth	r3, r3
 800425c:	2b00      	cmp	r3, #0
 800425e:	d19b      	bne.n	8004198 <HAL_SPI_TransmitReceive+0x11c>
 8004260:	e082      	b.n	8004368 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d002      	beq.n	8004270 <HAL_SPI_TransmitReceive+0x1f4>
 800426a:	8afb      	ldrh	r3, [r7, #22]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d171      	bne.n	8004354 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	330c      	adds	r3, #12
 800427a:	7812      	ldrb	r2, [r2, #0]
 800427c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004282:	1c5a      	adds	r2, r3, #1
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800428c:	b29b      	uxth	r3, r3
 800428e:	3b01      	subs	r3, #1
 8004290:	b29a      	uxth	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004296:	e05d      	b.n	8004354 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d11c      	bne.n	80042e0 <HAL_SPI_TransmitReceive+0x264>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d017      	beq.n	80042e0 <HAL_SPI_TransmitReceive+0x264>
 80042b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d114      	bne.n	80042e0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	330c      	adds	r3, #12
 80042c0:	7812      	ldrb	r2, [r2, #0]
 80042c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c8:	1c5a      	adds	r2, r3, #1
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	3b01      	subs	r3, #1
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80042dc:	2300      	movs	r3, #0
 80042de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d119      	bne.n	8004322 <HAL_SPI_TransmitReceive+0x2a6>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d014      	beq.n	8004322 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68da      	ldr	r2, [r3, #12]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004314:	b29b      	uxth	r3, r3
 8004316:	3b01      	subs	r3, #1
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800431e:	2301      	movs	r3, #1
 8004320:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004322:	f7fd f979 	bl	8001618 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	6a3b      	ldr	r3, [r7, #32]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800432e:	429a      	cmp	r2, r3
 8004330:	d803      	bhi.n	800433a <HAL_SPI_TransmitReceive+0x2be>
 8004332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004334:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004338:	d102      	bne.n	8004340 <HAL_SPI_TransmitReceive+0x2c4>
 800433a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800433c:	2b00      	cmp	r3, #0
 800433e:	d109      	bne.n	8004354 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e038      	b.n	80043c6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004358:	b29b      	uxth	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d19c      	bne.n	8004298 <HAL_SPI_TransmitReceive+0x21c>
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004362:	b29b      	uxth	r3, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	d197      	bne.n	8004298 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004368:	6a3a      	ldr	r2, [r7, #32]
 800436a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800436c:	68f8      	ldr	r0, [r7, #12]
 800436e:	f000 f91d 	bl	80045ac <SPI_EndRxTxTransaction>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d008      	beq.n	800438a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2220      	movs	r2, #32
 800437c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e01d      	b.n	80043c6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10a      	bne.n	80043a8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004392:	2300      	movs	r3, #0
 8004394:	613b      	str	r3, [r7, #16]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	613b      	str	r3, [r7, #16]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	613b      	str	r3, [r7, #16]
 80043a6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d001      	beq.n	80043c4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e000      	b.n	80043c6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80043c4:	2300      	movs	r3, #0
  }
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3728      	adds	r7, #40	@ 0x28
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
	...

080043d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b088      	sub	sp, #32
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	603b      	str	r3, [r7, #0]
 80043dc:	4613      	mov	r3, r2
 80043de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043e0:	f7fd f91a 	bl	8001618 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	683a      	ldr	r2, [r7, #0]
 80043ec:	4413      	add	r3, r2
 80043ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80043f0:	f7fd f912 	bl	8001618 <HAL_GetTick>
 80043f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80043f6:	4b39      	ldr	r3, [pc, #228]	@ (80044dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	015b      	lsls	r3, r3, #5
 80043fc:	0d1b      	lsrs	r3, r3, #20
 80043fe:	69fa      	ldr	r2, [r7, #28]
 8004400:	fb02 f303 	mul.w	r3, r2, r3
 8004404:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004406:	e054      	b.n	80044b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800440e:	d050      	beq.n	80044b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004410:	f7fd f902 	bl	8001618 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	69fa      	ldr	r2, [r7, #28]
 800441c:	429a      	cmp	r2, r3
 800441e:	d902      	bls.n	8004426 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d13d      	bne.n	80044a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	685a      	ldr	r2, [r3, #4]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004434:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800443e:	d111      	bne.n	8004464 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004448:	d004      	beq.n	8004454 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004452:	d107      	bne.n	8004464 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004462:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004468:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800446c:	d10f      	bne.n	800448e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800447c:	601a      	str	r2, [r3, #0]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800448c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e017      	b.n	80044d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d101      	bne.n	80044ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80044a8:	2300      	movs	r3, #0
 80044aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	3b01      	subs	r3, #1
 80044b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	689a      	ldr	r2, [r3, #8]
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	4013      	ands	r3, r2
 80044bc:	68ba      	ldr	r2, [r7, #8]
 80044be:	429a      	cmp	r2, r3
 80044c0:	bf0c      	ite	eq
 80044c2:	2301      	moveq	r3, #1
 80044c4:	2300      	movne	r3, #0
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	461a      	mov	r2, r3
 80044ca:	79fb      	ldrb	r3, [r7, #7]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d19b      	bne.n	8004408 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3720      	adds	r7, #32
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	20000000 	.word	0x20000000

080044e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af02      	add	r7, sp, #8
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044f4:	d111      	bne.n	800451a <SPI_EndRxTransaction+0x3a>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044fe:	d004      	beq.n	800450a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004508:	d107      	bne.n	800451a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004518:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004522:	d12a      	bne.n	800457a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800452c:	d012      	beq.n	8004554 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	9300      	str	r3, [sp, #0]
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	2200      	movs	r2, #0
 8004536:	2180      	movs	r1, #128	@ 0x80
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	f7ff ff49 	bl	80043d0 <SPI_WaitFlagStateUntilTimeout>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d02d      	beq.n	80045a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004548:	f043 0220 	orr.w	r2, r3, #32
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e026      	b.n	80045a2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	9300      	str	r3, [sp, #0]
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	2200      	movs	r2, #0
 800455c:	2101      	movs	r1, #1
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f7ff ff36 	bl	80043d0 <SPI_WaitFlagStateUntilTimeout>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d01a      	beq.n	80045a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800456e:	f043 0220 	orr.w	r2, r3, #32
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e013      	b.n	80045a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	9300      	str	r3, [sp, #0]
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	2200      	movs	r2, #0
 8004582:	2101      	movs	r1, #1
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f7ff ff23 	bl	80043d0 <SPI_WaitFlagStateUntilTimeout>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d007      	beq.n	80045a0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004594:	f043 0220 	orr.w	r2, r3, #32
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e000      	b.n	80045a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
	...

080045ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b088      	sub	sp, #32
 80045b0:	af02      	add	r7, sp, #8
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	9300      	str	r3, [sp, #0]
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	2201      	movs	r2, #1
 80045c0:	2102      	movs	r1, #2
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f7ff ff04 	bl	80043d0 <SPI_WaitFlagStateUntilTimeout>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d007      	beq.n	80045de <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d2:	f043 0220 	orr.w	r2, r3, #32
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e032      	b.n	8004644 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80045de:	4b1b      	ldr	r3, [pc, #108]	@ (800464c <SPI_EndRxTxTransaction+0xa0>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a1b      	ldr	r2, [pc, #108]	@ (8004650 <SPI_EndRxTxTransaction+0xa4>)
 80045e4:	fba2 2303 	umull	r2, r3, r2, r3
 80045e8:	0d5b      	lsrs	r3, r3, #21
 80045ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80045ee:	fb02 f303 	mul.w	r3, r2, r3
 80045f2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045fc:	d112      	bne.n	8004624 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	9300      	str	r3, [sp, #0]
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	2200      	movs	r2, #0
 8004606:	2180      	movs	r1, #128	@ 0x80
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f7ff fee1 	bl	80043d0 <SPI_WaitFlagStateUntilTimeout>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d016      	beq.n	8004642 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004618:	f043 0220 	orr.w	r2, r3, #32
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e00f      	b.n	8004644 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00a      	beq.n	8004640 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	3b01      	subs	r3, #1
 800462e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800463a:	2b80      	cmp	r3, #128	@ 0x80
 800463c:	d0f2      	beq.n	8004624 <SPI_EndRxTxTransaction+0x78>
 800463e:	e000      	b.n	8004642 <SPI_EndRxTxTransaction+0x96>
        break;
 8004640:	bf00      	nop
  }

  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	4618      	mov	r0, r3
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	20000000 	.word	0x20000000
 8004650:	165e9f81 	.word	0x165e9f81

08004654 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d101      	bne.n	8004666 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e042      	b.n	80046ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d106      	bne.n	8004680 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7fc fa72 	bl	8000b64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2224      	movs	r2, #36	@ 0x24
 8004684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	68da      	ldr	r2, [r3, #12]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004696:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f000 fcdb 	bl	8005054 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	691a      	ldr	r2, [r3, #16]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	695a      	ldr	r2, [r3, #20]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68da      	ldr	r2, [r3, #12]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2220      	movs	r2, #32
 80046d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2220      	movs	r2, #32
 80046e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3708      	adds	r7, #8
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	4613      	mov	r3, r2
 8004700:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b20      	cmp	r3, #32
 800470c:	d112      	bne.n	8004734 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <HAL_UART_Receive_IT+0x26>
 8004714:	88fb      	ldrh	r3, [r7, #6]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d101      	bne.n	800471e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e00b      	b.n	8004736 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004724:	88fb      	ldrh	r3, [r7, #6]
 8004726:	461a      	mov	r2, r3
 8004728:	68b9      	ldr	r1, [r7, #8]
 800472a:	68f8      	ldr	r0, [r7, #12]
 800472c:	f000 faba 	bl	8004ca4 <UART_Start_Receive_IT>
 8004730:	4603      	mov	r3, r0
 8004732:	e000      	b.n	8004736 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004734:	2302      	movs	r3, #2
  }
}
 8004736:	4618      	mov	r0, r3
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
	...

08004740 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b0ba      	sub	sp, #232	@ 0xe8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	695b      	ldr	r3, [r3, #20]
 8004762:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004766:	2300      	movs	r3, #0
 8004768:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800476c:	2300      	movs	r3, #0
 800476e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004776:	f003 030f 	and.w	r3, r3, #15
 800477a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800477e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004782:	2b00      	cmp	r3, #0
 8004784:	d10f      	bne.n	80047a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800478a:	f003 0320 	and.w	r3, r3, #32
 800478e:	2b00      	cmp	r3, #0
 8004790:	d009      	beq.n	80047a6 <HAL_UART_IRQHandler+0x66>
 8004792:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004796:	f003 0320 	and.w	r3, r3, #32
 800479a:	2b00      	cmp	r3, #0
 800479c:	d003      	beq.n	80047a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 fb99 	bl	8004ed6 <UART_Receive_IT>
      return;
 80047a4:	e25b      	b.n	8004c5e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80047a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	f000 80de 	beq.w	800496c <HAL_UART_IRQHandler+0x22c>
 80047b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d106      	bne.n	80047ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80047bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047c0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 80d1 	beq.w	800496c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80047ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00b      	beq.n	80047ee <HAL_UART_IRQHandler+0xae>
 80047d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d005      	beq.n	80047ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047e6:	f043 0201 	orr.w	r2, r3, #1
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047f2:	f003 0304 	and.w	r3, r3, #4
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00b      	beq.n	8004812 <HAL_UART_IRQHandler+0xd2>
 80047fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	2b00      	cmp	r3, #0
 8004804:	d005      	beq.n	8004812 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800480a:	f043 0202 	orr.w	r2, r3, #2
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00b      	beq.n	8004836 <HAL_UART_IRQHandler+0xf6>
 800481e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d005      	beq.n	8004836 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800482e:	f043 0204 	orr.w	r2, r3, #4
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800483a:	f003 0308 	and.w	r3, r3, #8
 800483e:	2b00      	cmp	r3, #0
 8004840:	d011      	beq.n	8004866 <HAL_UART_IRQHandler+0x126>
 8004842:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004846:	f003 0320 	and.w	r3, r3, #32
 800484a:	2b00      	cmp	r3, #0
 800484c:	d105      	bne.n	800485a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800484e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b00      	cmp	r3, #0
 8004858:	d005      	beq.n	8004866 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800485e:	f043 0208 	orr.w	r2, r3, #8
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800486a:	2b00      	cmp	r3, #0
 800486c:	f000 81f2 	beq.w	8004c54 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004874:	f003 0320 	and.w	r3, r3, #32
 8004878:	2b00      	cmp	r3, #0
 800487a:	d008      	beq.n	800488e <HAL_UART_IRQHandler+0x14e>
 800487c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004880:	f003 0320 	and.w	r3, r3, #32
 8004884:	2b00      	cmp	r3, #0
 8004886:	d002      	beq.n	800488e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f000 fb24 	bl	8004ed6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	695b      	ldr	r3, [r3, #20]
 8004894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004898:	2b40      	cmp	r3, #64	@ 0x40
 800489a:	bf0c      	ite	eq
 800489c:	2301      	moveq	r3, #1
 800489e:	2300      	movne	r3, #0
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048aa:	f003 0308 	and.w	r3, r3, #8
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d103      	bne.n	80048ba <HAL_UART_IRQHandler+0x17a>
 80048b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d04f      	beq.n	800495a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f000 fa2c 	bl	8004d18 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ca:	2b40      	cmp	r3, #64	@ 0x40
 80048cc:	d141      	bne.n	8004952 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	3314      	adds	r3, #20
 80048d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80048dc:	e853 3f00 	ldrex	r3, [r3]
 80048e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80048e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80048e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	3314      	adds	r3, #20
 80048f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80048fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80048fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004902:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004906:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800490a:	e841 2300 	strex	r3, r2, [r1]
 800490e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004912:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d1d9      	bne.n	80048ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800491e:	2b00      	cmp	r3, #0
 8004920:	d013      	beq.n	800494a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004926:	4a7e      	ldr	r2, [pc, #504]	@ (8004b20 <HAL_UART_IRQHandler+0x3e0>)
 8004928:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800492e:	4618      	mov	r0, r3
 8004930:	f7fd f823 	bl	800197a <HAL_DMA_Abort_IT>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d016      	beq.n	8004968 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800493e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004944:	4610      	mov	r0, r2
 8004946:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004948:	e00e      	b.n	8004968 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f994 	bl	8004c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004950:	e00a      	b.n	8004968 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f990 	bl	8004c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004958:	e006      	b.n	8004968 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f98c 	bl	8004c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004966:	e175      	b.n	8004c54 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004968:	bf00      	nop
    return;
 800496a:	e173      	b.n	8004c54 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004970:	2b01      	cmp	r3, #1
 8004972:	f040 814f 	bne.w	8004c14 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800497a:	f003 0310 	and.w	r3, r3, #16
 800497e:	2b00      	cmp	r3, #0
 8004980:	f000 8148 	beq.w	8004c14 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004988:	f003 0310 	and.w	r3, r3, #16
 800498c:	2b00      	cmp	r3, #0
 800498e:	f000 8141 	beq.w	8004c14 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004992:	2300      	movs	r3, #0
 8004994:	60bb      	str	r3, [r7, #8]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	60bb      	str	r3, [r7, #8]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	60bb      	str	r3, [r7, #8]
 80049a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	695b      	ldr	r3, [r3, #20]
 80049ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049b2:	2b40      	cmp	r3, #64	@ 0x40
 80049b4:	f040 80b6 	bne.w	8004b24 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f000 8145 	beq.w	8004c58 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80049d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049d6:	429a      	cmp	r2, r3
 80049d8:	f080 813e 	bcs.w	8004c58 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e8:	69db      	ldr	r3, [r3, #28]
 80049ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049ee:	f000 8088 	beq.w	8004b02 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	330c      	adds	r3, #12
 80049f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a00:	e853 3f00 	ldrex	r3, [r3]
 8004a04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004a08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	330c      	adds	r3, #12
 8004a1a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004a1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004a2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004a2e:	e841 2300 	strex	r3, r2, [r1]
 8004a32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004a36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1d9      	bne.n	80049f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	3314      	adds	r3, #20
 8004a44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a48:	e853 3f00 	ldrex	r3, [r3]
 8004a4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004a4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a50:	f023 0301 	bic.w	r3, r3, #1
 8004a54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	3314      	adds	r3, #20
 8004a5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004a62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004a66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004a6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004a6e:	e841 2300 	strex	r3, r2, [r1]
 8004a72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004a74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d1e1      	bne.n	8004a3e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	3314      	adds	r3, #20
 8004a80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a84:	e853 3f00 	ldrex	r3, [r3]
 8004a88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004a8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	3314      	adds	r3, #20
 8004a9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004a9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004aa0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004aa4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004aa6:	e841 2300 	strex	r3, r2, [r1]
 8004aaa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004aac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1e3      	bne.n	8004a7a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	330c      	adds	r3, #12
 8004ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004aca:	e853 3f00 	ldrex	r3, [r3]
 8004ace:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ad0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ad2:	f023 0310 	bic.w	r3, r3, #16
 8004ad6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	330c      	adds	r3, #12
 8004ae0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004ae4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004ae6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004aea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004aec:	e841 2300 	strex	r3, r2, [r1]
 8004af0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004af2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1e3      	bne.n	8004ac0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004afc:	4618      	mov	r0, r3
 8004afe:	f7fc fecc 	bl	800189a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2202      	movs	r2, #2
 8004b06:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	4619      	mov	r1, r3
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	f000 f8b7 	bl	8004c8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b1e:	e09b      	b.n	8004c58 <HAL_UART_IRQHandler+0x518>
 8004b20:	08004ddf 	.word	0x08004ddf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	f000 808e 	beq.w	8004c5c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004b40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f000 8089 	beq.w	8004c5c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	330c      	adds	r3, #12
 8004b50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b54:	e853 3f00 	ldrex	r3, [r3]
 8004b58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	330c      	adds	r3, #12
 8004b6a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004b6e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004b70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b76:	e841 2300 	strex	r3, r2, [r1]
 8004b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d1e3      	bne.n	8004b4a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	3314      	adds	r3, #20
 8004b88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8c:	e853 3f00 	ldrex	r3, [r3]
 8004b90:	623b      	str	r3, [r7, #32]
   return(result);
 8004b92:	6a3b      	ldr	r3, [r7, #32]
 8004b94:	f023 0301 	bic.w	r3, r3, #1
 8004b98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	3314      	adds	r3, #20
 8004ba2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004ba6:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004baa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004bac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bae:	e841 2300 	strex	r3, r2, [r1]
 8004bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1e3      	bne.n	8004b82 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2220      	movs	r2, #32
 8004bbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	330c      	adds	r3, #12
 8004bce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	e853 3f00 	ldrex	r3, [r3]
 8004bd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0310 	bic.w	r3, r3, #16
 8004bde:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	330c      	adds	r3, #12
 8004be8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004bec:	61fa      	str	r2, [r7, #28]
 8004bee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf0:	69b9      	ldr	r1, [r7, #24]
 8004bf2:	69fa      	ldr	r2, [r7, #28]
 8004bf4:	e841 2300 	strex	r3, r2, [r1]
 8004bf8:	617b      	str	r3, [r7, #20]
   return(result);
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1e3      	bne.n	8004bc8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2202      	movs	r2, #2
 8004c04:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 f83d 	bl	8004c8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c12:	e023      	b.n	8004c5c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d009      	beq.n	8004c34 <HAL_UART_IRQHandler+0x4f4>
 8004c20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d003      	beq.n	8004c34 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f000 f8ea 	bl	8004e06 <UART_Transmit_IT>
    return;
 8004c32:	e014      	b.n	8004c5e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00e      	beq.n	8004c5e <HAL_UART_IRQHandler+0x51e>
 8004c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d008      	beq.n	8004c5e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f000 f92a 	bl	8004ea6 <UART_EndTransmit_IT>
    return;
 8004c52:	e004      	b.n	8004c5e <HAL_UART_IRQHandler+0x51e>
    return;
 8004c54:	bf00      	nop
 8004c56:	e002      	b.n	8004c5e <HAL_UART_IRQHandler+0x51e>
      return;
 8004c58:	bf00      	nop
 8004c5a:	e000      	b.n	8004c5e <HAL_UART_IRQHandler+0x51e>
      return;
 8004c5c:	bf00      	nop
  }
}
 8004c5e:	37e8      	adds	r7, #232	@ 0xe8
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c80:	bf00      	nop
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	460b      	mov	r3, r1
 8004c96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b085      	sub	sp, #20
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	68ba      	ldr	r2, [r7, #8]
 8004cb6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	88fa      	ldrh	r2, [r7, #6]
 8004cbc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	88fa      	ldrh	r2, [r7, #6]
 8004cc2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2222      	movs	r2, #34	@ 0x22
 8004cce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d007      	beq.n	8004cea <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68da      	ldr	r2, [r3, #12]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ce8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	695a      	ldr	r2, [r3, #20]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 0201 	orr.w	r2, r2, #1
 8004cf8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68da      	ldr	r2, [r3, #12]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f042 0220 	orr.w	r2, r2, #32
 8004d08:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b095      	sub	sp, #84	@ 0x54
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	330c      	adds	r3, #12
 8004d26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d2a:	e853 3f00 	ldrex	r3, [r3]
 8004d2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	330c      	adds	r3, #12
 8004d3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d40:	643a      	str	r2, [r7, #64]	@ 0x40
 8004d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d48:	e841 2300 	strex	r3, r2, [r1]
 8004d4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1e5      	bne.n	8004d20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	3314      	adds	r3, #20
 8004d5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5c:	6a3b      	ldr	r3, [r7, #32]
 8004d5e:	e853 3f00 	ldrex	r3, [r3]
 8004d62:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	f023 0301 	bic.w	r3, r3, #1
 8004d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	3314      	adds	r3, #20
 8004d72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d74:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d7c:	e841 2300 	strex	r3, r2, [r1]
 8004d80:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1e5      	bne.n	8004d54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d119      	bne.n	8004dc4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	330c      	adds	r3, #12
 8004d96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	e853 3f00 	ldrex	r3, [r3]
 8004d9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	f023 0310 	bic.w	r3, r3, #16
 8004da6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	330c      	adds	r3, #12
 8004dae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004db0:	61ba      	str	r2, [r7, #24]
 8004db2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db4:	6979      	ldr	r1, [r7, #20]
 8004db6:	69ba      	ldr	r2, [r7, #24]
 8004db8:	e841 2300 	strex	r3, r2, [r1]
 8004dbc:	613b      	str	r3, [r7, #16]
   return(result);
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d1e5      	bne.n	8004d90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2220      	movs	r2, #32
 8004dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004dd2:	bf00      	nop
 8004dd4:	3754      	adds	r7, #84	@ 0x54
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b084      	sub	sp, #16
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f7ff ff3d 	bl	8004c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dfe:	bf00      	nop
 8004e00:	3710      	adds	r7, #16
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b085      	sub	sp, #20
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2b21      	cmp	r3, #33	@ 0x21
 8004e18:	d13e      	bne.n	8004e98 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e22:	d114      	bne.n	8004e4e <UART_Transmit_IT+0x48>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d110      	bne.n	8004e4e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a1b      	ldr	r3, [r3, #32]
 8004e30:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	881b      	ldrh	r3, [r3, #0]
 8004e36:	461a      	mov	r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e40:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a1b      	ldr	r3, [r3, #32]
 8004e46:	1c9a      	adds	r2, r3, #2
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	621a      	str	r2, [r3, #32]
 8004e4c:	e008      	b.n	8004e60 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	1c59      	adds	r1, r3, #1
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	6211      	str	r1, [r2, #32]
 8004e58:	781a      	ldrb	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	4619      	mov	r1, r3
 8004e6e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d10f      	bne.n	8004e94 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68da      	ldr	r2, [r3, #12]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e82:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68da      	ldr	r2, [r3, #12]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e92:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e94:	2300      	movs	r3, #0
 8004e96:	e000      	b.n	8004e9a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e98:	2302      	movs	r3, #2
  }
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3714      	adds	r7, #20
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr

08004ea6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b082      	sub	sp, #8
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68da      	ldr	r2, [r3, #12]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ebc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f7ff fecc 	bl	8004c64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3708      	adds	r7, #8
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b08c      	sub	sp, #48	@ 0x30
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b22      	cmp	r3, #34	@ 0x22
 8004ee8:	f040 80ae 	bne.w	8005048 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ef4:	d117      	bne.n	8004f26 <UART_Receive_IT+0x50>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d113      	bne.n	8004f26 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004efe:	2300      	movs	r3, #0
 8004f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f06:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f14:	b29a      	uxth	r2, r3
 8004f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f18:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f1e:	1c9a      	adds	r2, r3, #2
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	629a      	str	r2, [r3, #40]	@ 0x28
 8004f24:	e026      	b.n	8004f74 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f38:	d007      	beq.n	8004f4a <UART_Receive_IT+0x74>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10a      	bne.n	8004f58 <UART_Receive_IT+0x82>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d106      	bne.n	8004f58 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	b2da      	uxtb	r2, r3
 8004f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f54:	701a      	strb	r2, [r3, #0]
 8004f56:	e008      	b.n	8004f6a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f64:	b2da      	uxtb	r2, r3
 8004f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f68:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6e:	1c5a      	adds	r2, r3, #1
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	4619      	mov	r1, r3
 8004f82:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d15d      	bne.n	8005044 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68da      	ldr	r2, [r3, #12]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f022 0220 	bic.w	r2, r2, #32
 8004f96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	68da      	ldr	r2, [r3, #12]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004fa6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	695a      	ldr	r2, [r3, #20]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0201 	bic.w	r2, r2, #1
 8004fb6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d135      	bne.n	800503a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	330c      	adds	r3, #12
 8004fda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	e853 3f00 	ldrex	r3, [r3]
 8004fe2:	613b      	str	r3, [r7, #16]
   return(result);
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	f023 0310 	bic.w	r3, r3, #16
 8004fea:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	330c      	adds	r3, #12
 8004ff2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ff4:	623a      	str	r2, [r7, #32]
 8004ff6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff8:	69f9      	ldr	r1, [r7, #28]
 8004ffa:	6a3a      	ldr	r2, [r7, #32]
 8004ffc:	e841 2300 	strex	r3, r2, [r1]
 8005000:	61bb      	str	r3, [r7, #24]
   return(result);
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1e5      	bne.n	8004fd4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 0310 	and.w	r3, r3, #16
 8005012:	2b10      	cmp	r3, #16
 8005014:	d10a      	bne.n	800502c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005016:	2300      	movs	r3, #0
 8005018:	60fb      	str	r3, [r7, #12]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005030:	4619      	mov	r1, r3
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f7ff fe2a 	bl	8004c8c <HAL_UARTEx_RxEventCallback>
 8005038:	e002      	b.n	8005040 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f7fb fd0a 	bl	8000a54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005040:	2300      	movs	r3, #0
 8005042:	e002      	b.n	800504a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005044:	2300      	movs	r3, #0
 8005046:	e000      	b.n	800504a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005048:	2302      	movs	r3, #2
  }
}
 800504a:	4618      	mov	r0, r3
 800504c:	3730      	adds	r7, #48	@ 0x30
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
	...

08005054 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005054:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005058:	b0c0      	sub	sp, #256	@ 0x100
 800505a:	af00      	add	r7, sp, #0
 800505c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	691b      	ldr	r3, [r3, #16]
 8005068:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800506c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005070:	68d9      	ldr	r1, [r3, #12]
 8005072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	ea40 0301 	orr.w	r3, r0, r1
 800507c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800507e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005082:	689a      	ldr	r2, [r3, #8]
 8005084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	431a      	orrs	r2, r3
 800508c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	431a      	orrs	r2, r3
 8005094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005098:	69db      	ldr	r3, [r3, #28]
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80050a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80050ac:	f021 010c 	bic.w	r1, r1, #12
 80050b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80050ba:	430b      	orrs	r3, r1
 80050bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80050ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ce:	6999      	ldr	r1, [r3, #24]
 80050d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	ea40 0301 	orr.w	r3, r0, r1
 80050da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80050dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	4b8f      	ldr	r3, [pc, #572]	@ (8005320 <UART_SetConfig+0x2cc>)
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d005      	beq.n	80050f4 <UART_SetConfig+0xa0>
 80050e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	4b8d      	ldr	r3, [pc, #564]	@ (8005324 <UART_SetConfig+0x2d0>)
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d104      	bne.n	80050fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80050f4:	f7fe fcc8 	bl	8003a88 <HAL_RCC_GetPCLK2Freq>
 80050f8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80050fc:	e003      	b.n	8005106 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80050fe:	f7fe fcaf 	bl	8003a60 <HAL_RCC_GetPCLK1Freq>
 8005102:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005110:	f040 810c 	bne.w	800532c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005114:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005118:	2200      	movs	r2, #0
 800511a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800511e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005122:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005126:	4622      	mov	r2, r4
 8005128:	462b      	mov	r3, r5
 800512a:	1891      	adds	r1, r2, r2
 800512c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800512e:	415b      	adcs	r3, r3
 8005130:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005132:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005136:	4621      	mov	r1, r4
 8005138:	eb12 0801 	adds.w	r8, r2, r1
 800513c:	4629      	mov	r1, r5
 800513e:	eb43 0901 	adc.w	r9, r3, r1
 8005142:	f04f 0200 	mov.w	r2, #0
 8005146:	f04f 0300 	mov.w	r3, #0
 800514a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800514e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005152:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005156:	4690      	mov	r8, r2
 8005158:	4699      	mov	r9, r3
 800515a:	4623      	mov	r3, r4
 800515c:	eb18 0303 	adds.w	r3, r8, r3
 8005160:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005164:	462b      	mov	r3, r5
 8005166:	eb49 0303 	adc.w	r3, r9, r3
 800516a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800516e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800517a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800517e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005182:	460b      	mov	r3, r1
 8005184:	18db      	adds	r3, r3, r3
 8005186:	653b      	str	r3, [r7, #80]	@ 0x50
 8005188:	4613      	mov	r3, r2
 800518a:	eb42 0303 	adc.w	r3, r2, r3
 800518e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005190:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005194:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005198:	f7fb f87a 	bl	8000290 <__aeabi_uldivmod>
 800519c:	4602      	mov	r2, r0
 800519e:	460b      	mov	r3, r1
 80051a0:	4b61      	ldr	r3, [pc, #388]	@ (8005328 <UART_SetConfig+0x2d4>)
 80051a2:	fba3 2302 	umull	r2, r3, r3, r2
 80051a6:	095b      	lsrs	r3, r3, #5
 80051a8:	011c      	lsls	r4, r3, #4
 80051aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051ae:	2200      	movs	r2, #0
 80051b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80051b4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80051b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80051bc:	4642      	mov	r2, r8
 80051be:	464b      	mov	r3, r9
 80051c0:	1891      	adds	r1, r2, r2
 80051c2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80051c4:	415b      	adcs	r3, r3
 80051c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80051cc:	4641      	mov	r1, r8
 80051ce:	eb12 0a01 	adds.w	sl, r2, r1
 80051d2:	4649      	mov	r1, r9
 80051d4:	eb43 0b01 	adc.w	fp, r3, r1
 80051d8:	f04f 0200 	mov.w	r2, #0
 80051dc:	f04f 0300 	mov.w	r3, #0
 80051e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80051e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80051e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051ec:	4692      	mov	sl, r2
 80051ee:	469b      	mov	fp, r3
 80051f0:	4643      	mov	r3, r8
 80051f2:	eb1a 0303 	adds.w	r3, sl, r3
 80051f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051fa:	464b      	mov	r3, r9
 80051fc:	eb4b 0303 	adc.w	r3, fp, r3
 8005200:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005210:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005214:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005218:	460b      	mov	r3, r1
 800521a:	18db      	adds	r3, r3, r3
 800521c:	643b      	str	r3, [r7, #64]	@ 0x40
 800521e:	4613      	mov	r3, r2
 8005220:	eb42 0303 	adc.w	r3, r2, r3
 8005224:	647b      	str	r3, [r7, #68]	@ 0x44
 8005226:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800522a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800522e:	f7fb f82f 	bl	8000290 <__aeabi_uldivmod>
 8005232:	4602      	mov	r2, r0
 8005234:	460b      	mov	r3, r1
 8005236:	4611      	mov	r1, r2
 8005238:	4b3b      	ldr	r3, [pc, #236]	@ (8005328 <UART_SetConfig+0x2d4>)
 800523a:	fba3 2301 	umull	r2, r3, r3, r1
 800523e:	095b      	lsrs	r3, r3, #5
 8005240:	2264      	movs	r2, #100	@ 0x64
 8005242:	fb02 f303 	mul.w	r3, r2, r3
 8005246:	1acb      	subs	r3, r1, r3
 8005248:	00db      	lsls	r3, r3, #3
 800524a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800524e:	4b36      	ldr	r3, [pc, #216]	@ (8005328 <UART_SetConfig+0x2d4>)
 8005250:	fba3 2302 	umull	r2, r3, r3, r2
 8005254:	095b      	lsrs	r3, r3, #5
 8005256:	005b      	lsls	r3, r3, #1
 8005258:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800525c:	441c      	add	r4, r3
 800525e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005262:	2200      	movs	r2, #0
 8005264:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005268:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800526c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005270:	4642      	mov	r2, r8
 8005272:	464b      	mov	r3, r9
 8005274:	1891      	adds	r1, r2, r2
 8005276:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005278:	415b      	adcs	r3, r3
 800527a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800527c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005280:	4641      	mov	r1, r8
 8005282:	1851      	adds	r1, r2, r1
 8005284:	6339      	str	r1, [r7, #48]	@ 0x30
 8005286:	4649      	mov	r1, r9
 8005288:	414b      	adcs	r3, r1
 800528a:	637b      	str	r3, [r7, #52]	@ 0x34
 800528c:	f04f 0200 	mov.w	r2, #0
 8005290:	f04f 0300 	mov.w	r3, #0
 8005294:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005298:	4659      	mov	r1, fp
 800529a:	00cb      	lsls	r3, r1, #3
 800529c:	4651      	mov	r1, sl
 800529e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052a2:	4651      	mov	r1, sl
 80052a4:	00ca      	lsls	r2, r1, #3
 80052a6:	4610      	mov	r0, r2
 80052a8:	4619      	mov	r1, r3
 80052aa:	4603      	mov	r3, r0
 80052ac:	4642      	mov	r2, r8
 80052ae:	189b      	adds	r3, r3, r2
 80052b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80052b4:	464b      	mov	r3, r9
 80052b6:	460a      	mov	r2, r1
 80052b8:	eb42 0303 	adc.w	r3, r2, r3
 80052bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80052c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80052cc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80052d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80052d4:	460b      	mov	r3, r1
 80052d6:	18db      	adds	r3, r3, r3
 80052d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052da:	4613      	mov	r3, r2
 80052dc:	eb42 0303 	adc.w	r3, r2, r3
 80052e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80052e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80052ea:	f7fa ffd1 	bl	8000290 <__aeabi_uldivmod>
 80052ee:	4602      	mov	r2, r0
 80052f0:	460b      	mov	r3, r1
 80052f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005328 <UART_SetConfig+0x2d4>)
 80052f4:	fba3 1302 	umull	r1, r3, r3, r2
 80052f8:	095b      	lsrs	r3, r3, #5
 80052fa:	2164      	movs	r1, #100	@ 0x64
 80052fc:	fb01 f303 	mul.w	r3, r1, r3
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	00db      	lsls	r3, r3, #3
 8005304:	3332      	adds	r3, #50	@ 0x32
 8005306:	4a08      	ldr	r2, [pc, #32]	@ (8005328 <UART_SetConfig+0x2d4>)
 8005308:	fba2 2303 	umull	r2, r3, r2, r3
 800530c:	095b      	lsrs	r3, r3, #5
 800530e:	f003 0207 	and.w	r2, r3, #7
 8005312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4422      	add	r2, r4
 800531a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800531c:	e106      	b.n	800552c <UART_SetConfig+0x4d8>
 800531e:	bf00      	nop
 8005320:	40011000 	.word	0x40011000
 8005324:	40011400 	.word	0x40011400
 8005328:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800532c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005330:	2200      	movs	r2, #0
 8005332:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005336:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800533a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800533e:	4642      	mov	r2, r8
 8005340:	464b      	mov	r3, r9
 8005342:	1891      	adds	r1, r2, r2
 8005344:	6239      	str	r1, [r7, #32]
 8005346:	415b      	adcs	r3, r3
 8005348:	627b      	str	r3, [r7, #36]	@ 0x24
 800534a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800534e:	4641      	mov	r1, r8
 8005350:	1854      	adds	r4, r2, r1
 8005352:	4649      	mov	r1, r9
 8005354:	eb43 0501 	adc.w	r5, r3, r1
 8005358:	f04f 0200 	mov.w	r2, #0
 800535c:	f04f 0300 	mov.w	r3, #0
 8005360:	00eb      	lsls	r3, r5, #3
 8005362:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005366:	00e2      	lsls	r2, r4, #3
 8005368:	4614      	mov	r4, r2
 800536a:	461d      	mov	r5, r3
 800536c:	4643      	mov	r3, r8
 800536e:	18e3      	adds	r3, r4, r3
 8005370:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005374:	464b      	mov	r3, r9
 8005376:	eb45 0303 	adc.w	r3, r5, r3
 800537a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800537e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800538a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800538e:	f04f 0200 	mov.w	r2, #0
 8005392:	f04f 0300 	mov.w	r3, #0
 8005396:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800539a:	4629      	mov	r1, r5
 800539c:	008b      	lsls	r3, r1, #2
 800539e:	4621      	mov	r1, r4
 80053a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053a4:	4621      	mov	r1, r4
 80053a6:	008a      	lsls	r2, r1, #2
 80053a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80053ac:	f7fa ff70 	bl	8000290 <__aeabi_uldivmod>
 80053b0:	4602      	mov	r2, r0
 80053b2:	460b      	mov	r3, r1
 80053b4:	4b60      	ldr	r3, [pc, #384]	@ (8005538 <UART_SetConfig+0x4e4>)
 80053b6:	fba3 2302 	umull	r2, r3, r3, r2
 80053ba:	095b      	lsrs	r3, r3, #5
 80053bc:	011c      	lsls	r4, r3, #4
 80053be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053c2:	2200      	movs	r2, #0
 80053c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80053c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80053cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80053d0:	4642      	mov	r2, r8
 80053d2:	464b      	mov	r3, r9
 80053d4:	1891      	adds	r1, r2, r2
 80053d6:	61b9      	str	r1, [r7, #24]
 80053d8:	415b      	adcs	r3, r3
 80053da:	61fb      	str	r3, [r7, #28]
 80053dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053e0:	4641      	mov	r1, r8
 80053e2:	1851      	adds	r1, r2, r1
 80053e4:	6139      	str	r1, [r7, #16]
 80053e6:	4649      	mov	r1, r9
 80053e8:	414b      	adcs	r3, r1
 80053ea:	617b      	str	r3, [r7, #20]
 80053ec:	f04f 0200 	mov.w	r2, #0
 80053f0:	f04f 0300 	mov.w	r3, #0
 80053f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80053f8:	4659      	mov	r1, fp
 80053fa:	00cb      	lsls	r3, r1, #3
 80053fc:	4651      	mov	r1, sl
 80053fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005402:	4651      	mov	r1, sl
 8005404:	00ca      	lsls	r2, r1, #3
 8005406:	4610      	mov	r0, r2
 8005408:	4619      	mov	r1, r3
 800540a:	4603      	mov	r3, r0
 800540c:	4642      	mov	r2, r8
 800540e:	189b      	adds	r3, r3, r2
 8005410:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005414:	464b      	mov	r3, r9
 8005416:	460a      	mov	r2, r1
 8005418:	eb42 0303 	adc.w	r3, r2, r3
 800541c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	67bb      	str	r3, [r7, #120]	@ 0x78
 800542a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800542c:	f04f 0200 	mov.w	r2, #0
 8005430:	f04f 0300 	mov.w	r3, #0
 8005434:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005438:	4649      	mov	r1, r9
 800543a:	008b      	lsls	r3, r1, #2
 800543c:	4641      	mov	r1, r8
 800543e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005442:	4641      	mov	r1, r8
 8005444:	008a      	lsls	r2, r1, #2
 8005446:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800544a:	f7fa ff21 	bl	8000290 <__aeabi_uldivmod>
 800544e:	4602      	mov	r2, r0
 8005450:	460b      	mov	r3, r1
 8005452:	4611      	mov	r1, r2
 8005454:	4b38      	ldr	r3, [pc, #224]	@ (8005538 <UART_SetConfig+0x4e4>)
 8005456:	fba3 2301 	umull	r2, r3, r3, r1
 800545a:	095b      	lsrs	r3, r3, #5
 800545c:	2264      	movs	r2, #100	@ 0x64
 800545e:	fb02 f303 	mul.w	r3, r2, r3
 8005462:	1acb      	subs	r3, r1, r3
 8005464:	011b      	lsls	r3, r3, #4
 8005466:	3332      	adds	r3, #50	@ 0x32
 8005468:	4a33      	ldr	r2, [pc, #204]	@ (8005538 <UART_SetConfig+0x4e4>)
 800546a:	fba2 2303 	umull	r2, r3, r2, r3
 800546e:	095b      	lsrs	r3, r3, #5
 8005470:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005474:	441c      	add	r4, r3
 8005476:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800547a:	2200      	movs	r2, #0
 800547c:	673b      	str	r3, [r7, #112]	@ 0x70
 800547e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005480:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005484:	4642      	mov	r2, r8
 8005486:	464b      	mov	r3, r9
 8005488:	1891      	adds	r1, r2, r2
 800548a:	60b9      	str	r1, [r7, #8]
 800548c:	415b      	adcs	r3, r3
 800548e:	60fb      	str	r3, [r7, #12]
 8005490:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005494:	4641      	mov	r1, r8
 8005496:	1851      	adds	r1, r2, r1
 8005498:	6039      	str	r1, [r7, #0]
 800549a:	4649      	mov	r1, r9
 800549c:	414b      	adcs	r3, r1
 800549e:	607b      	str	r3, [r7, #4]
 80054a0:	f04f 0200 	mov.w	r2, #0
 80054a4:	f04f 0300 	mov.w	r3, #0
 80054a8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80054ac:	4659      	mov	r1, fp
 80054ae:	00cb      	lsls	r3, r1, #3
 80054b0:	4651      	mov	r1, sl
 80054b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054b6:	4651      	mov	r1, sl
 80054b8:	00ca      	lsls	r2, r1, #3
 80054ba:	4610      	mov	r0, r2
 80054bc:	4619      	mov	r1, r3
 80054be:	4603      	mov	r3, r0
 80054c0:	4642      	mov	r2, r8
 80054c2:	189b      	adds	r3, r3, r2
 80054c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054c6:	464b      	mov	r3, r9
 80054c8:	460a      	mov	r2, r1
 80054ca:	eb42 0303 	adc.w	r3, r2, r3
 80054ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80054d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80054da:	667a      	str	r2, [r7, #100]	@ 0x64
 80054dc:	f04f 0200 	mov.w	r2, #0
 80054e0:	f04f 0300 	mov.w	r3, #0
 80054e4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80054e8:	4649      	mov	r1, r9
 80054ea:	008b      	lsls	r3, r1, #2
 80054ec:	4641      	mov	r1, r8
 80054ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054f2:	4641      	mov	r1, r8
 80054f4:	008a      	lsls	r2, r1, #2
 80054f6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80054fa:	f7fa fec9 	bl	8000290 <__aeabi_uldivmod>
 80054fe:	4602      	mov	r2, r0
 8005500:	460b      	mov	r3, r1
 8005502:	4b0d      	ldr	r3, [pc, #52]	@ (8005538 <UART_SetConfig+0x4e4>)
 8005504:	fba3 1302 	umull	r1, r3, r3, r2
 8005508:	095b      	lsrs	r3, r3, #5
 800550a:	2164      	movs	r1, #100	@ 0x64
 800550c:	fb01 f303 	mul.w	r3, r1, r3
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	011b      	lsls	r3, r3, #4
 8005514:	3332      	adds	r3, #50	@ 0x32
 8005516:	4a08      	ldr	r2, [pc, #32]	@ (8005538 <UART_SetConfig+0x4e4>)
 8005518:	fba2 2303 	umull	r2, r3, r2, r3
 800551c:	095b      	lsrs	r3, r3, #5
 800551e:	f003 020f 	and.w	r2, r3, #15
 8005522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4422      	add	r2, r4
 800552a:	609a      	str	r2, [r3, #8]
}
 800552c:	bf00      	nop
 800552e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005532:	46bd      	mov	sp, r7
 8005534:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005538:	51eb851f 	.word	0x51eb851f

0800553c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800553c:	b084      	sub	sp, #16
 800553e:	b580      	push	{r7, lr}
 8005540:	b084      	sub	sp, #16
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
 8005546:	f107 001c 	add.w	r0, r7, #28
 800554a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800554e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005552:	2b01      	cmp	r3, #1
 8005554:	d123      	bne.n	800559e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800555a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800556a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800557e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005582:	2b01      	cmp	r3, #1
 8005584:	d105      	bne.n	8005592 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f001 fae8 	bl	8006b68 <USB_CoreReset>
 8005598:	4603      	mov	r3, r0
 800559a:	73fb      	strb	r3, [r7, #15]
 800559c:	e01b      	b.n	80055d6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f001 fadc 	bl	8006b68 <USB_CoreReset>
 80055b0:	4603      	mov	r3, r0
 80055b2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80055b4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d106      	bne.n	80055ca <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	639a      	str	r2, [r3, #56]	@ 0x38
 80055c8:	e005      	b.n	80055d6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80055d6:	7fbb      	ldrb	r3, [r7, #30]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d10b      	bne.n	80055f4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f043 0206 	orr.w	r2, r3, #6
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	f043 0220 	orr.w	r2, r3, #32
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80055f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005600:	b004      	add	sp, #16
 8005602:	4770      	bx	lr

08005604 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005604:	b480      	push	{r7}
 8005606:	b087      	sub	sp, #28
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	4613      	mov	r3, r2
 8005610:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005612:	79fb      	ldrb	r3, [r7, #7]
 8005614:	2b02      	cmp	r3, #2
 8005616:	d165      	bne.n	80056e4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	4a41      	ldr	r2, [pc, #260]	@ (8005720 <USB_SetTurnaroundTime+0x11c>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d906      	bls.n	800562e <USB_SetTurnaroundTime+0x2a>
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	4a40      	ldr	r2, [pc, #256]	@ (8005724 <USB_SetTurnaroundTime+0x120>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d202      	bcs.n	800562e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005628:	230f      	movs	r3, #15
 800562a:	617b      	str	r3, [r7, #20]
 800562c:	e062      	b.n	80056f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	4a3c      	ldr	r2, [pc, #240]	@ (8005724 <USB_SetTurnaroundTime+0x120>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d306      	bcc.n	8005644 <USB_SetTurnaroundTime+0x40>
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	4a3b      	ldr	r2, [pc, #236]	@ (8005728 <USB_SetTurnaroundTime+0x124>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d202      	bcs.n	8005644 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800563e:	230e      	movs	r3, #14
 8005640:	617b      	str	r3, [r7, #20]
 8005642:	e057      	b.n	80056f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	4a38      	ldr	r2, [pc, #224]	@ (8005728 <USB_SetTurnaroundTime+0x124>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d306      	bcc.n	800565a <USB_SetTurnaroundTime+0x56>
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	4a37      	ldr	r2, [pc, #220]	@ (800572c <USB_SetTurnaroundTime+0x128>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d202      	bcs.n	800565a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005654:	230d      	movs	r3, #13
 8005656:	617b      	str	r3, [r7, #20]
 8005658:	e04c      	b.n	80056f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	4a33      	ldr	r2, [pc, #204]	@ (800572c <USB_SetTurnaroundTime+0x128>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d306      	bcc.n	8005670 <USB_SetTurnaroundTime+0x6c>
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	4a32      	ldr	r2, [pc, #200]	@ (8005730 <USB_SetTurnaroundTime+0x12c>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d802      	bhi.n	8005670 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800566a:	230c      	movs	r3, #12
 800566c:	617b      	str	r3, [r7, #20]
 800566e:	e041      	b.n	80056f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	4a2f      	ldr	r2, [pc, #188]	@ (8005730 <USB_SetTurnaroundTime+0x12c>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d906      	bls.n	8005686 <USB_SetTurnaroundTime+0x82>
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	4a2e      	ldr	r2, [pc, #184]	@ (8005734 <USB_SetTurnaroundTime+0x130>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d802      	bhi.n	8005686 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005680:	230b      	movs	r3, #11
 8005682:	617b      	str	r3, [r7, #20]
 8005684:	e036      	b.n	80056f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	4a2a      	ldr	r2, [pc, #168]	@ (8005734 <USB_SetTurnaroundTime+0x130>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d906      	bls.n	800569c <USB_SetTurnaroundTime+0x98>
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	4a29      	ldr	r2, [pc, #164]	@ (8005738 <USB_SetTurnaroundTime+0x134>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d802      	bhi.n	800569c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005696:	230a      	movs	r3, #10
 8005698:	617b      	str	r3, [r7, #20]
 800569a:	e02b      	b.n	80056f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	4a26      	ldr	r2, [pc, #152]	@ (8005738 <USB_SetTurnaroundTime+0x134>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d906      	bls.n	80056b2 <USB_SetTurnaroundTime+0xae>
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	4a25      	ldr	r2, [pc, #148]	@ (800573c <USB_SetTurnaroundTime+0x138>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d202      	bcs.n	80056b2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80056ac:	2309      	movs	r3, #9
 80056ae:	617b      	str	r3, [r7, #20]
 80056b0:	e020      	b.n	80056f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	4a21      	ldr	r2, [pc, #132]	@ (800573c <USB_SetTurnaroundTime+0x138>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d306      	bcc.n	80056c8 <USB_SetTurnaroundTime+0xc4>
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	4a20      	ldr	r2, [pc, #128]	@ (8005740 <USB_SetTurnaroundTime+0x13c>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d802      	bhi.n	80056c8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80056c2:	2308      	movs	r3, #8
 80056c4:	617b      	str	r3, [r7, #20]
 80056c6:	e015      	b.n	80056f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	4a1d      	ldr	r2, [pc, #116]	@ (8005740 <USB_SetTurnaroundTime+0x13c>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d906      	bls.n	80056de <USB_SetTurnaroundTime+0xda>
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	4a1c      	ldr	r2, [pc, #112]	@ (8005744 <USB_SetTurnaroundTime+0x140>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d202      	bcs.n	80056de <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80056d8:	2307      	movs	r3, #7
 80056da:	617b      	str	r3, [r7, #20]
 80056dc:	e00a      	b.n	80056f4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80056de:	2306      	movs	r3, #6
 80056e0:	617b      	str	r3, [r7, #20]
 80056e2:	e007      	b.n	80056f4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80056e4:	79fb      	ldrb	r3, [r7, #7]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d102      	bne.n	80056f0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80056ea:	2309      	movs	r3, #9
 80056ec:	617b      	str	r3, [r7, #20]
 80056ee:	e001      	b.n	80056f4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80056f0:	2309      	movs	r3, #9
 80056f2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	68da      	ldr	r2, [r3, #12]
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	029b      	lsls	r3, r3, #10
 8005708:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800570c:	431a      	orrs	r2, r3
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	371c      	adds	r7, #28
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr
 8005720:	00d8acbf 	.word	0x00d8acbf
 8005724:	00e4e1c0 	.word	0x00e4e1c0
 8005728:	00f42400 	.word	0x00f42400
 800572c:	01067380 	.word	0x01067380
 8005730:	011a499f 	.word	0x011a499f
 8005734:	01312cff 	.word	0x01312cff
 8005738:	014ca43f 	.word	0x014ca43f
 800573c:	016e3600 	.word	0x016e3600
 8005740:	01a6ab1f 	.word	0x01a6ab1f
 8005744:	01e84800 	.word	0x01e84800

08005748 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f043 0201 	orr.w	r2, r3, #1
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	370c      	adds	r7, #12
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr

0800576a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800576a:	b480      	push	{r7}
 800576c:	b083      	sub	sp, #12
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f023 0201 	bic.w	r2, r3, #1
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	460b      	mov	r3, r1
 8005796:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005798:	2300      	movs	r3, #0
 800579a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80057a8:	78fb      	ldrb	r3, [r7, #3]
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d115      	bne.n	80057da <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80057ba:	200a      	movs	r0, #10
 80057bc:	f7fb ff38 	bl	8001630 <HAL_Delay>
      ms += 10U;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	330a      	adds	r3, #10
 80057c4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f001 f93f 	bl	8006a4a <USB_GetMode>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d01e      	beq.n	8005810 <USB_SetCurrentMode+0x84>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2bc7      	cmp	r3, #199	@ 0xc7
 80057d6:	d9f0      	bls.n	80057ba <USB_SetCurrentMode+0x2e>
 80057d8:	e01a      	b.n	8005810 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80057da:	78fb      	ldrb	r3, [r7, #3]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d115      	bne.n	800580c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80057ec:	200a      	movs	r0, #10
 80057ee:	f7fb ff1f 	bl	8001630 <HAL_Delay>
      ms += 10U;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	330a      	adds	r3, #10
 80057f6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f001 f926 	bl	8006a4a <USB_GetMode>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d005      	beq.n	8005810 <USB_SetCurrentMode+0x84>
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2bc7      	cmp	r3, #199	@ 0xc7
 8005808:	d9f0      	bls.n	80057ec <USB_SetCurrentMode+0x60>
 800580a:	e001      	b.n	8005810 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e005      	b.n	800581c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2bc8      	cmp	r3, #200	@ 0xc8
 8005814:	d101      	bne.n	800581a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e000      	b.n	800581c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005824:	b084      	sub	sp, #16
 8005826:	b580      	push	{r7, lr}
 8005828:	b086      	sub	sp, #24
 800582a:	af00      	add	r7, sp, #0
 800582c:	6078      	str	r0, [r7, #4]
 800582e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005832:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005836:	2300      	movs	r3, #0
 8005838:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800583e:	2300      	movs	r3, #0
 8005840:	613b      	str	r3, [r7, #16]
 8005842:	e009      	b.n	8005858 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	3340      	adds	r3, #64	@ 0x40
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	4413      	add	r3, r2
 800584e:	2200      	movs	r2, #0
 8005850:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	3301      	adds	r3, #1
 8005856:	613b      	str	r3, [r7, #16]
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	2b0e      	cmp	r3, #14
 800585c:	d9f2      	bls.n	8005844 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800585e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005862:	2b00      	cmp	r3, #0
 8005864:	d11c      	bne.n	80058a0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005874:	f043 0302 	orr.w	r3, r3, #2
 8005878:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800587e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800588a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005896:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	639a      	str	r2, [r3, #56]	@ 0x38
 800589e:	e00b      	b.n	80058b8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80058be:	461a      	mov	r2, r3
 80058c0:	2300      	movs	r3, #0
 80058c2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80058c4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d10d      	bne.n	80058e8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80058cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d104      	bne.n	80058de <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80058d4:	2100      	movs	r1, #0
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 f968 	bl	8005bac <USB_SetDevSpeed>
 80058dc:	e008      	b.n	80058f0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80058de:	2101      	movs	r1, #1
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f963 	bl	8005bac <USB_SetDevSpeed>
 80058e6:	e003      	b.n	80058f0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80058e8:	2103      	movs	r1, #3
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 f95e 	bl	8005bac <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80058f0:	2110      	movs	r1, #16
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 f8fa 	bl	8005aec <USB_FlushTxFifo>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d001      	beq.n	8005902 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 f924 	bl	8005b50 <USB_FlushRxFifo>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005918:	461a      	mov	r2, r3
 800591a:	2300      	movs	r3, #0
 800591c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005924:	461a      	mov	r2, r3
 8005926:	2300      	movs	r3, #0
 8005928:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005930:	461a      	mov	r2, r3
 8005932:	2300      	movs	r3, #0
 8005934:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005936:	2300      	movs	r3, #0
 8005938:	613b      	str	r3, [r7, #16]
 800593a:	e043      	b.n	80059c4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	015a      	lsls	r2, r3, #5
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4413      	add	r3, r2
 8005944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800594e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005952:	d118      	bne.n	8005986 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d10a      	bne.n	8005970 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	015a      	lsls	r2, r3, #5
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	4413      	add	r3, r2
 8005962:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005966:	461a      	mov	r2, r3
 8005968:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800596c:	6013      	str	r3, [r2, #0]
 800596e:	e013      	b.n	8005998 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	015a      	lsls	r2, r3, #5
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	4413      	add	r3, r2
 8005978:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800597c:	461a      	mov	r2, r3
 800597e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005982:	6013      	str	r3, [r2, #0]
 8005984:	e008      	b.n	8005998 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	015a      	lsls	r2, r3, #5
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	4413      	add	r3, r2
 800598e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005992:	461a      	mov	r2, r3
 8005994:	2300      	movs	r3, #0
 8005996:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	015a      	lsls	r2, r3, #5
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	4413      	add	r3, r2
 80059a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059a4:	461a      	mov	r2, r3
 80059a6:	2300      	movs	r3, #0
 80059a8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	015a      	lsls	r2, r3, #5
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	4413      	add	r3, r2
 80059b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059b6:	461a      	mov	r2, r3
 80059b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80059bc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	3301      	adds	r3, #1
 80059c2:	613b      	str	r3, [r7, #16]
 80059c4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80059c8:	461a      	mov	r2, r3
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d3b5      	bcc.n	800593c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059d0:	2300      	movs	r3, #0
 80059d2:	613b      	str	r3, [r7, #16]
 80059d4:	e043      	b.n	8005a5e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	015a      	lsls	r2, r3, #5
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	4413      	add	r3, r2
 80059de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059ec:	d118      	bne.n	8005a20 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d10a      	bne.n	8005a0a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	015a      	lsls	r2, r3, #5
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	4413      	add	r3, r2
 80059fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a00:	461a      	mov	r2, r3
 8005a02:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005a06:	6013      	str	r3, [r2, #0]
 8005a08:	e013      	b.n	8005a32 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	015a      	lsls	r2, r3, #5
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	4413      	add	r3, r2
 8005a12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a16:	461a      	mov	r2, r3
 8005a18:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005a1c:	6013      	str	r3, [r2, #0]
 8005a1e:	e008      	b.n	8005a32 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	015a      	lsls	r2, r3, #5
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	4413      	add	r3, r2
 8005a28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	2300      	movs	r3, #0
 8005a30:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	015a      	lsls	r2, r3, #5
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	4413      	add	r3, r2
 8005a3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a3e:	461a      	mov	r2, r3
 8005a40:	2300      	movs	r3, #0
 8005a42:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	015a      	lsls	r2, r3, #5
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a50:	461a      	mov	r2, r3
 8005a52:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a56:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	613b      	str	r3, [r7, #16]
 8005a5e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a62:	461a      	mov	r2, r3
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d3b5      	bcc.n	80059d6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a7c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005a8a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005a8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d105      	bne.n	8005aa0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	699b      	ldr	r3, [r3, #24]
 8005a98:	f043 0210 	orr.w	r2, r3, #16
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	699a      	ldr	r2, [r3, #24]
 8005aa4:	4b10      	ldr	r3, [pc, #64]	@ (8005ae8 <USB_DevInit+0x2c4>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005aac:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d005      	beq.n	8005ac0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	699b      	ldr	r3, [r3, #24]
 8005ab8:	f043 0208 	orr.w	r2, r3, #8
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005ac0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d107      	bne.n	8005ad8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005ad0:	f043 0304 	orr.w	r3, r3, #4
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005ad8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3718      	adds	r7, #24
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ae4:	b004      	add	sp, #16
 8005ae6:	4770      	bx	lr
 8005ae8:	803c3800 	.word	0x803c3800

08005aec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b085      	sub	sp, #20
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005af6:	2300      	movs	r3, #0
 8005af8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	3301      	adds	r3, #1
 8005afe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b06:	d901      	bls.n	8005b0c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e01b      	b.n	8005b44 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	daf2      	bge.n	8005afa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005b14:	2300      	movs	r3, #0
 8005b16:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	019b      	lsls	r3, r3, #6
 8005b1c:	f043 0220 	orr.w	r2, r3, #32
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	3301      	adds	r3, #1
 8005b28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b30:	d901      	bls.n	8005b36 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e006      	b.n	8005b44 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	f003 0320 	and.w	r3, r3, #32
 8005b3e:	2b20      	cmp	r3, #32
 8005b40:	d0f0      	beq.n	8005b24 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005b42:	2300      	movs	r3, #0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3714      	adds	r7, #20
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	3301      	adds	r3, #1
 8005b60:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b68:	d901      	bls.n	8005b6e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e018      	b.n	8005ba0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	daf2      	bge.n	8005b5c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005b76:	2300      	movs	r3, #0
 8005b78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2210      	movs	r2, #16
 8005b7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	3301      	adds	r3, #1
 8005b84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b8c:	d901      	bls.n	8005b92 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e006      	b.n	8005ba0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	f003 0310 	and.w	r3, r3, #16
 8005b9a:	2b10      	cmp	r3, #16
 8005b9c:	d0f0      	beq.n	8005b80 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3714      	adds	r7, #20
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr

08005bac <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	78fb      	ldrb	r3, [r7, #3]
 8005bc6:	68f9      	ldr	r1, [r7, #12]
 8005bc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3714      	adds	r7, #20
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005bde:	b480      	push	{r7}
 8005be0:	b087      	sub	sp, #28
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f003 0306 	and.w	r3, r3, #6
 8005bf6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d102      	bne.n	8005c04 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	75fb      	strb	r3, [r7, #23]
 8005c02:	e00a      	b.n	8005c1a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	d002      	beq.n	8005c10 <USB_GetDevSpeed+0x32>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2b06      	cmp	r3, #6
 8005c0e:	d102      	bne.n	8005c16 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005c10:	2302      	movs	r3, #2
 8005c12:	75fb      	strb	r3, [r7, #23]
 8005c14:	e001      	b.n	8005c1a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005c16:	230f      	movs	r3, #15
 8005c18:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	371c      	adds	r7, #28
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	785b      	ldrb	r3, [r3, #1]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d13a      	bne.n	8005cba <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c4a:	69da      	ldr	r2, [r3, #28]
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	f003 030f 	and.w	r3, r3, #15
 8005c54:	2101      	movs	r1, #1
 8005c56:	fa01 f303 	lsl.w	r3, r1, r3
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	68f9      	ldr	r1, [r7, #12]
 8005c5e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c62:	4313      	orrs	r3, r2
 8005c64:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d155      	bne.n	8005d28 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	791b      	ldrb	r3, [r3, #4]
 8005c96:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005c98:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	059b      	lsls	r3, r3, #22
 8005c9e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	68ba      	ldr	r2, [r7, #8]
 8005ca4:	0151      	lsls	r1, r2, #5
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	440a      	add	r2, r1
 8005caa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005cae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005cb6:	6013      	str	r3, [r2, #0]
 8005cb8:	e036      	b.n	8005d28 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cc0:	69da      	ldr	r2, [r3, #28]
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	f003 030f 	and.w	r3, r3, #15
 8005cca:	2101      	movs	r1, #1
 8005ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8005cd0:	041b      	lsls	r3, r3, #16
 8005cd2:	68f9      	ldr	r1, [r7, #12]
 8005cd4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	015a      	lsls	r2, r3, #5
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	4413      	add	r3, r2
 8005ce4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d11a      	bne.n	8005d28 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	015a      	lsls	r2, r3, #5
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	791b      	ldrb	r3, [r3, #4]
 8005d0c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005d0e:	430b      	orrs	r3, r1
 8005d10:	4313      	orrs	r3, r2
 8005d12:	68ba      	ldr	r2, [r7, #8]
 8005d14:	0151      	lsls	r1, r2, #5
 8005d16:	68fa      	ldr	r2, [r7, #12]
 8005d18:	440a      	add	r2, r1
 8005d1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d26:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3714      	adds	r7, #20
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr
	...

08005d38 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	785b      	ldrb	r3, [r3, #1]
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d161      	bne.n	8005e18 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	015a      	lsls	r2, r3, #5
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	4413      	add	r3, r2
 8005d5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d6a:	d11f      	bne.n	8005dac <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	015a      	lsls	r2, r3, #5
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	4413      	add	r3, r2
 8005d74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68ba      	ldr	r2, [r7, #8]
 8005d7c:	0151      	lsls	r1, r2, #5
 8005d7e:	68fa      	ldr	r2, [r7, #12]
 8005d80:	440a      	add	r2, r1
 8005d82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d86:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005d8a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	68ba      	ldr	r2, [r7, #8]
 8005d9c:	0151      	lsls	r1, r2, #5
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	440a      	add	r2, r1
 8005da2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005da6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005daa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005db2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	f003 030f 	and.w	r3, r3, #15
 8005dbc:	2101      	movs	r1, #1
 8005dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	43db      	mvns	r3, r3
 8005dc6:	68f9      	ldr	r1, [r7, #12]
 8005dc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005dcc:	4013      	ands	r3, r2
 8005dce:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dd6:	69da      	ldr	r2, [r3, #28]
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	781b      	ldrb	r3, [r3, #0]
 8005ddc:	f003 030f 	and.w	r3, r3, #15
 8005de0:	2101      	movs	r1, #1
 8005de2:	fa01 f303 	lsl.w	r3, r1, r3
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	43db      	mvns	r3, r3
 8005dea:	68f9      	ldr	r1, [r7, #12]
 8005dec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005df0:	4013      	ands	r3, r2
 8005df2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	015a      	lsls	r2, r3, #5
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	4413      	add	r3, r2
 8005dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	0159      	lsls	r1, r3, #5
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	440b      	add	r3, r1
 8005e0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e0e:	4619      	mov	r1, r3
 8005e10:	4b35      	ldr	r3, [pc, #212]	@ (8005ee8 <USB_DeactivateEndpoint+0x1b0>)
 8005e12:	4013      	ands	r3, r2
 8005e14:	600b      	str	r3, [r1, #0]
 8005e16:	e060      	b.n	8005eda <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	015a      	lsls	r2, r3, #5
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	4413      	add	r3, r2
 8005e20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e2e:	d11f      	bne.n	8005e70 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	015a      	lsls	r2, r3, #5
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	4413      	add	r3, r2
 8005e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	0151      	lsls	r1, r2, #5
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	440a      	add	r2, r1
 8005e46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e4a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005e4e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	015a      	lsls	r2, r3, #5
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	4413      	add	r3, r2
 8005e58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68ba      	ldr	r2, [r7, #8]
 8005e60:	0151      	lsls	r1, r2, #5
 8005e62:	68fa      	ldr	r2, [r7, #12]
 8005e64:	440a      	add	r2, r1
 8005e66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e6a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e6e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	781b      	ldrb	r3, [r3, #0]
 8005e7c:	f003 030f 	and.w	r3, r3, #15
 8005e80:	2101      	movs	r1, #1
 8005e82:	fa01 f303 	lsl.w	r3, r1, r3
 8005e86:	041b      	lsls	r3, r3, #16
 8005e88:	43db      	mvns	r3, r3
 8005e8a:	68f9      	ldr	r1, [r7, #12]
 8005e8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e90:	4013      	ands	r3, r2
 8005e92:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e9a:	69da      	ldr	r2, [r3, #28]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	781b      	ldrb	r3, [r3, #0]
 8005ea0:	f003 030f 	and.w	r3, r3, #15
 8005ea4:	2101      	movs	r1, #1
 8005ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eaa:	041b      	lsls	r3, r3, #16
 8005eac:	43db      	mvns	r3, r3
 8005eae:	68f9      	ldr	r1, [r7, #12]
 8005eb0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	015a      	lsls	r2, r3, #5
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	4413      	add	r3, r2
 8005ec0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	0159      	lsls	r1, r3, #5
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	440b      	add	r3, r1
 8005ece:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	4b05      	ldr	r3, [pc, #20]	@ (8005eec <USB_DeactivateEndpoint+0x1b4>)
 8005ed6:	4013      	ands	r3, r2
 8005ed8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3714      	adds	r7, #20
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr
 8005ee8:	ec337800 	.word	0xec337800
 8005eec:	eff37800 	.word	0xeff37800

08005ef0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b08a      	sub	sp, #40	@ 0x28
 8005ef4:	af02      	add	r7, sp, #8
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	4613      	mov	r3, r2
 8005efc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	785b      	ldrb	r3, [r3, #1]
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	f040 817f 	bne.w	8006210 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d132      	bne.n	8005f80 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	015a      	lsls	r2, r3, #5
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	4413      	add	r3, r2
 8005f22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	69ba      	ldr	r2, [r7, #24]
 8005f2a:	0151      	lsls	r1, r2, #5
 8005f2c:	69fa      	ldr	r2, [r7, #28]
 8005f2e:	440a      	add	r2, r1
 8005f30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f34:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005f38:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005f3c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	015a      	lsls	r2, r3, #5
 8005f42:	69fb      	ldr	r3, [r7, #28]
 8005f44:	4413      	add	r3, r2
 8005f46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f4a:	691b      	ldr	r3, [r3, #16]
 8005f4c:	69ba      	ldr	r2, [r7, #24]
 8005f4e:	0151      	lsls	r1, r2, #5
 8005f50:	69fa      	ldr	r2, [r7, #28]
 8005f52:	440a      	add	r2, r1
 8005f54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005f5c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005f5e:	69bb      	ldr	r3, [r7, #24]
 8005f60:	015a      	lsls	r2, r3, #5
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	4413      	add	r3, r2
 8005f66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f6a:	691b      	ldr	r3, [r3, #16]
 8005f6c:	69ba      	ldr	r2, [r7, #24]
 8005f6e:	0151      	lsls	r1, r2, #5
 8005f70:	69fa      	ldr	r2, [r7, #28]
 8005f72:	440a      	add	r2, r1
 8005f74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f78:	0cdb      	lsrs	r3, r3, #19
 8005f7a:	04db      	lsls	r3, r3, #19
 8005f7c:	6113      	str	r3, [r2, #16]
 8005f7e:	e097      	b.n	80060b0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	015a      	lsls	r2, r3, #5
 8005f84:	69fb      	ldr	r3, [r7, #28]
 8005f86:	4413      	add	r3, r2
 8005f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	69ba      	ldr	r2, [r7, #24]
 8005f90:	0151      	lsls	r1, r2, #5
 8005f92:	69fa      	ldr	r2, [r7, #28]
 8005f94:	440a      	add	r2, r1
 8005f96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f9a:	0cdb      	lsrs	r3, r3, #19
 8005f9c:	04db      	lsls	r3, r3, #19
 8005f9e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005fa0:	69bb      	ldr	r3, [r7, #24]
 8005fa2:	015a      	lsls	r2, r3, #5
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	4413      	add	r3, r2
 8005fa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	69ba      	ldr	r2, [r7, #24]
 8005fb0:	0151      	lsls	r1, r2, #5
 8005fb2:	69fa      	ldr	r2, [r7, #28]
 8005fb4:	440a      	add	r2, r1
 8005fb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fba:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005fbe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005fc2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d11a      	bne.n	8006000 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	691a      	ldr	r2, [r3, #16]
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d903      	bls.n	8005fde <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	689a      	ldr	r2, [r3, #8]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	015a      	lsls	r2, r3, #5
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	4413      	add	r3, r2
 8005fe6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	0151      	lsls	r1, r2, #5
 8005ff0:	69fa      	ldr	r2, [r7, #28]
 8005ff2:	440a      	add	r2, r1
 8005ff4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ff8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005ffc:	6113      	str	r3, [r2, #16]
 8005ffe:	e044      	b.n	800608a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	691a      	ldr	r2, [r3, #16]
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	4413      	add	r3, r2
 800600a:	1e5a      	subs	r2, r3, #1
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	fbb2 f3f3 	udiv	r3, r2, r3
 8006014:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	015a      	lsls	r2, r3, #5
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	4413      	add	r3, r2
 800601e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006022:	691a      	ldr	r2, [r3, #16]
 8006024:	8afb      	ldrh	r3, [r7, #22]
 8006026:	04d9      	lsls	r1, r3, #19
 8006028:	4ba4      	ldr	r3, [pc, #656]	@ (80062bc <USB_EPStartXfer+0x3cc>)
 800602a:	400b      	ands	r3, r1
 800602c:	69b9      	ldr	r1, [r7, #24]
 800602e:	0148      	lsls	r0, r1, #5
 8006030:	69f9      	ldr	r1, [r7, #28]
 8006032:	4401      	add	r1, r0
 8006034:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006038:	4313      	orrs	r3, r2
 800603a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	791b      	ldrb	r3, [r3, #4]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d122      	bne.n	800608a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	015a      	lsls	r2, r3, #5
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	4413      	add	r3, r2
 800604c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	69ba      	ldr	r2, [r7, #24]
 8006054:	0151      	lsls	r1, r2, #5
 8006056:	69fa      	ldr	r2, [r7, #28]
 8006058:	440a      	add	r2, r1
 800605a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800605e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006062:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	015a      	lsls	r2, r3, #5
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	4413      	add	r3, r2
 800606c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006070:	691a      	ldr	r2, [r3, #16]
 8006072:	8afb      	ldrh	r3, [r7, #22]
 8006074:	075b      	lsls	r3, r3, #29
 8006076:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800607a:	69b9      	ldr	r1, [r7, #24]
 800607c:	0148      	lsls	r0, r1, #5
 800607e:	69f9      	ldr	r1, [r7, #28]
 8006080:	4401      	add	r1, r0
 8006082:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006086:	4313      	orrs	r3, r2
 8006088:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	015a      	lsls	r2, r3, #5
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	4413      	add	r3, r2
 8006092:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006096:	691a      	ldr	r2, [r3, #16]
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060a0:	69b9      	ldr	r1, [r7, #24]
 80060a2:	0148      	lsls	r0, r1, #5
 80060a4:	69f9      	ldr	r1, [r7, #28]
 80060a6:	4401      	add	r1, r0
 80060a8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80060ac:	4313      	orrs	r3, r2
 80060ae:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80060b0:	79fb      	ldrb	r3, [r7, #7]
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d14b      	bne.n	800614e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	69db      	ldr	r3, [r3, #28]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d009      	beq.n	80060d2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	015a      	lsls	r2, r3, #5
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	4413      	add	r3, r2
 80060c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ca:	461a      	mov	r2, r3
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	69db      	ldr	r3, [r3, #28]
 80060d0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	791b      	ldrb	r3, [r3, #4]
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d128      	bne.n	800612c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80060da:	69fb      	ldr	r3, [r7, #28]
 80060dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d110      	bne.n	800610c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	015a      	lsls	r2, r3, #5
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	4413      	add	r3, r2
 80060f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	69ba      	ldr	r2, [r7, #24]
 80060fa:	0151      	lsls	r1, r2, #5
 80060fc:	69fa      	ldr	r2, [r7, #28]
 80060fe:	440a      	add	r2, r1
 8006100:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006104:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006108:	6013      	str	r3, [r2, #0]
 800610a:	e00f      	b.n	800612c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	015a      	lsls	r2, r3, #5
 8006110:	69fb      	ldr	r3, [r7, #28]
 8006112:	4413      	add	r3, r2
 8006114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	69ba      	ldr	r2, [r7, #24]
 800611c:	0151      	lsls	r1, r2, #5
 800611e:	69fa      	ldr	r2, [r7, #28]
 8006120:	440a      	add	r2, r1
 8006122:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006126:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800612a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800612c:	69bb      	ldr	r3, [r7, #24]
 800612e:	015a      	lsls	r2, r3, #5
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	4413      	add	r3, r2
 8006134:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	69ba      	ldr	r2, [r7, #24]
 800613c:	0151      	lsls	r1, r2, #5
 800613e:	69fa      	ldr	r2, [r7, #28]
 8006140:	440a      	add	r2, r1
 8006142:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006146:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800614a:	6013      	str	r3, [r2, #0]
 800614c:	e166      	b.n	800641c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	015a      	lsls	r2, r3, #5
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	4413      	add	r3, r2
 8006156:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	69ba      	ldr	r2, [r7, #24]
 800615e:	0151      	lsls	r1, r2, #5
 8006160:	69fa      	ldr	r2, [r7, #28]
 8006162:	440a      	add	r2, r1
 8006164:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006168:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800616c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	791b      	ldrb	r3, [r3, #4]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d015      	beq.n	80061a2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	2b00      	cmp	r3, #0
 800617c:	f000 814e 	beq.w	800641c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006186:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	f003 030f 	and.w	r3, r3, #15
 8006190:	2101      	movs	r1, #1
 8006192:	fa01 f303 	lsl.w	r3, r1, r3
 8006196:	69f9      	ldr	r1, [r7, #28]
 8006198:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800619c:	4313      	orrs	r3, r2
 800619e:	634b      	str	r3, [r1, #52]	@ 0x34
 80061a0:	e13c      	b.n	800641c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d110      	bne.n	80061d4 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	015a      	lsls	r2, r3, #5
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	4413      	add	r3, r2
 80061ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	69ba      	ldr	r2, [r7, #24]
 80061c2:	0151      	lsls	r1, r2, #5
 80061c4:	69fa      	ldr	r2, [r7, #28]
 80061c6:	440a      	add	r2, r1
 80061c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80061d0:	6013      	str	r3, [r2, #0]
 80061d2:	e00f      	b.n	80061f4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	015a      	lsls	r2, r3, #5
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	4413      	add	r3, r2
 80061dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	69ba      	ldr	r2, [r7, #24]
 80061e4:	0151      	lsls	r1, r2, #5
 80061e6:	69fa      	ldr	r2, [r7, #28]
 80061e8:	440a      	add	r2, r1
 80061ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061f2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	68d9      	ldr	r1, [r3, #12]
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	781a      	ldrb	r2, [r3, #0]
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	b298      	uxth	r0, r3
 8006202:	79fb      	ldrb	r3, [r7, #7]
 8006204:	9300      	str	r3, [sp, #0]
 8006206:	4603      	mov	r3, r0
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f000 f9b9 	bl	8006580 <USB_WritePacket>
 800620e:	e105      	b.n	800641c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006210:	69bb      	ldr	r3, [r7, #24]
 8006212:	015a      	lsls	r2, r3, #5
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	4413      	add	r3, r2
 8006218:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	69ba      	ldr	r2, [r7, #24]
 8006220:	0151      	lsls	r1, r2, #5
 8006222:	69fa      	ldr	r2, [r7, #28]
 8006224:	440a      	add	r2, r1
 8006226:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800622a:	0cdb      	lsrs	r3, r3, #19
 800622c:	04db      	lsls	r3, r3, #19
 800622e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006230:	69bb      	ldr	r3, [r7, #24]
 8006232:	015a      	lsls	r2, r3, #5
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	4413      	add	r3, r2
 8006238:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	69ba      	ldr	r2, [r7, #24]
 8006240:	0151      	lsls	r1, r2, #5
 8006242:	69fa      	ldr	r2, [r7, #28]
 8006244:	440a      	add	r2, r1
 8006246:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800624a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800624e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006252:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006254:	69bb      	ldr	r3, [r7, #24]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d132      	bne.n	80062c0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	691b      	ldr	r3, [r3, #16]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	689a      	ldr	r2, [r3, #8]
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	689a      	ldr	r2, [r3, #8]
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	015a      	lsls	r2, r3, #5
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	4413      	add	r3, r2
 800627a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800627e:	691a      	ldr	r2, [r3, #16]
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	6a1b      	ldr	r3, [r3, #32]
 8006284:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006288:	69b9      	ldr	r1, [r7, #24]
 800628a:	0148      	lsls	r0, r1, #5
 800628c:	69f9      	ldr	r1, [r7, #28]
 800628e:	4401      	add	r1, r0
 8006290:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006294:	4313      	orrs	r3, r2
 8006296:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006298:	69bb      	ldr	r3, [r7, #24]
 800629a:	015a      	lsls	r2, r3, #5
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	4413      	add	r3, r2
 80062a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	69ba      	ldr	r2, [r7, #24]
 80062a8:	0151      	lsls	r1, r2, #5
 80062aa:	69fa      	ldr	r2, [r7, #28]
 80062ac:	440a      	add	r2, r1
 80062ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80062b6:	6113      	str	r3, [r2, #16]
 80062b8:	e062      	b.n	8006380 <USB_EPStartXfer+0x490>
 80062ba:	bf00      	nop
 80062bc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	691b      	ldr	r3, [r3, #16]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d123      	bne.n	8006310 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	015a      	lsls	r2, r3, #5
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	4413      	add	r3, r2
 80062d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d4:	691a      	ldr	r2, [r3, #16]
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062de:	69b9      	ldr	r1, [r7, #24]
 80062e0:	0148      	lsls	r0, r1, #5
 80062e2:	69f9      	ldr	r1, [r7, #28]
 80062e4:	4401      	add	r1, r0
 80062e6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80062ea:	4313      	orrs	r3, r2
 80062ec:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	015a      	lsls	r2, r3, #5
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	4413      	add	r3, r2
 80062f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062fa:	691b      	ldr	r3, [r3, #16]
 80062fc:	69ba      	ldr	r2, [r7, #24]
 80062fe:	0151      	lsls	r1, r2, #5
 8006300:	69fa      	ldr	r2, [r7, #28]
 8006302:	440a      	add	r2, r1
 8006304:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006308:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800630c:	6113      	str	r3, [r2, #16]
 800630e:	e037      	b.n	8006380 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	691a      	ldr	r2, [r3, #16]
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	4413      	add	r3, r2
 800631a:	1e5a      	subs	r2, r3, #1
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	fbb2 f3f3 	udiv	r3, r2, r3
 8006324:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	8afa      	ldrh	r2, [r7, #22]
 800632c:	fb03 f202 	mul.w	r2, r3, r2
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	015a      	lsls	r2, r3, #5
 8006338:	69fb      	ldr	r3, [r7, #28]
 800633a:	4413      	add	r3, r2
 800633c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006340:	691a      	ldr	r2, [r3, #16]
 8006342:	8afb      	ldrh	r3, [r7, #22]
 8006344:	04d9      	lsls	r1, r3, #19
 8006346:	4b38      	ldr	r3, [pc, #224]	@ (8006428 <USB_EPStartXfer+0x538>)
 8006348:	400b      	ands	r3, r1
 800634a:	69b9      	ldr	r1, [r7, #24]
 800634c:	0148      	lsls	r0, r1, #5
 800634e:	69f9      	ldr	r1, [r7, #28]
 8006350:	4401      	add	r1, r0
 8006352:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006356:	4313      	orrs	r3, r2
 8006358:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800635a:	69bb      	ldr	r3, [r7, #24]
 800635c:	015a      	lsls	r2, r3, #5
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	4413      	add	r3, r2
 8006362:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006366:	691a      	ldr	r2, [r3, #16]
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	6a1b      	ldr	r3, [r3, #32]
 800636c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006370:	69b9      	ldr	r1, [r7, #24]
 8006372:	0148      	lsls	r0, r1, #5
 8006374:	69f9      	ldr	r1, [r7, #28]
 8006376:	4401      	add	r1, r0
 8006378:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800637c:	4313      	orrs	r3, r2
 800637e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006380:	79fb      	ldrb	r3, [r7, #7]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d10d      	bne.n	80063a2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d009      	beq.n	80063a2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	68d9      	ldr	r1, [r3, #12]
 8006392:	69bb      	ldr	r3, [r7, #24]
 8006394:	015a      	lsls	r2, r3, #5
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	4413      	add	r3, r2
 800639a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800639e:	460a      	mov	r2, r1
 80063a0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	791b      	ldrb	r3, [r3, #4]
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d128      	bne.n	80063fc <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d110      	bne.n	80063dc <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80063ba:	69bb      	ldr	r3, [r7, #24]
 80063bc:	015a      	lsls	r2, r3, #5
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	4413      	add	r3, r2
 80063c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	69ba      	ldr	r2, [r7, #24]
 80063ca:	0151      	lsls	r1, r2, #5
 80063cc:	69fa      	ldr	r2, [r7, #28]
 80063ce:	440a      	add	r2, r1
 80063d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80063d8:	6013      	str	r3, [r2, #0]
 80063da:	e00f      	b.n	80063fc <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	015a      	lsls	r2, r3, #5
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	4413      	add	r3, r2
 80063e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	69ba      	ldr	r2, [r7, #24]
 80063ec:	0151      	lsls	r1, r2, #5
 80063ee:	69fa      	ldr	r2, [r7, #28]
 80063f0:	440a      	add	r2, r1
 80063f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063fa:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	015a      	lsls	r2, r3, #5
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	4413      	add	r3, r2
 8006404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	69ba      	ldr	r2, [r7, #24]
 800640c:	0151      	lsls	r1, r2, #5
 800640e:	69fa      	ldr	r2, [r7, #28]
 8006410:	440a      	add	r2, r1
 8006412:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006416:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800641a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800641c:	2300      	movs	r3, #0
}
 800641e:	4618      	mov	r0, r3
 8006420:	3720      	adds	r7, #32
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop
 8006428:	1ff80000 	.word	0x1ff80000

0800642c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006436:	2300      	movs	r3, #0
 8006438:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800643a:	2300      	movs	r3, #0
 800643c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	785b      	ldrb	r3, [r3, #1]
 8006446:	2b01      	cmp	r3, #1
 8006448:	d14a      	bne.n	80064e0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	015a      	lsls	r2, r3, #5
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	4413      	add	r3, r2
 8006454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800645e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006462:	f040 8086 	bne.w	8006572 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	781b      	ldrb	r3, [r3, #0]
 800646a:	015a      	lsls	r2, r3, #5
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	4413      	add	r3, r2
 8006470:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	683a      	ldr	r2, [r7, #0]
 8006478:	7812      	ldrb	r2, [r2, #0]
 800647a:	0151      	lsls	r1, r2, #5
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	440a      	add	r2, r1
 8006480:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006484:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006488:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	015a      	lsls	r2, r3, #5
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	4413      	add	r3, r2
 8006494:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	7812      	ldrb	r2, [r2, #0]
 800649e:	0151      	lsls	r1, r2, #5
 80064a0:	693a      	ldr	r2, [r7, #16]
 80064a2:	440a      	add	r2, r1
 80064a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80064ac:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	3301      	adds	r3, #1
 80064b2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d902      	bls.n	80064c4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	75fb      	strb	r3, [r7, #23]
          break;
 80064c2:	e056      	b.n	8006572 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	015a      	lsls	r2, r3, #5
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	4413      	add	r3, r2
 80064ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064dc:	d0e7      	beq.n	80064ae <USB_EPStopXfer+0x82>
 80064de:	e048      	b.n	8006572 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	015a      	lsls	r2, r3, #5
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	4413      	add	r3, r2
 80064ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064f8:	d13b      	bne.n	8006572 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	015a      	lsls	r2, r3, #5
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	4413      	add	r3, r2
 8006504:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	683a      	ldr	r2, [r7, #0]
 800650c:	7812      	ldrb	r2, [r2, #0]
 800650e:	0151      	lsls	r1, r2, #5
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	440a      	add	r2, r1
 8006514:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006518:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800651c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	015a      	lsls	r2, r3, #5
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	4413      	add	r3, r2
 8006528:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	683a      	ldr	r2, [r7, #0]
 8006530:	7812      	ldrb	r2, [r2, #0]
 8006532:	0151      	lsls	r1, r2, #5
 8006534:	693a      	ldr	r2, [r7, #16]
 8006536:	440a      	add	r2, r1
 8006538:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800653c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006540:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	3301      	adds	r3, #1
 8006546:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800654e:	4293      	cmp	r3, r2
 8006550:	d902      	bls.n	8006558 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	75fb      	strb	r3, [r7, #23]
          break;
 8006556:	e00c      	b.n	8006572 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	781b      	ldrb	r3, [r3, #0]
 800655c:	015a      	lsls	r2, r3, #5
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	4413      	add	r3, r2
 8006562:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800656c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006570:	d0e7      	beq.n	8006542 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006572:	7dfb      	ldrb	r3, [r7, #23]
}
 8006574:	4618      	mov	r0, r3
 8006576:	371c      	adds	r7, #28
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006580:	b480      	push	{r7}
 8006582:	b089      	sub	sp, #36	@ 0x24
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	4611      	mov	r1, r2
 800658c:	461a      	mov	r2, r3
 800658e:	460b      	mov	r3, r1
 8006590:	71fb      	strb	r3, [r7, #7]
 8006592:	4613      	mov	r3, r2
 8006594:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800659e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d123      	bne.n	80065ee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80065a6:	88bb      	ldrh	r3, [r7, #4]
 80065a8:	3303      	adds	r3, #3
 80065aa:	089b      	lsrs	r3, r3, #2
 80065ac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80065ae:	2300      	movs	r3, #0
 80065b0:	61bb      	str	r3, [r7, #24]
 80065b2:	e018      	b.n	80065e6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80065b4:	79fb      	ldrb	r3, [r7, #7]
 80065b6:	031a      	lsls	r2, r3, #12
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065c0:	461a      	mov	r2, r3
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	3301      	adds	r3, #1
 80065cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	3301      	adds	r3, #1
 80065d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80065d4:	69fb      	ldr	r3, [r7, #28]
 80065d6:	3301      	adds	r3, #1
 80065d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	3301      	adds	r3, #1
 80065de:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	3301      	adds	r3, #1
 80065e4:	61bb      	str	r3, [r7, #24]
 80065e6:	69ba      	ldr	r2, [r7, #24]
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	429a      	cmp	r2, r3
 80065ec:	d3e2      	bcc.n	80065b4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3724      	adds	r7, #36	@ 0x24
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b08b      	sub	sp, #44	@ 0x2c
 8006600:	af00      	add	r7, sp, #0
 8006602:	60f8      	str	r0, [r7, #12]
 8006604:	60b9      	str	r1, [r7, #8]
 8006606:	4613      	mov	r3, r2
 8006608:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006612:	88fb      	ldrh	r3, [r7, #6]
 8006614:	089b      	lsrs	r3, r3, #2
 8006616:	b29b      	uxth	r3, r3
 8006618:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800661a:	88fb      	ldrh	r3, [r7, #6]
 800661c:	f003 0303 	and.w	r3, r3, #3
 8006620:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006622:	2300      	movs	r3, #0
 8006624:	623b      	str	r3, [r7, #32]
 8006626:	e014      	b.n	8006652 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006628:	69bb      	ldr	r3, [r7, #24]
 800662a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006632:	601a      	str	r2, [r3, #0]
    pDest++;
 8006634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006636:	3301      	adds	r3, #1
 8006638:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800663a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800663c:	3301      	adds	r3, #1
 800663e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006642:	3301      	adds	r3, #1
 8006644:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006648:	3301      	adds	r3, #1
 800664a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800664c:	6a3b      	ldr	r3, [r7, #32]
 800664e:	3301      	adds	r3, #1
 8006650:	623b      	str	r3, [r7, #32]
 8006652:	6a3a      	ldr	r2, [r7, #32]
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	429a      	cmp	r2, r3
 8006658:	d3e6      	bcc.n	8006628 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800665a:	8bfb      	ldrh	r3, [r7, #30]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d01e      	beq.n	800669e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006660:	2300      	movs	r3, #0
 8006662:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800666a:	461a      	mov	r2, r3
 800666c:	f107 0310 	add.w	r3, r7, #16
 8006670:	6812      	ldr	r2, [r2, #0]
 8006672:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	6a3b      	ldr	r3, [r7, #32]
 8006678:	b2db      	uxtb	r3, r3
 800667a:	00db      	lsls	r3, r3, #3
 800667c:	fa22 f303 	lsr.w	r3, r2, r3
 8006680:	b2da      	uxtb	r2, r3
 8006682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006684:	701a      	strb	r2, [r3, #0]
      i++;
 8006686:	6a3b      	ldr	r3, [r7, #32]
 8006688:	3301      	adds	r3, #1
 800668a:	623b      	str	r3, [r7, #32]
      pDest++;
 800668c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668e:	3301      	adds	r3, #1
 8006690:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006692:	8bfb      	ldrh	r3, [r7, #30]
 8006694:	3b01      	subs	r3, #1
 8006696:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006698:	8bfb      	ldrh	r3, [r7, #30]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1ea      	bne.n	8006674 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800669e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	372c      	adds	r7, #44	@ 0x2c
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	781b      	ldrb	r3, [r3, #0]
 80066be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	785b      	ldrb	r3, [r3, #1]
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d12c      	bne.n	8006722 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	015a      	lsls	r2, r3, #5
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	4413      	add	r3, r2
 80066d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	db12      	blt.n	8006700 <USB_EPSetStall+0x54>
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d00f      	beq.n	8006700 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	015a      	lsls	r2, r3, #5
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	4413      	add	r3, r2
 80066e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68ba      	ldr	r2, [r7, #8]
 80066f0:	0151      	lsls	r1, r2, #5
 80066f2:	68fa      	ldr	r2, [r7, #12]
 80066f4:	440a      	add	r2, r1
 80066f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066fa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80066fe:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	015a      	lsls	r2, r3, #5
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	4413      	add	r3, r2
 8006708:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68ba      	ldr	r2, [r7, #8]
 8006710:	0151      	lsls	r1, r2, #5
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	440a      	add	r2, r1
 8006716:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800671a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800671e:	6013      	str	r3, [r2, #0]
 8006720:	e02b      	b.n	800677a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	015a      	lsls	r2, r3, #5
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	4413      	add	r3, r2
 800672a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	db12      	blt.n	800675a <USB_EPSetStall+0xae>
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00f      	beq.n	800675a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	015a      	lsls	r2, r3, #5
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	4413      	add	r3, r2
 8006742:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68ba      	ldr	r2, [r7, #8]
 800674a:	0151      	lsls	r1, r2, #5
 800674c:	68fa      	ldr	r2, [r7, #12]
 800674e:	440a      	add	r2, r1
 8006750:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006754:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006758:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	015a      	lsls	r2, r3, #5
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	4413      	add	r3, r2
 8006762:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68ba      	ldr	r2, [r7, #8]
 800676a:	0151      	lsls	r1, r2, #5
 800676c:	68fa      	ldr	r2, [r7, #12]
 800676e:	440a      	add	r2, r1
 8006770:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006774:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006778:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	3714      	adds	r7, #20
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006788:	b480      	push	{r7}
 800678a:	b085      	sub	sp, #20
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	785b      	ldrb	r3, [r3, #1]
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d128      	bne.n	80067f6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	015a      	lsls	r2, r3, #5
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	4413      	add	r3, r2
 80067ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	68ba      	ldr	r2, [r7, #8]
 80067b4:	0151      	lsls	r1, r2, #5
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	440a      	add	r2, r1
 80067ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80067c2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	791b      	ldrb	r3, [r3, #4]
 80067c8:	2b03      	cmp	r3, #3
 80067ca:	d003      	beq.n	80067d4 <USB_EPClearStall+0x4c>
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	791b      	ldrb	r3, [r3, #4]
 80067d0:	2b02      	cmp	r3, #2
 80067d2:	d138      	bne.n	8006846 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	015a      	lsls	r2, r3, #5
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	4413      	add	r3, r2
 80067dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	0151      	lsls	r1, r2, #5
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	440a      	add	r2, r1
 80067ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067f2:	6013      	str	r3, [r2, #0]
 80067f4:	e027      	b.n	8006846 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	015a      	lsls	r2, r3, #5
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	4413      	add	r3, r2
 80067fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68ba      	ldr	r2, [r7, #8]
 8006806:	0151      	lsls	r1, r2, #5
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	440a      	add	r2, r1
 800680c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006810:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006814:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	791b      	ldrb	r3, [r3, #4]
 800681a:	2b03      	cmp	r3, #3
 800681c:	d003      	beq.n	8006826 <USB_EPClearStall+0x9e>
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	791b      	ldrb	r3, [r3, #4]
 8006822:	2b02      	cmp	r3, #2
 8006824:	d10f      	bne.n	8006846 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	015a      	lsls	r2, r3, #5
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	4413      	add	r3, r2
 800682e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68ba      	ldr	r2, [r7, #8]
 8006836:	0151      	lsls	r1, r2, #5
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	440a      	add	r2, r1
 800683c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006844:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3714      	adds	r7, #20
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr

08006854 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006854:	b480      	push	{r7}
 8006856:	b085      	sub	sp, #20
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	460b      	mov	r3, r1
 800685e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006872:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006876:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800687e:	681a      	ldr	r2, [r3, #0]
 8006880:	78fb      	ldrb	r3, [r7, #3]
 8006882:	011b      	lsls	r3, r3, #4
 8006884:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006888:	68f9      	ldr	r1, [r7, #12]
 800688a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800688e:	4313      	orrs	r3, r2
 8006890:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006892:	2300      	movs	r3, #0
}
 8006894:	4618      	mov	r0, r3
 8006896:	3714      	adds	r7, #20
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b085      	sub	sp, #20
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	68fa      	ldr	r2, [r7, #12]
 80068b6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80068ba:	f023 0303 	bic.w	r3, r3, #3
 80068be:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068ce:	f023 0302 	bic.w	r3, r3, #2
 80068d2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr

080068e2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80068e2:	b480      	push	{r7}
 80068e4:	b085      	sub	sp, #20
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80068fc:	f023 0303 	bic.w	r3, r3, #3
 8006900:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006910:	f043 0302 	orr.w	r3, r3, #2
 8006914:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	3714      	adds	r7, #20
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	695b      	ldr	r3, [r3, #20]
 8006930:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	4013      	ands	r3, r2
 800693a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800693c:	68fb      	ldr	r3, [r7, #12]
}
 800693e:	4618      	mov	r0, r3
 8006940:	3714      	adds	r7, #20
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr

0800694a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800694a:	b480      	push	{r7}
 800694c:	b085      	sub	sp, #20
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006966:	69db      	ldr	r3, [r3, #28]
 8006968:	68ba      	ldr	r2, [r7, #8]
 800696a:	4013      	ands	r3, r2
 800696c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	0c1b      	lsrs	r3, r3, #16
}
 8006972:	4618      	mov	r0, r3
 8006974:	3714      	adds	r7, #20
 8006976:	46bd      	mov	sp, r7
 8006978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697c:	4770      	bx	lr

0800697e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800697e:	b480      	push	{r7}
 8006980:	b085      	sub	sp, #20
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800699a:	69db      	ldr	r3, [r3, #28]
 800699c:	68ba      	ldr	r2, [r7, #8]
 800699e:	4013      	ands	r3, r2
 80069a0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	b29b      	uxth	r3, r3
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3714      	adds	r7, #20
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr

080069b2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80069b2:	b480      	push	{r7}
 80069b4:	b085      	sub	sp, #20
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
 80069ba:	460b      	mov	r3, r1
 80069bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80069c2:	78fb      	ldrb	r3, [r7, #3]
 80069c4:	015a      	lsls	r2, r3, #5
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	4413      	add	r3, r2
 80069ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	68ba      	ldr	r2, [r7, #8]
 80069dc:	4013      	ands	r3, r2
 80069de:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80069e0:	68bb      	ldr	r3, [r7, #8]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3714      	adds	r7, #20
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr

080069ee <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b087      	sub	sp, #28
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
 80069f6:	460b      	mov	r3, r1
 80069f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a10:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006a12:	78fb      	ldrb	r3, [r7, #3]
 8006a14:	f003 030f 	and.w	r3, r3, #15
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a1e:	01db      	lsls	r3, r3, #7
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006a28:	78fb      	ldrb	r3, [r7, #3]
 8006a2a:	015a      	lsls	r2, r3, #5
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	4413      	add	r3, r2
 8006a30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	4013      	ands	r3, r2
 8006a3a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006a3c:	68bb      	ldr	r3, [r7, #8]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	371c      	adds	r7, #28
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b083      	sub	sp, #12
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	695b      	ldr	r3, [r3, #20]
 8006a56:	f003 0301 	and.w	r3, r3, #1
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	370c      	adds	r7, #12
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr

08006a66 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a66:	b480      	push	{r7}
 8006a68:	b085      	sub	sp, #20
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a80:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006a84:	f023 0307 	bic.w	r3, r3, #7
 8006a88:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a9c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3714      	adds	r7, #20
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b087      	sub	sp, #28
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	460b      	mov	r3, r1
 8006ab6:	607a      	str	r2, [r7, #4]
 8006ab8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	333c      	adds	r3, #60	@ 0x3c
 8006ac2:	3304      	adds	r3, #4
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	4a26      	ldr	r2, [pc, #152]	@ (8006b64 <USB_EP0_OutStart+0xb8>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d90a      	bls.n	8006ae6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006adc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ae0:	d101      	bne.n	8006ae6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	e037      	b.n	8006b56 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aec:	461a      	mov	r2, r3
 8006aee:	2300      	movs	r3, #0
 8006af0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	697a      	ldr	r2, [r7, #20]
 8006afc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b00:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006b04:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b0c:	691b      	ldr	r3, [r3, #16]
 8006b0e:	697a      	ldr	r2, [r7, #20]
 8006b10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b14:	f043 0318 	orr.w	r3, r3, #24
 8006b18:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b20:	691b      	ldr	r3, [r3, #16]
 8006b22:	697a      	ldr	r2, [r7, #20]
 8006b24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b28:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006b2c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006b2e:	7afb      	ldrb	r3, [r7, #11]
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d10f      	bne.n	8006b54 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	697a      	ldr	r2, [r7, #20]
 8006b4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b4e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006b52:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	371c      	adds	r7, #28
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	4f54300a 	.word	0x4f54300a

08006b68 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b70:	2300      	movs	r3, #0
 8006b72:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	3301      	adds	r3, #1
 8006b78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b80:	d901      	bls.n	8006b86 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e01b      	b.n	8006bbe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	691b      	ldr	r3, [r3, #16]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	daf2      	bge.n	8006b74 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	691b      	ldr	r3, [r3, #16]
 8006b96:	f043 0201 	orr.w	r2, r3, #1
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006baa:	d901      	bls.n	8006bb0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006bac:	2303      	movs	r3, #3
 8006bae:	e006      	b.n	8006bbe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	691b      	ldr	r3, [r3, #16]
 8006bb4:	f003 0301 	and.w	r3, r3, #1
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d0f0      	beq.n	8006b9e <USB_CoreReset+0x36>

  return HAL_OK;
 8006bbc:	2300      	movs	r3, #0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3714      	adds	r7, #20
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
	...

08006bcc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	460b      	mov	r3, r1
 8006bd6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006bd8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006bdc:	f002 fc94 	bl	8009508 <USBD_static_malloc>
 8006be0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d109      	bne.n	8006bfc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	32b0      	adds	r2, #176	@ 0xb0
 8006bf2:	2100      	movs	r1, #0
 8006bf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	e0d4      	b.n	8006da6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006bfc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006c00:	2100      	movs	r1, #0
 8006c02:	68f8      	ldr	r0, [r7, #12]
 8006c04:	f002 fcfe 	bl	8009604 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	32b0      	adds	r2, #176	@ 0xb0
 8006c12:	68f9      	ldr	r1, [r7, #12]
 8006c14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	32b0      	adds	r2, #176	@ 0xb0
 8006c22:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	7c1b      	ldrb	r3, [r3, #16]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d138      	bne.n	8006ca6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006c34:	4b5e      	ldr	r3, [pc, #376]	@ (8006db0 <USBD_CDC_Init+0x1e4>)
 8006c36:	7819      	ldrb	r1, [r3, #0]
 8006c38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c3c:	2202      	movs	r2, #2
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f002 fb3f 	bl	80092c2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006c44:	4b5a      	ldr	r3, [pc, #360]	@ (8006db0 <USBD_CDC_Init+0x1e4>)
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	f003 020f 	and.w	r2, r3, #15
 8006c4c:	6879      	ldr	r1, [r7, #4]
 8006c4e:	4613      	mov	r3, r2
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	4413      	add	r3, r2
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	440b      	add	r3, r1
 8006c58:	3324      	adds	r3, #36	@ 0x24
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006c5e:	4b55      	ldr	r3, [pc, #340]	@ (8006db4 <USBD_CDC_Init+0x1e8>)
 8006c60:	7819      	ldrb	r1, [r3, #0]
 8006c62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c66:	2202      	movs	r2, #2
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f002 fb2a 	bl	80092c2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006c6e:	4b51      	ldr	r3, [pc, #324]	@ (8006db4 <USBD_CDC_Init+0x1e8>)
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	f003 020f 	and.w	r2, r3, #15
 8006c76:	6879      	ldr	r1, [r7, #4]
 8006c78:	4613      	mov	r3, r2
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	4413      	add	r3, r2
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	440b      	add	r3, r1
 8006c82:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006c86:	2201      	movs	r2, #1
 8006c88:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006c8a:	4b4b      	ldr	r3, [pc, #300]	@ (8006db8 <USBD_CDC_Init+0x1ec>)
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	f003 020f 	and.w	r2, r3, #15
 8006c92:	6879      	ldr	r1, [r7, #4]
 8006c94:	4613      	mov	r3, r2
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	4413      	add	r3, r2
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	440b      	add	r3, r1
 8006c9e:	3326      	adds	r3, #38	@ 0x26
 8006ca0:	2210      	movs	r2, #16
 8006ca2:	801a      	strh	r2, [r3, #0]
 8006ca4:	e035      	b.n	8006d12 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006ca6:	4b42      	ldr	r3, [pc, #264]	@ (8006db0 <USBD_CDC_Init+0x1e4>)
 8006ca8:	7819      	ldrb	r1, [r3, #0]
 8006caa:	2340      	movs	r3, #64	@ 0x40
 8006cac:	2202      	movs	r2, #2
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f002 fb07 	bl	80092c2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006cb4:	4b3e      	ldr	r3, [pc, #248]	@ (8006db0 <USBD_CDC_Init+0x1e4>)
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	f003 020f 	and.w	r2, r3, #15
 8006cbc:	6879      	ldr	r1, [r7, #4]
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	4413      	add	r3, r2
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	440b      	add	r3, r1
 8006cc8:	3324      	adds	r3, #36	@ 0x24
 8006cca:	2201      	movs	r2, #1
 8006ccc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006cce:	4b39      	ldr	r3, [pc, #228]	@ (8006db4 <USBD_CDC_Init+0x1e8>)
 8006cd0:	7819      	ldrb	r1, [r3, #0]
 8006cd2:	2340      	movs	r3, #64	@ 0x40
 8006cd4:	2202      	movs	r2, #2
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f002 faf3 	bl	80092c2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006cdc:	4b35      	ldr	r3, [pc, #212]	@ (8006db4 <USBD_CDC_Init+0x1e8>)
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	f003 020f 	and.w	r2, r3, #15
 8006ce4:	6879      	ldr	r1, [r7, #4]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	4413      	add	r3, r2
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	440b      	add	r3, r1
 8006cf0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006cf8:	4b2f      	ldr	r3, [pc, #188]	@ (8006db8 <USBD_CDC_Init+0x1ec>)
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	f003 020f 	and.w	r2, r3, #15
 8006d00:	6879      	ldr	r1, [r7, #4]
 8006d02:	4613      	mov	r3, r2
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	4413      	add	r3, r2
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	440b      	add	r3, r1
 8006d0c:	3326      	adds	r3, #38	@ 0x26
 8006d0e:	2210      	movs	r2, #16
 8006d10:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006d12:	4b29      	ldr	r3, [pc, #164]	@ (8006db8 <USBD_CDC_Init+0x1ec>)
 8006d14:	7819      	ldrb	r1, [r3, #0]
 8006d16:	2308      	movs	r3, #8
 8006d18:	2203      	movs	r2, #3
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f002 fad1 	bl	80092c2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006d20:	4b25      	ldr	r3, [pc, #148]	@ (8006db8 <USBD_CDC_Init+0x1ec>)
 8006d22:	781b      	ldrb	r3, [r3, #0]
 8006d24:	f003 020f 	and.w	r2, r3, #15
 8006d28:	6879      	ldr	r1, [r7, #4]
 8006d2a:	4613      	mov	r3, r2
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	4413      	add	r3, r2
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	440b      	add	r3, r1
 8006d34:	3324      	adds	r3, #36	@ 0x24
 8006d36:	2201      	movs	r2, #1
 8006d38:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	33b0      	adds	r3, #176	@ 0xb0
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	4413      	add	r3, r2
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d101      	bne.n	8006d74 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006d70:	2302      	movs	r3, #2
 8006d72:	e018      	b.n	8006da6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	7c1b      	ldrb	r3, [r3, #16]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d10a      	bne.n	8006d92 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8006db4 <USBD_CDC_Init+0x1e8>)
 8006d7e:	7819      	ldrb	r1, [r3, #0]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006d86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f002 fb88 	bl	80094a0 <USBD_LL_PrepareReceive>
 8006d90:	e008      	b.n	8006da4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006d92:	4b08      	ldr	r3, [pc, #32]	@ (8006db4 <USBD_CDC_Init+0x1e8>)
 8006d94:	7819      	ldrb	r1, [r3, #0]
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006d9c:	2340      	movs	r3, #64	@ 0x40
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f002 fb7e 	bl	80094a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3710      	adds	r7, #16
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20000093 	.word	0x20000093
 8006db4:	20000094 	.word	0x20000094
 8006db8:	20000095 	.word	0x20000095

08006dbc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b082      	sub	sp, #8
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006dc8:	4b3a      	ldr	r3, [pc, #232]	@ (8006eb4 <USBD_CDC_DeInit+0xf8>)
 8006dca:	781b      	ldrb	r3, [r3, #0]
 8006dcc:	4619      	mov	r1, r3
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f002 fa9d 	bl	800930e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006dd4:	4b37      	ldr	r3, [pc, #220]	@ (8006eb4 <USBD_CDC_DeInit+0xf8>)
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	f003 020f 	and.w	r2, r3, #15
 8006ddc:	6879      	ldr	r1, [r7, #4]
 8006dde:	4613      	mov	r3, r2
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	4413      	add	r3, r2
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	440b      	add	r3, r1
 8006de8:	3324      	adds	r3, #36	@ 0x24
 8006dea:	2200      	movs	r2, #0
 8006dec:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006dee:	4b32      	ldr	r3, [pc, #200]	@ (8006eb8 <USBD_CDC_DeInit+0xfc>)
 8006df0:	781b      	ldrb	r3, [r3, #0]
 8006df2:	4619      	mov	r1, r3
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f002 fa8a 	bl	800930e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006dfa:	4b2f      	ldr	r3, [pc, #188]	@ (8006eb8 <USBD_CDC_DeInit+0xfc>)
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	f003 020f 	and.w	r2, r3, #15
 8006e02:	6879      	ldr	r1, [r7, #4]
 8006e04:	4613      	mov	r3, r2
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	4413      	add	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	440b      	add	r3, r1
 8006e0e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006e12:	2200      	movs	r2, #0
 8006e14:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006e16:	4b29      	ldr	r3, [pc, #164]	@ (8006ebc <USBD_CDC_DeInit+0x100>)
 8006e18:	781b      	ldrb	r3, [r3, #0]
 8006e1a:	4619      	mov	r1, r3
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f002 fa76 	bl	800930e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006e22:	4b26      	ldr	r3, [pc, #152]	@ (8006ebc <USBD_CDC_DeInit+0x100>)
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	f003 020f 	and.w	r2, r3, #15
 8006e2a:	6879      	ldr	r1, [r7, #4]
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	009b      	lsls	r3, r3, #2
 8006e30:	4413      	add	r3, r2
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	440b      	add	r3, r1
 8006e36:	3324      	adds	r3, #36	@ 0x24
 8006e38:	2200      	movs	r2, #0
 8006e3a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006e3c:	4b1f      	ldr	r3, [pc, #124]	@ (8006ebc <USBD_CDC_DeInit+0x100>)
 8006e3e:	781b      	ldrb	r3, [r3, #0]
 8006e40:	f003 020f 	and.w	r2, r3, #15
 8006e44:	6879      	ldr	r1, [r7, #4]
 8006e46:	4613      	mov	r3, r2
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	4413      	add	r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	440b      	add	r3, r1
 8006e50:	3326      	adds	r3, #38	@ 0x26
 8006e52:	2200      	movs	r2, #0
 8006e54:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	32b0      	adds	r2, #176	@ 0xb0
 8006e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d01f      	beq.n	8006ea8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	33b0      	adds	r3, #176	@ 0xb0
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	4413      	add	r3, r2
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	32b0      	adds	r2, #176	@ 0xb0
 8006e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f002 fb4a 	bl	8009524 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	32b0      	adds	r2, #176	@ 0xb0
 8006e9a:	2100      	movs	r1, #0
 8006e9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006ea8:	2300      	movs	r3, #0
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3708      	adds	r7, #8
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	20000093 	.word	0x20000093
 8006eb8:	20000094 	.word	0x20000094
 8006ebc:	20000095 	.word	0x20000095

08006ec0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b086      	sub	sp, #24
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
 8006ec8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	32b0      	adds	r2, #176	@ 0xb0
 8006ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ed8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006eda:	2300      	movs	r3, #0
 8006edc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d101      	bne.n	8006ef0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006eec:	2303      	movs	r3, #3
 8006eee:	e0bf      	b.n	8007070 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	781b      	ldrb	r3, [r3, #0]
 8006ef4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d050      	beq.n	8006f9e <USBD_CDC_Setup+0xde>
 8006efc:	2b20      	cmp	r3, #32
 8006efe:	f040 80af 	bne.w	8007060 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	88db      	ldrh	r3, [r3, #6]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d03a      	beq.n	8006f80 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	781b      	ldrb	r3, [r3, #0]
 8006f0e:	b25b      	sxtb	r3, r3
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	da1b      	bge.n	8006f4c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	33b0      	adds	r3, #176	@ 0xb0
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	4413      	add	r3, r2
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	683a      	ldr	r2, [r7, #0]
 8006f28:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006f2a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006f2c:	683a      	ldr	r2, [r7, #0]
 8006f2e:	88d2      	ldrh	r2, [r2, #6]
 8006f30:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	88db      	ldrh	r3, [r3, #6]
 8006f36:	2b07      	cmp	r3, #7
 8006f38:	bf28      	it	cs
 8006f3a:	2307      	movcs	r3, #7
 8006f3c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	89fa      	ldrh	r2, [r7, #14]
 8006f42:	4619      	mov	r1, r3
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f001 fd93 	bl	8008a70 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006f4a:	e090      	b.n	800706e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	785a      	ldrb	r2, [r3, #1]
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	88db      	ldrh	r3, [r3, #6]
 8006f5a:	2b3f      	cmp	r3, #63	@ 0x3f
 8006f5c:	d803      	bhi.n	8006f66 <USBD_CDC_Setup+0xa6>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	88db      	ldrh	r3, [r3, #6]
 8006f62:	b2da      	uxtb	r2, r3
 8006f64:	e000      	b.n	8006f68 <USBD_CDC_Setup+0xa8>
 8006f66:	2240      	movs	r2, #64	@ 0x40
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006f6e:	6939      	ldr	r1, [r7, #16]
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006f76:	461a      	mov	r2, r3
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f001 fda5 	bl	8008ac8 <USBD_CtlPrepareRx>
      break;
 8006f7e:	e076      	b.n	800706e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	33b0      	adds	r3, #176	@ 0xb0
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	4413      	add	r3, r2
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	683a      	ldr	r2, [r7, #0]
 8006f94:	7850      	ldrb	r0, [r2, #1]
 8006f96:	2200      	movs	r2, #0
 8006f98:	6839      	ldr	r1, [r7, #0]
 8006f9a:	4798      	blx	r3
      break;
 8006f9c:	e067      	b.n	800706e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	785b      	ldrb	r3, [r3, #1]
 8006fa2:	2b0b      	cmp	r3, #11
 8006fa4:	d851      	bhi.n	800704a <USBD_CDC_Setup+0x18a>
 8006fa6:	a201      	add	r2, pc, #4	@ (adr r2, 8006fac <USBD_CDC_Setup+0xec>)
 8006fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fac:	08006fdd 	.word	0x08006fdd
 8006fb0:	08007059 	.word	0x08007059
 8006fb4:	0800704b 	.word	0x0800704b
 8006fb8:	0800704b 	.word	0x0800704b
 8006fbc:	0800704b 	.word	0x0800704b
 8006fc0:	0800704b 	.word	0x0800704b
 8006fc4:	0800704b 	.word	0x0800704b
 8006fc8:	0800704b 	.word	0x0800704b
 8006fcc:	0800704b 	.word	0x0800704b
 8006fd0:	0800704b 	.word	0x0800704b
 8006fd4:	08007007 	.word	0x08007007
 8006fd8:	08007031 	.word	0x08007031
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	2b03      	cmp	r3, #3
 8006fe6:	d107      	bne.n	8006ff8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006fe8:	f107 030a 	add.w	r3, r7, #10
 8006fec:	2202      	movs	r2, #2
 8006fee:	4619      	mov	r1, r3
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f001 fd3d 	bl	8008a70 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006ff6:	e032      	b.n	800705e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006ff8:	6839      	ldr	r1, [r7, #0]
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f001 fcbb 	bl	8008976 <USBD_CtlError>
            ret = USBD_FAIL;
 8007000:	2303      	movs	r3, #3
 8007002:	75fb      	strb	r3, [r7, #23]
          break;
 8007004:	e02b      	b.n	800705e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800700c:	b2db      	uxtb	r3, r3
 800700e:	2b03      	cmp	r3, #3
 8007010:	d107      	bne.n	8007022 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007012:	f107 030d 	add.w	r3, r7, #13
 8007016:	2201      	movs	r2, #1
 8007018:	4619      	mov	r1, r3
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f001 fd28 	bl	8008a70 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007020:	e01d      	b.n	800705e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007022:	6839      	ldr	r1, [r7, #0]
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f001 fca6 	bl	8008976 <USBD_CtlError>
            ret = USBD_FAIL;
 800702a:	2303      	movs	r3, #3
 800702c:	75fb      	strb	r3, [r7, #23]
          break;
 800702e:	e016      	b.n	800705e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007036:	b2db      	uxtb	r3, r3
 8007038:	2b03      	cmp	r3, #3
 800703a:	d00f      	beq.n	800705c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800703c:	6839      	ldr	r1, [r7, #0]
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f001 fc99 	bl	8008976 <USBD_CtlError>
            ret = USBD_FAIL;
 8007044:	2303      	movs	r3, #3
 8007046:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007048:	e008      	b.n	800705c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800704a:	6839      	ldr	r1, [r7, #0]
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f001 fc92 	bl	8008976 <USBD_CtlError>
          ret = USBD_FAIL;
 8007052:	2303      	movs	r3, #3
 8007054:	75fb      	strb	r3, [r7, #23]
          break;
 8007056:	e002      	b.n	800705e <USBD_CDC_Setup+0x19e>
          break;
 8007058:	bf00      	nop
 800705a:	e008      	b.n	800706e <USBD_CDC_Setup+0x1ae>
          break;
 800705c:	bf00      	nop
      }
      break;
 800705e:	e006      	b.n	800706e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007060:	6839      	ldr	r1, [r7, #0]
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f001 fc87 	bl	8008976 <USBD_CtlError>
      ret = USBD_FAIL;
 8007068:	2303      	movs	r3, #3
 800706a:	75fb      	strb	r3, [r7, #23]
      break;
 800706c:	bf00      	nop
  }

  return (uint8_t)ret;
 800706e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007070:	4618      	mov	r0, r3
 8007072:	3718      	adds	r7, #24
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}

08007078 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	460b      	mov	r3, r1
 8007082:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800708a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	32b0      	adds	r2, #176	@ 0xb0
 8007096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d101      	bne.n	80070a2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800709e:	2303      	movs	r3, #3
 80070a0:	e065      	b.n	800716e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	32b0      	adds	r2, #176	@ 0xb0
 80070ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070b0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80070b2:	78fb      	ldrb	r3, [r7, #3]
 80070b4:	f003 020f 	and.w	r2, r3, #15
 80070b8:	6879      	ldr	r1, [r7, #4]
 80070ba:	4613      	mov	r3, r2
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	4413      	add	r3, r2
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	440b      	add	r3, r1
 80070c4:	3318      	adds	r3, #24
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d02f      	beq.n	800712c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80070cc:	78fb      	ldrb	r3, [r7, #3]
 80070ce:	f003 020f 	and.w	r2, r3, #15
 80070d2:	6879      	ldr	r1, [r7, #4]
 80070d4:	4613      	mov	r3, r2
 80070d6:	009b      	lsls	r3, r3, #2
 80070d8:	4413      	add	r3, r2
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	440b      	add	r3, r1
 80070de:	3318      	adds	r3, #24
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	78fb      	ldrb	r3, [r7, #3]
 80070e4:	f003 010f 	and.w	r1, r3, #15
 80070e8:	68f8      	ldr	r0, [r7, #12]
 80070ea:	460b      	mov	r3, r1
 80070ec:	00db      	lsls	r3, r3, #3
 80070ee:	440b      	add	r3, r1
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4403      	add	r3, r0
 80070f4:	331c      	adds	r3, #28
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	fbb2 f1f3 	udiv	r1, r2, r3
 80070fc:	fb01 f303 	mul.w	r3, r1, r3
 8007100:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007102:	2b00      	cmp	r3, #0
 8007104:	d112      	bne.n	800712c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007106:	78fb      	ldrb	r3, [r7, #3]
 8007108:	f003 020f 	and.w	r2, r3, #15
 800710c:	6879      	ldr	r1, [r7, #4]
 800710e:	4613      	mov	r3, r2
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	4413      	add	r3, r2
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	440b      	add	r3, r1
 8007118:	3318      	adds	r3, #24
 800711a:	2200      	movs	r2, #0
 800711c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800711e:	78f9      	ldrb	r1, [r7, #3]
 8007120:	2300      	movs	r3, #0
 8007122:	2200      	movs	r2, #0
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f002 f99a 	bl	800945e <USBD_LL_Transmit>
 800712a:	e01f      	b.n	800716c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	2200      	movs	r2, #0
 8007130:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800713a:	687a      	ldr	r2, [r7, #4]
 800713c:	33b0      	adds	r3, #176	@ 0xb0
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	4413      	add	r3, r2
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d010      	beq.n	800716c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007150:	687a      	ldr	r2, [r7, #4]
 8007152:	33b0      	adds	r3, #176	@ 0xb0
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	4413      	add	r3, r2
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	691b      	ldr	r3, [r3, #16]
 800715c:	68ba      	ldr	r2, [r7, #8]
 800715e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007162:	68ba      	ldr	r2, [r7, #8]
 8007164:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007168:	78fa      	ldrb	r2, [r7, #3]
 800716a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800716c:	2300      	movs	r3, #0
}
 800716e:	4618      	mov	r0, r3
 8007170:	3710      	adds	r7, #16
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}

08007176 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007176:	b580      	push	{r7, lr}
 8007178:	b084      	sub	sp, #16
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
 800717e:	460b      	mov	r3, r1
 8007180:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	32b0      	adds	r2, #176	@ 0xb0
 800718c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007190:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	32b0      	adds	r2, #176	@ 0xb0
 800719c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d101      	bne.n	80071a8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80071a4:	2303      	movs	r3, #3
 80071a6:	e01a      	b.n	80071de <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80071a8:	78fb      	ldrb	r3, [r7, #3]
 80071aa:	4619      	mov	r1, r3
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f002 f998 	bl	80094e2 <USBD_LL_GetRxDataSize>
 80071b2:	4602      	mov	r2, r0
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	33b0      	adds	r3, #176	@ 0xb0
 80071c4:	009b      	lsls	r3, r3, #2
 80071c6:	4413      	add	r3, r2
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80071d8:	4611      	mov	r1, r2
 80071da:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3710      	adds	r7, #16
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b084      	sub	sp, #16
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	32b0      	adds	r2, #176	@ 0xb0
 80071f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071fc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d101      	bne.n	8007208 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007204:	2303      	movs	r3, #3
 8007206:	e024      	b.n	8007252 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	33b0      	adds	r3, #176	@ 0xb0
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	4413      	add	r3, r2
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d019      	beq.n	8007250 <USBD_CDC_EP0_RxReady+0x6a>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007222:	2bff      	cmp	r3, #255	@ 0xff
 8007224:	d014      	beq.n	8007250 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	33b0      	adds	r3, #176	@ 0xb0
 8007230:	009b      	lsls	r3, r3, #2
 8007232:	4413      	add	r3, r2
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	68fa      	ldr	r2, [r7, #12]
 800723a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800723e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007240:	68fa      	ldr	r2, [r7, #12]
 8007242:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007246:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	22ff      	movs	r2, #255	@ 0xff
 800724c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	3710      	adds	r7, #16
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
	...

0800725c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b086      	sub	sp, #24
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007264:	2182      	movs	r1, #130	@ 0x82
 8007266:	4818      	ldr	r0, [pc, #96]	@ (80072c8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007268:	f000 fd4f 	bl	8007d0a <USBD_GetEpDesc>
 800726c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800726e:	2101      	movs	r1, #1
 8007270:	4815      	ldr	r0, [pc, #84]	@ (80072c8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007272:	f000 fd4a 	bl	8007d0a <USBD_GetEpDesc>
 8007276:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007278:	2181      	movs	r1, #129	@ 0x81
 800727a:	4813      	ldr	r0, [pc, #76]	@ (80072c8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800727c:	f000 fd45 	bl	8007d0a <USBD_GetEpDesc>
 8007280:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d002      	beq.n	800728e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	2210      	movs	r2, #16
 800728c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d006      	beq.n	80072a2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	2200      	movs	r2, #0
 8007298:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800729c:	711a      	strb	r2, [r3, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d006      	beq.n	80072b6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072b0:	711a      	strb	r2, [r3, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2243      	movs	r2, #67	@ 0x43
 80072ba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80072bc:	4b02      	ldr	r3, [pc, #8]	@ (80072c8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3718      	adds	r7, #24
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	20000050 	.word	0x20000050

080072cc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b086      	sub	sp, #24
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80072d4:	2182      	movs	r1, #130	@ 0x82
 80072d6:	4818      	ldr	r0, [pc, #96]	@ (8007338 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80072d8:	f000 fd17 	bl	8007d0a <USBD_GetEpDesc>
 80072dc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80072de:	2101      	movs	r1, #1
 80072e0:	4815      	ldr	r0, [pc, #84]	@ (8007338 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80072e2:	f000 fd12 	bl	8007d0a <USBD_GetEpDesc>
 80072e6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80072e8:	2181      	movs	r1, #129	@ 0x81
 80072ea:	4813      	ldr	r0, [pc, #76]	@ (8007338 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80072ec:	f000 fd0d 	bl	8007d0a <USBD_GetEpDesc>
 80072f0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d002      	beq.n	80072fe <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	2210      	movs	r2, #16
 80072fc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d006      	beq.n	8007312 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	2200      	movs	r2, #0
 8007308:	711a      	strb	r2, [r3, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	f042 0202 	orr.w	r2, r2, #2
 8007310:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d006      	beq.n	8007326 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2200      	movs	r2, #0
 800731c:	711a      	strb	r2, [r3, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	f042 0202 	orr.w	r2, r2, #2
 8007324:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2243      	movs	r2, #67	@ 0x43
 800732a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800732c:	4b02      	ldr	r3, [pc, #8]	@ (8007338 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800732e:	4618      	mov	r0, r3
 8007330:	3718      	adds	r7, #24
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
 8007336:	bf00      	nop
 8007338:	20000050 	.word	0x20000050

0800733c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b086      	sub	sp, #24
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007344:	2182      	movs	r1, #130	@ 0x82
 8007346:	4818      	ldr	r0, [pc, #96]	@ (80073a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007348:	f000 fcdf 	bl	8007d0a <USBD_GetEpDesc>
 800734c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800734e:	2101      	movs	r1, #1
 8007350:	4815      	ldr	r0, [pc, #84]	@ (80073a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007352:	f000 fcda 	bl	8007d0a <USBD_GetEpDesc>
 8007356:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007358:	2181      	movs	r1, #129	@ 0x81
 800735a:	4813      	ldr	r0, [pc, #76]	@ (80073a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800735c:	f000 fcd5 	bl	8007d0a <USBD_GetEpDesc>
 8007360:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d002      	beq.n	800736e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	2210      	movs	r2, #16
 800736c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d006      	beq.n	8007382 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	2200      	movs	r2, #0
 8007378:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800737c:	711a      	strb	r2, [r3, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d006      	beq.n	8007396 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2200      	movs	r2, #0
 800738c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007390:	711a      	strb	r2, [r3, #4]
 8007392:	2200      	movs	r2, #0
 8007394:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2243      	movs	r2, #67	@ 0x43
 800739a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800739c:	4b02      	ldr	r3, [pc, #8]	@ (80073a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3718      	adds	r7, #24
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	20000050 	.word	0x20000050

080073ac <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	220a      	movs	r2, #10
 80073b8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80073ba:	4b03      	ldr	r3, [pc, #12]	@ (80073c8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80073bc:	4618      	mov	r0, r3
 80073be:	370c      	adds	r7, #12
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr
 80073c8:	2000000c 	.word	0x2000000c

080073cc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d101      	bne.n	80073e0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80073dc:	2303      	movs	r3, #3
 80073de:	e009      	b.n	80073f4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80073e6:	687a      	ldr	r2, [r7, #4]
 80073e8:	33b0      	adds	r3, #176	@ 0xb0
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4413      	add	r3, r2
 80073ee:	683a      	ldr	r2, [r7, #0]
 80073f0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80073f2:	2300      	movs	r3, #0
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	370c      	adds	r7, #12
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007400:	b480      	push	{r7}
 8007402:	b087      	sub	sp, #28
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	32b0      	adds	r2, #176	@ 0xb0
 8007416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800741a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d101      	bne.n	8007426 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007422:	2303      	movs	r3, #3
 8007424:	e008      	b.n	8007438 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	68ba      	ldr	r2, [r7, #8]
 800742a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007436:	2300      	movs	r3, #0
}
 8007438:	4618      	mov	r0, r3
 800743a:	371c      	adds	r7, #28
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr

08007444 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	32b0      	adds	r2, #176	@ 0xb0
 8007458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800745c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d101      	bne.n	8007468 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007464:	2303      	movs	r3, #3
 8007466:	e004      	b.n	8007472 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	683a      	ldr	r2, [r7, #0]
 800746c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
	...

08007480 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	32b0      	adds	r2, #176	@ 0xb0
 8007492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007496:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007498:	2301      	movs	r3, #1
 800749a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d101      	bne.n	80074a6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80074a2:	2303      	movs	r3, #3
 80074a4:	e025      	b.n	80074f2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d11f      	bne.n	80074f0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80074b8:	4b10      	ldr	r3, [pc, #64]	@ (80074fc <USBD_CDC_TransmitPacket+0x7c>)
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	f003 020f 	and.w	r2, r3, #15
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	4613      	mov	r3, r2
 80074ca:	009b      	lsls	r3, r3, #2
 80074cc:	4413      	add	r3, r2
 80074ce:	009b      	lsls	r3, r3, #2
 80074d0:	4403      	add	r3, r0
 80074d2:	3318      	adds	r3, #24
 80074d4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80074d6:	4b09      	ldr	r3, [pc, #36]	@ (80074fc <USBD_CDC_TransmitPacket+0x7c>)
 80074d8:	7819      	ldrb	r1, [r3, #0]
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f001 ffb9 	bl	800945e <USBD_LL_Transmit>

    ret = USBD_OK;
 80074ec:	2300      	movs	r3, #0
 80074ee:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80074f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3710      	adds	r7, #16
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	20000093 	.word	0x20000093

08007500 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b084      	sub	sp, #16
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	32b0      	adds	r2, #176	@ 0xb0
 8007512:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007516:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	32b0      	adds	r2, #176	@ 0xb0
 8007522:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d101      	bne.n	800752e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800752a:	2303      	movs	r3, #3
 800752c:	e018      	b.n	8007560 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	7c1b      	ldrb	r3, [r3, #16]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d10a      	bne.n	800754c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007536:	4b0c      	ldr	r3, [pc, #48]	@ (8007568 <USBD_CDC_ReceivePacket+0x68>)
 8007538:	7819      	ldrb	r1, [r3, #0]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007540:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f001 ffab 	bl	80094a0 <USBD_LL_PrepareReceive>
 800754a:	e008      	b.n	800755e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800754c:	4b06      	ldr	r3, [pc, #24]	@ (8007568 <USBD_CDC_ReceivePacket+0x68>)
 800754e:	7819      	ldrb	r1, [r3, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007556:	2340      	movs	r3, #64	@ 0x40
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f001 ffa1 	bl	80094a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800755e:	2300      	movs	r3, #0
}
 8007560:	4618      	mov	r0, r3
 8007562:	3710      	adds	r7, #16
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	20000094 	.word	0x20000094

0800756c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b086      	sub	sp, #24
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	4613      	mov	r3, r2
 8007578:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d101      	bne.n	8007584 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007580:	2303      	movs	r3, #3
 8007582:	e01f      	b.n	80075c4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2200      	movs	r2, #0
 8007588:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2200      	movs	r2, #0
 8007598:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d003      	beq.n	80075aa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	68ba      	ldr	r2, [r7, #8]
 80075a6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2201      	movs	r2, #1
 80075ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	79fa      	ldrb	r2, [r7, #7]
 80075b6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f001 fe1b 	bl	80091f4 <USBD_LL_Init>
 80075be:	4603      	mov	r3, r0
 80075c0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80075c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3718      	adds	r7, #24
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80075d6:	2300      	movs	r3, #0
 80075d8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d101      	bne.n	80075e4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80075e0:	2303      	movs	r3, #3
 80075e2:	e025      	b.n	8007630 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	683a      	ldr	r2, [r7, #0]
 80075e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	32ae      	adds	r2, #174	@ 0xae
 80075f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d00f      	beq.n	8007620 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	32ae      	adds	r2, #174	@ 0xae
 800760a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800760e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007610:	f107 020e 	add.w	r2, r7, #14
 8007614:	4610      	mov	r0, r2
 8007616:	4798      	blx	r3
 8007618:	4602      	mov	r2, r0
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007626:	1c5a      	adds	r2, r3, #1
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800762e:	2300      	movs	r3, #0
}
 8007630:	4618      	mov	r0, r3
 8007632:	3710      	adds	r7, #16
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f001 fe23 	bl	800928c <USBD_LL_Start>
 8007646:	4603      	mov	r3, r0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3708      	adds	r7, #8
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007658:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800765a:	4618      	mov	r0, r3
 800765c:	370c      	adds	r7, #12
 800765e:	46bd      	mov	sp, r7
 8007660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007664:	4770      	bx	lr

08007666 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007666:	b580      	push	{r7, lr}
 8007668:	b084      	sub	sp, #16
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
 800766e:	460b      	mov	r3, r1
 8007670:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007672:	2300      	movs	r3, #0
 8007674:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800767c:	2b00      	cmp	r3, #0
 800767e:	d009      	beq.n	8007694 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	78fa      	ldrb	r2, [r7, #3]
 800768a:	4611      	mov	r1, r2
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	4798      	blx	r3
 8007690:	4603      	mov	r3, r0
 8007692:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007694:	7bfb      	ldrb	r3, [r7, #15]
}
 8007696:	4618      	mov	r0, r3
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800769e:	b580      	push	{r7, lr}
 80076a0:	b084      	sub	sp, #16
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
 80076a6:	460b      	mov	r3, r1
 80076a8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80076aa:	2300      	movs	r3, #0
 80076ac:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	78fa      	ldrb	r2, [r7, #3]
 80076b8:	4611      	mov	r1, r2
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	4798      	blx	r3
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d001      	beq.n	80076c8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80076c4:	2303      	movs	r3, #3
 80076c6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80076c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}

080076d2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80076d2:	b580      	push	{r7, lr}
 80076d4:	b084      	sub	sp, #16
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
 80076da:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80076e2:	6839      	ldr	r1, [r7, #0]
 80076e4:	4618      	mov	r0, r3
 80076e6:	f001 f90c 	bl	8008902 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2201      	movs	r2, #1
 80076ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80076f8:	461a      	mov	r2, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007706:	f003 031f 	and.w	r3, r3, #31
 800770a:	2b02      	cmp	r3, #2
 800770c:	d01a      	beq.n	8007744 <USBD_LL_SetupStage+0x72>
 800770e:	2b02      	cmp	r3, #2
 8007710:	d822      	bhi.n	8007758 <USBD_LL_SetupStage+0x86>
 8007712:	2b00      	cmp	r3, #0
 8007714:	d002      	beq.n	800771c <USBD_LL_SetupStage+0x4a>
 8007716:	2b01      	cmp	r3, #1
 8007718:	d00a      	beq.n	8007730 <USBD_LL_SetupStage+0x5e>
 800771a:	e01d      	b.n	8007758 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007722:	4619      	mov	r1, r3
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 fb63 	bl	8007df0 <USBD_StdDevReq>
 800772a:	4603      	mov	r3, r0
 800772c:	73fb      	strb	r3, [r7, #15]
      break;
 800772e:	e020      	b.n	8007772 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007736:	4619      	mov	r1, r3
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f000 fbcb 	bl	8007ed4 <USBD_StdItfReq>
 800773e:	4603      	mov	r3, r0
 8007740:	73fb      	strb	r3, [r7, #15]
      break;
 8007742:	e016      	b.n	8007772 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800774a:	4619      	mov	r1, r3
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f000 fc2d 	bl	8007fac <USBD_StdEPReq>
 8007752:	4603      	mov	r3, r0
 8007754:	73fb      	strb	r3, [r7, #15]
      break;
 8007756:	e00c      	b.n	8007772 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800775e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007762:	b2db      	uxtb	r3, r3
 8007764:	4619      	mov	r1, r3
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f001 fdf0 	bl	800934c <USBD_LL_StallEP>
 800776c:	4603      	mov	r3, r0
 800776e:	73fb      	strb	r3, [r7, #15]
      break;
 8007770:	bf00      	nop
  }

  return ret;
 8007772:	7bfb      	ldrb	r3, [r7, #15]
}
 8007774:	4618      	mov	r0, r3
 8007776:	3710      	adds	r7, #16
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}

0800777c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b086      	sub	sp, #24
 8007780:	af00      	add	r7, sp, #0
 8007782:	60f8      	str	r0, [r7, #12]
 8007784:	460b      	mov	r3, r1
 8007786:	607a      	str	r2, [r7, #4]
 8007788:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800778a:	2300      	movs	r3, #0
 800778c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800778e:	7afb      	ldrb	r3, [r7, #11]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d16e      	bne.n	8007872 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800779a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80077a2:	2b03      	cmp	r3, #3
 80077a4:	f040 8098 	bne.w	80078d8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	689a      	ldr	r2, [r3, #8]
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	68db      	ldr	r3, [r3, #12]
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d913      	bls.n	80077dc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	689a      	ldr	r2, [r3, #8]
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	68db      	ldr	r3, [r3, #12]
 80077bc:	1ad2      	subs	r2, r2, r3
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	68da      	ldr	r2, [r3, #12]
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	4293      	cmp	r3, r2
 80077cc:	bf28      	it	cs
 80077ce:	4613      	movcs	r3, r2
 80077d0:	461a      	mov	r2, r3
 80077d2:	6879      	ldr	r1, [r7, #4]
 80077d4:	68f8      	ldr	r0, [r7, #12]
 80077d6:	f001 f994 	bl	8008b02 <USBD_CtlContinueRx>
 80077da:	e07d      	b.n	80078d8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80077e2:	f003 031f 	and.w	r3, r3, #31
 80077e6:	2b02      	cmp	r3, #2
 80077e8:	d014      	beq.n	8007814 <USBD_LL_DataOutStage+0x98>
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d81d      	bhi.n	800782a <USBD_LL_DataOutStage+0xae>
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d002      	beq.n	80077f8 <USBD_LL_DataOutStage+0x7c>
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	d003      	beq.n	80077fe <USBD_LL_DataOutStage+0x82>
 80077f6:	e018      	b.n	800782a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80077f8:	2300      	movs	r3, #0
 80077fa:	75bb      	strb	r3, [r7, #22]
            break;
 80077fc:	e018      	b.n	8007830 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007804:	b2db      	uxtb	r3, r3
 8007806:	4619      	mov	r1, r3
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f000 fa64 	bl	8007cd6 <USBD_CoreFindIF>
 800780e:	4603      	mov	r3, r0
 8007810:	75bb      	strb	r3, [r7, #22]
            break;
 8007812:	e00d      	b.n	8007830 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800781a:	b2db      	uxtb	r3, r3
 800781c:	4619      	mov	r1, r3
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f000 fa66 	bl	8007cf0 <USBD_CoreFindEP>
 8007824:	4603      	mov	r3, r0
 8007826:	75bb      	strb	r3, [r7, #22]
            break;
 8007828:	e002      	b.n	8007830 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800782a:	2300      	movs	r3, #0
 800782c:	75bb      	strb	r3, [r7, #22]
            break;
 800782e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007830:	7dbb      	ldrb	r3, [r7, #22]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d119      	bne.n	800786a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800783c:	b2db      	uxtb	r3, r3
 800783e:	2b03      	cmp	r3, #3
 8007840:	d113      	bne.n	800786a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007842:	7dba      	ldrb	r2, [r7, #22]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	32ae      	adds	r2, #174	@ 0xae
 8007848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00b      	beq.n	800786a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007852:	7dba      	ldrb	r2, [r7, #22]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800785a:	7dba      	ldrb	r2, [r7, #22]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	32ae      	adds	r2, #174	@ 0xae
 8007860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007864:	691b      	ldr	r3, [r3, #16]
 8007866:	68f8      	ldr	r0, [r7, #12]
 8007868:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800786a:	68f8      	ldr	r0, [r7, #12]
 800786c:	f001 f95a 	bl	8008b24 <USBD_CtlSendStatus>
 8007870:	e032      	b.n	80078d8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007872:	7afb      	ldrb	r3, [r7, #11]
 8007874:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007878:	b2db      	uxtb	r3, r3
 800787a:	4619      	mov	r1, r3
 800787c:	68f8      	ldr	r0, [r7, #12]
 800787e:	f000 fa37 	bl	8007cf0 <USBD_CoreFindEP>
 8007882:	4603      	mov	r3, r0
 8007884:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007886:	7dbb      	ldrb	r3, [r7, #22]
 8007888:	2bff      	cmp	r3, #255	@ 0xff
 800788a:	d025      	beq.n	80078d8 <USBD_LL_DataOutStage+0x15c>
 800788c:	7dbb      	ldrb	r3, [r7, #22]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d122      	bne.n	80078d8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007898:	b2db      	uxtb	r3, r3
 800789a:	2b03      	cmp	r3, #3
 800789c:	d117      	bne.n	80078ce <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800789e:	7dba      	ldrb	r2, [r7, #22]
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	32ae      	adds	r2, #174	@ 0xae
 80078a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078a8:	699b      	ldr	r3, [r3, #24]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d00f      	beq.n	80078ce <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80078ae:	7dba      	ldrb	r2, [r7, #22]
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80078b6:	7dba      	ldrb	r2, [r7, #22]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	32ae      	adds	r2, #174	@ 0xae
 80078bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078c0:	699b      	ldr	r3, [r3, #24]
 80078c2:	7afa      	ldrb	r2, [r7, #11]
 80078c4:	4611      	mov	r1, r2
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	4798      	blx	r3
 80078ca:	4603      	mov	r3, r0
 80078cc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80078ce:	7dfb      	ldrb	r3, [r7, #23]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d001      	beq.n	80078d8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80078d4:	7dfb      	ldrb	r3, [r7, #23]
 80078d6:	e000      	b.n	80078da <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80078d8:	2300      	movs	r3, #0
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3718      	adds	r7, #24
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}

080078e2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80078e2:	b580      	push	{r7, lr}
 80078e4:	b086      	sub	sp, #24
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	60f8      	str	r0, [r7, #12]
 80078ea:	460b      	mov	r3, r1
 80078ec:	607a      	str	r2, [r7, #4]
 80078ee:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80078f0:	7afb      	ldrb	r3, [r7, #11]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d16f      	bne.n	80079d6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	3314      	adds	r3, #20
 80078fa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007902:	2b02      	cmp	r3, #2
 8007904:	d15a      	bne.n	80079bc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	689a      	ldr	r2, [r3, #8]
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	429a      	cmp	r2, r3
 8007910:	d914      	bls.n	800793c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	689a      	ldr	r2, [r3, #8]
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	68db      	ldr	r3, [r3, #12]
 800791a:	1ad2      	subs	r2, r2, r3
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	461a      	mov	r2, r3
 8007926:	6879      	ldr	r1, [r7, #4]
 8007928:	68f8      	ldr	r0, [r7, #12]
 800792a:	f001 f8bc 	bl	8008aa6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800792e:	2300      	movs	r3, #0
 8007930:	2200      	movs	r2, #0
 8007932:	2100      	movs	r1, #0
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f001 fdb3 	bl	80094a0 <USBD_LL_PrepareReceive>
 800793a:	e03f      	b.n	80079bc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	68da      	ldr	r2, [r3, #12]
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	429a      	cmp	r2, r3
 8007946:	d11c      	bne.n	8007982 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	685a      	ldr	r2, [r3, #4]
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007950:	429a      	cmp	r2, r3
 8007952:	d316      	bcc.n	8007982 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	685a      	ldr	r2, [r3, #4]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800795e:	429a      	cmp	r2, r3
 8007960:	d20f      	bcs.n	8007982 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007962:	2200      	movs	r2, #0
 8007964:	2100      	movs	r1, #0
 8007966:	68f8      	ldr	r0, [r7, #12]
 8007968:	f001 f89d 	bl	8008aa6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2200      	movs	r2, #0
 8007970:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007974:	2300      	movs	r3, #0
 8007976:	2200      	movs	r2, #0
 8007978:	2100      	movs	r1, #0
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f001 fd90 	bl	80094a0 <USBD_LL_PrepareReceive>
 8007980:	e01c      	b.n	80079bc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007988:	b2db      	uxtb	r3, r3
 800798a:	2b03      	cmp	r3, #3
 800798c:	d10f      	bne.n	80079ae <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007994:	68db      	ldr	r3, [r3, #12]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d009      	beq.n	80079ae <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	2200      	movs	r2, #0
 800799e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079a8:	68db      	ldr	r3, [r3, #12]
 80079aa:	68f8      	ldr	r0, [r7, #12]
 80079ac:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80079ae:	2180      	movs	r1, #128	@ 0x80
 80079b0:	68f8      	ldr	r0, [r7, #12]
 80079b2:	f001 fccb 	bl	800934c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80079b6:	68f8      	ldr	r0, [r7, #12]
 80079b8:	f001 f8c7 	bl	8008b4a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d03a      	beq.n	8007a3c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80079c6:	68f8      	ldr	r0, [r7, #12]
 80079c8:	f7ff fe42 	bl	8007650 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80079d4:	e032      	b.n	8007a3c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80079d6:	7afb      	ldrb	r3, [r7, #11]
 80079d8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80079dc:	b2db      	uxtb	r3, r3
 80079de:	4619      	mov	r1, r3
 80079e0:	68f8      	ldr	r0, [r7, #12]
 80079e2:	f000 f985 	bl	8007cf0 <USBD_CoreFindEP>
 80079e6:	4603      	mov	r3, r0
 80079e8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80079ea:	7dfb      	ldrb	r3, [r7, #23]
 80079ec:	2bff      	cmp	r3, #255	@ 0xff
 80079ee:	d025      	beq.n	8007a3c <USBD_LL_DataInStage+0x15a>
 80079f0:	7dfb      	ldrb	r3, [r7, #23]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d122      	bne.n	8007a3c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	2b03      	cmp	r3, #3
 8007a00:	d11c      	bne.n	8007a3c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007a02:	7dfa      	ldrb	r2, [r7, #23]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	32ae      	adds	r2, #174	@ 0xae
 8007a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a0c:	695b      	ldr	r3, [r3, #20]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d014      	beq.n	8007a3c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007a12:	7dfa      	ldrb	r2, [r7, #23]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007a1a:	7dfa      	ldrb	r2, [r7, #23]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	32ae      	adds	r2, #174	@ 0xae
 8007a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a24:	695b      	ldr	r3, [r3, #20]
 8007a26:	7afa      	ldrb	r2, [r7, #11]
 8007a28:	4611      	mov	r1, r2
 8007a2a:	68f8      	ldr	r0, [r7, #12]
 8007a2c:	4798      	blx	r3
 8007a2e:	4603      	mov	r3, r0
 8007a30:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007a32:	7dbb      	ldrb	r3, [r7, #22]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d001      	beq.n	8007a3c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007a38:	7dbb      	ldrb	r3, [r7, #22]
 8007a3a:	e000      	b.n	8007a3e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007a3c:	2300      	movs	r3, #0
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3718      	adds	r7, #24
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}

08007a46 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007a46:	b580      	push	{r7, lr}
 8007a48:	b084      	sub	sp, #16
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2201      	movs	r2, #1
 8007a56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d014      	beq.n	8007aac <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d00e      	beq.n	8007aac <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	6852      	ldr	r2, [r2, #4]
 8007a9a:	b2d2      	uxtb	r2, r2
 8007a9c:	4611      	mov	r1, r2
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	4798      	blx	r3
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d001      	beq.n	8007aac <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007aa8:	2303      	movs	r3, #3
 8007aaa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007aac:	2340      	movs	r3, #64	@ 0x40
 8007aae:	2200      	movs	r2, #0
 8007ab0:	2100      	movs	r1, #0
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f001 fc05 	bl	80092c2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2201      	movs	r2, #1
 8007abc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2240      	movs	r2, #64	@ 0x40
 8007ac4:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007ac8:	2340      	movs	r3, #64	@ 0x40
 8007aca:	2200      	movs	r2, #0
 8007acc:	2180      	movs	r1, #128	@ 0x80
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f001 fbf7 	bl	80092c2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2240      	movs	r2, #64	@ 0x40
 8007ade:	621a      	str	r2, [r3, #32]

  return ret;
 8007ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3710      	adds	r7, #16
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007aea:	b480      	push	{r7}
 8007aec:	b083      	sub	sp, #12
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
 8007af2:	460b      	mov	r3, r1
 8007af4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	78fa      	ldrb	r2, [r7, #3]
 8007afa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007afc:	2300      	movs	r3, #0
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	370c      	adds	r7, #12
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr

08007b0a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007b0a:	b480      	push	{r7}
 8007b0c:	b083      	sub	sp, #12
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	2b04      	cmp	r3, #4
 8007b1c:	d006      	beq.n	8007b2c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b24:	b2da      	uxtb	r2, r3
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2204      	movs	r2, #4
 8007b30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	370c      	adds	r7, #12
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr

08007b42 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007b42:	b480      	push	{r7}
 8007b44:	b083      	sub	sp, #12
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	2b04      	cmp	r3, #4
 8007b54:	d106      	bne.n	8007b64 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007b5c:	b2da      	uxtb	r2, r3
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007b64:	2300      	movs	r3, #0
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	370c      	adds	r7, #12
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr

08007b72 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007b72:	b580      	push	{r7, lr}
 8007b74:	b082      	sub	sp, #8
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	2b03      	cmp	r3, #3
 8007b84:	d110      	bne.n	8007ba8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d00b      	beq.n	8007ba8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b96:	69db      	ldr	r3, [r3, #28]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d005      	beq.n	8007ba8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ba2:	69db      	ldr	r3, [r3, #28]
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007ba8:	2300      	movs	r3, #0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3708      	adds	r7, #8
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}

08007bb2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007bb2:	b580      	push	{r7, lr}
 8007bb4:	b082      	sub	sp, #8
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
 8007bba:	460b      	mov	r3, r1
 8007bbc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	32ae      	adds	r2, #174	@ 0xae
 8007bc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d101      	bne.n	8007bd4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	e01c      	b.n	8007c0e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	2b03      	cmp	r3, #3
 8007bde:	d115      	bne.n	8007c0c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	32ae      	adds	r2, #174	@ 0xae
 8007bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bee:	6a1b      	ldr	r3, [r3, #32]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00b      	beq.n	8007c0c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	32ae      	adds	r2, #174	@ 0xae
 8007bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c02:	6a1b      	ldr	r3, [r3, #32]
 8007c04:	78fa      	ldrb	r2, [r7, #3]
 8007c06:	4611      	mov	r1, r2
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3708      	adds	r7, #8
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}

08007c16 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007c16:	b580      	push	{r7, lr}
 8007c18:	b082      	sub	sp, #8
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]
 8007c1e:	460b      	mov	r3, r1
 8007c20:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	32ae      	adds	r2, #174	@ 0xae
 8007c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d101      	bne.n	8007c38 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007c34:	2303      	movs	r3, #3
 8007c36:	e01c      	b.n	8007c72 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	2b03      	cmp	r3, #3
 8007c42:	d115      	bne.n	8007c70 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	32ae      	adds	r2, #174	@ 0xae
 8007c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d00b      	beq.n	8007c70 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	32ae      	adds	r2, #174	@ 0xae
 8007c62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c68:	78fa      	ldrb	r2, [r7, #3]
 8007c6a:	4611      	mov	r1, r2
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007c70:	2300      	movs	r3, #0
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3708      	adds	r7, #8
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007c7a:	b480      	push	{r7}
 8007c7c:	b083      	sub	sp, #12
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007c82:	2300      	movs	r3, #0
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	370c      	adds	r7, #12
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr

08007c90 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b084      	sub	sp, #16
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d00e      	beq.n	8007ccc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	6852      	ldr	r2, [r2, #4]
 8007cba:	b2d2      	uxtb	r2, r2
 8007cbc:	4611      	mov	r1, r2
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	4798      	blx	r3
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d001      	beq.n	8007ccc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007cc8:	2303      	movs	r3, #3
 8007cca:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3710      	adds	r7, #16
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}

08007cd6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007cd6:	b480      	push	{r7}
 8007cd8:	b083      	sub	sp, #12
 8007cda:	af00      	add	r7, sp, #0
 8007cdc:	6078      	str	r0, [r7, #4]
 8007cde:	460b      	mov	r3, r1
 8007ce0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007ce2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	370c      	adds	r7, #12
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr

08007cf0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007cfc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	370c      	adds	r7, #12
 8007d02:	46bd      	mov	sp, r7
 8007d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d08:	4770      	bx	lr

08007d0a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007d0a:	b580      	push	{r7, lr}
 8007d0c:	b086      	sub	sp, #24
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
 8007d12:	460b      	mov	r3, r1
 8007d14:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	885b      	ldrh	r3, [r3, #2]
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	7812      	ldrb	r2, [r2, #0]
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d91f      	bls.n	8007d70 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007d36:	e013      	b.n	8007d60 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007d38:	f107 030a 	add.w	r3, r7, #10
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	6978      	ldr	r0, [r7, #20]
 8007d40:	f000 f81b 	bl	8007d7a <USBD_GetNextDesc>
 8007d44:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	785b      	ldrb	r3, [r3, #1]
 8007d4a:	2b05      	cmp	r3, #5
 8007d4c:	d108      	bne.n	8007d60 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	789b      	ldrb	r3, [r3, #2]
 8007d56:	78fa      	ldrb	r2, [r7, #3]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d008      	beq.n	8007d6e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	885b      	ldrh	r3, [r3, #2]
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	897b      	ldrh	r3, [r7, #10]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d8e5      	bhi.n	8007d38 <USBD_GetEpDesc+0x2e>
 8007d6c:	e000      	b.n	8007d70 <USBD_GetEpDesc+0x66>
          break;
 8007d6e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007d70:	693b      	ldr	r3, [r7, #16]
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3718      	adds	r7, #24
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}

08007d7a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007d7a:	b480      	push	{r7}
 8007d7c:	b085      	sub	sp, #20
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
 8007d82:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	881b      	ldrh	r3, [r3, #0]
 8007d8c:	68fa      	ldr	r2, [r7, #12]
 8007d8e:	7812      	ldrb	r2, [r2, #0]
 8007d90:	4413      	add	r3, r2
 8007d92:	b29a      	uxth	r2, r3
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	781b      	ldrb	r3, [r3, #0]
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4413      	add	r3, r2
 8007da2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007da4:	68fb      	ldr	r3, [r7, #12]
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3714      	adds	r7, #20
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr

08007db2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007db2:	b480      	push	{r7}
 8007db4:	b087      	sub	sp, #28
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	3301      	adds	r3, #1
 8007dc8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	781b      	ldrb	r3, [r3, #0]
 8007dce:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007dd0:	8a3b      	ldrh	r3, [r7, #16]
 8007dd2:	021b      	lsls	r3, r3, #8
 8007dd4:	b21a      	sxth	r2, r3
 8007dd6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	b21b      	sxth	r3, r3
 8007dde:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007de0:	89fb      	ldrh	r3, [r7, #14]
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	371c      	adds	r7, #28
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
	...

08007df0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e06:	2b40      	cmp	r3, #64	@ 0x40
 8007e08:	d005      	beq.n	8007e16 <USBD_StdDevReq+0x26>
 8007e0a:	2b40      	cmp	r3, #64	@ 0x40
 8007e0c:	d857      	bhi.n	8007ebe <USBD_StdDevReq+0xce>
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00f      	beq.n	8007e32 <USBD_StdDevReq+0x42>
 8007e12:	2b20      	cmp	r3, #32
 8007e14:	d153      	bne.n	8007ebe <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	32ae      	adds	r2, #174	@ 0xae
 8007e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	6839      	ldr	r1, [r7, #0]
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	4798      	blx	r3
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	73fb      	strb	r3, [r7, #15]
      break;
 8007e30:	e04a      	b.n	8007ec8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	785b      	ldrb	r3, [r3, #1]
 8007e36:	2b09      	cmp	r3, #9
 8007e38:	d83b      	bhi.n	8007eb2 <USBD_StdDevReq+0xc2>
 8007e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e40 <USBD_StdDevReq+0x50>)
 8007e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e40:	08007e95 	.word	0x08007e95
 8007e44:	08007ea9 	.word	0x08007ea9
 8007e48:	08007eb3 	.word	0x08007eb3
 8007e4c:	08007e9f 	.word	0x08007e9f
 8007e50:	08007eb3 	.word	0x08007eb3
 8007e54:	08007e73 	.word	0x08007e73
 8007e58:	08007e69 	.word	0x08007e69
 8007e5c:	08007eb3 	.word	0x08007eb3
 8007e60:	08007e8b 	.word	0x08007e8b
 8007e64:	08007e7d 	.word	0x08007e7d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007e68:	6839      	ldr	r1, [r7, #0]
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f000 fa3c 	bl	80082e8 <USBD_GetDescriptor>
          break;
 8007e70:	e024      	b.n	8007ebc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007e72:	6839      	ldr	r1, [r7, #0]
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f000 fba1 	bl	80085bc <USBD_SetAddress>
          break;
 8007e7a:	e01f      	b.n	8007ebc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007e7c:	6839      	ldr	r1, [r7, #0]
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f000 fbe0 	bl	8008644 <USBD_SetConfig>
 8007e84:	4603      	mov	r3, r0
 8007e86:	73fb      	strb	r3, [r7, #15]
          break;
 8007e88:	e018      	b.n	8007ebc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007e8a:	6839      	ldr	r1, [r7, #0]
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f000 fc83 	bl	8008798 <USBD_GetConfig>
          break;
 8007e92:	e013      	b.n	8007ebc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007e94:	6839      	ldr	r1, [r7, #0]
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f000 fcb4 	bl	8008804 <USBD_GetStatus>
          break;
 8007e9c:	e00e      	b.n	8007ebc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007e9e:	6839      	ldr	r1, [r7, #0]
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f000 fce3 	bl	800886c <USBD_SetFeature>
          break;
 8007ea6:	e009      	b.n	8007ebc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007ea8:	6839      	ldr	r1, [r7, #0]
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f000 fd07 	bl	80088be <USBD_ClrFeature>
          break;
 8007eb0:	e004      	b.n	8007ebc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007eb2:	6839      	ldr	r1, [r7, #0]
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f000 fd5e 	bl	8008976 <USBD_CtlError>
          break;
 8007eba:	bf00      	nop
      }
      break;
 8007ebc:	e004      	b.n	8007ec8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007ebe:	6839      	ldr	r1, [r7, #0]
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 fd58 	bl	8008976 <USBD_CtlError>
      break;
 8007ec6:	bf00      	nop
  }

  return ret;
 8007ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3710      	adds	r7, #16
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop

08007ed4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b084      	sub	sp, #16
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
 8007edc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	781b      	ldrb	r3, [r3, #0]
 8007ee6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007eea:	2b40      	cmp	r3, #64	@ 0x40
 8007eec:	d005      	beq.n	8007efa <USBD_StdItfReq+0x26>
 8007eee:	2b40      	cmp	r3, #64	@ 0x40
 8007ef0:	d852      	bhi.n	8007f98 <USBD_StdItfReq+0xc4>
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d001      	beq.n	8007efa <USBD_StdItfReq+0x26>
 8007ef6:	2b20      	cmp	r3, #32
 8007ef8:	d14e      	bne.n	8007f98 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	3b01      	subs	r3, #1
 8007f04:	2b02      	cmp	r3, #2
 8007f06:	d840      	bhi.n	8007f8a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	889b      	ldrh	r3, [r3, #4]
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d836      	bhi.n	8007f80 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	889b      	ldrh	r3, [r3, #4]
 8007f16:	b2db      	uxtb	r3, r3
 8007f18:	4619      	mov	r1, r3
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f7ff fedb 	bl	8007cd6 <USBD_CoreFindIF>
 8007f20:	4603      	mov	r3, r0
 8007f22:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007f24:	7bbb      	ldrb	r3, [r7, #14]
 8007f26:	2bff      	cmp	r3, #255	@ 0xff
 8007f28:	d01d      	beq.n	8007f66 <USBD_StdItfReq+0x92>
 8007f2a:	7bbb      	ldrb	r3, [r7, #14]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d11a      	bne.n	8007f66 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007f30:	7bba      	ldrb	r2, [r7, #14]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	32ae      	adds	r2, #174	@ 0xae
 8007f36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f3a:	689b      	ldr	r3, [r3, #8]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00f      	beq.n	8007f60 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007f40:	7bba      	ldrb	r2, [r7, #14]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007f48:	7bba      	ldrb	r2, [r7, #14]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	32ae      	adds	r2, #174	@ 0xae
 8007f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	6839      	ldr	r1, [r7, #0]
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	4798      	blx	r3
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007f5e:	e004      	b.n	8007f6a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007f60:	2303      	movs	r3, #3
 8007f62:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007f64:	e001      	b.n	8007f6a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007f66:	2303      	movs	r3, #3
 8007f68:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	88db      	ldrh	r3, [r3, #6]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d110      	bne.n	8007f94 <USBD_StdItfReq+0xc0>
 8007f72:	7bfb      	ldrb	r3, [r7, #15]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d10d      	bne.n	8007f94 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f000 fdd3 	bl	8008b24 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007f7e:	e009      	b.n	8007f94 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007f80:	6839      	ldr	r1, [r7, #0]
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 fcf7 	bl	8008976 <USBD_CtlError>
          break;
 8007f88:	e004      	b.n	8007f94 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007f8a:	6839      	ldr	r1, [r7, #0]
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 fcf2 	bl	8008976 <USBD_CtlError>
          break;
 8007f92:	e000      	b.n	8007f96 <USBD_StdItfReq+0xc2>
          break;
 8007f94:	bf00      	nop
      }
      break;
 8007f96:	e004      	b.n	8007fa2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007f98:	6839      	ldr	r1, [r7, #0]
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 fceb 	bl	8008976 <USBD_CtlError>
      break;
 8007fa0:	bf00      	nop
  }

  return ret;
 8007fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3710      	adds	r7, #16
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b084      	sub	sp, #16
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	889b      	ldrh	r3, [r3, #4]
 8007fbe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	781b      	ldrb	r3, [r3, #0]
 8007fc4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007fc8:	2b40      	cmp	r3, #64	@ 0x40
 8007fca:	d007      	beq.n	8007fdc <USBD_StdEPReq+0x30>
 8007fcc:	2b40      	cmp	r3, #64	@ 0x40
 8007fce:	f200 817f 	bhi.w	80082d0 <USBD_StdEPReq+0x324>
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d02a      	beq.n	800802c <USBD_StdEPReq+0x80>
 8007fd6:	2b20      	cmp	r3, #32
 8007fd8:	f040 817a 	bne.w	80082d0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007fdc:	7bbb      	ldrb	r3, [r7, #14]
 8007fde:	4619      	mov	r1, r3
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f7ff fe85 	bl	8007cf0 <USBD_CoreFindEP>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007fea:	7b7b      	ldrb	r3, [r7, #13]
 8007fec:	2bff      	cmp	r3, #255	@ 0xff
 8007fee:	f000 8174 	beq.w	80082da <USBD_StdEPReq+0x32e>
 8007ff2:	7b7b      	ldrb	r3, [r7, #13]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	f040 8170 	bne.w	80082da <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007ffa:	7b7a      	ldrb	r2, [r7, #13]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008002:	7b7a      	ldrb	r2, [r7, #13]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	32ae      	adds	r2, #174	@ 0xae
 8008008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	2b00      	cmp	r3, #0
 8008010:	f000 8163 	beq.w	80082da <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008014:	7b7a      	ldrb	r2, [r7, #13]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	32ae      	adds	r2, #174	@ 0xae
 800801a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800801e:	689b      	ldr	r3, [r3, #8]
 8008020:	6839      	ldr	r1, [r7, #0]
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	4798      	blx	r3
 8008026:	4603      	mov	r3, r0
 8008028:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800802a:	e156      	b.n	80082da <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	785b      	ldrb	r3, [r3, #1]
 8008030:	2b03      	cmp	r3, #3
 8008032:	d008      	beq.n	8008046 <USBD_StdEPReq+0x9a>
 8008034:	2b03      	cmp	r3, #3
 8008036:	f300 8145 	bgt.w	80082c4 <USBD_StdEPReq+0x318>
 800803a:	2b00      	cmp	r3, #0
 800803c:	f000 809b 	beq.w	8008176 <USBD_StdEPReq+0x1ca>
 8008040:	2b01      	cmp	r3, #1
 8008042:	d03c      	beq.n	80080be <USBD_StdEPReq+0x112>
 8008044:	e13e      	b.n	80082c4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800804c:	b2db      	uxtb	r3, r3
 800804e:	2b02      	cmp	r3, #2
 8008050:	d002      	beq.n	8008058 <USBD_StdEPReq+0xac>
 8008052:	2b03      	cmp	r3, #3
 8008054:	d016      	beq.n	8008084 <USBD_StdEPReq+0xd8>
 8008056:	e02c      	b.n	80080b2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008058:	7bbb      	ldrb	r3, [r7, #14]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d00d      	beq.n	800807a <USBD_StdEPReq+0xce>
 800805e:	7bbb      	ldrb	r3, [r7, #14]
 8008060:	2b80      	cmp	r3, #128	@ 0x80
 8008062:	d00a      	beq.n	800807a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008064:	7bbb      	ldrb	r3, [r7, #14]
 8008066:	4619      	mov	r1, r3
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f001 f96f 	bl	800934c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800806e:	2180      	movs	r1, #128	@ 0x80
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f001 f96b 	bl	800934c <USBD_LL_StallEP>
 8008076:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008078:	e020      	b.n	80080bc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800807a:	6839      	ldr	r1, [r7, #0]
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 fc7a 	bl	8008976 <USBD_CtlError>
              break;
 8008082:	e01b      	b.n	80080bc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	885b      	ldrh	r3, [r3, #2]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d10e      	bne.n	80080aa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800808c:	7bbb      	ldrb	r3, [r7, #14]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d00b      	beq.n	80080aa <USBD_StdEPReq+0xfe>
 8008092:	7bbb      	ldrb	r3, [r7, #14]
 8008094:	2b80      	cmp	r3, #128	@ 0x80
 8008096:	d008      	beq.n	80080aa <USBD_StdEPReq+0xfe>
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	88db      	ldrh	r3, [r3, #6]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d104      	bne.n	80080aa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80080a0:	7bbb      	ldrb	r3, [r7, #14]
 80080a2:	4619      	mov	r1, r3
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f001 f951 	bl	800934c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f000 fd3a 	bl	8008b24 <USBD_CtlSendStatus>

              break;
 80080b0:	e004      	b.n	80080bc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80080b2:	6839      	ldr	r1, [r7, #0]
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 fc5e 	bl	8008976 <USBD_CtlError>
              break;
 80080ba:	bf00      	nop
          }
          break;
 80080bc:	e107      	b.n	80082ce <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	2b02      	cmp	r3, #2
 80080c8:	d002      	beq.n	80080d0 <USBD_StdEPReq+0x124>
 80080ca:	2b03      	cmp	r3, #3
 80080cc:	d016      	beq.n	80080fc <USBD_StdEPReq+0x150>
 80080ce:	e04b      	b.n	8008168 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80080d0:	7bbb      	ldrb	r3, [r7, #14]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00d      	beq.n	80080f2 <USBD_StdEPReq+0x146>
 80080d6:	7bbb      	ldrb	r3, [r7, #14]
 80080d8:	2b80      	cmp	r3, #128	@ 0x80
 80080da:	d00a      	beq.n	80080f2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80080dc:	7bbb      	ldrb	r3, [r7, #14]
 80080de:	4619      	mov	r1, r3
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f001 f933 	bl	800934c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80080e6:	2180      	movs	r1, #128	@ 0x80
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f001 f92f 	bl	800934c <USBD_LL_StallEP>
 80080ee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80080f0:	e040      	b.n	8008174 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80080f2:	6839      	ldr	r1, [r7, #0]
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 fc3e 	bl	8008976 <USBD_CtlError>
              break;
 80080fa:	e03b      	b.n	8008174 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	885b      	ldrh	r3, [r3, #2]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d136      	bne.n	8008172 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008104:	7bbb      	ldrb	r3, [r7, #14]
 8008106:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800810a:	2b00      	cmp	r3, #0
 800810c:	d004      	beq.n	8008118 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800810e:	7bbb      	ldrb	r3, [r7, #14]
 8008110:	4619      	mov	r1, r3
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f001 f939 	bl	800938a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 fd03 	bl	8008b24 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800811e:	7bbb      	ldrb	r3, [r7, #14]
 8008120:	4619      	mov	r1, r3
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f7ff fde4 	bl	8007cf0 <USBD_CoreFindEP>
 8008128:	4603      	mov	r3, r0
 800812a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800812c:	7b7b      	ldrb	r3, [r7, #13]
 800812e:	2bff      	cmp	r3, #255	@ 0xff
 8008130:	d01f      	beq.n	8008172 <USBD_StdEPReq+0x1c6>
 8008132:	7b7b      	ldrb	r3, [r7, #13]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d11c      	bne.n	8008172 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008138:	7b7a      	ldrb	r2, [r7, #13]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008140:	7b7a      	ldrb	r2, [r7, #13]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	32ae      	adds	r2, #174	@ 0xae
 8008146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800814a:	689b      	ldr	r3, [r3, #8]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d010      	beq.n	8008172 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008150:	7b7a      	ldrb	r2, [r7, #13]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	32ae      	adds	r2, #174	@ 0xae
 8008156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	6839      	ldr	r1, [r7, #0]
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	4798      	blx	r3
 8008162:	4603      	mov	r3, r0
 8008164:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008166:	e004      	b.n	8008172 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008168:	6839      	ldr	r1, [r7, #0]
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 fc03 	bl	8008976 <USBD_CtlError>
              break;
 8008170:	e000      	b.n	8008174 <USBD_StdEPReq+0x1c8>
              break;
 8008172:	bf00      	nop
          }
          break;
 8008174:	e0ab      	b.n	80082ce <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800817c:	b2db      	uxtb	r3, r3
 800817e:	2b02      	cmp	r3, #2
 8008180:	d002      	beq.n	8008188 <USBD_StdEPReq+0x1dc>
 8008182:	2b03      	cmp	r3, #3
 8008184:	d032      	beq.n	80081ec <USBD_StdEPReq+0x240>
 8008186:	e097      	b.n	80082b8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008188:	7bbb      	ldrb	r3, [r7, #14]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d007      	beq.n	800819e <USBD_StdEPReq+0x1f2>
 800818e:	7bbb      	ldrb	r3, [r7, #14]
 8008190:	2b80      	cmp	r3, #128	@ 0x80
 8008192:	d004      	beq.n	800819e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008194:	6839      	ldr	r1, [r7, #0]
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 fbed 	bl	8008976 <USBD_CtlError>
                break;
 800819c:	e091      	b.n	80082c2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800819e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	da0b      	bge.n	80081be <USBD_StdEPReq+0x212>
 80081a6:	7bbb      	ldrb	r3, [r7, #14]
 80081a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80081ac:	4613      	mov	r3, r2
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	4413      	add	r3, r2
 80081b2:	009b      	lsls	r3, r3, #2
 80081b4:	3310      	adds	r3, #16
 80081b6:	687a      	ldr	r2, [r7, #4]
 80081b8:	4413      	add	r3, r2
 80081ba:	3304      	adds	r3, #4
 80081bc:	e00b      	b.n	80081d6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80081be:	7bbb      	ldrb	r3, [r7, #14]
 80081c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80081c4:	4613      	mov	r3, r2
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	4413      	add	r3, r2
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	4413      	add	r3, r2
 80081d4:	3304      	adds	r3, #4
 80081d6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	2200      	movs	r2, #0
 80081dc:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	2202      	movs	r2, #2
 80081e2:	4619      	mov	r1, r3
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 fc43 	bl	8008a70 <USBD_CtlSendData>
              break;
 80081ea:	e06a      	b.n	80082c2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80081ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	da11      	bge.n	8008218 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80081f4:	7bbb      	ldrb	r3, [r7, #14]
 80081f6:	f003 020f 	and.w	r2, r3, #15
 80081fa:	6879      	ldr	r1, [r7, #4]
 80081fc:	4613      	mov	r3, r2
 80081fe:	009b      	lsls	r3, r3, #2
 8008200:	4413      	add	r3, r2
 8008202:	009b      	lsls	r3, r3, #2
 8008204:	440b      	add	r3, r1
 8008206:	3324      	adds	r3, #36	@ 0x24
 8008208:	881b      	ldrh	r3, [r3, #0]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d117      	bne.n	800823e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800820e:	6839      	ldr	r1, [r7, #0]
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f000 fbb0 	bl	8008976 <USBD_CtlError>
                  break;
 8008216:	e054      	b.n	80082c2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008218:	7bbb      	ldrb	r3, [r7, #14]
 800821a:	f003 020f 	and.w	r2, r3, #15
 800821e:	6879      	ldr	r1, [r7, #4]
 8008220:	4613      	mov	r3, r2
 8008222:	009b      	lsls	r3, r3, #2
 8008224:	4413      	add	r3, r2
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	440b      	add	r3, r1
 800822a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800822e:	881b      	ldrh	r3, [r3, #0]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d104      	bne.n	800823e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008234:	6839      	ldr	r1, [r7, #0]
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 fb9d 	bl	8008976 <USBD_CtlError>
                  break;
 800823c:	e041      	b.n	80082c2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800823e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008242:	2b00      	cmp	r3, #0
 8008244:	da0b      	bge.n	800825e <USBD_StdEPReq+0x2b2>
 8008246:	7bbb      	ldrb	r3, [r7, #14]
 8008248:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800824c:	4613      	mov	r3, r2
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	4413      	add	r3, r2
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	3310      	adds	r3, #16
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	4413      	add	r3, r2
 800825a:	3304      	adds	r3, #4
 800825c:	e00b      	b.n	8008276 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800825e:	7bbb      	ldrb	r3, [r7, #14]
 8008260:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008264:	4613      	mov	r3, r2
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	4413      	add	r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	4413      	add	r3, r2
 8008274:	3304      	adds	r3, #4
 8008276:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008278:	7bbb      	ldrb	r3, [r7, #14]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d002      	beq.n	8008284 <USBD_StdEPReq+0x2d8>
 800827e:	7bbb      	ldrb	r3, [r7, #14]
 8008280:	2b80      	cmp	r3, #128	@ 0x80
 8008282:	d103      	bne.n	800828c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	2200      	movs	r2, #0
 8008288:	601a      	str	r2, [r3, #0]
 800828a:	e00e      	b.n	80082aa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800828c:	7bbb      	ldrb	r3, [r7, #14]
 800828e:	4619      	mov	r1, r3
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f001 f899 	bl	80093c8 <USBD_LL_IsStallEP>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d003      	beq.n	80082a4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	2201      	movs	r2, #1
 80082a0:	601a      	str	r2, [r3, #0]
 80082a2:	e002      	b.n	80082aa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	2200      	movs	r2, #0
 80082a8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	2202      	movs	r2, #2
 80082ae:	4619      	mov	r1, r3
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 fbdd 	bl	8008a70 <USBD_CtlSendData>
              break;
 80082b6:	e004      	b.n	80082c2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80082b8:	6839      	ldr	r1, [r7, #0]
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f000 fb5b 	bl	8008976 <USBD_CtlError>
              break;
 80082c0:	bf00      	nop
          }
          break;
 80082c2:	e004      	b.n	80082ce <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80082c4:	6839      	ldr	r1, [r7, #0]
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 fb55 	bl	8008976 <USBD_CtlError>
          break;
 80082cc:	bf00      	nop
      }
      break;
 80082ce:	e005      	b.n	80082dc <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80082d0:	6839      	ldr	r1, [r7, #0]
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 fb4f 	bl	8008976 <USBD_CtlError>
      break;
 80082d8:	e000      	b.n	80082dc <USBD_StdEPReq+0x330>
      break;
 80082da:	bf00      	nop
  }

  return ret;
 80082dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3710      	adds	r7, #16
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
	...

080082e8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80082f2:	2300      	movs	r3, #0
 80082f4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80082f6:	2300      	movs	r3, #0
 80082f8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80082fa:	2300      	movs	r3, #0
 80082fc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	885b      	ldrh	r3, [r3, #2]
 8008302:	0a1b      	lsrs	r3, r3, #8
 8008304:	b29b      	uxth	r3, r3
 8008306:	3b01      	subs	r3, #1
 8008308:	2b06      	cmp	r3, #6
 800830a:	f200 8128 	bhi.w	800855e <USBD_GetDescriptor+0x276>
 800830e:	a201      	add	r2, pc, #4	@ (adr r2, 8008314 <USBD_GetDescriptor+0x2c>)
 8008310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008314:	08008331 	.word	0x08008331
 8008318:	08008349 	.word	0x08008349
 800831c:	08008389 	.word	0x08008389
 8008320:	0800855f 	.word	0x0800855f
 8008324:	0800855f 	.word	0x0800855f
 8008328:	080084ff 	.word	0x080084ff
 800832c:	0800852b 	.word	0x0800852b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	687a      	ldr	r2, [r7, #4]
 800833a:	7c12      	ldrb	r2, [r2, #16]
 800833c:	f107 0108 	add.w	r1, r7, #8
 8008340:	4610      	mov	r0, r2
 8008342:	4798      	blx	r3
 8008344:	60f8      	str	r0, [r7, #12]
      break;
 8008346:	e112      	b.n	800856e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	7c1b      	ldrb	r3, [r3, #16]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d10d      	bne.n	800836c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008358:	f107 0208 	add.w	r2, r7, #8
 800835c:	4610      	mov	r0, r2
 800835e:	4798      	blx	r3
 8008360:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	3301      	adds	r3, #1
 8008366:	2202      	movs	r2, #2
 8008368:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800836a:	e100      	b.n	800856e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008374:	f107 0208 	add.w	r2, r7, #8
 8008378:	4610      	mov	r0, r2
 800837a:	4798      	blx	r3
 800837c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	3301      	adds	r3, #1
 8008382:	2202      	movs	r2, #2
 8008384:	701a      	strb	r2, [r3, #0]
      break;
 8008386:	e0f2      	b.n	800856e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	885b      	ldrh	r3, [r3, #2]
 800838c:	b2db      	uxtb	r3, r3
 800838e:	2b05      	cmp	r3, #5
 8008390:	f200 80ac 	bhi.w	80084ec <USBD_GetDescriptor+0x204>
 8008394:	a201      	add	r2, pc, #4	@ (adr r2, 800839c <USBD_GetDescriptor+0xb4>)
 8008396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800839a:	bf00      	nop
 800839c:	080083b5 	.word	0x080083b5
 80083a0:	080083e9 	.word	0x080083e9
 80083a4:	0800841d 	.word	0x0800841d
 80083a8:	08008451 	.word	0x08008451
 80083ac:	08008485 	.word	0x08008485
 80083b0:	080084b9 	.word	0x080084b9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d00b      	beq.n	80083d8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	7c12      	ldrb	r2, [r2, #16]
 80083cc:	f107 0108 	add.w	r1, r7, #8
 80083d0:	4610      	mov	r0, r2
 80083d2:	4798      	blx	r3
 80083d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083d6:	e091      	b.n	80084fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80083d8:	6839      	ldr	r1, [r7, #0]
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 facb 	bl	8008976 <USBD_CtlError>
            err++;
 80083e0:	7afb      	ldrb	r3, [r7, #11]
 80083e2:	3301      	adds	r3, #1
 80083e4:	72fb      	strb	r3, [r7, #11]
          break;
 80083e6:	e089      	b.n	80084fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d00b      	beq.n	800840c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	7c12      	ldrb	r2, [r2, #16]
 8008400:	f107 0108 	add.w	r1, r7, #8
 8008404:	4610      	mov	r0, r2
 8008406:	4798      	blx	r3
 8008408:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800840a:	e077      	b.n	80084fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800840c:	6839      	ldr	r1, [r7, #0]
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 fab1 	bl	8008976 <USBD_CtlError>
            err++;
 8008414:	7afb      	ldrb	r3, [r7, #11]
 8008416:	3301      	adds	r3, #1
 8008418:	72fb      	strb	r3, [r7, #11]
          break;
 800841a:	e06f      	b.n	80084fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008422:	68db      	ldr	r3, [r3, #12]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d00b      	beq.n	8008440 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800842e:	68db      	ldr	r3, [r3, #12]
 8008430:	687a      	ldr	r2, [r7, #4]
 8008432:	7c12      	ldrb	r2, [r2, #16]
 8008434:	f107 0108 	add.w	r1, r7, #8
 8008438:	4610      	mov	r0, r2
 800843a:	4798      	blx	r3
 800843c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800843e:	e05d      	b.n	80084fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008440:	6839      	ldr	r1, [r7, #0]
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f000 fa97 	bl	8008976 <USBD_CtlError>
            err++;
 8008448:	7afb      	ldrb	r3, [r7, #11]
 800844a:	3301      	adds	r3, #1
 800844c:	72fb      	strb	r3, [r7, #11]
          break;
 800844e:	e055      	b.n	80084fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008456:	691b      	ldr	r3, [r3, #16]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d00b      	beq.n	8008474 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008462:	691b      	ldr	r3, [r3, #16]
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	7c12      	ldrb	r2, [r2, #16]
 8008468:	f107 0108 	add.w	r1, r7, #8
 800846c:	4610      	mov	r0, r2
 800846e:	4798      	blx	r3
 8008470:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008472:	e043      	b.n	80084fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008474:	6839      	ldr	r1, [r7, #0]
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 fa7d 	bl	8008976 <USBD_CtlError>
            err++;
 800847c:	7afb      	ldrb	r3, [r7, #11]
 800847e:	3301      	adds	r3, #1
 8008480:	72fb      	strb	r3, [r7, #11]
          break;
 8008482:	e03b      	b.n	80084fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800848a:	695b      	ldr	r3, [r3, #20]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d00b      	beq.n	80084a8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008496:	695b      	ldr	r3, [r3, #20]
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	7c12      	ldrb	r2, [r2, #16]
 800849c:	f107 0108 	add.w	r1, r7, #8
 80084a0:	4610      	mov	r0, r2
 80084a2:	4798      	blx	r3
 80084a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084a6:	e029      	b.n	80084fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80084a8:	6839      	ldr	r1, [r7, #0]
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f000 fa63 	bl	8008976 <USBD_CtlError>
            err++;
 80084b0:	7afb      	ldrb	r3, [r7, #11]
 80084b2:	3301      	adds	r3, #1
 80084b4:	72fb      	strb	r3, [r7, #11]
          break;
 80084b6:	e021      	b.n	80084fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084be:	699b      	ldr	r3, [r3, #24]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d00b      	beq.n	80084dc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084ca:	699b      	ldr	r3, [r3, #24]
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	7c12      	ldrb	r2, [r2, #16]
 80084d0:	f107 0108 	add.w	r1, r7, #8
 80084d4:	4610      	mov	r0, r2
 80084d6:	4798      	blx	r3
 80084d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084da:	e00f      	b.n	80084fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80084dc:	6839      	ldr	r1, [r7, #0]
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f000 fa49 	bl	8008976 <USBD_CtlError>
            err++;
 80084e4:	7afb      	ldrb	r3, [r7, #11]
 80084e6:	3301      	adds	r3, #1
 80084e8:	72fb      	strb	r3, [r7, #11]
          break;
 80084ea:	e007      	b.n	80084fc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80084ec:	6839      	ldr	r1, [r7, #0]
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 fa41 	bl	8008976 <USBD_CtlError>
          err++;
 80084f4:	7afb      	ldrb	r3, [r7, #11]
 80084f6:	3301      	adds	r3, #1
 80084f8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80084fa:	bf00      	nop
      }
      break;
 80084fc:	e037      	b.n	800856e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	7c1b      	ldrb	r3, [r3, #16]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d109      	bne.n	800851a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800850c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800850e:	f107 0208 	add.w	r2, r7, #8
 8008512:	4610      	mov	r0, r2
 8008514:	4798      	blx	r3
 8008516:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008518:	e029      	b.n	800856e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800851a:	6839      	ldr	r1, [r7, #0]
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f000 fa2a 	bl	8008976 <USBD_CtlError>
        err++;
 8008522:	7afb      	ldrb	r3, [r7, #11]
 8008524:	3301      	adds	r3, #1
 8008526:	72fb      	strb	r3, [r7, #11]
      break;
 8008528:	e021      	b.n	800856e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	7c1b      	ldrb	r3, [r3, #16]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d10d      	bne.n	800854e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800853a:	f107 0208 	add.w	r2, r7, #8
 800853e:	4610      	mov	r0, r2
 8008540:	4798      	blx	r3
 8008542:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	3301      	adds	r3, #1
 8008548:	2207      	movs	r2, #7
 800854a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800854c:	e00f      	b.n	800856e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800854e:	6839      	ldr	r1, [r7, #0]
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 fa10 	bl	8008976 <USBD_CtlError>
        err++;
 8008556:	7afb      	ldrb	r3, [r7, #11]
 8008558:	3301      	adds	r3, #1
 800855a:	72fb      	strb	r3, [r7, #11]
      break;
 800855c:	e007      	b.n	800856e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800855e:	6839      	ldr	r1, [r7, #0]
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 fa08 	bl	8008976 <USBD_CtlError>
      err++;
 8008566:	7afb      	ldrb	r3, [r7, #11]
 8008568:	3301      	adds	r3, #1
 800856a:	72fb      	strb	r3, [r7, #11]
      break;
 800856c:	bf00      	nop
  }

  if (err != 0U)
 800856e:	7afb      	ldrb	r3, [r7, #11]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d11e      	bne.n	80085b2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	88db      	ldrh	r3, [r3, #6]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d016      	beq.n	80085aa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800857c:	893b      	ldrh	r3, [r7, #8]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d00e      	beq.n	80085a0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	88da      	ldrh	r2, [r3, #6]
 8008586:	893b      	ldrh	r3, [r7, #8]
 8008588:	4293      	cmp	r3, r2
 800858a:	bf28      	it	cs
 800858c:	4613      	movcs	r3, r2
 800858e:	b29b      	uxth	r3, r3
 8008590:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008592:	893b      	ldrh	r3, [r7, #8]
 8008594:	461a      	mov	r2, r3
 8008596:	68f9      	ldr	r1, [r7, #12]
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f000 fa69 	bl	8008a70 <USBD_CtlSendData>
 800859e:	e009      	b.n	80085b4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80085a0:	6839      	ldr	r1, [r7, #0]
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f000 f9e7 	bl	8008976 <USBD_CtlError>
 80085a8:	e004      	b.n	80085b4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 faba 	bl	8008b24 <USBD_CtlSendStatus>
 80085b0:	e000      	b.n	80085b4 <USBD_GetDescriptor+0x2cc>
    return;
 80085b2:	bf00      	nop
  }
}
 80085b4:	3710      	adds	r7, #16
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}
 80085ba:	bf00      	nop

080085bc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b084      	sub	sp, #16
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	889b      	ldrh	r3, [r3, #4]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d131      	bne.n	8008632 <USBD_SetAddress+0x76>
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	88db      	ldrh	r3, [r3, #6]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d12d      	bne.n	8008632 <USBD_SetAddress+0x76>
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	885b      	ldrh	r3, [r3, #2]
 80085da:	2b7f      	cmp	r3, #127	@ 0x7f
 80085dc:	d829      	bhi.n	8008632 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	885b      	ldrh	r3, [r3, #2]
 80085e2:	b2db      	uxtb	r3, r3
 80085e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085e8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085f0:	b2db      	uxtb	r3, r3
 80085f2:	2b03      	cmp	r3, #3
 80085f4:	d104      	bne.n	8008600 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80085f6:	6839      	ldr	r1, [r7, #0]
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 f9bc 	bl	8008976 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085fe:	e01d      	b.n	800863c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	7bfa      	ldrb	r2, [r7, #15]
 8008604:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008608:	7bfb      	ldrb	r3, [r7, #15]
 800860a:	4619      	mov	r1, r3
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f000 ff07 	bl	8009420 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 fa86 	bl	8008b24 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008618:	7bfb      	ldrb	r3, [r7, #15]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d004      	beq.n	8008628 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2202      	movs	r2, #2
 8008622:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008626:	e009      	b.n	800863c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2201      	movs	r2, #1
 800862c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008630:	e004      	b.n	800863c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008632:	6839      	ldr	r1, [r7, #0]
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 f99e 	bl	8008976 <USBD_CtlError>
  }
}
 800863a:	bf00      	nop
 800863c:	bf00      	nop
 800863e:	3710      	adds	r7, #16
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
 800864c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800864e:	2300      	movs	r3, #0
 8008650:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	885b      	ldrh	r3, [r3, #2]
 8008656:	b2da      	uxtb	r2, r3
 8008658:	4b4e      	ldr	r3, [pc, #312]	@ (8008794 <USBD_SetConfig+0x150>)
 800865a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800865c:	4b4d      	ldr	r3, [pc, #308]	@ (8008794 <USBD_SetConfig+0x150>)
 800865e:	781b      	ldrb	r3, [r3, #0]
 8008660:	2b01      	cmp	r3, #1
 8008662:	d905      	bls.n	8008670 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008664:	6839      	ldr	r1, [r7, #0]
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 f985 	bl	8008976 <USBD_CtlError>
    return USBD_FAIL;
 800866c:	2303      	movs	r3, #3
 800866e:	e08c      	b.n	800878a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008676:	b2db      	uxtb	r3, r3
 8008678:	2b02      	cmp	r3, #2
 800867a:	d002      	beq.n	8008682 <USBD_SetConfig+0x3e>
 800867c:	2b03      	cmp	r3, #3
 800867e:	d029      	beq.n	80086d4 <USBD_SetConfig+0x90>
 8008680:	e075      	b.n	800876e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008682:	4b44      	ldr	r3, [pc, #272]	@ (8008794 <USBD_SetConfig+0x150>)
 8008684:	781b      	ldrb	r3, [r3, #0]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d020      	beq.n	80086cc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800868a:	4b42      	ldr	r3, [pc, #264]	@ (8008794 <USBD_SetConfig+0x150>)
 800868c:	781b      	ldrb	r3, [r3, #0]
 800868e:	461a      	mov	r2, r3
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008694:	4b3f      	ldr	r3, [pc, #252]	@ (8008794 <USBD_SetConfig+0x150>)
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	4619      	mov	r1, r3
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f7fe ffe3 	bl	8007666 <USBD_SetClassConfig>
 80086a0:	4603      	mov	r3, r0
 80086a2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80086a4:	7bfb      	ldrb	r3, [r7, #15]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d008      	beq.n	80086bc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80086aa:	6839      	ldr	r1, [r7, #0]
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f000 f962 	bl	8008976 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2202      	movs	r2, #2
 80086b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80086ba:	e065      	b.n	8008788 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f000 fa31 	bl	8008b24 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2203      	movs	r2, #3
 80086c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80086ca:	e05d      	b.n	8008788 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f000 fa29 	bl	8008b24 <USBD_CtlSendStatus>
      break;
 80086d2:	e059      	b.n	8008788 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80086d4:	4b2f      	ldr	r3, [pc, #188]	@ (8008794 <USBD_SetConfig+0x150>)
 80086d6:	781b      	ldrb	r3, [r3, #0]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d112      	bne.n	8008702 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2202      	movs	r2, #2
 80086e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80086e4:	4b2b      	ldr	r3, [pc, #172]	@ (8008794 <USBD_SetConfig+0x150>)
 80086e6:	781b      	ldrb	r3, [r3, #0]
 80086e8:	461a      	mov	r2, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80086ee:	4b29      	ldr	r3, [pc, #164]	@ (8008794 <USBD_SetConfig+0x150>)
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	4619      	mov	r1, r3
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f7fe ffd2 	bl	800769e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 fa12 	bl	8008b24 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008700:	e042      	b.n	8008788 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008702:	4b24      	ldr	r3, [pc, #144]	@ (8008794 <USBD_SetConfig+0x150>)
 8008704:	781b      	ldrb	r3, [r3, #0]
 8008706:	461a      	mov	r2, r3
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	429a      	cmp	r2, r3
 800870e:	d02a      	beq.n	8008766 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	b2db      	uxtb	r3, r3
 8008716:	4619      	mov	r1, r3
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f7fe ffc0 	bl	800769e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800871e:	4b1d      	ldr	r3, [pc, #116]	@ (8008794 <USBD_SetConfig+0x150>)
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	461a      	mov	r2, r3
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008728:	4b1a      	ldr	r3, [pc, #104]	@ (8008794 <USBD_SetConfig+0x150>)
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	4619      	mov	r1, r3
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f7fe ff99 	bl	8007666 <USBD_SetClassConfig>
 8008734:	4603      	mov	r3, r0
 8008736:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008738:	7bfb      	ldrb	r3, [r7, #15]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00f      	beq.n	800875e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800873e:	6839      	ldr	r1, [r7, #0]
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f000 f918 	bl	8008976 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	b2db      	uxtb	r3, r3
 800874c:	4619      	mov	r1, r3
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f7fe ffa5 	bl	800769e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2202      	movs	r2, #2
 8008758:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800875c:	e014      	b.n	8008788 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f000 f9e0 	bl	8008b24 <USBD_CtlSendStatus>
      break;
 8008764:	e010      	b.n	8008788 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f000 f9dc 	bl	8008b24 <USBD_CtlSendStatus>
      break;
 800876c:	e00c      	b.n	8008788 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800876e:	6839      	ldr	r1, [r7, #0]
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f000 f900 	bl	8008976 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008776:	4b07      	ldr	r3, [pc, #28]	@ (8008794 <USBD_SetConfig+0x150>)
 8008778:	781b      	ldrb	r3, [r3, #0]
 800877a:	4619      	mov	r1, r3
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f7fe ff8e 	bl	800769e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008782:	2303      	movs	r3, #3
 8008784:	73fb      	strb	r3, [r7, #15]
      break;
 8008786:	bf00      	nop
  }

  return ret;
 8008788:	7bfb      	ldrb	r3, [r7, #15]
}
 800878a:	4618      	mov	r0, r3
 800878c:	3710      	adds	r7, #16
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
 8008792:	bf00      	nop
 8008794:	200002e4 	.word	0x200002e4

08008798 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b082      	sub	sp, #8
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
 80087a0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	88db      	ldrh	r3, [r3, #6]
 80087a6:	2b01      	cmp	r3, #1
 80087a8:	d004      	beq.n	80087b4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80087aa:	6839      	ldr	r1, [r7, #0]
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 f8e2 	bl	8008976 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80087b2:	e023      	b.n	80087fc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087ba:	b2db      	uxtb	r3, r3
 80087bc:	2b02      	cmp	r3, #2
 80087be:	dc02      	bgt.n	80087c6 <USBD_GetConfig+0x2e>
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	dc03      	bgt.n	80087cc <USBD_GetConfig+0x34>
 80087c4:	e015      	b.n	80087f2 <USBD_GetConfig+0x5a>
 80087c6:	2b03      	cmp	r3, #3
 80087c8:	d00b      	beq.n	80087e2 <USBD_GetConfig+0x4a>
 80087ca:	e012      	b.n	80087f2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2200      	movs	r2, #0
 80087d0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	3308      	adds	r3, #8
 80087d6:	2201      	movs	r2, #1
 80087d8:	4619      	mov	r1, r3
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 f948 	bl	8008a70 <USBD_CtlSendData>
        break;
 80087e0:	e00c      	b.n	80087fc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	3304      	adds	r3, #4
 80087e6:	2201      	movs	r2, #1
 80087e8:	4619      	mov	r1, r3
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 f940 	bl	8008a70 <USBD_CtlSendData>
        break;
 80087f0:	e004      	b.n	80087fc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80087f2:	6839      	ldr	r1, [r7, #0]
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f000 f8be 	bl	8008976 <USBD_CtlError>
        break;
 80087fa:	bf00      	nop
}
 80087fc:	bf00      	nop
 80087fe:	3708      	adds	r7, #8
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b082      	sub	sp, #8
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008814:	b2db      	uxtb	r3, r3
 8008816:	3b01      	subs	r3, #1
 8008818:	2b02      	cmp	r3, #2
 800881a:	d81e      	bhi.n	800885a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	88db      	ldrh	r3, [r3, #6]
 8008820:	2b02      	cmp	r3, #2
 8008822:	d004      	beq.n	800882e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008824:	6839      	ldr	r1, [r7, #0]
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f000 f8a5 	bl	8008976 <USBD_CtlError>
        break;
 800882c:	e01a      	b.n	8008864 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2201      	movs	r2, #1
 8008832:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800883a:	2b00      	cmp	r3, #0
 800883c:	d005      	beq.n	800884a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	68db      	ldr	r3, [r3, #12]
 8008842:	f043 0202 	orr.w	r2, r3, #2
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	330c      	adds	r3, #12
 800884e:	2202      	movs	r2, #2
 8008850:	4619      	mov	r1, r3
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 f90c 	bl	8008a70 <USBD_CtlSendData>
      break;
 8008858:	e004      	b.n	8008864 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800885a:	6839      	ldr	r1, [r7, #0]
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 f88a 	bl	8008976 <USBD_CtlError>
      break;
 8008862:	bf00      	nop
  }
}
 8008864:	bf00      	nop
 8008866:	3708      	adds	r7, #8
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b082      	sub	sp, #8
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	885b      	ldrh	r3, [r3, #2]
 800887a:	2b01      	cmp	r3, #1
 800887c:	d107      	bne.n	800888e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2201      	movs	r2, #1
 8008882:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f000 f94c 	bl	8008b24 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800888c:	e013      	b.n	80088b6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	885b      	ldrh	r3, [r3, #2]
 8008892:	2b02      	cmp	r3, #2
 8008894:	d10b      	bne.n	80088ae <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	889b      	ldrh	r3, [r3, #4]
 800889a:	0a1b      	lsrs	r3, r3, #8
 800889c:	b29b      	uxth	r3, r3
 800889e:	b2da      	uxtb	r2, r3
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 f93c 	bl	8008b24 <USBD_CtlSendStatus>
}
 80088ac:	e003      	b.n	80088b6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80088ae:	6839      	ldr	r1, [r7, #0]
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f000 f860 	bl	8008976 <USBD_CtlError>
}
 80088b6:	bf00      	nop
 80088b8:	3708      	adds	r7, #8
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}

080088be <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088be:	b580      	push	{r7, lr}
 80088c0:	b082      	sub	sp, #8
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
 80088c6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	3b01      	subs	r3, #1
 80088d2:	2b02      	cmp	r3, #2
 80088d4:	d80b      	bhi.n	80088ee <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	885b      	ldrh	r3, [r3, #2]
 80088da:	2b01      	cmp	r3, #1
 80088dc:	d10c      	bne.n	80088f8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 f91c 	bl	8008b24 <USBD_CtlSendStatus>
      }
      break;
 80088ec:	e004      	b.n	80088f8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80088ee:	6839      	ldr	r1, [r7, #0]
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f000 f840 	bl	8008976 <USBD_CtlError>
      break;
 80088f6:	e000      	b.n	80088fa <USBD_ClrFeature+0x3c>
      break;
 80088f8:	bf00      	nop
  }
}
 80088fa:	bf00      	nop
 80088fc:	3708      	adds	r7, #8
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}

08008902 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008902:	b580      	push	{r7, lr}
 8008904:	b084      	sub	sp, #16
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
 800890a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	781a      	ldrb	r2, [r3, #0]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	3301      	adds	r3, #1
 800891c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	781a      	ldrb	r2, [r3, #0]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	3301      	adds	r3, #1
 800892a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800892c:	68f8      	ldr	r0, [r7, #12]
 800892e:	f7ff fa40 	bl	8007db2 <SWAPBYTE>
 8008932:	4603      	mov	r3, r0
 8008934:	461a      	mov	r2, r3
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	3301      	adds	r3, #1
 800893e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	3301      	adds	r3, #1
 8008944:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008946:	68f8      	ldr	r0, [r7, #12]
 8008948:	f7ff fa33 	bl	8007db2 <SWAPBYTE>
 800894c:	4603      	mov	r3, r0
 800894e:	461a      	mov	r2, r3
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	3301      	adds	r3, #1
 8008958:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	3301      	adds	r3, #1
 800895e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008960:	68f8      	ldr	r0, [r7, #12]
 8008962:	f7ff fa26 	bl	8007db2 <SWAPBYTE>
 8008966:	4603      	mov	r3, r0
 8008968:	461a      	mov	r2, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	80da      	strh	r2, [r3, #6]
}
 800896e:	bf00      	nop
 8008970:	3710      	adds	r7, #16
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}

08008976 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008976:	b580      	push	{r7, lr}
 8008978:	b082      	sub	sp, #8
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
 800897e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008980:	2180      	movs	r1, #128	@ 0x80
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f000 fce2 	bl	800934c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008988:	2100      	movs	r1, #0
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f000 fcde 	bl	800934c <USBD_LL_StallEP>
}
 8008990:	bf00      	nop
 8008992:	3708      	adds	r7, #8
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b086      	sub	sp, #24
 800899c:	af00      	add	r7, sp, #0
 800899e:	60f8      	str	r0, [r7, #12]
 80089a0:	60b9      	str	r1, [r7, #8]
 80089a2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80089a4:	2300      	movs	r3, #0
 80089a6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d042      	beq.n	8008a34 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80089b2:	6938      	ldr	r0, [r7, #16]
 80089b4:	f000 f842 	bl	8008a3c <USBD_GetLen>
 80089b8:	4603      	mov	r3, r0
 80089ba:	3301      	adds	r3, #1
 80089bc:	005b      	lsls	r3, r3, #1
 80089be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089c2:	d808      	bhi.n	80089d6 <USBD_GetString+0x3e>
 80089c4:	6938      	ldr	r0, [r7, #16]
 80089c6:	f000 f839 	bl	8008a3c <USBD_GetLen>
 80089ca:	4603      	mov	r3, r0
 80089cc:	3301      	adds	r3, #1
 80089ce:	b29b      	uxth	r3, r3
 80089d0:	005b      	lsls	r3, r3, #1
 80089d2:	b29a      	uxth	r2, r3
 80089d4:	e001      	b.n	80089da <USBD_GetString+0x42>
 80089d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80089de:	7dfb      	ldrb	r3, [r7, #23]
 80089e0:	68ba      	ldr	r2, [r7, #8]
 80089e2:	4413      	add	r3, r2
 80089e4:	687a      	ldr	r2, [r7, #4]
 80089e6:	7812      	ldrb	r2, [r2, #0]
 80089e8:	701a      	strb	r2, [r3, #0]
  idx++;
 80089ea:	7dfb      	ldrb	r3, [r7, #23]
 80089ec:	3301      	adds	r3, #1
 80089ee:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80089f0:	7dfb      	ldrb	r3, [r7, #23]
 80089f2:	68ba      	ldr	r2, [r7, #8]
 80089f4:	4413      	add	r3, r2
 80089f6:	2203      	movs	r2, #3
 80089f8:	701a      	strb	r2, [r3, #0]
  idx++;
 80089fa:	7dfb      	ldrb	r3, [r7, #23]
 80089fc:	3301      	adds	r3, #1
 80089fe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008a00:	e013      	b.n	8008a2a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008a02:	7dfb      	ldrb	r3, [r7, #23]
 8008a04:	68ba      	ldr	r2, [r7, #8]
 8008a06:	4413      	add	r3, r2
 8008a08:	693a      	ldr	r2, [r7, #16]
 8008a0a:	7812      	ldrb	r2, [r2, #0]
 8008a0c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	3301      	adds	r3, #1
 8008a12:	613b      	str	r3, [r7, #16]
    idx++;
 8008a14:	7dfb      	ldrb	r3, [r7, #23]
 8008a16:	3301      	adds	r3, #1
 8008a18:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008a1a:	7dfb      	ldrb	r3, [r7, #23]
 8008a1c:	68ba      	ldr	r2, [r7, #8]
 8008a1e:	4413      	add	r3, r2
 8008a20:	2200      	movs	r2, #0
 8008a22:	701a      	strb	r2, [r3, #0]
    idx++;
 8008a24:	7dfb      	ldrb	r3, [r7, #23]
 8008a26:	3301      	adds	r3, #1
 8008a28:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d1e7      	bne.n	8008a02 <USBD_GetString+0x6a>
 8008a32:	e000      	b.n	8008a36 <USBD_GetString+0x9e>
    return;
 8008a34:	bf00      	nop
  }
}
 8008a36:	3718      	adds	r7, #24
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}

08008a3c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b085      	sub	sp, #20
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008a44:	2300      	movs	r3, #0
 8008a46:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008a4c:	e005      	b.n	8008a5a <USBD_GetLen+0x1e>
  {
    len++;
 8008a4e:	7bfb      	ldrb	r3, [r7, #15]
 8008a50:	3301      	adds	r3, #1
 8008a52:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	3301      	adds	r3, #1
 8008a58:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d1f5      	bne.n	8008a4e <USBD_GetLen+0x12>
  }

  return len;
 8008a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3714      	adds	r7, #20
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6e:	4770      	bx	lr

08008a70 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b084      	sub	sp, #16
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2202      	movs	r2, #2
 8008a80:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	687a      	ldr	r2, [r7, #4]
 8008a8e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	68ba      	ldr	r2, [r7, #8]
 8008a94:	2100      	movs	r1, #0
 8008a96:	68f8      	ldr	r0, [r7, #12]
 8008a98:	f000 fce1 	bl	800945e <USBD_LL_Transmit>

  return USBD_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3710      	adds	r7, #16
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}

08008aa6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008aa6:	b580      	push	{r7, lr}
 8008aa8:	b084      	sub	sp, #16
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	60f8      	str	r0, [r7, #12]
 8008aae:	60b9      	str	r1, [r7, #8]
 8008ab0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	68ba      	ldr	r2, [r7, #8]
 8008ab6:	2100      	movs	r1, #0
 8008ab8:	68f8      	ldr	r0, [r7, #12]
 8008aba:	f000 fcd0 	bl	800945e <USBD_LL_Transmit>

  return USBD_OK;
 8008abe:	2300      	movs	r3, #0
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3710      	adds	r7, #16
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}

08008ac8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b084      	sub	sp, #16
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	60f8      	str	r0, [r7, #12]
 8008ad0:	60b9      	str	r1, [r7, #8]
 8008ad2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2203      	movs	r2, #3
 8008ad8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	68ba      	ldr	r2, [r7, #8]
 8008af0:	2100      	movs	r1, #0
 8008af2:	68f8      	ldr	r0, [r7, #12]
 8008af4:	f000 fcd4 	bl	80094a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3710      	adds	r7, #16
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}

08008b02 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008b02:	b580      	push	{r7, lr}
 8008b04:	b084      	sub	sp, #16
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	60f8      	str	r0, [r7, #12]
 8008b0a:	60b9      	str	r1, [r7, #8]
 8008b0c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	68ba      	ldr	r2, [r7, #8]
 8008b12:	2100      	movs	r1, #0
 8008b14:	68f8      	ldr	r0, [r7, #12]
 8008b16:	f000 fcc3 	bl	80094a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008b1a:	2300      	movs	r3, #0
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3710      	adds	r7, #16
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}

08008b24 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b082      	sub	sp, #8
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2204      	movs	r2, #4
 8008b30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008b34:	2300      	movs	r3, #0
 8008b36:	2200      	movs	r2, #0
 8008b38:	2100      	movs	r1, #0
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 fc8f 	bl	800945e <USBD_LL_Transmit>

  return USBD_OK;
 8008b40:	2300      	movs	r3, #0
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3708      	adds	r7, #8
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}

08008b4a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008b4a:	b580      	push	{r7, lr}
 8008b4c:	b082      	sub	sp, #8
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2205      	movs	r2, #5
 8008b56:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	2100      	movs	r1, #0
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 fc9d 	bl	80094a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008b66:	2300      	movs	r3, #0
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3708      	adds	r7, #8
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}

08008b70 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008b74:	2200      	movs	r2, #0
 8008b76:	4912      	ldr	r1, [pc, #72]	@ (8008bc0 <MX_USB_DEVICE_Init+0x50>)
 8008b78:	4812      	ldr	r0, [pc, #72]	@ (8008bc4 <MX_USB_DEVICE_Init+0x54>)
 8008b7a:	f7fe fcf7 	bl	800756c <USBD_Init>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d001      	beq.n	8008b88 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008b84:	f7f7 ff78 	bl	8000a78 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008b88:	490f      	ldr	r1, [pc, #60]	@ (8008bc8 <MX_USB_DEVICE_Init+0x58>)
 8008b8a:	480e      	ldr	r0, [pc, #56]	@ (8008bc4 <MX_USB_DEVICE_Init+0x54>)
 8008b8c:	f7fe fd1e 	bl	80075cc <USBD_RegisterClass>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d001      	beq.n	8008b9a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008b96:	f7f7 ff6f 	bl	8000a78 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008b9a:	490c      	ldr	r1, [pc, #48]	@ (8008bcc <MX_USB_DEVICE_Init+0x5c>)
 8008b9c:	4809      	ldr	r0, [pc, #36]	@ (8008bc4 <MX_USB_DEVICE_Init+0x54>)
 8008b9e:	f7fe fc15 	bl	80073cc <USBD_CDC_RegisterInterface>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d001      	beq.n	8008bac <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008ba8:	f7f7 ff66 	bl	8000a78 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008bac:	4805      	ldr	r0, [pc, #20]	@ (8008bc4 <MX_USB_DEVICE_Init+0x54>)
 8008bae:	f7fe fd43 	bl	8007638 <USBD_Start>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d001      	beq.n	8008bbc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008bb8:	f7f7 ff5e 	bl	8000a78 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008bbc:	bf00      	nop
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	200000ac 	.word	0x200000ac
 8008bc4:	200002e8 	.word	0x200002e8
 8008bc8:	20000018 	.word	0x20000018
 8008bcc:	20000098 	.word	0x20000098

08008bd0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	4905      	ldr	r1, [pc, #20]	@ (8008bec <CDC_Init_FS+0x1c>)
 8008bd8:	4805      	ldr	r0, [pc, #20]	@ (8008bf0 <CDC_Init_FS+0x20>)
 8008bda:	f7fe fc11 	bl	8007400 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008bde:	4905      	ldr	r1, [pc, #20]	@ (8008bf4 <CDC_Init_FS+0x24>)
 8008be0:	4803      	ldr	r0, [pc, #12]	@ (8008bf0 <CDC_Init_FS+0x20>)
 8008be2:	f7fe fc2f 	bl	8007444 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008be6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	bd80      	pop	{r7, pc}
 8008bec:	20000dc4 	.word	0x20000dc4
 8008bf0:	200002e8 	.word	0x200002e8
 8008bf4:	200005c4 	.word	0x200005c4

08008bf8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008bfc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr

08008c08 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b083      	sub	sp, #12
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	4603      	mov	r3, r0
 8008c10:	6039      	str	r1, [r7, #0]
 8008c12:	71fb      	strb	r3, [r7, #7]
 8008c14:	4613      	mov	r3, r2
 8008c16:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008c18:	79fb      	ldrb	r3, [r7, #7]
 8008c1a:	2b23      	cmp	r3, #35	@ 0x23
 8008c1c:	d84a      	bhi.n	8008cb4 <CDC_Control_FS+0xac>
 8008c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8008c24 <CDC_Control_FS+0x1c>)
 8008c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c24:	08008cb5 	.word	0x08008cb5
 8008c28:	08008cb5 	.word	0x08008cb5
 8008c2c:	08008cb5 	.word	0x08008cb5
 8008c30:	08008cb5 	.word	0x08008cb5
 8008c34:	08008cb5 	.word	0x08008cb5
 8008c38:	08008cb5 	.word	0x08008cb5
 8008c3c:	08008cb5 	.word	0x08008cb5
 8008c40:	08008cb5 	.word	0x08008cb5
 8008c44:	08008cb5 	.word	0x08008cb5
 8008c48:	08008cb5 	.word	0x08008cb5
 8008c4c:	08008cb5 	.word	0x08008cb5
 8008c50:	08008cb5 	.word	0x08008cb5
 8008c54:	08008cb5 	.word	0x08008cb5
 8008c58:	08008cb5 	.word	0x08008cb5
 8008c5c:	08008cb5 	.word	0x08008cb5
 8008c60:	08008cb5 	.word	0x08008cb5
 8008c64:	08008cb5 	.word	0x08008cb5
 8008c68:	08008cb5 	.word	0x08008cb5
 8008c6c:	08008cb5 	.word	0x08008cb5
 8008c70:	08008cb5 	.word	0x08008cb5
 8008c74:	08008cb5 	.word	0x08008cb5
 8008c78:	08008cb5 	.word	0x08008cb5
 8008c7c:	08008cb5 	.word	0x08008cb5
 8008c80:	08008cb5 	.word	0x08008cb5
 8008c84:	08008cb5 	.word	0x08008cb5
 8008c88:	08008cb5 	.word	0x08008cb5
 8008c8c:	08008cb5 	.word	0x08008cb5
 8008c90:	08008cb5 	.word	0x08008cb5
 8008c94:	08008cb5 	.word	0x08008cb5
 8008c98:	08008cb5 	.word	0x08008cb5
 8008c9c:	08008cb5 	.word	0x08008cb5
 8008ca0:	08008cb5 	.word	0x08008cb5
 8008ca4:	08008cb5 	.word	0x08008cb5
 8008ca8:	08008cb5 	.word	0x08008cb5
 8008cac:	08008cb5 	.word	0x08008cb5
 8008cb0:	08008cb5 	.word	0x08008cb5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008cb4:	bf00      	nop
  }

  return (USBD_OK);
 8008cb6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	370c      	adds	r7, #12
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b082      	sub	sp, #8
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008cce:	6879      	ldr	r1, [r7, #4]
 8008cd0:	4805      	ldr	r0, [pc, #20]	@ (8008ce8 <CDC_Receive_FS+0x24>)
 8008cd2:	f7fe fbb7 	bl	8007444 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008cd6:	4804      	ldr	r0, [pc, #16]	@ (8008ce8 <CDC_Receive_FS+0x24>)
 8008cd8:	f7fe fc12 	bl	8007500 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008cdc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3708      	adds	r7, #8
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}
 8008ce6:	bf00      	nop
 8008ce8:	200002e8 	.word	0x200002e8

08008cec <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b084      	sub	sp, #16
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8008d34 <CDC_Transmit_FS+0x48>)
 8008cfe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008d02:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d001      	beq.n	8008d12 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008d0e:	2301      	movs	r3, #1
 8008d10:	e00b      	b.n	8008d2a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008d12:	887b      	ldrh	r3, [r7, #2]
 8008d14:	461a      	mov	r2, r3
 8008d16:	6879      	ldr	r1, [r7, #4]
 8008d18:	4806      	ldr	r0, [pc, #24]	@ (8008d34 <CDC_Transmit_FS+0x48>)
 8008d1a:	f7fe fb71 	bl	8007400 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008d1e:	4805      	ldr	r0, [pc, #20]	@ (8008d34 <CDC_Transmit_FS+0x48>)
 8008d20:	f7fe fbae 	bl	8007480 <USBD_CDC_TransmitPacket>
 8008d24:	4603      	mov	r3, r0
 8008d26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	200002e8 	.word	0x200002e8

08008d38 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b087      	sub	sp, #28
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	60f8      	str	r0, [r7, #12]
 8008d40:	60b9      	str	r1, [r7, #8]
 8008d42:	4613      	mov	r3, r2
 8008d44:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008d46:	2300      	movs	r3, #0
 8008d48:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008d4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	371c      	adds	r7, #28
 8008d52:	46bd      	mov	sp, r7
 8008d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d58:	4770      	bx	lr
	...

08008d5c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b083      	sub	sp, #12
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	4603      	mov	r3, r0
 8008d64:	6039      	str	r1, [r7, #0]
 8008d66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	2212      	movs	r2, #18
 8008d6c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008d6e:	4b03      	ldr	r3, [pc, #12]	@ (8008d7c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	370c      	adds	r7, #12
 8008d74:	46bd      	mov	sp, r7
 8008d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7a:	4770      	bx	lr
 8008d7c:	200000c8 	.word	0x200000c8

08008d80 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b083      	sub	sp, #12
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	4603      	mov	r3, r0
 8008d88:	6039      	str	r1, [r7, #0]
 8008d8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	2204      	movs	r2, #4
 8008d90:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008d92:	4b03      	ldr	r3, [pc, #12]	@ (8008da0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	370c      	adds	r7, #12
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr
 8008da0:	200000dc 	.word	0x200000dc

08008da4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	4603      	mov	r3, r0
 8008dac:	6039      	str	r1, [r7, #0]
 8008dae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008db0:	79fb      	ldrb	r3, [r7, #7]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d105      	bne.n	8008dc2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008db6:	683a      	ldr	r2, [r7, #0]
 8008db8:	4907      	ldr	r1, [pc, #28]	@ (8008dd8 <USBD_FS_ProductStrDescriptor+0x34>)
 8008dba:	4808      	ldr	r0, [pc, #32]	@ (8008ddc <USBD_FS_ProductStrDescriptor+0x38>)
 8008dbc:	f7ff fdec 	bl	8008998 <USBD_GetString>
 8008dc0:	e004      	b.n	8008dcc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008dc2:	683a      	ldr	r2, [r7, #0]
 8008dc4:	4904      	ldr	r1, [pc, #16]	@ (8008dd8 <USBD_FS_ProductStrDescriptor+0x34>)
 8008dc6:	4805      	ldr	r0, [pc, #20]	@ (8008ddc <USBD_FS_ProductStrDescriptor+0x38>)
 8008dc8:	f7ff fde6 	bl	8008998 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008dcc:	4b02      	ldr	r3, [pc, #8]	@ (8008dd8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3708      	adds	r7, #8
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}
 8008dd6:	bf00      	nop
 8008dd8:	200015c4 	.word	0x200015c4
 8008ddc:	08009f94 	.word	0x08009f94

08008de0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b082      	sub	sp, #8
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	4603      	mov	r3, r0
 8008de8:	6039      	str	r1, [r7, #0]
 8008dea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008dec:	683a      	ldr	r2, [r7, #0]
 8008dee:	4904      	ldr	r1, [pc, #16]	@ (8008e00 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008df0:	4804      	ldr	r0, [pc, #16]	@ (8008e04 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008df2:	f7ff fdd1 	bl	8008998 <USBD_GetString>
  return USBD_StrDesc;
 8008df6:	4b02      	ldr	r3, [pc, #8]	@ (8008e00 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3708      	adds	r7, #8
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}
 8008e00:	200015c4 	.word	0x200015c4
 8008e04:	08009fac 	.word	0x08009fac

08008e08 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	4603      	mov	r3, r0
 8008e10:	6039      	str	r1, [r7, #0]
 8008e12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	221a      	movs	r2, #26
 8008e18:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008e1a:	f000 f843 	bl	8008ea4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008e1e:	4b02      	ldr	r3, [pc, #8]	@ (8008e28 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	3708      	adds	r7, #8
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}
 8008e28:	200000e0 	.word	0x200000e0

08008e2c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b082      	sub	sp, #8
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	4603      	mov	r3, r0
 8008e34:	6039      	str	r1, [r7, #0]
 8008e36:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008e38:	79fb      	ldrb	r3, [r7, #7]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d105      	bne.n	8008e4a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008e3e:	683a      	ldr	r2, [r7, #0]
 8008e40:	4907      	ldr	r1, [pc, #28]	@ (8008e60 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008e42:	4808      	ldr	r0, [pc, #32]	@ (8008e64 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008e44:	f7ff fda8 	bl	8008998 <USBD_GetString>
 8008e48:	e004      	b.n	8008e54 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008e4a:	683a      	ldr	r2, [r7, #0]
 8008e4c:	4904      	ldr	r1, [pc, #16]	@ (8008e60 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008e4e:	4805      	ldr	r0, [pc, #20]	@ (8008e64 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008e50:	f7ff fda2 	bl	8008998 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008e54:	4b02      	ldr	r3, [pc, #8]	@ (8008e60 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3708      	adds	r7, #8
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	200015c4 	.word	0x200015c4
 8008e64:	08009fc0 	.word	0x08009fc0

08008e68 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b082      	sub	sp, #8
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	4603      	mov	r3, r0
 8008e70:	6039      	str	r1, [r7, #0]
 8008e72:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008e74:	79fb      	ldrb	r3, [r7, #7]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d105      	bne.n	8008e86 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008e7a:	683a      	ldr	r2, [r7, #0]
 8008e7c:	4907      	ldr	r1, [pc, #28]	@ (8008e9c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008e7e:	4808      	ldr	r0, [pc, #32]	@ (8008ea0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008e80:	f7ff fd8a 	bl	8008998 <USBD_GetString>
 8008e84:	e004      	b.n	8008e90 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008e86:	683a      	ldr	r2, [r7, #0]
 8008e88:	4904      	ldr	r1, [pc, #16]	@ (8008e9c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008e8a:	4805      	ldr	r0, [pc, #20]	@ (8008ea0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008e8c:	f7ff fd84 	bl	8008998 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008e90:	4b02      	ldr	r3, [pc, #8]	@ (8008e9c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3708      	adds	r7, #8
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
 8008e9a:	bf00      	nop
 8008e9c:	200015c4 	.word	0x200015c4
 8008ea0:	08009fcc 	.word	0x08009fcc

08008ea4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8008ee8 <Get_SerialNum+0x44>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8008eec <Get_SerialNum+0x48>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8008ef0 <Get_SerialNum+0x4c>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008ebc:	68fa      	ldr	r2, [r7, #12]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4413      	add	r3, r2
 8008ec2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d009      	beq.n	8008ede <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008eca:	2208      	movs	r2, #8
 8008ecc:	4909      	ldr	r1, [pc, #36]	@ (8008ef4 <Get_SerialNum+0x50>)
 8008ece:	68f8      	ldr	r0, [r7, #12]
 8008ed0:	f000 f814 	bl	8008efc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008ed4:	2204      	movs	r2, #4
 8008ed6:	4908      	ldr	r1, [pc, #32]	@ (8008ef8 <Get_SerialNum+0x54>)
 8008ed8:	68b8      	ldr	r0, [r7, #8]
 8008eda:	f000 f80f 	bl	8008efc <IntToUnicode>
  }
}
 8008ede:	bf00      	nop
 8008ee0:	3710      	adds	r7, #16
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	bf00      	nop
 8008ee8:	1fff7a10 	.word	0x1fff7a10
 8008eec:	1fff7a14 	.word	0x1fff7a14
 8008ef0:	1fff7a18 	.word	0x1fff7a18
 8008ef4:	200000e2 	.word	0x200000e2
 8008ef8:	200000f2 	.word	0x200000f2

08008efc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b087      	sub	sp, #28
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	4613      	mov	r3, r2
 8008f08:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008f0e:	2300      	movs	r3, #0
 8008f10:	75fb      	strb	r3, [r7, #23]
 8008f12:	e027      	b.n	8008f64 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	0f1b      	lsrs	r3, r3, #28
 8008f18:	2b09      	cmp	r3, #9
 8008f1a:	d80b      	bhi.n	8008f34 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	0f1b      	lsrs	r3, r3, #28
 8008f20:	b2da      	uxtb	r2, r3
 8008f22:	7dfb      	ldrb	r3, [r7, #23]
 8008f24:	005b      	lsls	r3, r3, #1
 8008f26:	4619      	mov	r1, r3
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	440b      	add	r3, r1
 8008f2c:	3230      	adds	r2, #48	@ 0x30
 8008f2e:	b2d2      	uxtb	r2, r2
 8008f30:	701a      	strb	r2, [r3, #0]
 8008f32:	e00a      	b.n	8008f4a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	0f1b      	lsrs	r3, r3, #28
 8008f38:	b2da      	uxtb	r2, r3
 8008f3a:	7dfb      	ldrb	r3, [r7, #23]
 8008f3c:	005b      	lsls	r3, r3, #1
 8008f3e:	4619      	mov	r1, r3
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	440b      	add	r3, r1
 8008f44:	3237      	adds	r2, #55	@ 0x37
 8008f46:	b2d2      	uxtb	r2, r2
 8008f48:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	011b      	lsls	r3, r3, #4
 8008f4e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008f50:	7dfb      	ldrb	r3, [r7, #23]
 8008f52:	005b      	lsls	r3, r3, #1
 8008f54:	3301      	adds	r3, #1
 8008f56:	68ba      	ldr	r2, [r7, #8]
 8008f58:	4413      	add	r3, r2
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008f5e:	7dfb      	ldrb	r3, [r7, #23]
 8008f60:	3301      	adds	r3, #1
 8008f62:	75fb      	strb	r3, [r7, #23]
 8008f64:	7dfa      	ldrb	r2, [r7, #23]
 8008f66:	79fb      	ldrb	r3, [r7, #7]
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d3d3      	bcc.n	8008f14 <IntToUnicode+0x18>
  }
}
 8008f6c:	bf00      	nop
 8008f6e:	bf00      	nop
 8008f70:	371c      	adds	r7, #28
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
	...

08008f7c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b08a      	sub	sp, #40	@ 0x28
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008f84:	f107 0314 	add.w	r3, r7, #20
 8008f88:	2200      	movs	r2, #0
 8008f8a:	601a      	str	r2, [r3, #0]
 8008f8c:	605a      	str	r2, [r3, #4]
 8008f8e:	609a      	str	r2, [r3, #8]
 8008f90:	60da      	str	r2, [r3, #12]
 8008f92:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f9c:	d13a      	bne.n	8009014 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	613b      	str	r3, [r7, #16]
 8008fa2:	4b1e      	ldr	r3, [pc, #120]	@ (800901c <HAL_PCD_MspInit+0xa0>)
 8008fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fa6:	4a1d      	ldr	r2, [pc, #116]	@ (800901c <HAL_PCD_MspInit+0xa0>)
 8008fa8:	f043 0301 	orr.w	r3, r3, #1
 8008fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8008fae:	4b1b      	ldr	r3, [pc, #108]	@ (800901c <HAL_PCD_MspInit+0xa0>)
 8008fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fb2:	f003 0301 	and.w	r3, r3, #1
 8008fb6:	613b      	str	r3, [r7, #16]
 8008fb8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008fba:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008fbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008fc0:	2302      	movs	r3, #2
 8008fc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008fc8:	2303      	movs	r3, #3
 8008fca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008fcc:	230a      	movs	r3, #10
 8008fce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008fd0:	f107 0314 	add.w	r3, r7, #20
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	4812      	ldr	r0, [pc, #72]	@ (8009020 <HAL_PCD_MspInit+0xa4>)
 8008fd8:	f7f8 fcf2 	bl	80019c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800901c <HAL_PCD_MspInit+0xa0>)
 8008fde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fe0:	4a0e      	ldr	r2, [pc, #56]	@ (800901c <HAL_PCD_MspInit+0xa0>)
 8008fe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fe6:	6353      	str	r3, [r2, #52]	@ 0x34
 8008fe8:	2300      	movs	r3, #0
 8008fea:	60fb      	str	r3, [r7, #12]
 8008fec:	4b0b      	ldr	r3, [pc, #44]	@ (800901c <HAL_PCD_MspInit+0xa0>)
 8008fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800901c <HAL_PCD_MspInit+0xa0>)
 8008ff2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008ff6:	6453      	str	r3, [r2, #68]	@ 0x44
 8008ff8:	4b08      	ldr	r3, [pc, #32]	@ (800901c <HAL_PCD_MspInit+0xa0>)
 8008ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ffc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009000:	60fb      	str	r3, [r7, #12]
 8009002:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009004:	2200      	movs	r2, #0
 8009006:	2100      	movs	r1, #0
 8009008:	2043      	movs	r0, #67	@ 0x43
 800900a:	f7f8 fc10 	bl	800182e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800900e:	2043      	movs	r0, #67	@ 0x43
 8009010:	f7f8 fc29 	bl	8001866 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009014:	bf00      	nop
 8009016:	3728      	adds	r7, #40	@ 0x28
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}
 800901c:	40023800 	.word	0x40023800
 8009020:	40020000 	.word	0x40020000

08009024 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b082      	sub	sp, #8
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009038:	4619      	mov	r1, r3
 800903a:	4610      	mov	r0, r2
 800903c:	f7fe fb49 	bl	80076d2 <USBD_LL_SetupStage>
}
 8009040:	bf00      	nop
 8009042:	3708      	adds	r7, #8
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
 8009050:	460b      	mov	r3, r1
 8009052:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800905a:	78fa      	ldrb	r2, [r7, #3]
 800905c:	6879      	ldr	r1, [r7, #4]
 800905e:	4613      	mov	r3, r2
 8009060:	00db      	lsls	r3, r3, #3
 8009062:	4413      	add	r3, r2
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	440b      	add	r3, r1
 8009068:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800906c:	681a      	ldr	r2, [r3, #0]
 800906e:	78fb      	ldrb	r3, [r7, #3]
 8009070:	4619      	mov	r1, r3
 8009072:	f7fe fb83 	bl	800777c <USBD_LL_DataOutStage>
}
 8009076:	bf00      	nop
 8009078:	3708      	adds	r7, #8
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b082      	sub	sp, #8
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
 8009086:	460b      	mov	r3, r1
 8009088:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009090:	78fa      	ldrb	r2, [r7, #3]
 8009092:	6879      	ldr	r1, [r7, #4]
 8009094:	4613      	mov	r3, r2
 8009096:	00db      	lsls	r3, r3, #3
 8009098:	4413      	add	r3, r2
 800909a:	009b      	lsls	r3, r3, #2
 800909c:	440b      	add	r3, r1
 800909e:	3320      	adds	r3, #32
 80090a0:	681a      	ldr	r2, [r3, #0]
 80090a2:	78fb      	ldrb	r3, [r7, #3]
 80090a4:	4619      	mov	r1, r3
 80090a6:	f7fe fc1c 	bl	80078e2 <USBD_LL_DataInStage>
}
 80090aa:	bf00      	nop
 80090ac:	3708      	adds	r7, #8
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}

080090b2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090b2:	b580      	push	{r7, lr}
 80090b4:	b082      	sub	sp, #8
 80090b6:	af00      	add	r7, sp, #0
 80090b8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80090c0:	4618      	mov	r0, r3
 80090c2:	f7fe fd56 	bl	8007b72 <USBD_LL_SOF>
}
 80090c6:	bf00      	nop
 80090c8:	3708      	adds	r7, #8
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}

080090ce <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090ce:	b580      	push	{r7, lr}
 80090d0:	b084      	sub	sp, #16
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80090d6:	2301      	movs	r3, #1
 80090d8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	79db      	ldrb	r3, [r3, #7]
 80090de:	2b02      	cmp	r3, #2
 80090e0:	d001      	beq.n	80090e6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80090e2:	f7f7 fcc9 	bl	8000a78 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80090ec:	7bfa      	ldrb	r2, [r7, #15]
 80090ee:	4611      	mov	r1, r2
 80090f0:	4618      	mov	r0, r3
 80090f2:	f7fe fcfa 	bl	8007aea <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80090fc:	4618      	mov	r0, r3
 80090fe:	f7fe fca2 	bl	8007a46 <USBD_LL_Reset>
}
 8009102:	bf00      	nop
 8009104:	3710      	adds	r7, #16
 8009106:	46bd      	mov	sp, r7
 8009108:	bd80      	pop	{r7, pc}
	...

0800910c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800911a:	4618      	mov	r0, r3
 800911c:	f7fe fcf5 	bl	8007b0a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	687a      	ldr	r2, [r7, #4]
 800912c:	6812      	ldr	r2, [r2, #0]
 800912e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009132:	f043 0301 	orr.w	r3, r3, #1
 8009136:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	7adb      	ldrb	r3, [r3, #11]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d005      	beq.n	800914c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009140:	4b04      	ldr	r3, [pc, #16]	@ (8009154 <HAL_PCD_SuspendCallback+0x48>)
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	4a03      	ldr	r2, [pc, #12]	@ (8009154 <HAL_PCD_SuspendCallback+0x48>)
 8009146:	f043 0306 	orr.w	r3, r3, #6
 800914a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800914c:	bf00      	nop
 800914e:	3708      	adds	r7, #8
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}
 8009154:	e000ed00 	.word	0xe000ed00

08009158 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009166:	4618      	mov	r0, r3
 8009168:	f7fe fceb 	bl	8007b42 <USBD_LL_Resume>
}
 800916c:	bf00      	nop
 800916e:	3708      	adds	r7, #8
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}

08009174 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b082      	sub	sp, #8
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	460b      	mov	r3, r1
 800917e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009186:	78fa      	ldrb	r2, [r7, #3]
 8009188:	4611      	mov	r1, r2
 800918a:	4618      	mov	r0, r3
 800918c:	f7fe fd43 	bl	8007c16 <USBD_LL_IsoOUTIncomplete>
}
 8009190:	bf00      	nop
 8009192:	3708      	adds	r7, #8
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	460b      	mov	r3, r1
 80091a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80091aa:	78fa      	ldrb	r2, [r7, #3]
 80091ac:	4611      	mov	r1, r2
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7fe fcff 	bl	8007bb2 <USBD_LL_IsoINIncomplete>
}
 80091b4:	bf00      	nop
 80091b6:	3708      	adds	r7, #8
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}

080091bc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80091ca:	4618      	mov	r0, r3
 80091cc:	f7fe fd55 	bl	8007c7a <USBD_LL_DevConnected>
}
 80091d0:	bf00      	nop
 80091d2:	3708      	adds	r7, #8
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80091e6:	4618      	mov	r0, r3
 80091e8:	f7fe fd52 	bl	8007c90 <USBD_LL_DevDisconnected>
}
 80091ec:	bf00      	nop
 80091ee:	3708      	adds	r7, #8
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b082      	sub	sp, #8
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d13c      	bne.n	800927e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009204:	4a20      	ldr	r2, [pc, #128]	@ (8009288 <USBD_LL_Init+0x94>)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	4a1e      	ldr	r2, [pc, #120]	@ (8009288 <USBD_LL_Init+0x94>)
 8009210:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009214:	4b1c      	ldr	r3, [pc, #112]	@ (8009288 <USBD_LL_Init+0x94>)
 8009216:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800921a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800921c:	4b1a      	ldr	r3, [pc, #104]	@ (8009288 <USBD_LL_Init+0x94>)
 800921e:	2204      	movs	r2, #4
 8009220:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009222:	4b19      	ldr	r3, [pc, #100]	@ (8009288 <USBD_LL_Init+0x94>)
 8009224:	2202      	movs	r2, #2
 8009226:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009228:	4b17      	ldr	r3, [pc, #92]	@ (8009288 <USBD_LL_Init+0x94>)
 800922a:	2200      	movs	r2, #0
 800922c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800922e:	4b16      	ldr	r3, [pc, #88]	@ (8009288 <USBD_LL_Init+0x94>)
 8009230:	2202      	movs	r2, #2
 8009232:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009234:	4b14      	ldr	r3, [pc, #80]	@ (8009288 <USBD_LL_Init+0x94>)
 8009236:	2200      	movs	r2, #0
 8009238:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800923a:	4b13      	ldr	r3, [pc, #76]	@ (8009288 <USBD_LL_Init+0x94>)
 800923c:	2200      	movs	r2, #0
 800923e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009240:	4b11      	ldr	r3, [pc, #68]	@ (8009288 <USBD_LL_Init+0x94>)
 8009242:	2200      	movs	r2, #0
 8009244:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009246:	4b10      	ldr	r3, [pc, #64]	@ (8009288 <USBD_LL_Init+0x94>)
 8009248:	2200      	movs	r2, #0
 800924a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800924c:	4b0e      	ldr	r3, [pc, #56]	@ (8009288 <USBD_LL_Init+0x94>)
 800924e:	2200      	movs	r2, #0
 8009250:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009252:	480d      	ldr	r0, [pc, #52]	@ (8009288 <USBD_LL_Init+0x94>)
 8009254:	f7f8 fd82 	bl	8001d5c <HAL_PCD_Init>
 8009258:	4603      	mov	r3, r0
 800925a:	2b00      	cmp	r3, #0
 800925c:	d001      	beq.n	8009262 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800925e:	f7f7 fc0b 	bl	8000a78 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009262:	2180      	movs	r1, #128	@ 0x80
 8009264:	4808      	ldr	r0, [pc, #32]	@ (8009288 <USBD_LL_Init+0x94>)
 8009266:	f7f9 ffae 	bl	80031c6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800926a:	2240      	movs	r2, #64	@ 0x40
 800926c:	2100      	movs	r1, #0
 800926e:	4806      	ldr	r0, [pc, #24]	@ (8009288 <USBD_LL_Init+0x94>)
 8009270:	f7f9 ff62 	bl	8003138 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009274:	2280      	movs	r2, #128	@ 0x80
 8009276:	2101      	movs	r1, #1
 8009278:	4803      	ldr	r0, [pc, #12]	@ (8009288 <USBD_LL_Init+0x94>)
 800927a:	f7f9 ff5d 	bl	8003138 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800927e:	2300      	movs	r3, #0
}
 8009280:	4618      	mov	r0, r3
 8009282:	3708      	adds	r7, #8
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}
 8009288:	200017c4 	.word	0x200017c4

0800928c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b084      	sub	sp, #16
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009294:	2300      	movs	r3, #0
 8009296:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009298:	2300      	movs	r3, #0
 800929a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7f8 fe69 	bl	8001f7a <HAL_PCD_Start>
 80092a8:	4603      	mov	r3, r0
 80092aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80092ac:	7bfb      	ldrb	r3, [r7, #15]
 80092ae:	4618      	mov	r0, r3
 80092b0:	f000 f942 	bl	8009538 <USBD_Get_USB_Status>
 80092b4:	4603      	mov	r3, r0
 80092b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80092b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3710      	adds	r7, #16
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}

080092c2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80092c2:	b580      	push	{r7, lr}
 80092c4:	b084      	sub	sp, #16
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	6078      	str	r0, [r7, #4]
 80092ca:	4608      	mov	r0, r1
 80092cc:	4611      	mov	r1, r2
 80092ce:	461a      	mov	r2, r3
 80092d0:	4603      	mov	r3, r0
 80092d2:	70fb      	strb	r3, [r7, #3]
 80092d4:	460b      	mov	r3, r1
 80092d6:	70bb      	strb	r3, [r7, #2]
 80092d8:	4613      	mov	r3, r2
 80092da:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80092dc:	2300      	movs	r3, #0
 80092de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092e0:	2300      	movs	r3, #0
 80092e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80092ea:	78bb      	ldrb	r3, [r7, #2]
 80092ec:	883a      	ldrh	r2, [r7, #0]
 80092ee:	78f9      	ldrb	r1, [r7, #3]
 80092f0:	f7f9 fb3d 	bl	800296e <HAL_PCD_EP_Open>
 80092f4:	4603      	mov	r3, r0
 80092f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80092f8:	7bfb      	ldrb	r3, [r7, #15]
 80092fa:	4618      	mov	r0, r3
 80092fc:	f000 f91c 	bl	8009538 <USBD_Get_USB_Status>
 8009300:	4603      	mov	r3, r0
 8009302:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009304:	7bbb      	ldrb	r3, [r7, #14]
}
 8009306:	4618      	mov	r0, r3
 8009308:	3710      	adds	r7, #16
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}

0800930e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800930e:	b580      	push	{r7, lr}
 8009310:	b084      	sub	sp, #16
 8009312:	af00      	add	r7, sp, #0
 8009314:	6078      	str	r0, [r7, #4]
 8009316:	460b      	mov	r3, r1
 8009318:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800931a:	2300      	movs	r3, #0
 800931c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800931e:	2300      	movs	r3, #0
 8009320:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009328:	78fa      	ldrb	r2, [r7, #3]
 800932a:	4611      	mov	r1, r2
 800932c:	4618      	mov	r0, r3
 800932e:	f7f9 fb88 	bl	8002a42 <HAL_PCD_EP_Close>
 8009332:	4603      	mov	r3, r0
 8009334:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009336:	7bfb      	ldrb	r3, [r7, #15]
 8009338:	4618      	mov	r0, r3
 800933a:	f000 f8fd 	bl	8009538 <USBD_Get_USB_Status>
 800933e:	4603      	mov	r3, r0
 8009340:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009342:	7bbb      	ldrb	r3, [r7, #14]
}
 8009344:	4618      	mov	r0, r3
 8009346:	3710      	adds	r7, #16
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}

0800934c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b084      	sub	sp, #16
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
 8009354:	460b      	mov	r3, r1
 8009356:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009358:	2300      	movs	r3, #0
 800935a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800935c:	2300      	movs	r3, #0
 800935e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009366:	78fa      	ldrb	r2, [r7, #3]
 8009368:	4611      	mov	r1, r2
 800936a:	4618      	mov	r0, r3
 800936c:	f7f9 fc40 	bl	8002bf0 <HAL_PCD_EP_SetStall>
 8009370:	4603      	mov	r3, r0
 8009372:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009374:	7bfb      	ldrb	r3, [r7, #15]
 8009376:	4618      	mov	r0, r3
 8009378:	f000 f8de 	bl	8009538 <USBD_Get_USB_Status>
 800937c:	4603      	mov	r3, r0
 800937e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009380:	7bbb      	ldrb	r3, [r7, #14]
}
 8009382:	4618      	mov	r0, r3
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}

0800938a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800938a:	b580      	push	{r7, lr}
 800938c:	b084      	sub	sp, #16
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
 8009392:	460b      	mov	r3, r1
 8009394:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009396:	2300      	movs	r3, #0
 8009398:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800939a:	2300      	movs	r3, #0
 800939c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80093a4:	78fa      	ldrb	r2, [r7, #3]
 80093a6:	4611      	mov	r1, r2
 80093a8:	4618      	mov	r0, r3
 80093aa:	f7f9 fc84 	bl	8002cb6 <HAL_PCD_EP_ClrStall>
 80093ae:	4603      	mov	r3, r0
 80093b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093b2:	7bfb      	ldrb	r3, [r7, #15]
 80093b4:	4618      	mov	r0, r3
 80093b6:	f000 f8bf 	bl	8009538 <USBD_Get_USB_Status>
 80093ba:	4603      	mov	r3, r0
 80093bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80093be:	7bbb      	ldrb	r3, [r7, #14]
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3710      	adds	r7, #16
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}

080093c8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80093c8:	b480      	push	{r7}
 80093ca:	b085      	sub	sp, #20
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
 80093d0:	460b      	mov	r3, r1
 80093d2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80093da:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80093dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	da0b      	bge.n	80093fc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80093e4:	78fb      	ldrb	r3, [r7, #3]
 80093e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80093ea:	68f9      	ldr	r1, [r7, #12]
 80093ec:	4613      	mov	r3, r2
 80093ee:	00db      	lsls	r3, r3, #3
 80093f0:	4413      	add	r3, r2
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	440b      	add	r3, r1
 80093f6:	3316      	adds	r3, #22
 80093f8:	781b      	ldrb	r3, [r3, #0]
 80093fa:	e00b      	b.n	8009414 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80093fc:	78fb      	ldrb	r3, [r7, #3]
 80093fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009402:	68f9      	ldr	r1, [r7, #12]
 8009404:	4613      	mov	r3, r2
 8009406:	00db      	lsls	r3, r3, #3
 8009408:	4413      	add	r3, r2
 800940a:	009b      	lsls	r3, r3, #2
 800940c:	440b      	add	r3, r1
 800940e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009412:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009414:	4618      	mov	r0, r3
 8009416:	3714      	adds	r7, #20
 8009418:	46bd      	mov	sp, r7
 800941a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941e:	4770      	bx	lr

08009420 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	460b      	mov	r3, r1
 800942a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800942c:	2300      	movs	r3, #0
 800942e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009430:	2300      	movs	r3, #0
 8009432:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800943a:	78fa      	ldrb	r2, [r7, #3]
 800943c:	4611      	mov	r1, r2
 800943e:	4618      	mov	r0, r3
 8009440:	f7f9 fa71 	bl	8002926 <HAL_PCD_SetAddress>
 8009444:	4603      	mov	r3, r0
 8009446:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009448:	7bfb      	ldrb	r3, [r7, #15]
 800944a:	4618      	mov	r0, r3
 800944c:	f000 f874 	bl	8009538 <USBD_Get_USB_Status>
 8009450:	4603      	mov	r3, r0
 8009452:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009454:	7bbb      	ldrb	r3, [r7, #14]
}
 8009456:	4618      	mov	r0, r3
 8009458:	3710      	adds	r7, #16
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800945e:	b580      	push	{r7, lr}
 8009460:	b086      	sub	sp, #24
 8009462:	af00      	add	r7, sp, #0
 8009464:	60f8      	str	r0, [r7, #12]
 8009466:	607a      	str	r2, [r7, #4]
 8009468:	603b      	str	r3, [r7, #0]
 800946a:	460b      	mov	r3, r1
 800946c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800946e:	2300      	movs	r3, #0
 8009470:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009472:	2300      	movs	r3, #0
 8009474:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800947c:	7af9      	ldrb	r1, [r7, #11]
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	687a      	ldr	r2, [r7, #4]
 8009482:	f7f9 fb7b 	bl	8002b7c <HAL_PCD_EP_Transmit>
 8009486:	4603      	mov	r3, r0
 8009488:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800948a:	7dfb      	ldrb	r3, [r7, #23]
 800948c:	4618      	mov	r0, r3
 800948e:	f000 f853 	bl	8009538 <USBD_Get_USB_Status>
 8009492:	4603      	mov	r3, r0
 8009494:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009496:	7dbb      	ldrb	r3, [r7, #22]
}
 8009498:	4618      	mov	r0, r3
 800949a:	3718      	adds	r7, #24
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b086      	sub	sp, #24
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	60f8      	str	r0, [r7, #12]
 80094a8:	607a      	str	r2, [r7, #4]
 80094aa:	603b      	str	r3, [r7, #0]
 80094ac:	460b      	mov	r3, r1
 80094ae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094b0:	2300      	movs	r3, #0
 80094b2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094b4:	2300      	movs	r3, #0
 80094b6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80094be:	7af9      	ldrb	r1, [r7, #11]
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	687a      	ldr	r2, [r7, #4]
 80094c4:	f7f9 fb07 	bl	8002ad6 <HAL_PCD_EP_Receive>
 80094c8:	4603      	mov	r3, r0
 80094ca:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094cc:	7dfb      	ldrb	r3, [r7, #23]
 80094ce:	4618      	mov	r0, r3
 80094d0:	f000 f832 	bl	8009538 <USBD_Get_USB_Status>
 80094d4:	4603      	mov	r3, r0
 80094d6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80094d8:	7dbb      	ldrb	r3, [r7, #22]
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3718      	adds	r7, #24
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}

080094e2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094e2:	b580      	push	{r7, lr}
 80094e4:	b082      	sub	sp, #8
 80094e6:	af00      	add	r7, sp, #0
 80094e8:	6078      	str	r0, [r7, #4]
 80094ea:	460b      	mov	r3, r1
 80094ec:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80094f4:	78fa      	ldrb	r2, [r7, #3]
 80094f6:	4611      	mov	r1, r2
 80094f8:	4618      	mov	r0, r3
 80094fa:	f7f9 fb27 	bl	8002b4c <HAL_PCD_EP_GetRxCount>
 80094fe:	4603      	mov	r3, r0
}
 8009500:	4618      	mov	r0, r3
 8009502:	3708      	adds	r7, #8
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}

08009508 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009508:	b480      	push	{r7}
 800950a:	b083      	sub	sp, #12
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009510:	4b03      	ldr	r3, [pc, #12]	@ (8009520 <USBD_static_malloc+0x18>)
}
 8009512:	4618      	mov	r0, r3
 8009514:	370c      	adds	r7, #12
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr
 800951e:	bf00      	nop
 8009520:	20001ca8 	.word	0x20001ca8

08009524 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009524:	b480      	push	{r7}
 8009526:	b083      	sub	sp, #12
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]

}
 800952c:	bf00      	nop
 800952e:	370c      	adds	r7, #12
 8009530:	46bd      	mov	sp, r7
 8009532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009536:	4770      	bx	lr

08009538 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009538:	b480      	push	{r7}
 800953a:	b085      	sub	sp, #20
 800953c:	af00      	add	r7, sp, #0
 800953e:	4603      	mov	r3, r0
 8009540:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009542:	2300      	movs	r3, #0
 8009544:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009546:	79fb      	ldrb	r3, [r7, #7]
 8009548:	2b03      	cmp	r3, #3
 800954a:	d817      	bhi.n	800957c <USBD_Get_USB_Status+0x44>
 800954c:	a201      	add	r2, pc, #4	@ (adr r2, 8009554 <USBD_Get_USB_Status+0x1c>)
 800954e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009552:	bf00      	nop
 8009554:	08009565 	.word	0x08009565
 8009558:	0800956b 	.word	0x0800956b
 800955c:	08009571 	.word	0x08009571
 8009560:	08009577 	.word	0x08009577
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009564:	2300      	movs	r3, #0
 8009566:	73fb      	strb	r3, [r7, #15]
    break;
 8009568:	e00b      	b.n	8009582 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800956a:	2303      	movs	r3, #3
 800956c:	73fb      	strb	r3, [r7, #15]
    break;
 800956e:	e008      	b.n	8009582 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009570:	2301      	movs	r3, #1
 8009572:	73fb      	strb	r3, [r7, #15]
    break;
 8009574:	e005      	b.n	8009582 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009576:	2303      	movs	r3, #3
 8009578:	73fb      	strb	r3, [r7, #15]
    break;
 800957a:	e002      	b.n	8009582 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800957c:	2303      	movs	r3, #3
 800957e:	73fb      	strb	r3, [r7, #15]
    break;
 8009580:	bf00      	nop
  }
  return usb_status;
 8009582:	7bfb      	ldrb	r3, [r7, #15]
}
 8009584:	4618      	mov	r0, r3
 8009586:	3714      	adds	r7, #20
 8009588:	46bd      	mov	sp, r7
 800958a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958e:	4770      	bx	lr

08009590 <_vsniprintf_r>:
 8009590:	b530      	push	{r4, r5, lr}
 8009592:	4614      	mov	r4, r2
 8009594:	2c00      	cmp	r4, #0
 8009596:	b09b      	sub	sp, #108	@ 0x6c
 8009598:	4605      	mov	r5, r0
 800959a:	461a      	mov	r2, r3
 800959c:	da05      	bge.n	80095aa <_vsniprintf_r+0x1a>
 800959e:	238b      	movs	r3, #139	@ 0x8b
 80095a0:	6003      	str	r3, [r0, #0]
 80095a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80095a6:	b01b      	add	sp, #108	@ 0x6c
 80095a8:	bd30      	pop	{r4, r5, pc}
 80095aa:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80095ae:	f8ad 300c 	strh.w	r3, [sp, #12]
 80095b2:	bf14      	ite	ne
 80095b4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80095b8:	4623      	moveq	r3, r4
 80095ba:	9302      	str	r3, [sp, #8]
 80095bc:	9305      	str	r3, [sp, #20]
 80095be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80095c2:	9100      	str	r1, [sp, #0]
 80095c4:	9104      	str	r1, [sp, #16]
 80095c6:	f8ad 300e 	strh.w	r3, [sp, #14]
 80095ca:	4669      	mov	r1, sp
 80095cc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80095ce:	f000 f8b7 	bl	8009740 <_svfiprintf_r>
 80095d2:	1c43      	adds	r3, r0, #1
 80095d4:	bfbc      	itt	lt
 80095d6:	238b      	movlt	r3, #139	@ 0x8b
 80095d8:	602b      	strlt	r3, [r5, #0]
 80095da:	2c00      	cmp	r4, #0
 80095dc:	d0e3      	beq.n	80095a6 <_vsniprintf_r+0x16>
 80095de:	9b00      	ldr	r3, [sp, #0]
 80095e0:	2200      	movs	r2, #0
 80095e2:	701a      	strb	r2, [r3, #0]
 80095e4:	e7df      	b.n	80095a6 <_vsniprintf_r+0x16>
	...

080095e8 <vsniprintf>:
 80095e8:	b507      	push	{r0, r1, r2, lr}
 80095ea:	9300      	str	r3, [sp, #0]
 80095ec:	4613      	mov	r3, r2
 80095ee:	460a      	mov	r2, r1
 80095f0:	4601      	mov	r1, r0
 80095f2:	4803      	ldr	r0, [pc, #12]	@ (8009600 <vsniprintf+0x18>)
 80095f4:	6800      	ldr	r0, [r0, #0]
 80095f6:	f7ff ffcb 	bl	8009590 <_vsniprintf_r>
 80095fa:	b003      	add	sp, #12
 80095fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8009600:	200000fc 	.word	0x200000fc

08009604 <memset>:
 8009604:	4402      	add	r2, r0
 8009606:	4603      	mov	r3, r0
 8009608:	4293      	cmp	r3, r2
 800960a:	d100      	bne.n	800960e <memset+0xa>
 800960c:	4770      	bx	lr
 800960e:	f803 1b01 	strb.w	r1, [r3], #1
 8009612:	e7f9      	b.n	8009608 <memset+0x4>

08009614 <__errno>:
 8009614:	4b01      	ldr	r3, [pc, #4]	@ (800961c <__errno+0x8>)
 8009616:	6818      	ldr	r0, [r3, #0]
 8009618:	4770      	bx	lr
 800961a:	bf00      	nop
 800961c:	200000fc 	.word	0x200000fc

08009620 <__libc_init_array>:
 8009620:	b570      	push	{r4, r5, r6, lr}
 8009622:	4d0d      	ldr	r5, [pc, #52]	@ (8009658 <__libc_init_array+0x38>)
 8009624:	4c0d      	ldr	r4, [pc, #52]	@ (800965c <__libc_init_array+0x3c>)
 8009626:	1b64      	subs	r4, r4, r5
 8009628:	10a4      	asrs	r4, r4, #2
 800962a:	2600      	movs	r6, #0
 800962c:	42a6      	cmp	r6, r4
 800962e:	d109      	bne.n	8009644 <__libc_init_array+0x24>
 8009630:	4d0b      	ldr	r5, [pc, #44]	@ (8009660 <__libc_init_array+0x40>)
 8009632:	4c0c      	ldr	r4, [pc, #48]	@ (8009664 <__libc_init_array+0x44>)
 8009634:	f000 fc66 	bl	8009f04 <_init>
 8009638:	1b64      	subs	r4, r4, r5
 800963a:	10a4      	asrs	r4, r4, #2
 800963c:	2600      	movs	r6, #0
 800963e:	42a6      	cmp	r6, r4
 8009640:	d105      	bne.n	800964e <__libc_init_array+0x2e>
 8009642:	bd70      	pop	{r4, r5, r6, pc}
 8009644:	f855 3b04 	ldr.w	r3, [r5], #4
 8009648:	4798      	blx	r3
 800964a:	3601      	adds	r6, #1
 800964c:	e7ee      	b.n	800962c <__libc_init_array+0xc>
 800964e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009652:	4798      	blx	r3
 8009654:	3601      	adds	r6, #1
 8009656:	e7f2      	b.n	800963e <__libc_init_array+0x1e>
 8009658:	0800a030 	.word	0x0800a030
 800965c:	0800a030 	.word	0x0800a030
 8009660:	0800a030 	.word	0x0800a030
 8009664:	0800a034 	.word	0x0800a034

08009668 <__retarget_lock_acquire_recursive>:
 8009668:	4770      	bx	lr

0800966a <__retarget_lock_release_recursive>:
 800966a:	4770      	bx	lr

0800966c <memcpy>:
 800966c:	440a      	add	r2, r1
 800966e:	4291      	cmp	r1, r2
 8009670:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009674:	d100      	bne.n	8009678 <memcpy+0xc>
 8009676:	4770      	bx	lr
 8009678:	b510      	push	{r4, lr}
 800967a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800967e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009682:	4291      	cmp	r1, r2
 8009684:	d1f9      	bne.n	800967a <memcpy+0xe>
 8009686:	bd10      	pop	{r4, pc}

08009688 <__ssputs_r>:
 8009688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800968c:	688e      	ldr	r6, [r1, #8]
 800968e:	461f      	mov	r7, r3
 8009690:	42be      	cmp	r6, r7
 8009692:	680b      	ldr	r3, [r1, #0]
 8009694:	4682      	mov	sl, r0
 8009696:	460c      	mov	r4, r1
 8009698:	4690      	mov	r8, r2
 800969a:	d82d      	bhi.n	80096f8 <__ssputs_r+0x70>
 800969c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096a4:	d026      	beq.n	80096f4 <__ssputs_r+0x6c>
 80096a6:	6965      	ldr	r5, [r4, #20]
 80096a8:	6909      	ldr	r1, [r1, #16]
 80096aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096ae:	eba3 0901 	sub.w	r9, r3, r1
 80096b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096b6:	1c7b      	adds	r3, r7, #1
 80096b8:	444b      	add	r3, r9
 80096ba:	106d      	asrs	r5, r5, #1
 80096bc:	429d      	cmp	r5, r3
 80096be:	bf38      	it	cc
 80096c0:	461d      	movcc	r5, r3
 80096c2:	0553      	lsls	r3, r2, #21
 80096c4:	d527      	bpl.n	8009716 <__ssputs_r+0x8e>
 80096c6:	4629      	mov	r1, r5
 80096c8:	f000 f958 	bl	800997c <_malloc_r>
 80096cc:	4606      	mov	r6, r0
 80096ce:	b360      	cbz	r0, 800972a <__ssputs_r+0xa2>
 80096d0:	6921      	ldr	r1, [r4, #16]
 80096d2:	464a      	mov	r2, r9
 80096d4:	f7ff ffca 	bl	800966c <memcpy>
 80096d8:	89a3      	ldrh	r3, [r4, #12]
 80096da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80096de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096e2:	81a3      	strh	r3, [r4, #12]
 80096e4:	6126      	str	r6, [r4, #16]
 80096e6:	6165      	str	r5, [r4, #20]
 80096e8:	444e      	add	r6, r9
 80096ea:	eba5 0509 	sub.w	r5, r5, r9
 80096ee:	6026      	str	r6, [r4, #0]
 80096f0:	60a5      	str	r5, [r4, #8]
 80096f2:	463e      	mov	r6, r7
 80096f4:	42be      	cmp	r6, r7
 80096f6:	d900      	bls.n	80096fa <__ssputs_r+0x72>
 80096f8:	463e      	mov	r6, r7
 80096fa:	6820      	ldr	r0, [r4, #0]
 80096fc:	4632      	mov	r2, r6
 80096fe:	4641      	mov	r1, r8
 8009700:	f000 fb84 	bl	8009e0c <memmove>
 8009704:	68a3      	ldr	r3, [r4, #8]
 8009706:	1b9b      	subs	r3, r3, r6
 8009708:	60a3      	str	r3, [r4, #8]
 800970a:	6823      	ldr	r3, [r4, #0]
 800970c:	4433      	add	r3, r6
 800970e:	6023      	str	r3, [r4, #0]
 8009710:	2000      	movs	r0, #0
 8009712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009716:	462a      	mov	r2, r5
 8009718:	f000 fb4a 	bl	8009db0 <_realloc_r>
 800971c:	4606      	mov	r6, r0
 800971e:	2800      	cmp	r0, #0
 8009720:	d1e0      	bne.n	80096e4 <__ssputs_r+0x5c>
 8009722:	6921      	ldr	r1, [r4, #16]
 8009724:	4650      	mov	r0, sl
 8009726:	f000 fb9b 	bl	8009e60 <_free_r>
 800972a:	230c      	movs	r3, #12
 800972c:	f8ca 3000 	str.w	r3, [sl]
 8009730:	89a3      	ldrh	r3, [r4, #12]
 8009732:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009736:	81a3      	strh	r3, [r4, #12]
 8009738:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800973c:	e7e9      	b.n	8009712 <__ssputs_r+0x8a>
	...

08009740 <_svfiprintf_r>:
 8009740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009744:	4698      	mov	r8, r3
 8009746:	898b      	ldrh	r3, [r1, #12]
 8009748:	061b      	lsls	r3, r3, #24
 800974a:	b09d      	sub	sp, #116	@ 0x74
 800974c:	4607      	mov	r7, r0
 800974e:	460d      	mov	r5, r1
 8009750:	4614      	mov	r4, r2
 8009752:	d510      	bpl.n	8009776 <_svfiprintf_r+0x36>
 8009754:	690b      	ldr	r3, [r1, #16]
 8009756:	b973      	cbnz	r3, 8009776 <_svfiprintf_r+0x36>
 8009758:	2140      	movs	r1, #64	@ 0x40
 800975a:	f000 f90f 	bl	800997c <_malloc_r>
 800975e:	6028      	str	r0, [r5, #0]
 8009760:	6128      	str	r0, [r5, #16]
 8009762:	b930      	cbnz	r0, 8009772 <_svfiprintf_r+0x32>
 8009764:	230c      	movs	r3, #12
 8009766:	603b      	str	r3, [r7, #0]
 8009768:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800976c:	b01d      	add	sp, #116	@ 0x74
 800976e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009772:	2340      	movs	r3, #64	@ 0x40
 8009774:	616b      	str	r3, [r5, #20]
 8009776:	2300      	movs	r3, #0
 8009778:	9309      	str	r3, [sp, #36]	@ 0x24
 800977a:	2320      	movs	r3, #32
 800977c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009780:	f8cd 800c 	str.w	r8, [sp, #12]
 8009784:	2330      	movs	r3, #48	@ 0x30
 8009786:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009924 <_svfiprintf_r+0x1e4>
 800978a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800978e:	f04f 0901 	mov.w	r9, #1
 8009792:	4623      	mov	r3, r4
 8009794:	469a      	mov	sl, r3
 8009796:	f813 2b01 	ldrb.w	r2, [r3], #1
 800979a:	b10a      	cbz	r2, 80097a0 <_svfiprintf_r+0x60>
 800979c:	2a25      	cmp	r2, #37	@ 0x25
 800979e:	d1f9      	bne.n	8009794 <_svfiprintf_r+0x54>
 80097a0:	ebba 0b04 	subs.w	fp, sl, r4
 80097a4:	d00b      	beq.n	80097be <_svfiprintf_r+0x7e>
 80097a6:	465b      	mov	r3, fp
 80097a8:	4622      	mov	r2, r4
 80097aa:	4629      	mov	r1, r5
 80097ac:	4638      	mov	r0, r7
 80097ae:	f7ff ff6b 	bl	8009688 <__ssputs_r>
 80097b2:	3001      	adds	r0, #1
 80097b4:	f000 80a7 	beq.w	8009906 <_svfiprintf_r+0x1c6>
 80097b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097ba:	445a      	add	r2, fp
 80097bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80097be:	f89a 3000 	ldrb.w	r3, [sl]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	f000 809f 	beq.w	8009906 <_svfiprintf_r+0x1c6>
 80097c8:	2300      	movs	r3, #0
 80097ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097d2:	f10a 0a01 	add.w	sl, sl, #1
 80097d6:	9304      	str	r3, [sp, #16]
 80097d8:	9307      	str	r3, [sp, #28]
 80097da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097de:	931a      	str	r3, [sp, #104]	@ 0x68
 80097e0:	4654      	mov	r4, sl
 80097e2:	2205      	movs	r2, #5
 80097e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097e8:	484e      	ldr	r0, [pc, #312]	@ (8009924 <_svfiprintf_r+0x1e4>)
 80097ea:	f7f6 fd01 	bl	80001f0 <memchr>
 80097ee:	9a04      	ldr	r2, [sp, #16]
 80097f0:	b9d8      	cbnz	r0, 800982a <_svfiprintf_r+0xea>
 80097f2:	06d0      	lsls	r0, r2, #27
 80097f4:	bf44      	itt	mi
 80097f6:	2320      	movmi	r3, #32
 80097f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097fc:	0711      	lsls	r1, r2, #28
 80097fe:	bf44      	itt	mi
 8009800:	232b      	movmi	r3, #43	@ 0x2b
 8009802:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009806:	f89a 3000 	ldrb.w	r3, [sl]
 800980a:	2b2a      	cmp	r3, #42	@ 0x2a
 800980c:	d015      	beq.n	800983a <_svfiprintf_r+0xfa>
 800980e:	9a07      	ldr	r2, [sp, #28]
 8009810:	4654      	mov	r4, sl
 8009812:	2000      	movs	r0, #0
 8009814:	f04f 0c0a 	mov.w	ip, #10
 8009818:	4621      	mov	r1, r4
 800981a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800981e:	3b30      	subs	r3, #48	@ 0x30
 8009820:	2b09      	cmp	r3, #9
 8009822:	d94b      	bls.n	80098bc <_svfiprintf_r+0x17c>
 8009824:	b1b0      	cbz	r0, 8009854 <_svfiprintf_r+0x114>
 8009826:	9207      	str	r2, [sp, #28]
 8009828:	e014      	b.n	8009854 <_svfiprintf_r+0x114>
 800982a:	eba0 0308 	sub.w	r3, r0, r8
 800982e:	fa09 f303 	lsl.w	r3, r9, r3
 8009832:	4313      	orrs	r3, r2
 8009834:	9304      	str	r3, [sp, #16]
 8009836:	46a2      	mov	sl, r4
 8009838:	e7d2      	b.n	80097e0 <_svfiprintf_r+0xa0>
 800983a:	9b03      	ldr	r3, [sp, #12]
 800983c:	1d19      	adds	r1, r3, #4
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	9103      	str	r1, [sp, #12]
 8009842:	2b00      	cmp	r3, #0
 8009844:	bfbb      	ittet	lt
 8009846:	425b      	neglt	r3, r3
 8009848:	f042 0202 	orrlt.w	r2, r2, #2
 800984c:	9307      	strge	r3, [sp, #28]
 800984e:	9307      	strlt	r3, [sp, #28]
 8009850:	bfb8      	it	lt
 8009852:	9204      	strlt	r2, [sp, #16]
 8009854:	7823      	ldrb	r3, [r4, #0]
 8009856:	2b2e      	cmp	r3, #46	@ 0x2e
 8009858:	d10a      	bne.n	8009870 <_svfiprintf_r+0x130>
 800985a:	7863      	ldrb	r3, [r4, #1]
 800985c:	2b2a      	cmp	r3, #42	@ 0x2a
 800985e:	d132      	bne.n	80098c6 <_svfiprintf_r+0x186>
 8009860:	9b03      	ldr	r3, [sp, #12]
 8009862:	1d1a      	adds	r2, r3, #4
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	9203      	str	r2, [sp, #12]
 8009868:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800986c:	3402      	adds	r4, #2
 800986e:	9305      	str	r3, [sp, #20]
 8009870:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009934 <_svfiprintf_r+0x1f4>
 8009874:	7821      	ldrb	r1, [r4, #0]
 8009876:	2203      	movs	r2, #3
 8009878:	4650      	mov	r0, sl
 800987a:	f7f6 fcb9 	bl	80001f0 <memchr>
 800987e:	b138      	cbz	r0, 8009890 <_svfiprintf_r+0x150>
 8009880:	9b04      	ldr	r3, [sp, #16]
 8009882:	eba0 000a 	sub.w	r0, r0, sl
 8009886:	2240      	movs	r2, #64	@ 0x40
 8009888:	4082      	lsls	r2, r0
 800988a:	4313      	orrs	r3, r2
 800988c:	3401      	adds	r4, #1
 800988e:	9304      	str	r3, [sp, #16]
 8009890:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009894:	4824      	ldr	r0, [pc, #144]	@ (8009928 <_svfiprintf_r+0x1e8>)
 8009896:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800989a:	2206      	movs	r2, #6
 800989c:	f7f6 fca8 	bl	80001f0 <memchr>
 80098a0:	2800      	cmp	r0, #0
 80098a2:	d036      	beq.n	8009912 <_svfiprintf_r+0x1d2>
 80098a4:	4b21      	ldr	r3, [pc, #132]	@ (800992c <_svfiprintf_r+0x1ec>)
 80098a6:	bb1b      	cbnz	r3, 80098f0 <_svfiprintf_r+0x1b0>
 80098a8:	9b03      	ldr	r3, [sp, #12]
 80098aa:	3307      	adds	r3, #7
 80098ac:	f023 0307 	bic.w	r3, r3, #7
 80098b0:	3308      	adds	r3, #8
 80098b2:	9303      	str	r3, [sp, #12]
 80098b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098b6:	4433      	add	r3, r6
 80098b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80098ba:	e76a      	b.n	8009792 <_svfiprintf_r+0x52>
 80098bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80098c0:	460c      	mov	r4, r1
 80098c2:	2001      	movs	r0, #1
 80098c4:	e7a8      	b.n	8009818 <_svfiprintf_r+0xd8>
 80098c6:	2300      	movs	r3, #0
 80098c8:	3401      	adds	r4, #1
 80098ca:	9305      	str	r3, [sp, #20]
 80098cc:	4619      	mov	r1, r3
 80098ce:	f04f 0c0a 	mov.w	ip, #10
 80098d2:	4620      	mov	r0, r4
 80098d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098d8:	3a30      	subs	r2, #48	@ 0x30
 80098da:	2a09      	cmp	r2, #9
 80098dc:	d903      	bls.n	80098e6 <_svfiprintf_r+0x1a6>
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d0c6      	beq.n	8009870 <_svfiprintf_r+0x130>
 80098e2:	9105      	str	r1, [sp, #20]
 80098e4:	e7c4      	b.n	8009870 <_svfiprintf_r+0x130>
 80098e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80098ea:	4604      	mov	r4, r0
 80098ec:	2301      	movs	r3, #1
 80098ee:	e7f0      	b.n	80098d2 <_svfiprintf_r+0x192>
 80098f0:	ab03      	add	r3, sp, #12
 80098f2:	9300      	str	r3, [sp, #0]
 80098f4:	462a      	mov	r2, r5
 80098f6:	4b0e      	ldr	r3, [pc, #56]	@ (8009930 <_svfiprintf_r+0x1f0>)
 80098f8:	a904      	add	r1, sp, #16
 80098fa:	4638      	mov	r0, r7
 80098fc:	f3af 8000 	nop.w
 8009900:	1c42      	adds	r2, r0, #1
 8009902:	4606      	mov	r6, r0
 8009904:	d1d6      	bne.n	80098b4 <_svfiprintf_r+0x174>
 8009906:	89ab      	ldrh	r3, [r5, #12]
 8009908:	065b      	lsls	r3, r3, #25
 800990a:	f53f af2d 	bmi.w	8009768 <_svfiprintf_r+0x28>
 800990e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009910:	e72c      	b.n	800976c <_svfiprintf_r+0x2c>
 8009912:	ab03      	add	r3, sp, #12
 8009914:	9300      	str	r3, [sp, #0]
 8009916:	462a      	mov	r2, r5
 8009918:	4b05      	ldr	r3, [pc, #20]	@ (8009930 <_svfiprintf_r+0x1f0>)
 800991a:	a904      	add	r1, sp, #16
 800991c:	4638      	mov	r0, r7
 800991e:	f000 f91b 	bl	8009b58 <_printf_i>
 8009922:	e7ed      	b.n	8009900 <_svfiprintf_r+0x1c0>
 8009924:	08009ff4 	.word	0x08009ff4
 8009928:	08009ffe 	.word	0x08009ffe
 800992c:	00000000 	.word	0x00000000
 8009930:	08009689 	.word	0x08009689
 8009934:	08009ffa 	.word	0x08009ffa

08009938 <sbrk_aligned>:
 8009938:	b570      	push	{r4, r5, r6, lr}
 800993a:	4e0f      	ldr	r6, [pc, #60]	@ (8009978 <sbrk_aligned+0x40>)
 800993c:	460c      	mov	r4, r1
 800993e:	6831      	ldr	r1, [r6, #0]
 8009940:	4605      	mov	r5, r0
 8009942:	b911      	cbnz	r1, 800994a <sbrk_aligned+0x12>
 8009944:	f000 fa7c 	bl	8009e40 <_sbrk_r>
 8009948:	6030      	str	r0, [r6, #0]
 800994a:	4621      	mov	r1, r4
 800994c:	4628      	mov	r0, r5
 800994e:	f000 fa77 	bl	8009e40 <_sbrk_r>
 8009952:	1c43      	adds	r3, r0, #1
 8009954:	d103      	bne.n	800995e <sbrk_aligned+0x26>
 8009956:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800995a:	4620      	mov	r0, r4
 800995c:	bd70      	pop	{r4, r5, r6, pc}
 800995e:	1cc4      	adds	r4, r0, #3
 8009960:	f024 0403 	bic.w	r4, r4, #3
 8009964:	42a0      	cmp	r0, r4
 8009966:	d0f8      	beq.n	800995a <sbrk_aligned+0x22>
 8009968:	1a21      	subs	r1, r4, r0
 800996a:	4628      	mov	r0, r5
 800996c:	f000 fa68 	bl	8009e40 <_sbrk_r>
 8009970:	3001      	adds	r0, #1
 8009972:	d1f2      	bne.n	800995a <sbrk_aligned+0x22>
 8009974:	e7ef      	b.n	8009956 <sbrk_aligned+0x1e>
 8009976:	bf00      	nop
 8009978:	20002004 	.word	0x20002004

0800997c <_malloc_r>:
 800997c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009980:	1ccd      	adds	r5, r1, #3
 8009982:	f025 0503 	bic.w	r5, r5, #3
 8009986:	3508      	adds	r5, #8
 8009988:	2d0c      	cmp	r5, #12
 800998a:	bf38      	it	cc
 800998c:	250c      	movcc	r5, #12
 800998e:	2d00      	cmp	r5, #0
 8009990:	4606      	mov	r6, r0
 8009992:	db01      	blt.n	8009998 <_malloc_r+0x1c>
 8009994:	42a9      	cmp	r1, r5
 8009996:	d904      	bls.n	80099a2 <_malloc_r+0x26>
 8009998:	230c      	movs	r3, #12
 800999a:	6033      	str	r3, [r6, #0]
 800999c:	2000      	movs	r0, #0
 800999e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a78 <_malloc_r+0xfc>
 80099a6:	f000 f9f7 	bl	8009d98 <__malloc_lock>
 80099aa:	f8d8 3000 	ldr.w	r3, [r8]
 80099ae:	461c      	mov	r4, r3
 80099b0:	bb44      	cbnz	r4, 8009a04 <_malloc_r+0x88>
 80099b2:	4629      	mov	r1, r5
 80099b4:	4630      	mov	r0, r6
 80099b6:	f7ff ffbf 	bl	8009938 <sbrk_aligned>
 80099ba:	1c43      	adds	r3, r0, #1
 80099bc:	4604      	mov	r4, r0
 80099be:	d158      	bne.n	8009a72 <_malloc_r+0xf6>
 80099c0:	f8d8 4000 	ldr.w	r4, [r8]
 80099c4:	4627      	mov	r7, r4
 80099c6:	2f00      	cmp	r7, #0
 80099c8:	d143      	bne.n	8009a52 <_malloc_r+0xd6>
 80099ca:	2c00      	cmp	r4, #0
 80099cc:	d04b      	beq.n	8009a66 <_malloc_r+0xea>
 80099ce:	6823      	ldr	r3, [r4, #0]
 80099d0:	4639      	mov	r1, r7
 80099d2:	4630      	mov	r0, r6
 80099d4:	eb04 0903 	add.w	r9, r4, r3
 80099d8:	f000 fa32 	bl	8009e40 <_sbrk_r>
 80099dc:	4581      	cmp	r9, r0
 80099de:	d142      	bne.n	8009a66 <_malloc_r+0xea>
 80099e0:	6821      	ldr	r1, [r4, #0]
 80099e2:	1a6d      	subs	r5, r5, r1
 80099e4:	4629      	mov	r1, r5
 80099e6:	4630      	mov	r0, r6
 80099e8:	f7ff ffa6 	bl	8009938 <sbrk_aligned>
 80099ec:	3001      	adds	r0, #1
 80099ee:	d03a      	beq.n	8009a66 <_malloc_r+0xea>
 80099f0:	6823      	ldr	r3, [r4, #0]
 80099f2:	442b      	add	r3, r5
 80099f4:	6023      	str	r3, [r4, #0]
 80099f6:	f8d8 3000 	ldr.w	r3, [r8]
 80099fa:	685a      	ldr	r2, [r3, #4]
 80099fc:	bb62      	cbnz	r2, 8009a58 <_malloc_r+0xdc>
 80099fe:	f8c8 7000 	str.w	r7, [r8]
 8009a02:	e00f      	b.n	8009a24 <_malloc_r+0xa8>
 8009a04:	6822      	ldr	r2, [r4, #0]
 8009a06:	1b52      	subs	r2, r2, r5
 8009a08:	d420      	bmi.n	8009a4c <_malloc_r+0xd0>
 8009a0a:	2a0b      	cmp	r2, #11
 8009a0c:	d917      	bls.n	8009a3e <_malloc_r+0xc2>
 8009a0e:	1961      	adds	r1, r4, r5
 8009a10:	42a3      	cmp	r3, r4
 8009a12:	6025      	str	r5, [r4, #0]
 8009a14:	bf18      	it	ne
 8009a16:	6059      	strne	r1, [r3, #4]
 8009a18:	6863      	ldr	r3, [r4, #4]
 8009a1a:	bf08      	it	eq
 8009a1c:	f8c8 1000 	streq.w	r1, [r8]
 8009a20:	5162      	str	r2, [r4, r5]
 8009a22:	604b      	str	r3, [r1, #4]
 8009a24:	4630      	mov	r0, r6
 8009a26:	f000 f9bd 	bl	8009da4 <__malloc_unlock>
 8009a2a:	f104 000b 	add.w	r0, r4, #11
 8009a2e:	1d23      	adds	r3, r4, #4
 8009a30:	f020 0007 	bic.w	r0, r0, #7
 8009a34:	1ac2      	subs	r2, r0, r3
 8009a36:	bf1c      	itt	ne
 8009a38:	1a1b      	subne	r3, r3, r0
 8009a3a:	50a3      	strne	r3, [r4, r2]
 8009a3c:	e7af      	b.n	800999e <_malloc_r+0x22>
 8009a3e:	6862      	ldr	r2, [r4, #4]
 8009a40:	42a3      	cmp	r3, r4
 8009a42:	bf0c      	ite	eq
 8009a44:	f8c8 2000 	streq.w	r2, [r8]
 8009a48:	605a      	strne	r2, [r3, #4]
 8009a4a:	e7eb      	b.n	8009a24 <_malloc_r+0xa8>
 8009a4c:	4623      	mov	r3, r4
 8009a4e:	6864      	ldr	r4, [r4, #4]
 8009a50:	e7ae      	b.n	80099b0 <_malloc_r+0x34>
 8009a52:	463c      	mov	r4, r7
 8009a54:	687f      	ldr	r7, [r7, #4]
 8009a56:	e7b6      	b.n	80099c6 <_malloc_r+0x4a>
 8009a58:	461a      	mov	r2, r3
 8009a5a:	685b      	ldr	r3, [r3, #4]
 8009a5c:	42a3      	cmp	r3, r4
 8009a5e:	d1fb      	bne.n	8009a58 <_malloc_r+0xdc>
 8009a60:	2300      	movs	r3, #0
 8009a62:	6053      	str	r3, [r2, #4]
 8009a64:	e7de      	b.n	8009a24 <_malloc_r+0xa8>
 8009a66:	230c      	movs	r3, #12
 8009a68:	6033      	str	r3, [r6, #0]
 8009a6a:	4630      	mov	r0, r6
 8009a6c:	f000 f99a 	bl	8009da4 <__malloc_unlock>
 8009a70:	e794      	b.n	800999c <_malloc_r+0x20>
 8009a72:	6005      	str	r5, [r0, #0]
 8009a74:	e7d6      	b.n	8009a24 <_malloc_r+0xa8>
 8009a76:	bf00      	nop
 8009a78:	20002008 	.word	0x20002008

08009a7c <_printf_common>:
 8009a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a80:	4616      	mov	r6, r2
 8009a82:	4698      	mov	r8, r3
 8009a84:	688a      	ldr	r2, [r1, #8]
 8009a86:	690b      	ldr	r3, [r1, #16]
 8009a88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	bfb8      	it	lt
 8009a90:	4613      	movlt	r3, r2
 8009a92:	6033      	str	r3, [r6, #0]
 8009a94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009a98:	4607      	mov	r7, r0
 8009a9a:	460c      	mov	r4, r1
 8009a9c:	b10a      	cbz	r2, 8009aa2 <_printf_common+0x26>
 8009a9e:	3301      	adds	r3, #1
 8009aa0:	6033      	str	r3, [r6, #0]
 8009aa2:	6823      	ldr	r3, [r4, #0]
 8009aa4:	0699      	lsls	r1, r3, #26
 8009aa6:	bf42      	ittt	mi
 8009aa8:	6833      	ldrmi	r3, [r6, #0]
 8009aaa:	3302      	addmi	r3, #2
 8009aac:	6033      	strmi	r3, [r6, #0]
 8009aae:	6825      	ldr	r5, [r4, #0]
 8009ab0:	f015 0506 	ands.w	r5, r5, #6
 8009ab4:	d106      	bne.n	8009ac4 <_printf_common+0x48>
 8009ab6:	f104 0a19 	add.w	sl, r4, #25
 8009aba:	68e3      	ldr	r3, [r4, #12]
 8009abc:	6832      	ldr	r2, [r6, #0]
 8009abe:	1a9b      	subs	r3, r3, r2
 8009ac0:	42ab      	cmp	r3, r5
 8009ac2:	dc26      	bgt.n	8009b12 <_printf_common+0x96>
 8009ac4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ac8:	6822      	ldr	r2, [r4, #0]
 8009aca:	3b00      	subs	r3, #0
 8009acc:	bf18      	it	ne
 8009ace:	2301      	movne	r3, #1
 8009ad0:	0692      	lsls	r2, r2, #26
 8009ad2:	d42b      	bmi.n	8009b2c <_printf_common+0xb0>
 8009ad4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009ad8:	4641      	mov	r1, r8
 8009ada:	4638      	mov	r0, r7
 8009adc:	47c8      	blx	r9
 8009ade:	3001      	adds	r0, #1
 8009ae0:	d01e      	beq.n	8009b20 <_printf_common+0xa4>
 8009ae2:	6823      	ldr	r3, [r4, #0]
 8009ae4:	6922      	ldr	r2, [r4, #16]
 8009ae6:	f003 0306 	and.w	r3, r3, #6
 8009aea:	2b04      	cmp	r3, #4
 8009aec:	bf02      	ittt	eq
 8009aee:	68e5      	ldreq	r5, [r4, #12]
 8009af0:	6833      	ldreq	r3, [r6, #0]
 8009af2:	1aed      	subeq	r5, r5, r3
 8009af4:	68a3      	ldr	r3, [r4, #8]
 8009af6:	bf0c      	ite	eq
 8009af8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009afc:	2500      	movne	r5, #0
 8009afe:	4293      	cmp	r3, r2
 8009b00:	bfc4      	itt	gt
 8009b02:	1a9b      	subgt	r3, r3, r2
 8009b04:	18ed      	addgt	r5, r5, r3
 8009b06:	2600      	movs	r6, #0
 8009b08:	341a      	adds	r4, #26
 8009b0a:	42b5      	cmp	r5, r6
 8009b0c:	d11a      	bne.n	8009b44 <_printf_common+0xc8>
 8009b0e:	2000      	movs	r0, #0
 8009b10:	e008      	b.n	8009b24 <_printf_common+0xa8>
 8009b12:	2301      	movs	r3, #1
 8009b14:	4652      	mov	r2, sl
 8009b16:	4641      	mov	r1, r8
 8009b18:	4638      	mov	r0, r7
 8009b1a:	47c8      	blx	r9
 8009b1c:	3001      	adds	r0, #1
 8009b1e:	d103      	bne.n	8009b28 <_printf_common+0xac>
 8009b20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b28:	3501      	adds	r5, #1
 8009b2a:	e7c6      	b.n	8009aba <_printf_common+0x3e>
 8009b2c:	18e1      	adds	r1, r4, r3
 8009b2e:	1c5a      	adds	r2, r3, #1
 8009b30:	2030      	movs	r0, #48	@ 0x30
 8009b32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009b36:	4422      	add	r2, r4
 8009b38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009b3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009b40:	3302      	adds	r3, #2
 8009b42:	e7c7      	b.n	8009ad4 <_printf_common+0x58>
 8009b44:	2301      	movs	r3, #1
 8009b46:	4622      	mov	r2, r4
 8009b48:	4641      	mov	r1, r8
 8009b4a:	4638      	mov	r0, r7
 8009b4c:	47c8      	blx	r9
 8009b4e:	3001      	adds	r0, #1
 8009b50:	d0e6      	beq.n	8009b20 <_printf_common+0xa4>
 8009b52:	3601      	adds	r6, #1
 8009b54:	e7d9      	b.n	8009b0a <_printf_common+0x8e>
	...

08009b58 <_printf_i>:
 8009b58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b5c:	7e0f      	ldrb	r7, [r1, #24]
 8009b5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009b60:	2f78      	cmp	r7, #120	@ 0x78
 8009b62:	4691      	mov	r9, r2
 8009b64:	4680      	mov	r8, r0
 8009b66:	460c      	mov	r4, r1
 8009b68:	469a      	mov	sl, r3
 8009b6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009b6e:	d807      	bhi.n	8009b80 <_printf_i+0x28>
 8009b70:	2f62      	cmp	r7, #98	@ 0x62
 8009b72:	d80a      	bhi.n	8009b8a <_printf_i+0x32>
 8009b74:	2f00      	cmp	r7, #0
 8009b76:	f000 80d2 	beq.w	8009d1e <_printf_i+0x1c6>
 8009b7a:	2f58      	cmp	r7, #88	@ 0x58
 8009b7c:	f000 80b9 	beq.w	8009cf2 <_printf_i+0x19a>
 8009b80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009b88:	e03a      	b.n	8009c00 <_printf_i+0xa8>
 8009b8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009b8e:	2b15      	cmp	r3, #21
 8009b90:	d8f6      	bhi.n	8009b80 <_printf_i+0x28>
 8009b92:	a101      	add	r1, pc, #4	@ (adr r1, 8009b98 <_printf_i+0x40>)
 8009b94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b98:	08009bf1 	.word	0x08009bf1
 8009b9c:	08009c05 	.word	0x08009c05
 8009ba0:	08009b81 	.word	0x08009b81
 8009ba4:	08009b81 	.word	0x08009b81
 8009ba8:	08009b81 	.word	0x08009b81
 8009bac:	08009b81 	.word	0x08009b81
 8009bb0:	08009c05 	.word	0x08009c05
 8009bb4:	08009b81 	.word	0x08009b81
 8009bb8:	08009b81 	.word	0x08009b81
 8009bbc:	08009b81 	.word	0x08009b81
 8009bc0:	08009b81 	.word	0x08009b81
 8009bc4:	08009d05 	.word	0x08009d05
 8009bc8:	08009c2f 	.word	0x08009c2f
 8009bcc:	08009cbf 	.word	0x08009cbf
 8009bd0:	08009b81 	.word	0x08009b81
 8009bd4:	08009b81 	.word	0x08009b81
 8009bd8:	08009d27 	.word	0x08009d27
 8009bdc:	08009b81 	.word	0x08009b81
 8009be0:	08009c2f 	.word	0x08009c2f
 8009be4:	08009b81 	.word	0x08009b81
 8009be8:	08009b81 	.word	0x08009b81
 8009bec:	08009cc7 	.word	0x08009cc7
 8009bf0:	6833      	ldr	r3, [r6, #0]
 8009bf2:	1d1a      	adds	r2, r3, #4
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	6032      	str	r2, [r6, #0]
 8009bf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009bfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009c00:	2301      	movs	r3, #1
 8009c02:	e09d      	b.n	8009d40 <_printf_i+0x1e8>
 8009c04:	6833      	ldr	r3, [r6, #0]
 8009c06:	6820      	ldr	r0, [r4, #0]
 8009c08:	1d19      	adds	r1, r3, #4
 8009c0a:	6031      	str	r1, [r6, #0]
 8009c0c:	0606      	lsls	r6, r0, #24
 8009c0e:	d501      	bpl.n	8009c14 <_printf_i+0xbc>
 8009c10:	681d      	ldr	r5, [r3, #0]
 8009c12:	e003      	b.n	8009c1c <_printf_i+0xc4>
 8009c14:	0645      	lsls	r5, r0, #25
 8009c16:	d5fb      	bpl.n	8009c10 <_printf_i+0xb8>
 8009c18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009c1c:	2d00      	cmp	r5, #0
 8009c1e:	da03      	bge.n	8009c28 <_printf_i+0xd0>
 8009c20:	232d      	movs	r3, #45	@ 0x2d
 8009c22:	426d      	negs	r5, r5
 8009c24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c28:	4859      	ldr	r0, [pc, #356]	@ (8009d90 <_printf_i+0x238>)
 8009c2a:	230a      	movs	r3, #10
 8009c2c:	e011      	b.n	8009c52 <_printf_i+0xfa>
 8009c2e:	6821      	ldr	r1, [r4, #0]
 8009c30:	6833      	ldr	r3, [r6, #0]
 8009c32:	0608      	lsls	r0, r1, #24
 8009c34:	f853 5b04 	ldr.w	r5, [r3], #4
 8009c38:	d402      	bmi.n	8009c40 <_printf_i+0xe8>
 8009c3a:	0649      	lsls	r1, r1, #25
 8009c3c:	bf48      	it	mi
 8009c3e:	b2ad      	uxthmi	r5, r5
 8009c40:	2f6f      	cmp	r7, #111	@ 0x6f
 8009c42:	4853      	ldr	r0, [pc, #332]	@ (8009d90 <_printf_i+0x238>)
 8009c44:	6033      	str	r3, [r6, #0]
 8009c46:	bf14      	ite	ne
 8009c48:	230a      	movne	r3, #10
 8009c4a:	2308      	moveq	r3, #8
 8009c4c:	2100      	movs	r1, #0
 8009c4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009c52:	6866      	ldr	r6, [r4, #4]
 8009c54:	60a6      	str	r6, [r4, #8]
 8009c56:	2e00      	cmp	r6, #0
 8009c58:	bfa2      	ittt	ge
 8009c5a:	6821      	ldrge	r1, [r4, #0]
 8009c5c:	f021 0104 	bicge.w	r1, r1, #4
 8009c60:	6021      	strge	r1, [r4, #0]
 8009c62:	b90d      	cbnz	r5, 8009c68 <_printf_i+0x110>
 8009c64:	2e00      	cmp	r6, #0
 8009c66:	d04b      	beq.n	8009d00 <_printf_i+0x1a8>
 8009c68:	4616      	mov	r6, r2
 8009c6a:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c6e:	fb03 5711 	mls	r7, r3, r1, r5
 8009c72:	5dc7      	ldrb	r7, [r0, r7]
 8009c74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c78:	462f      	mov	r7, r5
 8009c7a:	42bb      	cmp	r3, r7
 8009c7c:	460d      	mov	r5, r1
 8009c7e:	d9f4      	bls.n	8009c6a <_printf_i+0x112>
 8009c80:	2b08      	cmp	r3, #8
 8009c82:	d10b      	bne.n	8009c9c <_printf_i+0x144>
 8009c84:	6823      	ldr	r3, [r4, #0]
 8009c86:	07df      	lsls	r7, r3, #31
 8009c88:	d508      	bpl.n	8009c9c <_printf_i+0x144>
 8009c8a:	6923      	ldr	r3, [r4, #16]
 8009c8c:	6861      	ldr	r1, [r4, #4]
 8009c8e:	4299      	cmp	r1, r3
 8009c90:	bfde      	ittt	le
 8009c92:	2330      	movle	r3, #48	@ 0x30
 8009c94:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009c98:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009c9c:	1b92      	subs	r2, r2, r6
 8009c9e:	6122      	str	r2, [r4, #16]
 8009ca0:	f8cd a000 	str.w	sl, [sp]
 8009ca4:	464b      	mov	r3, r9
 8009ca6:	aa03      	add	r2, sp, #12
 8009ca8:	4621      	mov	r1, r4
 8009caa:	4640      	mov	r0, r8
 8009cac:	f7ff fee6 	bl	8009a7c <_printf_common>
 8009cb0:	3001      	adds	r0, #1
 8009cb2:	d14a      	bne.n	8009d4a <_printf_i+0x1f2>
 8009cb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009cb8:	b004      	add	sp, #16
 8009cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cbe:	6823      	ldr	r3, [r4, #0]
 8009cc0:	f043 0320 	orr.w	r3, r3, #32
 8009cc4:	6023      	str	r3, [r4, #0]
 8009cc6:	4833      	ldr	r0, [pc, #204]	@ (8009d94 <_printf_i+0x23c>)
 8009cc8:	2778      	movs	r7, #120	@ 0x78
 8009cca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009cce:	6823      	ldr	r3, [r4, #0]
 8009cd0:	6831      	ldr	r1, [r6, #0]
 8009cd2:	061f      	lsls	r7, r3, #24
 8009cd4:	f851 5b04 	ldr.w	r5, [r1], #4
 8009cd8:	d402      	bmi.n	8009ce0 <_printf_i+0x188>
 8009cda:	065f      	lsls	r7, r3, #25
 8009cdc:	bf48      	it	mi
 8009cde:	b2ad      	uxthmi	r5, r5
 8009ce0:	6031      	str	r1, [r6, #0]
 8009ce2:	07d9      	lsls	r1, r3, #31
 8009ce4:	bf44      	itt	mi
 8009ce6:	f043 0320 	orrmi.w	r3, r3, #32
 8009cea:	6023      	strmi	r3, [r4, #0]
 8009cec:	b11d      	cbz	r5, 8009cf6 <_printf_i+0x19e>
 8009cee:	2310      	movs	r3, #16
 8009cf0:	e7ac      	b.n	8009c4c <_printf_i+0xf4>
 8009cf2:	4827      	ldr	r0, [pc, #156]	@ (8009d90 <_printf_i+0x238>)
 8009cf4:	e7e9      	b.n	8009cca <_printf_i+0x172>
 8009cf6:	6823      	ldr	r3, [r4, #0]
 8009cf8:	f023 0320 	bic.w	r3, r3, #32
 8009cfc:	6023      	str	r3, [r4, #0]
 8009cfe:	e7f6      	b.n	8009cee <_printf_i+0x196>
 8009d00:	4616      	mov	r6, r2
 8009d02:	e7bd      	b.n	8009c80 <_printf_i+0x128>
 8009d04:	6833      	ldr	r3, [r6, #0]
 8009d06:	6825      	ldr	r5, [r4, #0]
 8009d08:	6961      	ldr	r1, [r4, #20]
 8009d0a:	1d18      	adds	r0, r3, #4
 8009d0c:	6030      	str	r0, [r6, #0]
 8009d0e:	062e      	lsls	r6, r5, #24
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	d501      	bpl.n	8009d18 <_printf_i+0x1c0>
 8009d14:	6019      	str	r1, [r3, #0]
 8009d16:	e002      	b.n	8009d1e <_printf_i+0x1c6>
 8009d18:	0668      	lsls	r0, r5, #25
 8009d1a:	d5fb      	bpl.n	8009d14 <_printf_i+0x1bc>
 8009d1c:	8019      	strh	r1, [r3, #0]
 8009d1e:	2300      	movs	r3, #0
 8009d20:	6123      	str	r3, [r4, #16]
 8009d22:	4616      	mov	r6, r2
 8009d24:	e7bc      	b.n	8009ca0 <_printf_i+0x148>
 8009d26:	6833      	ldr	r3, [r6, #0]
 8009d28:	1d1a      	adds	r2, r3, #4
 8009d2a:	6032      	str	r2, [r6, #0]
 8009d2c:	681e      	ldr	r6, [r3, #0]
 8009d2e:	6862      	ldr	r2, [r4, #4]
 8009d30:	2100      	movs	r1, #0
 8009d32:	4630      	mov	r0, r6
 8009d34:	f7f6 fa5c 	bl	80001f0 <memchr>
 8009d38:	b108      	cbz	r0, 8009d3e <_printf_i+0x1e6>
 8009d3a:	1b80      	subs	r0, r0, r6
 8009d3c:	6060      	str	r0, [r4, #4]
 8009d3e:	6863      	ldr	r3, [r4, #4]
 8009d40:	6123      	str	r3, [r4, #16]
 8009d42:	2300      	movs	r3, #0
 8009d44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d48:	e7aa      	b.n	8009ca0 <_printf_i+0x148>
 8009d4a:	6923      	ldr	r3, [r4, #16]
 8009d4c:	4632      	mov	r2, r6
 8009d4e:	4649      	mov	r1, r9
 8009d50:	4640      	mov	r0, r8
 8009d52:	47d0      	blx	sl
 8009d54:	3001      	adds	r0, #1
 8009d56:	d0ad      	beq.n	8009cb4 <_printf_i+0x15c>
 8009d58:	6823      	ldr	r3, [r4, #0]
 8009d5a:	079b      	lsls	r3, r3, #30
 8009d5c:	d413      	bmi.n	8009d86 <_printf_i+0x22e>
 8009d5e:	68e0      	ldr	r0, [r4, #12]
 8009d60:	9b03      	ldr	r3, [sp, #12]
 8009d62:	4298      	cmp	r0, r3
 8009d64:	bfb8      	it	lt
 8009d66:	4618      	movlt	r0, r3
 8009d68:	e7a6      	b.n	8009cb8 <_printf_i+0x160>
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	4632      	mov	r2, r6
 8009d6e:	4649      	mov	r1, r9
 8009d70:	4640      	mov	r0, r8
 8009d72:	47d0      	blx	sl
 8009d74:	3001      	adds	r0, #1
 8009d76:	d09d      	beq.n	8009cb4 <_printf_i+0x15c>
 8009d78:	3501      	adds	r5, #1
 8009d7a:	68e3      	ldr	r3, [r4, #12]
 8009d7c:	9903      	ldr	r1, [sp, #12]
 8009d7e:	1a5b      	subs	r3, r3, r1
 8009d80:	42ab      	cmp	r3, r5
 8009d82:	dcf2      	bgt.n	8009d6a <_printf_i+0x212>
 8009d84:	e7eb      	b.n	8009d5e <_printf_i+0x206>
 8009d86:	2500      	movs	r5, #0
 8009d88:	f104 0619 	add.w	r6, r4, #25
 8009d8c:	e7f5      	b.n	8009d7a <_printf_i+0x222>
 8009d8e:	bf00      	nop
 8009d90:	0800a005 	.word	0x0800a005
 8009d94:	0800a016 	.word	0x0800a016

08009d98 <__malloc_lock>:
 8009d98:	4801      	ldr	r0, [pc, #4]	@ (8009da0 <__malloc_lock+0x8>)
 8009d9a:	f7ff bc65 	b.w	8009668 <__retarget_lock_acquire_recursive>
 8009d9e:	bf00      	nop
 8009da0:	20002000 	.word	0x20002000

08009da4 <__malloc_unlock>:
 8009da4:	4801      	ldr	r0, [pc, #4]	@ (8009dac <__malloc_unlock+0x8>)
 8009da6:	f7ff bc60 	b.w	800966a <__retarget_lock_release_recursive>
 8009daa:	bf00      	nop
 8009dac:	20002000 	.word	0x20002000

08009db0 <_realloc_r>:
 8009db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009db4:	4680      	mov	r8, r0
 8009db6:	4615      	mov	r5, r2
 8009db8:	460c      	mov	r4, r1
 8009dba:	b921      	cbnz	r1, 8009dc6 <_realloc_r+0x16>
 8009dbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dc0:	4611      	mov	r1, r2
 8009dc2:	f7ff bddb 	b.w	800997c <_malloc_r>
 8009dc6:	b92a      	cbnz	r2, 8009dd4 <_realloc_r+0x24>
 8009dc8:	f000 f84a 	bl	8009e60 <_free_r>
 8009dcc:	2400      	movs	r4, #0
 8009dce:	4620      	mov	r0, r4
 8009dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dd4:	f000 f88e 	bl	8009ef4 <_malloc_usable_size_r>
 8009dd8:	4285      	cmp	r5, r0
 8009dda:	4606      	mov	r6, r0
 8009ddc:	d802      	bhi.n	8009de4 <_realloc_r+0x34>
 8009dde:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009de2:	d8f4      	bhi.n	8009dce <_realloc_r+0x1e>
 8009de4:	4629      	mov	r1, r5
 8009de6:	4640      	mov	r0, r8
 8009de8:	f7ff fdc8 	bl	800997c <_malloc_r>
 8009dec:	4607      	mov	r7, r0
 8009dee:	2800      	cmp	r0, #0
 8009df0:	d0ec      	beq.n	8009dcc <_realloc_r+0x1c>
 8009df2:	42b5      	cmp	r5, r6
 8009df4:	462a      	mov	r2, r5
 8009df6:	4621      	mov	r1, r4
 8009df8:	bf28      	it	cs
 8009dfa:	4632      	movcs	r2, r6
 8009dfc:	f7ff fc36 	bl	800966c <memcpy>
 8009e00:	4621      	mov	r1, r4
 8009e02:	4640      	mov	r0, r8
 8009e04:	f000 f82c 	bl	8009e60 <_free_r>
 8009e08:	463c      	mov	r4, r7
 8009e0a:	e7e0      	b.n	8009dce <_realloc_r+0x1e>

08009e0c <memmove>:
 8009e0c:	4288      	cmp	r0, r1
 8009e0e:	b510      	push	{r4, lr}
 8009e10:	eb01 0402 	add.w	r4, r1, r2
 8009e14:	d902      	bls.n	8009e1c <memmove+0x10>
 8009e16:	4284      	cmp	r4, r0
 8009e18:	4623      	mov	r3, r4
 8009e1a:	d807      	bhi.n	8009e2c <memmove+0x20>
 8009e1c:	1e43      	subs	r3, r0, #1
 8009e1e:	42a1      	cmp	r1, r4
 8009e20:	d008      	beq.n	8009e34 <memmove+0x28>
 8009e22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e2a:	e7f8      	b.n	8009e1e <memmove+0x12>
 8009e2c:	4402      	add	r2, r0
 8009e2e:	4601      	mov	r1, r0
 8009e30:	428a      	cmp	r2, r1
 8009e32:	d100      	bne.n	8009e36 <memmove+0x2a>
 8009e34:	bd10      	pop	{r4, pc}
 8009e36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e3e:	e7f7      	b.n	8009e30 <memmove+0x24>

08009e40 <_sbrk_r>:
 8009e40:	b538      	push	{r3, r4, r5, lr}
 8009e42:	4d06      	ldr	r5, [pc, #24]	@ (8009e5c <_sbrk_r+0x1c>)
 8009e44:	2300      	movs	r3, #0
 8009e46:	4604      	mov	r4, r0
 8009e48:	4608      	mov	r0, r1
 8009e4a:	602b      	str	r3, [r5, #0]
 8009e4c:	f7f7 fb0c 	bl	8001468 <_sbrk>
 8009e50:	1c43      	adds	r3, r0, #1
 8009e52:	d102      	bne.n	8009e5a <_sbrk_r+0x1a>
 8009e54:	682b      	ldr	r3, [r5, #0]
 8009e56:	b103      	cbz	r3, 8009e5a <_sbrk_r+0x1a>
 8009e58:	6023      	str	r3, [r4, #0]
 8009e5a:	bd38      	pop	{r3, r4, r5, pc}
 8009e5c:	2000200c 	.word	0x2000200c

08009e60 <_free_r>:
 8009e60:	b538      	push	{r3, r4, r5, lr}
 8009e62:	4605      	mov	r5, r0
 8009e64:	2900      	cmp	r1, #0
 8009e66:	d041      	beq.n	8009eec <_free_r+0x8c>
 8009e68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e6c:	1f0c      	subs	r4, r1, #4
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	bfb8      	it	lt
 8009e72:	18e4      	addlt	r4, r4, r3
 8009e74:	f7ff ff90 	bl	8009d98 <__malloc_lock>
 8009e78:	4a1d      	ldr	r2, [pc, #116]	@ (8009ef0 <_free_r+0x90>)
 8009e7a:	6813      	ldr	r3, [r2, #0]
 8009e7c:	b933      	cbnz	r3, 8009e8c <_free_r+0x2c>
 8009e7e:	6063      	str	r3, [r4, #4]
 8009e80:	6014      	str	r4, [r2, #0]
 8009e82:	4628      	mov	r0, r5
 8009e84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e88:	f7ff bf8c 	b.w	8009da4 <__malloc_unlock>
 8009e8c:	42a3      	cmp	r3, r4
 8009e8e:	d908      	bls.n	8009ea2 <_free_r+0x42>
 8009e90:	6820      	ldr	r0, [r4, #0]
 8009e92:	1821      	adds	r1, r4, r0
 8009e94:	428b      	cmp	r3, r1
 8009e96:	bf01      	itttt	eq
 8009e98:	6819      	ldreq	r1, [r3, #0]
 8009e9a:	685b      	ldreq	r3, [r3, #4]
 8009e9c:	1809      	addeq	r1, r1, r0
 8009e9e:	6021      	streq	r1, [r4, #0]
 8009ea0:	e7ed      	b.n	8009e7e <_free_r+0x1e>
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	685b      	ldr	r3, [r3, #4]
 8009ea6:	b10b      	cbz	r3, 8009eac <_free_r+0x4c>
 8009ea8:	42a3      	cmp	r3, r4
 8009eaa:	d9fa      	bls.n	8009ea2 <_free_r+0x42>
 8009eac:	6811      	ldr	r1, [r2, #0]
 8009eae:	1850      	adds	r0, r2, r1
 8009eb0:	42a0      	cmp	r0, r4
 8009eb2:	d10b      	bne.n	8009ecc <_free_r+0x6c>
 8009eb4:	6820      	ldr	r0, [r4, #0]
 8009eb6:	4401      	add	r1, r0
 8009eb8:	1850      	adds	r0, r2, r1
 8009eba:	4283      	cmp	r3, r0
 8009ebc:	6011      	str	r1, [r2, #0]
 8009ebe:	d1e0      	bne.n	8009e82 <_free_r+0x22>
 8009ec0:	6818      	ldr	r0, [r3, #0]
 8009ec2:	685b      	ldr	r3, [r3, #4]
 8009ec4:	6053      	str	r3, [r2, #4]
 8009ec6:	4408      	add	r0, r1
 8009ec8:	6010      	str	r0, [r2, #0]
 8009eca:	e7da      	b.n	8009e82 <_free_r+0x22>
 8009ecc:	d902      	bls.n	8009ed4 <_free_r+0x74>
 8009ece:	230c      	movs	r3, #12
 8009ed0:	602b      	str	r3, [r5, #0]
 8009ed2:	e7d6      	b.n	8009e82 <_free_r+0x22>
 8009ed4:	6820      	ldr	r0, [r4, #0]
 8009ed6:	1821      	adds	r1, r4, r0
 8009ed8:	428b      	cmp	r3, r1
 8009eda:	bf04      	itt	eq
 8009edc:	6819      	ldreq	r1, [r3, #0]
 8009ede:	685b      	ldreq	r3, [r3, #4]
 8009ee0:	6063      	str	r3, [r4, #4]
 8009ee2:	bf04      	itt	eq
 8009ee4:	1809      	addeq	r1, r1, r0
 8009ee6:	6021      	streq	r1, [r4, #0]
 8009ee8:	6054      	str	r4, [r2, #4]
 8009eea:	e7ca      	b.n	8009e82 <_free_r+0x22>
 8009eec:	bd38      	pop	{r3, r4, r5, pc}
 8009eee:	bf00      	nop
 8009ef0:	20002008 	.word	0x20002008

08009ef4 <_malloc_usable_size_r>:
 8009ef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ef8:	1f18      	subs	r0, r3, #4
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	bfbc      	itt	lt
 8009efe:	580b      	ldrlt	r3, [r1, r0]
 8009f00:	18c0      	addlt	r0, r0, r3
 8009f02:	4770      	bx	lr

08009f04 <_init>:
 8009f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f06:	bf00      	nop
 8009f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f0a:	bc08      	pop	{r3}
 8009f0c:	469e      	mov	lr, r3
 8009f0e:	4770      	bx	lr

08009f10 <_fini>:
 8009f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f12:	bf00      	nop
 8009f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f16:	bc08      	pop	{r3}
 8009f18:	469e      	mov	lr, r3
 8009f1a:	4770      	bx	lr
