{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512080924386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512080924387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 20:28:44 2017 " "Processing started: Thu Nov 30 20:28:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512080924387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512080924387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modulo_saida -c modulo_saida " "Command: quartus_map --read_settings_files=on --write_settings_files=off modulo_saida -c modulo_saida" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512080924387 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512080924818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-arch " "Found design unit 1: Display-arch" {  } { { "Display.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080925564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_F-arch " "Found design unit 1: Display_F-arch" {  } { { "Display_F.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_F.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925568 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_F " "Found entity 1: Display_F" {  } { { "Display_F.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_F.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080925568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_E-arch " "Found design unit 1: Display_E-arch" {  } { { "Display_E.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_E.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925572 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_E " "Found entity 1: Display_E" {  } { { "Display_E.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080925572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_B-arch " "Found design unit 1: Display_B-arch" {  } { { "Display_B.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_B.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925576 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_B " "Found entity 1: Display_B" {  } { { "Display_B.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080925576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_C-arch " "Found design unit 1: Display_C-arch" {  } { { "Display_C.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_C.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925581 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_C " "Found entity 1: Display_C" {  } { { "Display_C.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080925581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_G-arch " "Found design unit 1: Display_G-arch" {  } { { "Display_G.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_G.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925586 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_G " "Found entity 1: Display_G" {  } { { "Display_G.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_G.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080925586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_D-arch " "Found design unit 1: Display_D-arch" {  } { { "Display_D.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_D.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925590 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_D " "Found entity 1: Display_D" {  } { { "Display_D.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080925590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_A-arch " "Found design unit 1: Display_A-arch" {  } { { "Display_A.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_A.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_A " "Found entity 1: Display_A" {  } { { "Display_A.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080925594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_saida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulo_saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_saida-arch " "Found design unit 1: modulo_saida-arch" {  } { { "modulo_saida.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/modulo_saida.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925598 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_saida " "Found entity 1: modulo_saida" {  } { { "modulo_saida.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/modulo_saida.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512080925598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512080925598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modulo_saida " "Elaborating entity \"modulo_saida\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512080926121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:dS0 " "Elaborating entity \"Display\" for hierarchy \"Display:dS0\"" {  } { { "modulo_saida.vhd" "dS0" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/modulo_saida.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512080927069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_A Display:dS0\|Display_A:i0 " "Elaborating entity \"Display_A\" for hierarchy \"Display:dS0\|Display_A:i0\"" {  } { { "Display.vhd" "i0" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512080927150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_B Display:dS0\|Display_B:i1 " "Elaborating entity \"Display_B\" for hierarchy \"Display:dS0\|Display_B:i1\"" {  } { { "Display.vhd" "i1" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512080927199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_C Display:dS0\|Display_C:i2 " "Elaborating entity \"Display_C\" for hierarchy \"Display:dS0\|Display_C:i2\"" {  } { { "Display.vhd" "i2" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512080927229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_D Display:dS0\|Display_D:i3 " "Elaborating entity \"Display_D\" for hierarchy \"Display:dS0\|Display_D:i3\"" {  } { { "Display.vhd" "i3" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512080927255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_E Display:dS0\|Display_E:i4 " "Elaborating entity \"Display_E\" for hierarchy \"Display:dS0\|Display_E:i4\"" {  } { { "Display.vhd" "i4" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512080927306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_F Display:dS0\|Display_F:i5 " "Elaborating entity \"Display_F\" for hierarchy \"Display:dS0\|Display_F:i5\"" {  } { { "Display.vhd" "i5" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512080927341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_G Display:dS0\|Display_G:i6 " "Elaborating entity \"Display_G\" for hierarchy \"Display:dS0\|Display_G:i6\"" {  } { { "Display.vhd" "i6" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512080927370 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Alg VCC " "Pin \"LED_Alg\" is stuck at VCC" {  } { { "modulo_saida.vhd" "" { Text "C:/Users/Josivan/Documents/github/Projeto_Final_Circuitos_Logicos/modulo_saida/modulo_saida.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512080930482 "|modulo_saida|LED_Alg"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512080930482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512080930803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512080932886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512080932886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512080934406 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512080934406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512080934406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512080934406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512080934514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 20:28:54 2017 " "Processing ended: Thu Nov 30 20:28:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512080934514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512080934514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512080934514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512080934514 ""}
