From ed3a36b4b05638a1e6886b9c6ef25b877762caf6 Mon Sep 17 00:00:00 2001
From: Marcin Wojtas <mw@semihalf.com>
Date: Wed, 24 Feb 2016 21:39:55 +0100
Subject: [PATCH 343/538] arm64: dts: enable PCIe support for A37xx SoC's

Change-Id: I391c13e5bf9c049bb0be3268d5640dfe411e0e08
Signed-off-by: Hezi Shahmoon <hezi@marvell.com>
Signed-off-by: Marcin Wojtas <mw@semihalf.com>
Signed-off-by: Ofer Heifetz <oferh@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/28768
Reviewed-by: Omri Itach <omrii@marvell.com>
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Nadav Haklai <nadavh@marvell.com>
---
 arch/arm64/boot/dts/marvell/armada-37xx.dtsi | 45 ++++++++++++++++++++++++++++
 1 file changed, 45 insertions(+)

diff --git a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
index 811a28b..f2a6f29 100644
--- a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
@@ -257,6 +257,16 @@
 				};
 			};
 
+			advk_ic: interrupt-controller@74840 {
+				compatible = "marvell,advk-ic";
+				reg = <0x74840 0x10
+				       0x8b000 0x8>;
+				interrupt-controller;
+				#interrupt-cells = <1>;
+				interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
+				status = "disabled";
+			};
+
 			sdhci1: sdhci@d0000 {
 				compatible = "marvell,xenon-sdhci";
 				reg = <0xd0000 0x300>;
@@ -294,5 +304,40 @@
 				      <0x1d40000 0x40000>; /* GICR */
 			};
 		};
+
+		pcie-controller {
+			compatible = "marvell,armada-3700-pcie";
+			device_type = "pci";
+			status = "disabled";
+
+			#address-cells = <3>;
+			#size-cells = <2>;
+
+			bus-range = <0x00 0xff>;
+
+			ranges = <0x82000000 0 0x00080000   0 0xD0070000 0 0x20000
+				  0x82000000 0 0xe8000000   0 0xe8000000 0 0x1000000 /* Port 0 MEM */
+				  0x81000000 0 0xe9000000   0 0xe9000000 0 0x10000>; /* Port 0 IO*/
+
+			pcie@1,0 {
+				device_type = "pci";
+				status = "disabled";
+				assigned-addresses = <0x82000800 0 0x00080000 0 0x20000>;
+				reg = <0x0800 0 0 0 0>;
+				#address-cells = <3>;
+				#size-cells = <2>;
+				#interrupt-cells = <1>;
+				ranges = <0x82000000 0 0 0x82000000 0 0xe8000000 1 0
+					  0x81000000 0 0 0x81000000 0 0xe9000000 1 0>;
+				interrupt-map-mask = <0 0 0 7>;
+				interrupt-map = <0 0 0 1 &advk_ic 1>,
+						<0 0 0 2 &advk_ic 2>,
+						<0 0 0 3 &advk_ic 3>,
+						<0 0 0 4 &advk_ic 4>;
+				marvell,pcie-port = <0>;
+				marvell,pcie-lane = <0>;
+				clocks = <&sgateclk 14>;
+			};
+		};
 	};
 };
-- 
1.9.1

