

================================================================
== Vivado HLS Report for 'dateport_update_OUT'
================================================================
* Date:           Tue May 09 23:55:12 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        final_le
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3412|  3412|  3412|  3412|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3330|  3330|       333|          -|          -|    10|    no    |
        | + Loop 1.1  |   330|   330|        11|          -|          -|    30|    no    |
        |- Loop 2     |    80|    80|         8|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    112|
|Register         |        -|      -|     234|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     582|    851|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                  |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U101  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U102   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +--------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                       |                                       |        0|      5|  348|  711|
    +--------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |i_20_fu_153_p2               |     +    |      0|  0|   4|           4|           1|
    |i_21_fu_230_p2               |     +    |      0|  0|   4|           4|           1|
    |j_17_fu_174_p2               |     +    |      0|  0|   5|           5|           1|
    |output_dwei_addr1_fu_209_p2  |     +    |      0|  0|   4|           9|           9|
    |output_dwei_addr2_fu_215_p2  |     +    |      0|  0|   4|           9|           9|
    |exitcond1_fu_168_p2          |   icmp   |      0|  0|   2|           5|           3|
    |exitcond2_fu_147_p2          |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_224_p2           |   icmp   |      0|  0|   2|           4|           4|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  28|          44|          32|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  18|         23|    1|         23|
    |grp_fu_126_p0          |  32|          3|   32|         96|
    |grp_fu_126_p1          |  32|          3|   32|         96|
    |i_1_reg_115            |   4|          2|    4|          8|
    |i_reg_92               |   4|          2|    4|          8|
    |j_reg_104              |   5|          2|    5|         10|
    |output_d_address0      |   4|          3|    4|         12|
    |output_dbias_address0  |   4|          3|    4|         12|
    |output_dwei_address0   |   9|          3|    9|         27|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 112|         44|   95|        292|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  22|   0|   22|          0|
    |i_1_reg_115                |   4|   0|    4|          0|
    |i_20_reg_245               |   4|   0|    4|          0|
    |i_21_reg_301               |   4|   0|    4|          0|
    |i_reg_92                   |   4|   0|    4|          0|
    |j_17_reg_263               |   5|   0|    5|          0|
    |j_reg_104                  |   5|   0|    5|          0|
    |output_dbias_addr_reg_306  |   4|   0|    4|          0|
    |output_dbias_load_reg_316  |  32|   0|   32|          0|
    |output_dwei_addr2_reg_268  |   9|   0|    9|          0|
    |output_dwei_addr_reg_283   |   9|   0|    9|          0|
    |output_dwei_load_reg_288   |  32|   0|   32|          0|
    |reg_135                    |  32|   0|   32|          0|
    |reg_141                    |  32|   0|   32|          0|
    |tmp_106_reg_293            |  32|   0|   32|          0|
    |tmp_trn_cast_reg_255       |   4|   0|    9|          5|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 234|   0|  239|          5|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dateport_update_OUT | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dateport_update_OUT | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dateport_update_OUT | return value |
|ap_done                | out |    1| ap_ctrl_hs | dateport_update_OUT | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dateport_update_OUT | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dateport_update_OUT | return value |
|output_d_address0      | out |    4|  ap_memory |       output_d      |     array    |
|output_d_ce0           | out |    1|  ap_memory |       output_d      |     array    |
|output_d_q0            |  in |   32|  ap_memory |       output_d      |     array    |
|output_dwei_address0   | out |    9|  ap_memory |     output_dwei     |     array    |
|output_dwei_ce0        | out |    1|  ap_memory |     output_dwei     |     array    |
|output_dwei_we0        | out |    1|  ap_memory |     output_dwei     |     array    |
|output_dwei_d0         | out |   32|  ap_memory |     output_dwei     |     array    |
|output_dwei_q0         |  in |   32|  ap_memory |     output_dwei     |     array    |
|C5_y_address0          | out |    5|  ap_memory |         C5_y        |     array    |
|C5_y_ce0               | out |    1|  ap_memory |         C5_y        |     array    |
|C5_y_q0                |  in |   32|  ap_memory |         C5_y        |     array    |
|output_dbias_address0  | out |    4|  ap_memory |     output_dbias    |     array    |
|output_dbias_ce0       | out |    1|  ap_memory |     output_dbias    |     array    |
|output_dbias_we0       | out |    1|  ap_memory |     output_dbias    |     array    |
|output_dbias_d0        | out |   32|  ap_memory |     output_dbias    |     array    |
|output_dbias_q0        |  in |   32|  ap_memory |     output_dbias    |     array    |
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	15  / (exitcond2)
3 --> 
	4  / true
4 --> 
	2  / (exitcond1)
	5  / (!exitcond1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	4  / true
15 --> 
	16  / (!exitcond)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	15  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_23 [1/1] 1.57ns
:0  br label %.loopexit


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_20, %.preheader3 ]

ST_2: exitcond2 [1/1] 1.88ns
.loopexit:1  %exitcond2 = icmp eq i4 %i, -6

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_2: i_20 [1/1] 0.80ns
.loopexit:3  %i_20 = add i4 %i, 1

ST_2: stg_28 [1/1] 1.57ns
.loopexit:4  br i1 %exitcond2, label %.preheader, label %.preheader3.preheader

ST_2: tmp [1/1] 0.00ns
.preheader3.preheader:0  %tmp = zext i4 %i to i64

ST_2: output_d_addr [1/1] 0.00ns
.preheader3.preheader:1  %output_d_addr = getelementptr [10 x float]* @output_d, i64 0, i64 %tmp

ST_2: output_d_load_1 [2/2] 2.39ns
.preheader3.preheader:2  %output_d_load_1 = load float* %output_d_addr, align 4


 <State 3>: 2.39ns
ST_3: output_d_load_1 [1/2] 2.39ns
.preheader3.preheader:2  %output_d_load_1 = load float* %output_d_addr, align 4

ST_3: tmp_trn_cast [1/1] 0.00ns
.preheader3.preheader:3  %tmp_trn_cast = zext i4 %i to i9

ST_3: stg_34 [1/1] 1.57ns
.preheader3.preheader:4  br label %.preheader3


 <State 4>: 2.74ns
ST_4: j [1/1] 0.00ns
.preheader3:0  %j = phi i5 [ %j_17, %1 ], [ 0, %.preheader3.preheader ]

ST_4: exitcond1 [1/1] 1.91ns
.preheader3:1  %exitcond1 = icmp eq i5 %j, -2

ST_4: empty_72 [1/1] 0.00ns
.preheader3:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

ST_4: j_17 [1/1] 1.72ns
.preheader3:3  %j_17 = add i5 %j, 1

ST_4: stg_39 [1/1] 0.00ns
.preheader3:4  br i1 %exitcond1, label %.loopexit, label %1

ST_4: tmp_105 [1/1] 0.00ns
:0  %tmp_105 = zext i5 %j to i64

ST_4: tmp_205 [1/1] 0.00ns
:1  %tmp_205 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %j, i3 0)

ST_4: p_shl_cast [1/1] 0.00ns
:2  %p_shl_cast = zext i8 %tmp_205 to i9

ST_4: tmp_206 [1/1] 0.00ns
:3  %tmp_206 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %j, i1 false)

ST_4: p_shl3_cast [1/1] 0.00ns
:4  %p_shl3_cast = zext i6 %tmp_206 to i9

ST_4: output_dwei_addr1 [1/1] 1.37ns
:5  %output_dwei_addr1 = add i9 %p_shl3_cast, %p_shl_cast

ST_4: output_dwei_addr2 [1/1] 1.37ns
:6  %output_dwei_addr2 = add i9 %output_dwei_addr1, %tmp_trn_cast

ST_4: C5_y_addr [1/1] 0.00ns
:10  %C5_y_addr = getelementptr [30 x float]* @C5_y, i64 0, i64 %tmp_105

ST_4: C5_y_load [2/2] 2.39ns
:11  %C5_y_load = load float* %C5_y_addr, align 4


 <State 5>: 8.09ns
ST_5: C5_y_load [1/2] 2.39ns
:11  %C5_y_load = load float* %C5_y_addr, align 4

ST_5: tmp_106 [4/4] 5.70ns
:12  %tmp_106 = fmul float %C5_y_load, %output_d_load_1


 <State 6>: 5.70ns
ST_6: tmp_106 [3/4] 5.70ns
:12  %tmp_106 = fmul float %C5_y_load, %output_d_load_1


 <State 7>: 5.70ns
ST_7: tmp_207 [1/1] 0.00ns
:7  %tmp_207 = zext i9 %output_dwei_addr2 to i64

ST_7: output_dwei_addr [1/1] 0.00ns
:8  %output_dwei_addr = getelementptr [300 x float]* @output_dwei, i64 0, i64 %tmp_207

ST_7: output_dwei_load [2/2] 2.71ns
:9  %output_dwei_load = load float* %output_dwei_addr, align 4

ST_7: tmp_106 [2/4] 5.70ns
:12  %tmp_106 = fmul float %C5_y_load, %output_d_load_1


 <State 8>: 5.70ns
ST_8: output_dwei_load [1/2] 2.71ns
:9  %output_dwei_load = load float* %output_dwei_addr, align 4

ST_8: tmp_106 [1/4] 5.70ns
:12  %tmp_106 = fmul float %C5_y_load, %output_d_load_1


 <State 9>: 7.26ns
ST_9: tmp_107 [5/5] 7.26ns
:13  %tmp_107 = fadd float %output_dwei_load, %tmp_106


 <State 10>: 7.26ns
ST_10: tmp_107 [4/5] 7.26ns
:13  %tmp_107 = fadd float %output_dwei_load, %tmp_106


 <State 11>: 7.26ns
ST_11: tmp_107 [3/5] 7.26ns
:13  %tmp_107 = fadd float %output_dwei_load, %tmp_106


 <State 12>: 7.26ns
ST_12: tmp_107 [2/5] 7.26ns
:13  %tmp_107 = fadd float %output_dwei_load, %tmp_106


 <State 13>: 7.26ns
ST_13: tmp_107 [1/5] 7.26ns
:13  %tmp_107 = fadd float %output_dwei_load, %tmp_106


 <State 14>: 2.71ns
ST_14: stg_63 [1/1] 2.71ns
:14  store float %tmp_107, float* %output_dwei_addr, align 4

ST_14: stg_64 [1/1] 0.00ns
:15  br label %.preheader3


 <State 15>: 2.39ns
ST_15: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i4 [ %i_21, %2 ], [ 0, %.loopexit ]

ST_15: exitcond [1/1] 1.88ns
.preheader:1  %exitcond = icmp eq i4 %i_1, -6

ST_15: empty_73 [1/1] 0.00ns
.preheader:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_15: i_21 [1/1] 0.80ns
.preheader:3  %i_21 = add i4 %i_1, 1

ST_15: stg_69 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %3, label %2

ST_15: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i4 %i_1 to i64

ST_15: output_dbias_addr [1/1] 0.00ns
:1  %output_dbias_addr = getelementptr [10 x float]* @output_dbias, i64 0, i64 %tmp_s

ST_15: output_dbias_load [2/2] 2.39ns
:2  %output_dbias_load = load float* %output_dbias_addr, align 4

ST_15: output_d_addr_1 [1/1] 0.00ns
:3  %output_d_addr_1 = getelementptr [10 x float]* @output_d, i64 0, i64 %tmp_s

ST_15: output_d_load [2/2] 2.39ns
:4  %output_d_load = load float* %output_d_addr_1, align 4

ST_15: stg_75 [1/1] 0.00ns
:0  ret void


 <State 16>: 2.39ns
ST_16: output_dbias_load [1/2] 2.39ns
:2  %output_dbias_load = load float* %output_dbias_addr, align 4

ST_16: output_d_load [1/2] 2.39ns
:4  %output_d_load = load float* %output_d_addr_1, align 4


 <State 17>: 7.26ns
ST_17: tmp_104 [5/5] 7.26ns
:5  %tmp_104 = fadd float %output_dbias_load, %output_d_load


 <State 18>: 7.26ns
ST_18: tmp_104 [4/5] 7.26ns
:5  %tmp_104 = fadd float %output_dbias_load, %output_d_load


 <State 19>: 7.26ns
ST_19: tmp_104 [3/5] 7.26ns
:5  %tmp_104 = fadd float %output_dbias_load, %output_d_load


 <State 20>: 7.26ns
ST_20: tmp_104 [2/5] 7.26ns
:5  %tmp_104 = fadd float %output_dbias_load, %output_d_load


 <State 21>: 7.26ns
ST_21: tmp_104 [1/5] 7.26ns
:5  %tmp_104 = fadd float %output_dbias_load, %output_d_load


 <State 22>: 2.39ns
ST_22: stg_83 [1/1] 2.39ns
:6  store float %tmp_104, float* %output_dbias_addr, align 4

ST_22: stg_84 [1/1] 0.00ns
:7  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_d]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x72f1720; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_dwei]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x72f0640; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C5_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x72f1de0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_dbias]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x72f1cc0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_23            (br               ) [ 01111111111111100000000]
i                 (phi              ) [ 00110000000000000000000]
exitcond2         (icmp             ) [ 00111111111111100000000]
empty             (speclooptripcount) [ 00000000000000000000000]
i_20              (add              ) [ 01111111111111100000000]
stg_28            (br               ) [ 00111111111111111111111]
tmp               (zext             ) [ 00000000000000000000000]
output_d_addr     (getelementptr    ) [ 00010000000000000000000]
output_d_load_1   (load             ) [ 00001111111111100000000]
tmp_trn_cast      (zext             ) [ 00001111111111100000000]
stg_34            (br               ) [ 00111111111111100000000]
j                 (phi              ) [ 00001000000000000000000]
exitcond1         (icmp             ) [ 00111111111111100000000]
empty_72          (speclooptripcount) [ 00000000000000000000000]
j_17              (add              ) [ 00111111111111100000000]
stg_39            (br               ) [ 01111111111111100000000]
tmp_105           (zext             ) [ 00000000000000000000000]
tmp_205           (bitconcatenate   ) [ 00000000000000000000000]
p_shl_cast        (zext             ) [ 00000000000000000000000]
tmp_206           (bitconcatenate   ) [ 00000000000000000000000]
p_shl3_cast       (zext             ) [ 00000000000000000000000]
output_dwei_addr1 (add              ) [ 00000000000000000000000]
output_dwei_addr2 (add              ) [ 00000111000000000000000]
C5_y_addr         (getelementptr    ) [ 00000100000000000000000]
C5_y_load         (load             ) [ 00000011100000000000000]
tmp_207           (zext             ) [ 00000000000000000000000]
output_dwei_addr  (getelementptr    ) [ 00000000111111100000000]
output_dwei_load  (load             ) [ 00000000011111000000000]
tmp_106           (fmul             ) [ 00000000011111000000000]
tmp_107           (fadd             ) [ 00000000000000100000000]
stg_63            (store            ) [ 00000000000000000000000]
stg_64            (br               ) [ 00111111111111100000000]
i_1               (phi              ) [ 00000000000000010000000]
exitcond          (icmp             ) [ 00000000000000011111111]
empty_73          (speclooptripcount) [ 00000000000000000000000]
i_21              (add              ) [ 00100000000000011111111]
stg_69            (br               ) [ 00000000000000000000000]
tmp_s             (zext             ) [ 00000000000000000000000]
output_dbias_addr (getelementptr    ) [ 00000000000000001111111]
output_d_addr_1   (getelementptr    ) [ 00000000000000001000000]
stg_75            (ret              ) [ 00000000000000000000000]
output_dbias_load (load             ) [ 00000000000000000111110]
output_d_load     (load             ) [ 00000000000000000111110]
tmp_104           (fadd             ) [ 00000000000000000000001]
stg_83            (store            ) [ 00000000000000000000000]
stg_84            (br               ) [ 00100000000000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_d">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_dwei">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dwei"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C5_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C5_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_dbias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dbias"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="output_d_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="4" slack="0"/>
<pin id="40" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_d_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="4" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_d_load_1/2 output_d_load/15 "/>
</bind>
</comp>

<comp id="48" class="1004" name="C5_y_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="5" slack="0"/>
<pin id="52" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C5_y_addr/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="5" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C5_y_load/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_dwei_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="9" slack="0"/>
<pin id="64" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_dwei_addr/7 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="9" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="1"/>
<pin id="70" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_dwei_load/7 stg_63/14 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_dbias_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_dbias_addr/15 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="1"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_dbias_load/15 stg_83/22 "/>
</bind>
</comp>

<comp id="84" class="1004" name="output_d_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_d_addr_1/15 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="1"/>
<pin id="94" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="j_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="1"/>
<pin id="106" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="j_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_1_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="1"/>
<pin id="117" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_1_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/15 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_107/9 tmp_104/17 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_106/5 "/>
</bind>
</comp>

<comp id="135" class="1005" name="reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_d_load_1 output_d_load "/>
</bind>
</comp>

<comp id="141" class="1005" name="reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 tmp_104 "/>
</bind>
</comp>

<comp id="147" class="1004" name="exitcond2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_20_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_trn_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exitcond1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_17_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_17/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_105_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_205_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_205/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_shl_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_206_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_206/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_shl3_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="output_dwei_addr1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_dwei_addr1/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="output_dwei_addr2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="1"/>
<pin id="218" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_dwei_addr2/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_207_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="3"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_207/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="exitcond_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/15 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_21_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/15 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_20_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="250" class="1005" name="output_d_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_d_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_trn_cast_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="1"/>
<pin id="257" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_trn_cast "/>
</bind>
</comp>

<comp id="263" class="1005" name="j_17_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_17 "/>
</bind>
</comp>

<comp id="268" class="1005" name="output_dwei_addr2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="3"/>
<pin id="270" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="output_dwei_addr2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="C5_y_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="1"/>
<pin id="275" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="C5_y_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="C5_y_load_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_y_load "/>
</bind>
</comp>

<comp id="283" class="1005" name="output_dwei_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="1"/>
<pin id="285" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_dwei_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="output_dwei_load_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dwei_load "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_106_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="301" class="1005" name="i_21_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="306" class="1005" name="output_dbias_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="1"/>
<pin id="308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_dbias_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="output_d_addr_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_d_addr_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="output_dbias_load_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dbias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="18" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="134"><net_src comp="55" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="43" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="144"><net_src comp="126" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="151"><net_src comp="96" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="96" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="96" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="167"><net_src comp="92" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="108" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="108" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="108" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="108" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="108" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="193" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="228"><net_src comp="119" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="119" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="119" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="248"><net_src comp="153" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="253"><net_src comp="36" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="258"><net_src comp="164" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="266"><net_src comp="174" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="271"><net_src comp="215" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="276"><net_src comp="48" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="281"><net_src comp="55" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="286"><net_src comp="60" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="291"><net_src comp="67" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="296"><net_src comp="130" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="304"><net_src comp="230" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="309"><net_src comp="72" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="314"><net_src comp="84" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="319"><net_src comp="79" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="126" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_d | {}
	Port: output_dwei | {}
	Port: C5_y | {}
	Port: output_dbias | {}
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_20 : 1
		stg_28 : 2
		tmp : 1
		output_d_addr : 2
		output_d_load_1 : 3
	State 3
	State 4
		exitcond1 : 1
		j_17 : 1
		stg_39 : 2
		tmp_105 : 1
		tmp_205 : 1
		p_shl_cast : 2
		tmp_206 : 1
		p_shl3_cast : 2
		output_dwei_addr1 : 3
		output_dwei_addr2 : 4
		C5_y_addr : 2
		C5_y_load : 3
	State 5
		tmp_106 : 1
	State 6
	State 7
		output_dwei_addr : 1
		output_dwei_load : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		exitcond : 1
		i_21 : 1
		stg_69 : 2
		tmp_s : 1
		output_dbias_addr : 2
		output_dbias_load : 3
		output_d_addr_1 : 2
		output_d_load : 3
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_126        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_130        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |        i_20_fu_153       |    0    |    0    |    4    |
|          |        j_17_fu_174       |    0    |    0    |    5    |
|    add   | output_dwei_addr1_fu_209 |    0    |    0    |   4.5   |
|          | output_dwei_addr2_fu_215 |    0    |    0    |   4.5   |
|          |        i_21_fu_230       |    0    |    0    |    4    |
|----------|--------------------------|---------|---------|---------|
|          |     exitcond2_fu_147     |    0    |    0    |    2    |
|   icmp   |     exitcond1_fu_168     |    0    |    0    |    2    |
|          |      exitcond_fu_224     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_159        |    0    |    0    |    0    |
|          |    tmp_trn_cast_fu_164   |    0    |    0    |    0    |
|          |      tmp_105_fu_180      |    0    |    0    |    0    |
|   zext   |     p_shl_cast_fu_193    |    0    |    0    |    0    |
|          |    p_shl3_cast_fu_205    |    0    |    0    |    0    |
|          |      tmp_207_fu_220      |    0    |    0    |    0    |
|          |       tmp_s_fu_236       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|      tmp_205_fu_185      |    0    |    0    |    0    |
|          |      tmp_206_fu_197      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    5    |   348   |   739   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    C5_y_addr_reg_273    |    5   |
|    C5_y_load_reg_278    |   32   |
|       i_1_reg_115       |    4   |
|       i_20_reg_245      |    4   |
|       i_21_reg_301      |    4   |
|         i_reg_92        |    4   |
|       j_17_reg_263      |    5   |
|        j_reg_104        |    5   |
| output_d_addr_1_reg_311 |    4   |
|  output_d_addr_reg_250  |    4   |
|output_dbias_addr_reg_306|    4   |
|output_dbias_load_reg_316|   32   |
|output_dwei_addr2_reg_268|    9   |
| output_dwei_addr_reg_283|    9   |
| output_dwei_load_reg_288|   32   |
|         reg_135         |   32   |
|         reg_141         |   32   |
|     tmp_106_reg_293     |   32   |
|   tmp_trn_cast_reg_255  |    9   |
+-------------------------+--------+
|          Total          |   262  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   4  |   4  |   16   ||    4    |
| grp_access_fu_55 |  p0  |   2  |   5  |   10   ||    5    |
| grp_access_fu_67 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_79 |  p0  |   2  |   4  |    8   ||    4    |
|     i_reg_92     |  p0  |   2  |   4  |    8   ||    4    |
|    grp_fu_126    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_126    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_130    |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   252  ||  12.568 ||   122   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   739  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   122  |
|  Register |    -   |    -   |   262  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   610  |   861  |
+-----------+--------+--------+--------+--------+
