{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512330542722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512330542728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 14:49:02 2017 " "Processing started: Sun Dec 03 14:49:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512330542728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330542728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final-project -c final-project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final-project -c final-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330542728 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1512330543724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpiotest.v 1 1 " "Found 1 design units, including 1 entities, in source file gpiotest.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpioTest " "Found entity 1: gpioTest" {  } { { "gpioTest.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/gpioTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armcontroller.v 2 2 " "Found 2 design units, including 2 entities, in source file armcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 armController " "Found entity 1: armController" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557158 ""} { "Info" "ISGN_ENTITY_NAME" "2 milCounter " "Found entity 2: milCounter" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtender " "Found entity 1: signExtender" {  } { { "signExtender.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/signExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter.v 6 6 " "Found 6 design units, including 6 entities, in source file rightshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightshifter " "Found entity 1: rightshifter" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557178 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift16r " "Found entity 2: shift16r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557178 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift8r " "Found entity 3: shift8r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557178 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift4r " "Found entity 4: shift4r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557178 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift2r " "Found entity 5: shift2r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557178 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift1r " "Found entity 6: shift1r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557185 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(32) " "Verilog HDL warning at regfile.v(32): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557193 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(33) " "Verilog HDL warning at regfile.v(33): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557194 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(46) " "Verilog HDL warning at regfile.v(46): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557194 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(47) " "Verilog HDL warning at regfile.v(47): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557197 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(657) " "Verilog HDL warning at processor.v(657): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 657 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557203 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(660) " "Verilog HDL warning at processor.v(660): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 660 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557203 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(663) " "Verilog HDL warning at processor.v(663): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 663 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557203 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(734) " "Verilog HDL warning at processor.v(734): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 734 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(735) " "Verilog HDL warning at processor.v(735): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 735 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(736) " "Verilog HDL warning at processor.v(736): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 736 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(737) " "Verilog HDL warning at processor.v(737): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 737 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(738) " "Verilog HDL warning at processor.v(738): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 738 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(739) " "Verilog HDL warning at processor.v(739): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(767) " "Verilog HDL warning at processor.v(767): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 767 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(768) " "Verilog HDL warning at processor.v(768): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 768 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(769) " "Verilog HDL warning at processor.v(769): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 769 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(770) " "Verilog HDL warning at processor.v(770): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 770 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(771) " "Verilog HDL warning at processor.v(771): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 771 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(772) " "Verilog HDL warning at processor.v(772): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 772 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(773) " "Verilog HDL warning at processor.v(773): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 773 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 9 9 " "Found 9 design units, including 9 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557216 ""} { "Info" "ISGN_ENTITY_NAME" "2 fetch " "Found entity 2: fetch" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557216 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode " "Found entity 3: decode" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557216 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557216 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipelineLatch " "Found entity 5: pipelineLatch" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557216 ""} { "Info" "ISGN_ENTITY_NAME" "6 regFileLogic " "Found entity 6: regFileLogic" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557216 ""} { "Info" "ISGN_ENTITY_NAME" "7 execute " "Found entity 7: execute" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557216 ""} { "Info" "ISGN_ENTITY_NAME" "8 errorCodeFinder " "Found entity 8: errorCodeFinder" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557216 ""} { "Info" "ISGN_ENTITY_NAME" "9 branchLogic " "Found entity 9: branchLogic" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557216 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(8) " "Verilog HDL warning at mux4to1.v(8): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557225 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(9) " "Verilog HDL warning at mux4to1.v(9): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557226 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(10) " "Verilog HDL warning at mux4to1.v(10): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557226 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(11) " "Verilog HDL warning at mux4to1.v(11): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(63) " "Verilog HDL warning at multiplier.v(63): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557239 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(64) " "Verilog HDL warning at multiplier.v(64): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(65) " "Verilog HDL warning at multiplier.v(65): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(66) " "Verilog HDL warning at multiplier.v(66): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(83) " "Verilog HDL warning at multiplier.v(83): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(84) " "Verilog HDL warning at multiplier.v(84): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(85) " "Verilog HDL warning at multiplier.v(85): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 3 3 " "Found 3 design units, including 3 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557248 ""} { "Info" "ISGN_ENTITY_NAME" "2 equalOne " "Found entity 2: equalOne" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557248 ""} { "Info" "ISGN_ENTITY_NAME" "3 equalMaxPositive " "Found entity 3: equalMaxPositive" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter.v 6 6 " "Found 6 design units, including 6 entities, in source file leftshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 leftshifter " "Found entity 1: leftshifter" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557283 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift16 " "Found entity 2: shift16" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557283 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift8 " "Found entity 3: shift8" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557283 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift4 " "Found entity 4: shift4" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557283 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift2 " "Found entity 5: shift2" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557283 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift1 " "Found entity 6: shift1" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557283 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "imem_bb.v " "Can't analyze file -- file imem_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512330557291 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "imem.v " "Can't analyze file -- file imem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512330557299 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(8) " "Verilog HDL warning at fiveBitmux4to1.v(8): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557307 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(9) " "Verilog HDL warning at fiveBitmux4to1.v(9): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557307 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(10) " "Verilog HDL warning at fiveBitmux4to1.v(10): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557307 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(11) " "Verilog HDL warning at fiveBitmux4to1.v(11): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitmux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitmux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiveBitmux4to1 " "Found entity 1: fiveBitmux4to1" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalzero.v 1 1 " "Found 1 design units, including 1 entities, in source file equalzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 equalZero " "Found entity 1: equalZero" {  } { { "equalZero.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/equalZero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalitychecker.v 1 1 " "Found 1 design units, including 1 entities, in source file equalitychecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 equalityChecker " "Found entity 1: equalityChecker" {  } { { "equalityChecker.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/equalityChecker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557329 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ecedffe.v(13) " "Verilog HDL information at ecedffe.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512330557336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecedffe.v 1 1 " "Found 1 design units, including 1 entities, in source file ecedffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecedffe " "Found entity 1: ecedffe" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557339 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dmem_bb.v " "Can't analyze file -- file dmem_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512330557346 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dmem.v " "Can't analyze file -- file dmem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512330557357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 4 4 " "Found 4 design units, including 4 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557374 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisionOp " "Found entity 2: divisionOp" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557374 ""} { "Info" "ISGN_ENTITY_NAME" "3 exitOp " "Found entity 3: exitOp" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557374 ""} { "Info" "ISGN_ENTITY_NAME" "4 negater " "Found entity 4: negater" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter34.v 1 1 " "Found 1 design units, including 1 entities, in source file counter34.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter34 " "Found entity 1: counter34" {  } { { "counter34.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/counter34.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter32.v 1 1 " "Found 1 design units, including 1 entities, in source file counter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter32 " "Found entity 1: counter32" {  } { { "counter32.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/counter32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.v 8 8 " "Found 8 design units, including 8 entities, in source file cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557425 ""} { "Info" "ISGN_ENTITY_NAME" "2 oneBit " "Found entity 2: oneBit" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557425 ""} { "Info" "ISGN_ENTITY_NAME" "3 logic1 " "Found entity 3: logic1" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557425 ""} { "Info" "ISGN_ENTITY_NAME" "4 logic2 " "Found entity 4: logic2" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557425 ""} { "Info" "ISGN_ENTITY_NAME" "5 logic3 " "Found entity 5: logic3" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557425 ""} { "Info" "ISGN_ENTITY_NAME" "6 logic4 " "Found entity 6: logic4" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557425 ""} { "Info" "ISGN_ENTITY_NAME" "7 blockL0 " "Found entity 7: blockL0" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557425 ""} { "Info" "ISGN_ENTITY_NAME" "8 blockL1 " "Found entity 8: blockL1" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557425 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(21) " "Verilog HDL warning at alu.v(21): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(22) " "Verilog HDL warning at alu.v(22): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(23) " "Verilog HDL warning at alu.v(23): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(24) " "Verilog HDL warning at alu.v(24): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(25) " "Verilog HDL warning at alu.v(25): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512330557432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 4 4 " "Found 4 design units, including 4 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557442 ""} { "Info" "ISGN_ENTITY_NAME" "2 nequalityChecker " "Found entity 2: nequalityChecker" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557442 ""} { "Info" "ISGN_ENTITY_NAME" "3 bitwiseAnd " "Found entity 3: bitwiseAnd" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557442 ""} { "Info" "ISGN_ENTITY_NAME" "4 bitwiseOr " "Found entity 4: bitwiseOr" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330557442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330557442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "armController " "Elaborating entity \"armController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512330557672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milCounter milCounter:counter " "Elaborating entity \"milCounter\" for hierarchy \"milCounter:counter\"" {  } { { "armController.v" "counter" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512330557688 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "armController.v" "Mult0" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512330558067 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "armController.v" "Div0" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512330558067 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "armController.v" "Mult1" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512330558067 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512330558067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512330558164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558164 ""}  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512330558164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512330558264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512330558309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512330558386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330558482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330558482 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512330558528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512330558589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330558589 ""}  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512330558589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9jm " "Found entity 1: lpm_divide_9jm" {  } { { "db/lpm_divide_9jm.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/lpm_divide_9jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330558657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330558657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1mh " "Found entity 1: sign_div_unsign_1mh" {  } { { "db/sign_div_unsign_1mh.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/sign_div_unsign_1mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330558700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330558700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m7f " "Found entity 1: alt_u_div_m7f" {  } { { "db/alt_u_div_m7f.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/alt_u_div_m7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330558779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330558779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330558897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330558897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330558974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330558974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512330559004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330559004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330559004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330559004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330559004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330559004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330559004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330559004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330559004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512330559004 ""}  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512330559004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eft " "Found entity 1: mult_eft" {  } { { "db/mult_eft.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/mult_eft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512330559070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330559070 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1512330559604 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1512330559604 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512330559898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/output_files/final-project.map.smsg " "Generated suppressed messages file C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/output_files/final-project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330560602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512330560843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512330560843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "365 " "Implemented 365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512330560958 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512330560958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "351 " "Implemented 351 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512330560958 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1512330560958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512330560958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512330560991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 14:49:20 2017 " "Processing ended: Sun Dec 03 14:49:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512330560991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512330560991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512330560991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512330560991 ""}
