INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/GitHub/VHDL-VLSI/src/ddf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ddf'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/GitHub/VHDL-VLSI/src/spi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi'
