#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  9 11:16:44 2023
# Process ID: 18624
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_edittiming
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4492 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab6_edittiming\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_edittiming/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_edittiming\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_edittiming/RVfpga_SoC.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_edittiming/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets axi2wb_intcon_wrapper_0_wb_ptc_adr_o] [get_bd_nets axi2wb_intcon_wrapper_0_wb_ptc_dat_o] [get_bd_nets axi2wb_intcon_wrapper_0_wb_ptc_sel_o] [get_bd_nets axi2wb_intcon_wrapper_0_wb_ptc_stb_o] [get_bd_nets ptc_wrapper_0_wb_err_o] [get_bd_nets ptc_wrapper_0_wb_inta_o] [get_bd_nets axi2wb_intcon_wrapper_0_wb_ptc_cyc_o] [get_bd_nets axi2wb_intcon_wrapper_0_wb_ptc_we_o] [get_bd_nets ptc_wrapper_0_wb_dat_o] [get_bd_nets ptc_wrapper_0_wb_ack_o] [get_bd_cells ptc_wrapper_0]
update_compile_order -fileset sources_1
update_module_reference swerv_soc_wb_uart_wrapper_0_0
