<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pcieBarParams Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">pcieBarParams Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___p_c_i_e.html">PCIe</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This structure defines BAR parameters.  
 <a href="structpcie_bar_params.html#details">More...</a></p>

<p><code>#include &lt;pcie.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a413d297220a5a031621ff4c1f4c80ec5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_bar_params.html#a413d297220a5a031621ff4c1f4c80ec5">lowerBaseAddr</a></td></tr>
<tr class="separator:a413d297220a5a031621ff4c1f4c80ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691d9e7cf5a73c227d00dd88539bb0ff"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_bar_params.html#a691d9e7cf5a73c227d00dd88539bb0ff">upperBaseAddr</a></td></tr>
<tr class="separator:a691d9e7cf5a73c227d00dd88539bb0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b751758adb2c0ff0c6f576bd54b876"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_bar_params.html#a10b751758adb2c0ff0c6f576bd54b876">enablePrefetch</a></td></tr>
<tr class="separator:a10b751758adb2c0ff0c6f576bd54b876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e201016e8a8a2edc6a2da36385b1f36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___p_c_i_e.html#ga3876b1aa83cdb33bbd76377dbd7a3d51">pcieBarAddrSize_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_bar_params.html#a6e201016e8a8a2edc6a2da36385b1f36">barAddrSize</a></td></tr>
<tr class="separator:a6e201016e8a8a2edc6a2da36385b1f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a199805e2b48f27dcca31cb01b6bfc112"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___p_c_i_e.html#ga3b54b52f702e52f1318ac5b4d4358539">pcieBarType_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_bar_params.html#a199805e2b48f27dcca31cb01b6bfc112">barType</a></td></tr>
<tr class="separator:a199805e2b48f27dcca31cb01b6bfc112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4220880eec54e5d4de4e7d75ecb02ac3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_bar_params.html#a4220880eec54e5d4de4e7d75ecb02ac3">lowerBarMask</a></td></tr>
<tr class="separator:a4220880eec54e5d4de4e7d75ecb02ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f7dbb5bb3db6644b6fd739e441b6e40"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_bar_params.html#a0f7dbb5bb3db6644b6fd739e441b6e40">upperBarMask</a></td></tr>
<tr class="separator:a0f7dbb5bb3db6644b6fd739e441b6e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2079fb941bd8e45cd0078906c7a57509"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_bar_params.html#a2079fb941bd8e45cd0078906c7a57509">enableBar</a></td></tr>
<tr class="separator:a2079fb941bd8e45cd0078906c7a57509"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This structure defines BAR parameters. </p>
<p>These parameters are used for configuring BAR window </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a6e201016e8a8a2edc6a2da36385b1f36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_s_l___p_c_i_e.html#ga3876b1aa83cdb33bbd76377dbd7a3d51">pcieBarAddrSize_t</a> pcieBarParams::barAddrSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BAR address size 32 or 64 bit Values given by enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga3876b1aa83cdb33bbd76377dbd7a3d51" title="This enum defines the BAR address size. This parameter is used to set BAR to operate in either 32 or ...">pcieBarAddrSize_t</a> </p>

</div>
</div>
<a class="anchor" id="a199805e2b48f27dcca31cb01b6bfc112"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_s_l___p_c_i_e.html#ga3b54b52f702e52f1318ac5b4d4358539">pcieBarType_t</a> pcieBarParams::barType</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BAR is memory or IO type Values given by enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga3b54b52f702e52f1318ac5b4d4358539" title="This enum defines the BAR type. This parameter is used to set BAR type to either MEM or I/O type...">pcieBarType_t</a> </p>

</div>
</div>
<a class="anchor" id="a2079fb941bd8e45cd0078906c7a57509"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieBarParams::enableBar</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable or disable BAR </p>

</div>
</div>
<a class="anchor" id="a10b751758adb2c0ff0c6f576bd54b876"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieBarParams::enablePrefetch</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable pre-fetch Usually this is enabled for memory transactions and disabled for IO and configuration access </p>

</div>
</div>
<a class="anchor" id="a4220880eec54e5d4de4e7d75ecb02ac3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieBarParams::lowerBarMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BAR mask to configure lower BAR window </p>

</div>
</div>
<a class="anchor" id="a413d297220a5a031621ff4c1f4c80ec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieBarParams::lowerBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BAR lower address </p>

</div>
</div>
<a class="anchor" id="a0f7dbb5bb3db6644b6fd739e441b6e40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieBarParams::upperBarMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BAR mask to configure upper BAR window for 64 bit BAR Not used for 32 bit BAR </p>

</div>
</div>
<a class="anchor" id="a691d9e7cf5a73c227d00dd88539bb0ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcieBarParams::upperBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BAR Upper address used for 64 bit BAR. Not used for 32 bit BAR </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="pcie_8h.html">pcie.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
