$comment
	File created using the following command:
		vcd file lab083new.msim.vcd -direction
$end
$date
	Thu Dec 12 22:46:18 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab083new_vlg_vec_tst $end
$var reg 1 ! X $end
$var reg 1 " clock $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Y $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , A~output_o $end
$var wire 1 - B~output_o $end
$var wire 1 . Y~output_o $end
$var wire 1 / clock~input_o $end
$var wire 1 0 clock~inputclkctrl_outclk $end
$var wire 1 1 X~input_o $end
$var wire 1 2 B~0_combout $end
$var wire 1 3 B~reg0_q $end
$var wire 1 4 WideOr0~0_combout $end
$var wire 1 5 A~reg0_q $end
$var wire 1 6 WideOr1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
1/
10
01
02
03
04
05
16
$end
#500000
0"
0/
00
#1000000
1!
1"
11
1/
10
12
#1500000
0"
0/
00
#2000000
0!
1"
01
1/
10
02
13
1-
06
1$
1.
1%
#2500000
0"
0/
00
#3000000
1!
1"
11
1/
10
16
14
12
0.
0%
03
0-
0$
04
#3500000
0"
0/
00
#4000000
0!
1"
01
1/
10
02
13
1-
06
1$
1.
1%
#4500000
0"
0/
00
#5000000
1!
1"
11
1/
10
16
14
12
0.
0%
03
0-
0$
04
#5500000
0"
0/
00
#6000000
0!
1"
01
1/
10
02
13
1-
06
1$
1.
1%
#6500000
0"
0/
00
#7000000
1!
1"
11
1/
10
16
14
12
0.
0%
03
0-
0$
04
#7500000
0"
0/
00
#8000000
0!
1"
01
1/
10
02
13
1-
06
1$
1.
1%
#8500000
0"
0/
00
#9000000
1!
1"
11
1/
10
16
14
12
0.
0%
03
0-
0$
04
#9500000
0"
0/
00
#10000000
0!
1"
01
1/
10
02
13
1-
06
1$
1.
1%
#10500000
0"
0/
00
#11000000
1!
1"
11
1/
10
16
14
12
0.
0%
03
0-
0$
04
#11500000
0"
0/
00
#12000000
0!
1"
01
1/
10
02
13
1-
06
1$
1.
1%
#12500000
0"
0/
00
#13000000
1!
1"
11
1/
10
16
14
12
0.
0%
03
0-
0$
04
#13500000
0"
0/
00
#14000000
0!
1"
01
1/
10
02
13
1-
06
1$
1.
1%
#14500000
0"
0/
00
#15000000
1!
1"
11
1/
10
16
14
12
0.
0%
03
0-
0$
04
#15500000
0"
0/
00
#16000000
