<html class="_theme-default">
<head>
    <meta charset="utf-8">
    <title>3.18.46. SH Options</title>
    
    <link rel="preload" href="assets/index.js" as="script" type="text/javascript" />

    <link rel="stylesheet" type="text/css" href="application.css" />
    <link rel="stylesheet" type="text/css" href="assets/index.css" />
</head>
<body>
    <div class="_app">
        <devdocs-navbar current="sh-options" prefix="" listing-src="navbar.json"></devdocs-navbar>
        <div class="_container">
            <main class="_content">
                <div class="_page _gcc"><h1 class="subsection" id="SH-Options-1">3.18.46 SH Options</h1> <p>These ‘<samp>-m</samp>’ options are defined for the SH implementations: </p> <dl compact> <dt><code>-m1</code></dt> <dd> <p id="index-m1">Generate code for the SH1. </p> </dd> <dt><code>-m2</code></dt> <dd> <p id="index-m2">Generate code for the SH2. </p> </dd> <dt><code>-m2e</code></dt> <dd>
<p>Generate code for the SH2e. </p> </dd> <dt><code>-m2a-nofpu</code></dt> <dd> <p id="index-m2a-nofpu">Generate code for the SH2a without FPU, or for a SH2a-FPU in such a way that the floating-point unit is not used. </p> </dd> <dt><code>-m2a-single-only</code></dt> <dd> <p id="index-m2a-single-only">Generate code for the SH2a-FPU, in such a way that no double-precision floating-point operations are used. </p> </dd> <dt><code>-m2a-single</code></dt> <dd> <p id="index-m2a-single">Generate code for the SH2a-FPU assuming the floating-point unit is in single-precision mode by default. </p> </dd> <dt><code>-m2a</code></dt> <dd> <p id="index-m2a">Generate code for the SH2a-FPU assuming the floating-point unit is in double-precision mode by default. </p> </dd> <dt><code>-m3</code></dt> <dd> <p id="index-m3">Generate code for the SH3. </p> </dd> <dt><code>-m3e</code></dt> <dd> <p id="index-m3e">Generate code for the SH3e. </p> </dd> <dt><code>-m4-nofpu</code></dt> <dd> <p id="index-m4-nofpu">Generate code for the SH4 without a floating-point unit. </p> </dd> <dt><code>-m4-single-only</code></dt> <dd> <p id="index-m4-single-only">Generate code for the SH4 with a floating-point unit that only supports single-precision arithmetic. </p> </dd> <dt><code>-m4-single</code></dt> <dd> <p id="index-m4-single">Generate code for the SH4 assuming the floating-point unit is in single-precision mode by default. </p> </dd> <dt><code>-m4</code></dt> <dd> <p id="index-m4">Generate code for the SH4. </p> </dd> <dt><code>-m4-100</code></dt> <dd> <p id="index-m4-100">Generate code for SH4-100. </p> </dd> <dt><code>-m4-100-nofpu</code></dt> <dd> <p id="index-m4-100-nofpu">Generate code for SH4-100 in such a way that the floating-point unit is not used. </p> </dd> <dt><code>-m4-100-single</code></dt> <dd> <p id="index-m4-100-single">Generate code for SH4-100 assuming the floating-point unit is in single-precision mode by default. </p> </dd> <dt><code>-m4-100-single-only</code></dt> <dd> <p id="index-m4-100-single-only">Generate code for SH4-100 in such a way that no double-precision floating-point operations are used. </p> </dd> <dt><code>-m4-200</code></dt> <dd> <p id="index-m4-200">Generate code for SH4-200. </p> </dd> <dt><code>-m4-200-nofpu</code></dt> <dd> <p id="index-m4-200-nofpu">Generate code for SH4-200 without in such a way that the floating-point unit is not used. </p> </dd> <dt><code>-m4-200-single</code></dt> <dd> <p id="index-m4-200-single">Generate code for SH4-200 assuming the floating-point unit is in single-precision mode by default. </p> </dd> <dt><code>-m4-200-single-only</code></dt> <dd> <p id="index-m4-200-single-only">Generate code for SH4-200 in such a way that no double-precision floating-point operations are used. </p> </dd> <dt><code>-m4-300</code></dt> <dd> <p id="index-m4-300">Generate code for SH4-300. </p> </dd> <dt><code>-m4-300-nofpu</code></dt> <dd> <p id="index-m4-300-nofpu">Generate code for SH4-300 without in such a way that the floating-point unit is not used. </p> </dd> <dt><code>-m4-300-single</code></dt> <dd> <p id="index-m4-300-single">Generate code for SH4-300 in such a way that no double-precision floating-point operations are used. </p> </dd> <dt><code>-m4-300-single-only</code></dt> <dd> <p id="index-m4-300-single-only">Generate code for SH4-300 in such a way that no double-precision floating-point operations are used. </p> </dd> <dt><code>-m4-340</code></dt> <dd> <p id="index-m4-340">Generate code for SH4-340 (no MMU, no FPU). </p> </dd> <dt><code>-m4-500</code></dt> <dd> <p id="index-m4-500">Generate code for SH4-500 (no FPU). Passes <samp>-isa=sh4-nofpu</samp> to the assembler. </p> </dd> <dt><code>-m4a-nofpu</code></dt> <dd> <p id="index-m4a-nofpu">Generate code for the SH4al-dsp, or for a SH4a in such a way that the floating-point unit is not used. </p> </dd> <dt><code>-m4a-single-only</code></dt> <dd> <p id="index-m4a-single-only">Generate code for the SH4a, in such a way that no double-precision floating-point operations are used. </p> </dd> <dt><code>-m4a-single</code></dt> <dd> <p id="index-m4a-single">Generate code for the SH4a assuming the floating-point unit is in single-precision mode by default. </p> </dd> <dt><code>-m4a</code></dt> <dd> <p id="index-m4a">Generate code for the SH4a. </p> </dd> <dt><code>-m4al</code></dt> <dd> <p id="index-m4al">Same as <samp>-m4a-nofpu</samp>, except that it implicitly passes <samp>-dsp</samp> to the assembler. GCC doesn’t generate any DSP instructions at the moment. </p> </dd> <dt><code>-mb</code></dt> <dd> <p id="index-mb">Compile code for the processor in big-endian mode. </p> </dd> <dt><code>-ml</code></dt> <dd> <p id="index-ml-1">Compile code for the processor in little-endian mode. </p> </dd> <dt><code>-mdalign</code></dt> <dd> <p id="index-mdalign">Align doubles at 64-bit boundaries. Note that this changes the calling conventions, and thus some functions from the standard C library do not work unless you recompile it first with <samp>-mdalign</samp>. </p> </dd> <dt><code>-mrelax</code></dt> <dd> <p id="index-mrelax-6">Shorten some address references at link time, when possible; uses the linker option <samp>-relax</samp>. </p> </dd> <dt><code>-mbigtable</code></dt> <dd> <p id="index-mbigtable">Use 32-bit offsets in <code>switch</code> tables. The default is to use 16-bit offsets. </p> </dd> <dt><code>-mbitops</code></dt> <dd> <p id="index-mbitops-1">Enable the use of bit manipulation instructions on SH2A. </p> </dd> <dt><code>-mfmovd</code></dt> <dd> <p id="index-mfmovd">Enable the use of the instruction <code>fmovd</code>. Check <samp>-mdalign</samp> for alignment constraints. </p> </dd> <dt><code>-mrenesas</code></dt> <dd> <p id="index-mrenesas">Comply with the calling conventions defined by Renesas. </p> </dd> <dt><code>-mno-renesas</code></dt> <dd> <p id="index-mno-renesas">Comply with the calling conventions defined for GCC before the Renesas conventions were available. This option is the default for all targets of the SH toolchain. </p> </dd> <dt><code>-mnomacsave</code></dt> <dd> <p id="index-mnomacsave">Mark the <code>MAC</code> register as call-clobbered, even if <samp>-mrenesas</samp> is given. </p> </dd> <dt><code>-mieee</code></dt> <dt><code>-mno-ieee</code></dt> <dd>  <p id="index-mno-ieee">Control the IEEE compliance of floating-point comparisons, which affects the handling of cases where the result of a comparison is unordered. By default <samp>-mieee</samp> is implicitly enabled. If <samp>-ffinite-math-only</samp> is enabled <samp>-mno-ieee</samp> is implicitly set, which results in faster floating-point greater-equal and less-equal comparisons. The implicit settings can be overridden by specifying either <samp>-mieee</samp> or <samp>-mno-ieee</samp>. </p> </dd> <dt><code>-minline-ic_invalidate</code></dt> <dd> <p id="index-minline-ic_005finvalidate">Inline code to invalidate instruction cache entries after setting up nested function trampolines. This option has no effect if <samp>-musermode</samp> is in effect and the selected code generation option (e.g. <samp>-m4</samp>) does not allow the use of the <code>icbi</code> instruction. If the selected code generation option does not allow the use of the <code>icbi</code> instruction, and <samp>-musermode</samp> is not in effect, the inlined code manipulates the instruction cache address array directly with an associative write. This not only requires privileged mode at run time, but it also fails if the cache line had been mapped via the TLB and has become unmapped. </p> </dd> <dt><code>-misize</code></dt> <dd> <p id="index-misize-1">Dump instruction size and location in the assembly code. </p> </dd> <dt><code>-mpadstruct</code></dt> <dd> <p id="index-mpadstruct">This option is deprecated. It pads structures to multiple of 4 bytes, which is incompatible with the SH ABI. </p> </dd> <dt><code>-matomic-model=<var>model</var></code></dt> <dd> <p id="index-matomic-model_003dmodel">Sets the model of atomic operations and additional parameters as a comma separated list. For details on the atomic built-in functions see <a href="_005f_005fatomic-builtins#g_t_005f_005fatomic-Builtins">__atomic Builtins</a>. The following models and parameters are supported: </p> <dl compact> <dt>‘<samp>none</samp>’</dt> <dd>
<p>Disable compiler generated atomic sequences and emit library calls for atomic operations. This is the default if the target is not <code>sh*-*-linux*</code>. </p> </dd> <dt>‘<samp>soft-gusa</samp>’</dt> <dd>
<p>Generate GNU/Linux compatible gUSA software atomic sequences for the atomic built-in functions. The generated atomic sequences require additional support from the interrupt/exception handling code of the system and are only suitable for SH3* and SH4* single-core systems. This option is enabled by default when the target is <code>sh*-*-linux*</code> and SH3* or SH4*. When the target is SH4A, this option also partially utilizes the hardware atomic instructions <code>movli.l</code> and <code>movco.l</code> to create more efficient code, unless ‘<samp>strict</samp>’ is specified. </p> </dd> <dt>‘<samp>soft-tcb</samp>’</dt> <dd>
<p>Generate software atomic sequences that use a variable in the thread control block. This is a variation of the gUSA sequences which can also be used on SH1* and SH2* targets. The generated atomic sequences require additional support from the interrupt/exception handling code of the system and are only suitable for single-core systems. When using this model, the ‘<samp>gbr-offset=</samp>’ parameter has to be specified as well. </p> </dd> <dt>‘<samp>soft-imask</samp>’</dt> <dd>
<p>Generate software atomic sequences that temporarily disable interrupts by setting <code>SR.IMASK = 1111</code>. This model works only when the program runs in privileged mode and is only suitable for single-core systems. Additional support from the interrupt/exception handling code of the system is not required. This model is enabled by default when the target is <code>sh*-*-linux*</code> and SH1* or SH2*. </p> </dd> <dt>‘<samp>hard-llcs</samp>’</dt> <dd>
<p>Generate hardware atomic sequences using the <code>movli.l</code> and <code>movco.l</code> instructions only. This is only available on SH4A and is suitable for multi-core systems. Since the hardware instructions support only 32 bit atomic variables access to 8 or 16 bit variables is emulated with 32 bit accesses. Code compiled with this option is also compatible with other software atomic model interrupt/exception handling systems if executed on an SH4A system. Additional support from the interrupt/exception handling code of the system is not required for this model. </p> </dd> <dt>‘<samp>gbr-offset=</samp>’</dt> <dd>
<p>This parameter specifies the offset in bytes of the variable in the thread control block structure that should be used by the generated atomic sequences when the ‘<samp>soft-tcb</samp>’ model has been selected. For other models this parameter is ignored. The specified value must be an integer multiple of four and in the range 0-1020. </p> </dd> <dt>‘<samp>strict</samp>’</dt> <dd>
<p>This parameter prevents mixed usage of multiple atomic models, even if they are compatible, and makes the compiler generate atomic sequences of the specified model only. </p> </dd> </dl> </dd> <dt><code>-mtas</code></dt> <dd> <p id="index-mtas">Generate the <code>tas.b</code> opcode for <code>__atomic_test_and_set</code>. Notice that depending on the particular hardware and software configuration this can degrade overall performance due to the operand cache line flushes that are implied by the <code>tas.b</code> instruction. On multi-core SH4A processors the <code>tas.b</code> instruction must be used with caution since it can result in data corruption for certain cache configurations. </p> </dd> <dt><code>-mprefergot</code></dt> <dd> <p id="index-mprefergot">When generating position-independent code, emit function calls using the Global Offset Table instead of the Procedure Linkage Table. </p> </dd> <dt><code>-musermode</code></dt> <dt><code>-mno-usermode</code></dt> <dd>  <p id="index-mno-usermode">Don’t allow (allow) the compiler generating privileged mode code. Specifying <samp>-musermode</samp> also implies <samp>-mno-inline-ic_invalidate</samp> if the inlined code would not work in user mode. <samp>-musermode</samp> is the default when the target is <code>sh*-*-linux*</code>. If the target is SH1* or SH2* <samp>-musermode</samp> has no effect, since there is no user mode. </p> </dd> <dt><code>-multcost=<var>number</var></code></dt> <dd> <p id="index-multcost_003dnumber">Set the cost to assume for a multiply insn. </p> </dd> <dt><code>-mdiv=<var>strategy</var></code></dt> <dd> <p id="index-mdiv_003dstrategy">Set the division strategy to be used for integer division operations. <var>strategy</var> can be one of: </p> <dl compact> <dt>‘<samp>call-div1</samp>’</dt> <dd>
<p>Calls a library function that uses the single-step division instruction <code>div1</code> to perform the operation. Division by zero calculates an unspecified result and does not trap. This is the default except for SH4, SH2A and SHcompact. </p> </dd> <dt>‘<samp>call-fp</samp>’</dt> <dd>
<p>Calls a library function that performs the operation in double precision floating point. Division by zero causes a floating-point exception. This is the default for SHcompact with FPU. Specifying this for targets that do not have a double precision FPU defaults to <code>call-div1</code>. </p> </dd> <dt>‘<samp>call-table</samp>’</dt> <dd>
<p>Calls a library function that uses a lookup table for small divisors and the <code>div1</code> instruction with case distinction for larger divisors. Division by zero calculates an unspecified result and does not trap. This is the default for SH4. Specifying this for targets that do not have dynamic shift instructions defaults to <code>call-div1</code>. </p> </dd> </dl> <p>When a division strategy has not been specified the default strategy is selected based on the current target. For SH2A the default strategy is to use the <code>divs</code> and <code>divu</code> instructions instead of library function calls. </p> </dd> <dt><code>-maccumulate-outgoing-args</code></dt> <dd> <p id="index-maccumulate-outgoing-args">Reserve space once for outgoing arguments in the function prologue rather than around each call. Generally beneficial for performance and size. Also needed for unwinding to avoid changing the stack frame around conditional code. </p> </dd> <dt><code>-mdivsi3_libfunc=<var>name</var></code></dt> <dd> <p id="index-mdivsi3_005flibfunc_003dname">Set the name of the library function used for 32-bit signed division to <var>name</var>. This only affects the name used in the ‘<samp>call</samp>’ division strategies, and the compiler still expects the same sets of input/output/clobbered registers as if this option were not present. </p> </dd> <dt><code>-mfixed-range=<var>register-range</var></code></dt> <dd> <p id="index-mfixed-range-2">Generate code treating the given register range as fixed registers. A fixed register is one that the register allocator cannot use. This is useful when compiling kernel code. A register range is specified as two registers separated by a dash. Multiple register ranges can be specified separated by a comma. </p> </dd> <dt><code>-mbranch-cost=<var>num</var></code></dt> <dd> <p id="index-mbranch-cost_003dnum">Assume <var>num</var> to be the cost for a branch instruction. Higher numbers make the compiler try to generate more branch-free code if possible. If not specified the value is selected depending on the processor type that is being compiled for. </p> </dd> <dt><code>-mzdcbranch</code></dt> <dt><code>-mno-zdcbranch</code></dt> <dd>  <p id="index-mno-zdcbranch">Assume (do not assume) that zero displacement conditional branch instructions <code>bt</code> and <code>bf</code> are fast. If <samp>-mzdcbranch</samp> is specified, the compiler prefers zero displacement branch code sequences. This is enabled by default when generating code for SH4 and SH4A. It can be explicitly disabled by specifying <samp>-mno-zdcbranch</samp>. </p> </dd> <dt><code>-mcbranch-force-delay-slot</code></dt> <dd> <p id="index-mcbranch-force-delay-slot">Force the usage of delay slots for conditional branches, which stuffs the delay slot with a <code>nop</code> if a suitable instruction cannot be found. By default this option is disabled. It can be enabled to work around hardware bugs as found in the original SH7055. </p> </dd> <dt><code>-mfused-madd</code></dt> <dt><code>-mno-fused-madd</code></dt> <dd>  <p id="index-mno-fused-madd-4">Generate code that uses (does not use) the floating-point multiply and accumulate instructions. These instructions are generated by default if hardware floating point is used. The machine-dependent <samp>-mfused-madd</samp> option is now mapped to the machine-independent <samp>-ffp-contract=fast</samp> option, and <samp>-mno-fused-madd</samp> is mapped to <samp>-ffp-contract=off</samp>. </p> </dd> <dt><code>-mfsca</code></dt> <dt><code>-mno-fsca</code></dt> <dd>  <p id="index-mno-fsca">Allow or disallow the compiler to emit the <code>fsca</code> instruction for sine and cosine approximations. The option <samp>-mfsca</samp> must be used in combination with <samp>-funsafe-math-optimizations</samp>. It is enabled by default when generating code for SH4A. Using <samp>-mno-fsca</samp> disables sine and cosine approximations even if <samp>-funsafe-math-optimizations</samp> is in effect. </p> </dd> <dt><code>-mfsrra</code></dt> <dt><code>-mno-fsrra</code></dt> <dd>  <p id="index-mno-fsrra">Allow or disallow the compiler to emit the <code>fsrra</code> instruction for reciprocal square root approximations. The option <samp>-mfsrra</samp> must be used in combination with <samp>-funsafe-math-optimizations</samp> and <samp>-ffinite-math-only</samp>. It is enabled by default when generating code for SH4A. Using <samp>-mno-fsrra</samp> disables reciprocal square root approximations even if <samp>-funsafe-math-optimizations</samp> and <samp>-ffinite-math-only</samp> are in effect. </p> </dd> <dt><code>-mpretend-cmove</code></dt> <dd> <p id="index-mpretend-cmove">Prefer zero-displacement conditional branches for conditional move instruction patterns. This can result in faster code on the SH4 processor. </p> </dd> <dt><code>-mfdpic</code></dt> <dd> <p id="index-fdpic">Generate code using the FDPIC ABI. </p> </dd> </dl>  <p class="header"> <p> Next: <a href="solaris-2-options#Solaris-2-Options" accesskey="n" rel="next">Solaris 2 Options</a>, Previous: <a href="score-options#Score-Options" accesskey="p" rel="prev">Score Options</a>, Up: <a href="submodel-options#Submodel-Options" accesskey="u" rel="up">Submodel Options</a> [<a href="index#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p> </p><div class="_attribution">
  <p class="_attribution-p">
    &copy; Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/SH-Options.html" class="_attribution-link">https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/SH-Options.html</a>
  </p>
</div>
</div>
            </main>
        </div>
    </div>
    <script type="text/javascript" src="assets/index.js"></script>
</body>

</html>