{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666390676611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666390676612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 19:17:56 2022 " "Processing started: Fri Oct 21 19:17:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666390676612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390676612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traba_1_vlsi -c traba_1_vlsi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off traba_1_vlsi -c traba_1_vlsi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390676612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666390677232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666390677232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traba_1_vlsi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traba_1_vlsi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traba_1_vlsi_top-traba_1_vlsi_top " "Found design unit 1: traba_1_vlsi_top-traba_1_vlsi_top" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390691697 ""} { "Info" "ISGN_ENTITY_NAME" "1 traba_1_vlsi_top " "Found entity 1: traba_1_vlsi_top" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390691697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390691697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traba_1_vlsi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traba_1_vlsi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traba_1_vlsi-traba_1_vlsi " "Found design unit 1: traba_1_vlsi-traba_1_vlsi" {  } { { "traba_1_vlsi.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390691699 ""} { "Info" "ISGN_ENTITY_NAME" "1 traba_1_vlsi " "Found entity 1: traba_1_vlsi" {  } { { "traba_1_vlsi.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390691699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390691699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchro-synchro " "Found design unit 1: synchro-synchro" {  } { { "synchro.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/synchro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390691701 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchro " "Found entity 1: synchro" {  } { { "synchro.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/synchro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390691701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390691701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce " "Found design unit 1: debounce-debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390691704 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390691704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390691704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-buzzer " "Found design unit 1: buzzer-buzzer" {  } { { "buzzer.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/buzzer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390691706 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/buzzer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390691706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390691706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traba_1_vlsi_top " "Elaborating entity \"traba_1_vlsi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666390691755 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "btn2_sync traba_1_vlsi_top.vhd(26) " "VHDL Signal Declaration warning at traba_1_vlsi_top.vhd(26): used implicit default value for signal \"btn2_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666390691756 "|traba_1_vlsi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "btn3_sync traba_1_vlsi_top.vhd(27) " "VHDL Signal Declaration warning at traba_1_vlsi_top.vhd(27): used implicit default value for signal \"btn3_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666390691756 "|traba_1_vlsi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchro synchro:synchro1_btn " "Elaborating entity \"synchro\" for hierarchy \"synchro:synchro1_btn\"" {  } { { "traba_1_vlsi_top.vhd" "synchro1_btn" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390691757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traba_1_vlsi traba_1_vlsi:traba_1_vlsi " "Elaborating entity \"traba_1_vlsi\" for hierarchy \"traba_1_vlsi:traba_1_vlsi\"" {  } { { "traba_1_vlsi_top.vhd" "traba_1_vlsi" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390691759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_1\"" {  } { { "traba_1_vlsi_top.vhd" "debounce_1" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390691760 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debounce_o debounce.vhd(11) " "VHDL Signal Declaration warning at debounce.vhd(11): used implicit default value for signal \"debounce_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "debounce.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/debounce.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666390691760 "|traba_1_vlsi_top|debounce:debounce_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:buzzer " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:buzzer\"" {  } { { "traba_1_vlsi_top.vhd" "buzzer" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390691761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_n\[0\] VCC " "Pin \"led_n\[0\]\" is stuck at VCC" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666390692351 "|traba_1_vlsi_top|led_n[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_n\[1\] VCC " "Pin \"led_n\[1\]\" is stuck at VCC" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666390692351 "|traba_1_vlsi_top|led_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_n\[2\] VCC " "Pin \"led_n\[2\]\" is stuck at VCC" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666390692351 "|traba_1_vlsi_top|led_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_n\[3\] VCC " "Pin \"led_n\[3\]\" is stuck at VCC" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666390692351 "|traba_1_vlsi_top|led_n[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer_o GND " "Pin \"buzzer_o\" is stuck at GND" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666390692351 "|traba_1_vlsi_top|buzzer_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666390692351 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666390692359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666390692549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390692549 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666390692598 "|traba_1_vlsi_top|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666390692598 "|traba_1_vlsi_top|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn1_n " "No output dependent on input pin \"btn1_n\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666390692598 "|traba_1_vlsi_top|btn1_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn2_n " "No output dependent on input pin \"btn2_n\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666390692598 "|traba_1_vlsi_top|btn2_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn3_n " "No output dependent on input pin \"btn3_n\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/projetos-vhdl/Traba_1_vlsi/traba_1_vlsi_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666390692598 "|traba_1_vlsi_top|btn3_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666390692598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666390692599 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666390692599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666390692599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666390692629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 19:18:12 2022 " "Processing ended: Fri Oct 21 19:18:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666390692629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666390692629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666390692629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390692629 ""}
