INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/I2C_n_Verilg/I2C_n_Verilg.srcs/sources_1/new/I2C_Protocol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Protocol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/I2C_n_Verilg/I2C_n_Verilg.srcs/sim_1/new/I2C_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_TestBench
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [C:/Users/Hp/I2C_n_Verilg/I2C_n_Verilg.srcs/sim_1/new/I2C_TestBench.v:45]
