Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Oct  3 14:36:53 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: CLKDIV/slowclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.630        0.000                      0                  113        0.106        0.000                      0                  113        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.630        0.000                      0                  113        0.106        0.000                      0                  113        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.401ns (39.289%)  route 2.165ns (60.711%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.641     5.193    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.842     6.490    CLKDIV/counter_reg[11]
    SLICE_X65Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  CLKDIV/geqOp_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.614    CLKDIV/geqOp_carry__0_i_5__0_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  CLKDIV/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.165    CLKDIV/geqOp_carry__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.279    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.436 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.323     8.759    CLKDIV/geqOp_carry__2_n_2
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507    14.878    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[12]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y50         FDRE (Setup_fdre_C_R)       -0.634    14.389    CLKDIV/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.401ns (39.289%)  route 2.165ns (60.711%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.641     5.193    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.842     6.490    CLKDIV/counter_reg[11]
    SLICE_X65Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  CLKDIV/geqOp_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.614    CLKDIV/geqOp_carry__0_i_5__0_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  CLKDIV/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.165    CLKDIV/geqOp_carry__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.279    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.436 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.323     8.759    CLKDIV/geqOp_carry__2_n_2
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507    14.878    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[13]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y50         FDRE (Setup_fdre_C_R)       -0.634    14.389    CLKDIV/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.401ns (39.289%)  route 2.165ns (60.711%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.641     5.193    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.842     6.490    CLKDIV/counter_reg[11]
    SLICE_X65Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  CLKDIV/geqOp_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.614    CLKDIV/geqOp_carry__0_i_5__0_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  CLKDIV/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.165    CLKDIV/geqOp_carry__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.279    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.436 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.323     8.759    CLKDIV/geqOp_carry__2_n_2
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507    14.878    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[14]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y50         FDRE (Setup_fdre_C_R)       -0.634    14.389    CLKDIV/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.401ns (39.289%)  route 2.165ns (60.711%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.641     5.193    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.842     6.490    CLKDIV/counter_reg[11]
    SLICE_X65Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  CLKDIV/geqOp_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.614    CLKDIV/geqOp_carry__0_i_5__0_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  CLKDIV/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.165    CLKDIV/geqOp_carry__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.279    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.436 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.323     8.759    CLKDIV/geqOp_carry__2_n_2
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507    14.878    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[15]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y50         FDRE (Setup_fdre_C_R)       -0.634    14.389    CLKDIV/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.287ns (40.552%)  route 1.887ns (59.448%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.176    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.632 f  CLKDIV/counter_reg[18]/Q
                         net (fo=5, routed)           0.856     6.488    CLKDIV/counter_reg[18]
    SLICE_X65Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.612 r  CLKDIV/geqOp_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.612    CLKDIV/geqOp_carry__1_i_5_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.162 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.319 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.031     8.350    CLKDIV/geqOp_carry__2_n_2
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.634    14.405    CLKDIV/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.287ns (40.552%)  route 1.887ns (59.448%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.176    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.632 f  CLKDIV/counter_reg[18]/Q
                         net (fo=5, routed)           0.856     6.488    CLKDIV/counter_reg[18]
    SLICE_X65Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.612 r  CLKDIV/geqOp_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.612    CLKDIV/geqOp_carry__1_i_5_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.162 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.319 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.031     8.350    CLKDIV/geqOp_carry__2_n_2
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.634    14.405    CLKDIV/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.287ns (40.552%)  route 1.887ns (59.448%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.176    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.632 f  CLKDIV/counter_reg[18]/Q
                         net (fo=5, routed)           0.856     6.488    CLKDIV/counter_reg[18]
    SLICE_X65Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.612 r  CLKDIV/geqOp_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.612    CLKDIV/geqOp_carry__1_i_5_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.162 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.319 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.031     8.350    CLKDIV/geqOp_carry__2_n_2
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[8]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.634    14.405    CLKDIV/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.287ns (40.552%)  route 1.887ns (59.448%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.176    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.632 f  CLKDIV/counter_reg[18]/Q
                         net (fo=5, routed)           0.856     6.488    CLKDIV/counter_reg[18]
    SLICE_X65Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.612 r  CLKDIV/geqOp_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.612    CLKDIV/geqOp_carry__1_i_5_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.162 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.319 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.031     8.350    CLKDIV/geqOp_carry__2_n_2
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[9]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.634    14.405    CLKDIV/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 1.401ns (44.820%)  route 1.725ns (55.180%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.641     5.193    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.842     6.490    CLKDIV/counter_reg[11]
    SLICE_X65Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  CLKDIV/geqOp_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.614    CLKDIV/geqOp_carry__0_i_5__0_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  CLKDIV/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.165    CLKDIV/geqOp_carry__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.279    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.436 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          0.882     8.319    CLKDIV/geqOp_carry__2_n_2
    SLICE_X63Y48         FDRE                                         r  CLKDIV/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  CLKDIV/counter_reg[4]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X63Y48         FDRE (Setup_fdre_C_R)       -0.634    14.498    CLKDIV/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 1.401ns (44.820%)  route 1.725ns (55.180%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.641     5.193    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.842     6.490    CLKDIV/counter_reg[11]
    SLICE_X65Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.614 r  CLKDIV/geqOp_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.614    CLKDIV/geqOp_carry__0_i_5__0_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  CLKDIV/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.165    CLKDIV/geqOp_carry__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.279    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.436 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          0.882     8.319    CLKDIV/geqOp_carry__2_n_2
    SLICE_X63Y48         FDRE                                         r  CLKDIV/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  CLKDIV/counter_reg[5]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X63Y48         FDRE (Setup_fdre_C_R)       -0.634    14.498    CLKDIV/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.120     1.773    CLKDIV/counter_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  CLKDIV/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.987    CLKDIV/counter_reg[12]_i_1__0_n_7
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[12]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    CLKDIV/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.120     1.773    CLKDIV/counter_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  CLKDIV/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.998    CLKDIV/counter_reg[12]_i_1__0_n_5
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[14]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    CLKDIV/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.120     1.773    CLKDIV/counter_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  CLKDIV/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.023    CLKDIV/counter_reg[12]_i_1__0_n_6
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[13]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    CLKDIV/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.120     1.773    CLKDIV/counter_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  CLKDIV/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.023    CLKDIV/counter_reg[12]_i_1__0_n_4
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  CLKDIV/counter_reg[15]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    CLKDIV/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.120     1.773    CLKDIV/counter_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  CLKDIV/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.972    CLKDIV/counter_reg[12]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  CLKDIV/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.026    CLKDIV/counter_reg[16]_i_1__0_n_7
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[16]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.881    CLKDIV/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.120     1.773    CLKDIV/counter_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  CLKDIV/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.972    CLKDIV/counter_reg[12]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.037 r  CLKDIV/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.037    CLKDIV/counter_reg[16]_i_1__0_n_5
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[18]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.881    CLKDIV/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.120     1.773    CLKDIV/counter_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  CLKDIV/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.972    CLKDIV/counter_reg[12]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.062 r  CLKDIV/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.062    CLKDIV/counter_reg[16]_i_1__0_n_6
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[17]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.881    CLKDIV/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.120     1.773    CLKDIV/counter_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  CLKDIV/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.972    CLKDIV/counter_reg[12]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.062 r  CLKDIV/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.062    CLKDIV/counter_reg[16]_i_1__0_n_4
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  CLKDIV/counter_reg[19]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.881    CLKDIV/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.159%)  route 0.121ns (21.841%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CLKDIV/counter_reg[11]/Q
                         net (fo=5, routed)           0.120     1.773    CLKDIV/counter_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  CLKDIV/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.972    CLKDIV/counter_reg[12]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  CLKDIV/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.011    CLKDIV/counter_reg[16]_i_1__0_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.065 r  CLKDIV/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.065    CLKDIV/counter_reg[20]_i_1_n_7
    SLICE_X63Y52         FDRE                                         r  CLKDIV/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  CLKDIV/counter_reg[20]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.105     1.881    CLKDIV/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.428ns (72.780%)  route 0.160ns (27.219%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 f  CLKDIV/counter_reg[10]/Q
                         net (fo=4, routed)           0.159     1.812    CLKDIV/counter_reg[10]
    SLICE_X64Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  CLKDIV/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000     1.857    CLKDIV/ltOp_carry_i_5_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.968 r  CLKDIV/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     1.968    CLKDIV/ltOp_carry_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.008 r  CLKDIV/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.008    CLKDIV/ltOp_carry__0_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.099 r  CLKDIV/ltOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.099    CLKDIV/ltOp_carry__1_n_4
    SLICE_X64Y51         FDRE                                         r  CLKDIV/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/slowclock_reg/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    CLKDIV/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y56    BUTTON3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58    BUTTON3/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58    BUTTON3/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59    BUTTON3/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59    BUTTON3/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59    BUTTON3/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59    BUTTON3/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y60    BUTTON3/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y60    BUTTON3/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y60    BUTTON3/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y60    BUTTON3/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61    BUTTON3/sync0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61    BUTTON3/sync1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47    CLKDIV/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49    CLKDIV/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49    CLKDIV/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47    CLKDIV/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47    CLKDIV/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47    CLKDIV/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    CLKDIV/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    CLKDIV/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    CLKDIV/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    CLKDIV/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    CLKDIV/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    CLKDIV/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    CLKDIV/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    CLKDIV/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y52    CLKDIV/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y52    CLKDIV/counter_reg[21]/C



