###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sun Nov  8 19:55:20 2015
#  Design:            DacCtrl
#  Command:           defOut -floorplan -netlist -routing DacCtrl.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN DacCtrl ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 25.200 ;
    DESIGN FE_CORE_BOX_UR_X REAL 86.100 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 25.200 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 65.520 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 111100 90520 ) ;

ROW CORE_ROW_0 ams018hvSite 25200 25200 FS DO 108 BY 1 STEP 560 0
 ;
ROW CORE_ROW_1 ams018hvSite 25200 30240 N DO 108 BY 1 STEP 560 0
 ;
ROW CORE_ROW_2 ams018hvSite 25200 35280 FS DO 108 BY 1 STEP 560 0
 ;
ROW CORE_ROW_3 ams018hvSite 25200 40320 N DO 108 BY 1 STEP 560 0
 ;
ROW CORE_ROW_4 ams018hvSite 25200 45360 FS DO 108 BY 1 STEP 560 0
 ;
ROW CORE_ROW_5 ams018hvSite 25200 50400 N DO 108 BY 1 STEP 560 0
 ;
ROW CORE_ROW_6 ams018hvSite 25200 55440 FS DO 108 BY 1 STEP 560 0
 ;
ROW CORE_ROW_7 ams018hvSite 25200 60480 N DO 108 BY 1 STEP 560 0
 ;

TRACKS Y 420 DO 161 STEP 560 LAYER AM ;
TRACKS X 10500 DO 11 STEP 9800 LAYER AM ;
TRACKS X 280 DO 198 STEP 560 LAYER MT ;
TRACKS Y 280 DO 162 STEP 560 LAYER MT ;
TRACKS Y 280 DO 162 STEP 560 LAYER M4 ;
TRACKS X 280 DO 198 STEP 560 LAYER M4 ;
TRACKS X 280 DO 198 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 162 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 162 STEP 560 LAYER M2 ;
TRACKS X 280 DO 198 STEP 560 LAYER M2 ;
TRACKS X 280 DO 198 STEP 560 LAYER M1 ;
TRACKS Y 280 DO 162 STEP 560 LAYER M1 ;

GCELLGRID X 106680 DO 2 STEP 4420 ;
GCELLGRID X 280 DO 20 STEP 5600 ;
GCELLGRID X 0 DO 2 STEP 280 ;
GCELLGRID Y 89880 DO 2 STEP 640 ;
GCELLGRID Y 280 DO 17 STEP 5600 ;
GCELLGRID Y 0 DO 2 STEP 280 ;

VIAS 3 ;
- M1_M2_1
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 120 120 120 120
 + ROWCOL 9 9
 ;
- M1_M2_2
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 240 120 240 120
 + ROWCOL 9 5
 ;
- M1_M2_3
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 240 60 240 60
 + ROWCOL 2 5
 ;
END VIAS

COMPONENTS 137 ;
- g1155 NOR2X3_HV + PLACED ( 54880 30240 ) FN
 ;
- g1153 NOR2X3_HV + PLACED ( 64400 50400 ) N
 ;
- g1154 NOR2X3_HV + PLACED ( 78400 55440 ) FS
 ;
- g1156 NOR2X3_HV + PLACED ( 67200 50400 ) FN
 ;
- g1148 NOR2X3_HV + PLACED ( 76160 30240 ) FN
 ;
- g1147 NOR2X3_HV + PLACED ( 76160 55440 ) S
 ;
- g1151 NOR2X3_HV + PLACED ( 42000 30240 ) FN
 ;
- g1152 NOR2X3_HV + PLACED ( 48720 30240 ) FN
 ;
- QP_reg DFCX3_HV + PLACED ( 55440 40320 ) N
 ;
- g1162 HAX3_HV + PLACED ( 49280 40320 ) N
 ;
- g1182 HAX3_HV + PLACED ( 42000 40320 ) FN
 ;
- g1194 IMUX2XL_HV + PLACED ( 80640 45360 ) FS
 ;
- g1176 AND2X3_HV + PLACED ( 76160 40320 ) N
 ;
- g1185 AND2X3_HV + PLACED ( 28560 50400 ) FN
 ;
- g1186 AND2X3_HV + PLACED ( 47040 55440 ) FS
 ;
- g1195 INVXL_HV + PLACED ( 27440 50400 ) FN
 ;
- g1181 INVXL_HV + PLACED ( 42000 50400 ) FN
 ;
- g1198 INVXL_HV + PLACED ( 48160 40320 ) N
 ;
- g1201 INVXL_HV + PLACED ( 76720 50400 ) FN
 ;
- g1205 INVXL_HV + PLACED ( 84000 55440 ) FS
 ;
- g1210 INVXL_HV + PLACED ( 29120 55440 ) S
 ;
- g1171 OAI31X6_HV + PLACED ( 77840 50400 ) N
 ;
- count_reg\[3\] DFCX1_HV + PLACED ( 56560 45360 ) FS
 ;
- count_reg\[1\] DFCX1_HV + PLACED ( 51520 50400 ) FN
 ;
- count_reg\[0\] DFCX1_HV + PLACED ( 43680 45360 ) S
 ;
- g1168 AOI32X3_HV + PLACED ( 76160 35280 ) S
 ;
- g1167 AOI32X3_HV + PLACED ( 80640 35280 ) FS
 ;
- g1161 AOI32X3_HV + PLACED ( 49280 35280 ) FS
 ;
- g1174 OR2X3_HV + PLACED ( 26320 30240 ) N
 ;
- g1149 AOI22X3_HV + PLACED ( 65520 30240 ) FN
 ;
- g1196 XNOR2X2_HV + PLACED ( 30240 55440 ) FS
 ;
- g1190 AOI21X3_HV + PLACED ( 76160 45360 ) S
 ;
- g1175 NAND2XL_HV + PLACED ( 42000 45360 ) S
 ;
- g1177 NAND2XL_HV + PLACED ( 30240 45360 ) S
 ;
- g1178 NAND2XL_HV + PLACED ( 29680 40320 ) FN
 ;
- g1199 NAND2XL_HV + PLACED ( 45360 55440 ) FS
 ;
- g1202 NAND2XL_HV + PLACED ( 82320 55440 ) FS
 ;
- g1200 NAND2XL_HV + PLACED ( 43120 50400 ) N
 ;
- g1163 OAI22X3_HV + PLACED ( 50960 30240 ) N
 ;
- g1165 OAI22X3_HV + PLACED ( 30800 35280 ) S
 ;
- g1164 OAI22X3_HV + PLACED ( 47600 50400 ) N
 ;
- g1166 OAI22X3_HV + PLACED ( 29120 30240 ) FN
 ;
- g1158 OAI22X3_HV + PLACED ( 61040 30240 ) N
 ;
- g1157 OAI22X3_HV + PLACED ( 57120 30240 ) N
 ;
- g1193 MUX2X3_HV + PLACED ( 78960 30240 ) N
 ;
- g1170 NAND3X3_HV + PLACED ( 44800 50400 ) FN
 ;
- count_reg\[4\] DFCSX2_HV + PLACED ( 53760 35280 ) S
 ;
- count_reg\[2\] DFCSX2_HV + PLACED ( 53760 55440 ) S
 ;
- g1188 NOR2XL_HV + PLACED ( 42000 55440 ) S
 ;
- g1189 NOR2XL_HV + PLACED ( 80640 55440 ) S
 ;
- g1204 NOR2XL_HV + PLACED ( 43680 55440 ) S
 ;
- g1203 NOR2XL_HV + PLACED ( 78960 45360 ) S
 ;
- g1179 OR3X3_HV + PLACED ( 31360 50400 ) N
 ;
- g1160 AO22X3_HV + PLACED ( 44800 35280 ) FS
 ;
- g1159 AO22X3_HV + PLACED ( 44240 30240 ) N
 ;
- g1192 INVX3_HV + PLACED ( 83440 40320 ) N
 ;
- g1208 INVX3_HV + PLACED ( 29120 35280 ) S
 ;
- g1180 NOR3X3_HV + PLACED ( 31920 45360 ) S
 ;
- g1172 NOR3X3_HV + PLACED ( 42000 35280 ) S
 ;
- g1187 NOR3X3_HV + PLACED ( 26880 40320 ) FN
 ;
- g1191 AO21X3_HV + PLACED ( 50400 55440 ) FS
 ;
- FILLERCAP_impl0_4 FILLCAPX8_HV + SOURCE DIST + PLACED ( 79520 25200 ) FS
 ;
- FILLERCAP_impl0_6 FILLCAPX8_HV + SOURCE DIST + PLACED ( 69440 30240 ) N
 ;
- FILLERCAP_impl0_7 FILLCAPX4_HV + SOURCE DIST + PLACED ( 73920 30240 ) N
 ;
- FILLERCAP_impl0_8 FILLCAPX4_HV + SOURCE DIST + PLACED ( 25760 35280 ) FS
 ;
- FILLERCAP_impl0_9 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 35280 ) FS
 ;
- FILLERCAP_impl0_10 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39200 35280 ) FS
 ;
- FILLERCAP_impl0_11 FILLCAPX8_HV + SOURCE DIST + PLACED ( 69440 35280 ) FS
 ;
- FILLERCAP_impl0_12 FILLCAPX4_HV + SOURCE DIST + PLACED ( 73920 35280 ) FS
 ;
- FILLERCAP_impl0_18 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 45360 ) FS
 ;
- FILLERCAP_impl0_19 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39200 45360 ) FS
 ;
- FILLERCAP_impl0_22 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 50400 ) N
 ;
- FILLERCAP_impl0_23 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39200 50400 ) N
 ;
- FILLERCAP_impl0_24 FILLCAPX8_HV + SOURCE DIST + PLACED ( 69440 50400 ) N
 ;
- FILLERCAP_impl0_25 FILLCAPX4_HV + SOURCE DIST + PLACED ( 73920 50400 ) N
 ;
- FILLERCAP_impl0_26 FILLCAPX4_HV + SOURCE DIST + PLACED ( 25760 55440 ) FS
 ;
- FILLERCAP_impl0_27 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 55440 ) FS
 ;
- FILLERCAP_impl0_28 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39200 55440 ) FS
 ;
- FILLERCAP_impl0_34 FILLCAPX8_HV + SOURCE DIST + PLACED ( 79520 60480 ) N
 ;
- FILLERCAP_L0N1_1 FILLCAPX4_HV + SOURCE DIST + PLACED ( 25760 45360 ) FS
 ;
- FILLERCAP_L0N1_6 FILLCAPX8_HV + SOURCE DIST + PLACED ( 35840 40320 ) N
 ;
- FILLERCAP_L0N1_11 FILLCAPX4_HV + SOURCE DIST + PLACED ( 25760 25200 ) FS
 ;
- FILLERCAP_L0N1_19 FILLCAPX16_HV + SOURCE DIST + PLACED ( 25760 60480 ) N
 ;
- FILLERCAP_L0N1_38 FILLCAPX16_HV + SOURCE DIST + PLACED ( 70560 60480 ) N
 ;
- FILLERCAP_L0N2_2 FILLCAPX4_HV + SOURCE DIST + PLACED ( 33600 40320 ) N
 ;
- FILLERCAP_L0N2_7 FILLCAPX8_HV + SOURCE DIST + PLACED ( 34720 60480 ) N
 ;
- FILLERCAP_L0N2_11 FILLCAPX8_HV + SOURCE DIST + PLACED ( 48160 60480 ) N
 ;
- FILLERCAP_L0N2_14 FILLCAPX8_HV + SOURCE DIST + PLACED ( 66080 60480 ) N
 ;
- FILLERCAP_L0N3_1 FILLCAPX4_HV + SOURCE DIST + PLACED ( 39200 60480 ) N
 ;
- FILLERCAP_L0N3_4 FILLCAPX4_HV + SOURCE DIST + PLACED ( 45920 60480 ) N
 ;
- FILLERCAP_L0N3_6 FILLCAPX4_HV + SOURCE DIST + PLACED ( 63840 60480 ) N
 ;
- FILLER_impl0_1 FILLCELLX32_HV + SOURCE DIST + PLACED ( 28000 25200 ) FS
 ;
- FILLER_impl0_2 FILLCELLX32_HV + SOURCE DIST + PLACED ( 45920 25200 ) FS
 ;
- FILLER_impl0_3 FILLCELLX16_HV + SOURCE DIST + PLACED ( 63840 25200 ) FS
 ;
- FILLER_impl0_4 FILLCELLX8_HV + SOURCE DIST + PLACED ( 72800 25200 ) FS
 ;
- FILLER_impl0_5 FILLCELLX4_HV + SOURCE DIST + PLACED ( 77280 25200 ) FS
 ;
- FILLER_impl0_6 FILLCELLX2_HV + SOURCE DIST + PLACED ( 84000 25200 ) FS
 ;
- FILLER_impl0_7 FILLCELLX1_HV + SOURCE DIST + PLACED ( 85120 25200 ) FS
 ;
- FILLER_impl0_8 FILLCELLX1_HV + SOURCE DIST + PLACED ( 25760 30240 ) N
 ;
- FILLER_impl0_9 FILLCELLX16_HV + SOURCE DIST + PLACED ( 33040 30240 ) N
 ;
- FILLER_impl0_10 FILLCELLX1_HV + SOURCE DIST + PLACED ( 64960 30240 ) N
 ;
- FILLER_impl0_11 FILLCELLX1_HV + SOURCE DIST + PLACED ( 78400 30240 ) N
 ;
- FILLER_impl0_12 FILLCELLX2_HV + SOURCE DIST + PLACED ( 84000 30240 ) N
 ;
- FILLER_impl0_13 FILLCELLX1_HV + SOURCE DIST + PLACED ( 85120 30240 ) N
 ;
- FILLER_impl0_14 FILLCELLX2_HV + SOURCE DIST + PLACED ( 28000 35280 ) FS
 ;
- FILLER_impl0_15 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 35280 ) FS
 ;
- FILLER_impl0_16 FILLCELLX1_HV + SOURCE DIST + PLACED ( 85120 35280 ) FS
 ;
- FILLER_impl0_17 FILLCELLX2_HV + SOURCE DIST + PLACED ( 25760 40320 ) N
 ;
- FILLER_impl0_18 FILLCELLX4_HV + SOURCE DIST + PLACED ( 31360 40320 ) N
 ;
- FILLER_impl0_19 FILLCELLX2_HV + SOURCE DIST + PLACED ( 40320 40320 ) N
 ;
- FILLER_impl0_20 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 40320 ) N
 ;
- FILLER_impl0_21 FILLCELLX8_HV + SOURCE DIST + PLACED ( 69440 40320 ) N
 ;
- FILLER_impl0_22 FILLCELLX4_HV + SOURCE DIST + PLACED ( 73920 40320 ) N
 ;
- FILLER_impl0_23 FILLCELLX8_HV + SOURCE DIST + PLACED ( 78960 40320 ) N
 ;
- FILLER_impl0_24 FILLCELLX1_HV + SOURCE DIST + PLACED ( 85120 40320 ) N
 ;
- FILLER_impl0_25 FILLCELLX4_HV + SOURCE DIST + PLACED ( 28000 45360 ) FS
 ;
- FILLER_impl0_26 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 45360 ) FS
 ;
- FILLER_impl0_27 FILLCELLX8_HV + SOURCE DIST + PLACED ( 69440 45360 ) FS
 ;
- FILLER_impl0_28 FILLCELLX4_HV + SOURCE DIST + PLACED ( 73920 45360 ) FS
 ;
- FILLER_impl0_29 FILLCELLX1_HV + SOURCE DIST + PLACED ( 85120 45360 ) FS
 ;
- FILLER_impl0_30 FILLCELLX2_HV + SOURCE DIST + PLACED ( 25760 50400 ) N
 ;
- FILLER_impl0_31 FILLCELLX1_HV + SOURCE DIST + PLACED ( 26880 50400 ) N
 ;
- FILLER_impl0_32 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 50400 ) N
 ;
- FILLER_impl0_33 FILLCELLX1_HV + SOURCE DIST + PLACED ( 66640 50400 ) N
 ;
- FILLER_impl0_34 FILLCELLX1_HV + SOURCE DIST + PLACED ( 76160 50400 ) N
 ;
- FILLER_impl0_35 FILLCELLX2_HV + SOURCE DIST + PLACED ( 84560 50400 ) N
 ;
- FILLER_impl0_36 FILLCELLX2_HV + SOURCE DIST + PLACED ( 28000 55440 ) FS
 ;
- FILLER_impl0_37 FILLCELLX1_HV + SOURCE DIST + PLACED ( 41440 55440 ) FS
 ;
- FILLER_impl0_38 FILLCELLX1_HV + SOURCE DIST + PLACED ( 49840 55440 ) FS
 ;
- FILLER_impl0_39 FILLCELLX8_HV + SOURCE DIST + PLACED ( 69440 55440 ) FS
 ;
- FILLER_impl0_40 FILLCELLX4_HV + SOURCE DIST + PLACED ( 73920 55440 ) FS
 ;
- FILLER_impl0_41 FILLCELLX1_HV + SOURCE DIST + PLACED ( 85120 55440 ) FS
 ;
- FILLER_impl0_42 FILLCELLX8_HV + SOURCE DIST + PLACED ( 41440 60480 ) N
 ;
- FILLER_impl0_43 FILLCELLX16_HV + SOURCE DIST + PLACED ( 52640 60480 ) N
 ;
- FILLER_impl0_44 FILLCELLX4_HV + SOURCE DIST + PLACED ( 61600 60480 ) N
 ;
- FILLER_impl0_45 FILLCELLX2_HV + SOURCE DIST + PLACED ( 84000 60480 ) N
 ;
- FILLER_impl0_46 FILLCELLX1_HV + SOURCE DIST + PLACED ( 85120 60480 ) N
 ;
END COMPONENTS

PINS 25 ;
- CountEnable + NET CountEnable + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 54600 90520 ) S ;
- Clk + NET Clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 53480 90520 ) S ;
- Resetn + NET Resetn + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 55720 90520 ) S ;
- StepNum + NET StepNum + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 56840 90520 ) S ;
- P[16] + NET P[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 46760 0 ) N ;
- P[15] + NET P[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 47880 0 ) N ;
- P[14] + NET P[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 49000 0 ) N ;
- P[13] + NET P[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 50120 0 ) N ;
- P[12] + NET P[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 51240 0 ) N ;
- P[11] + NET P[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 52360 0 ) N ;
- P[10] + NET P[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 53480 0 ) N ;
- P[9] + NET P[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 54600 0 ) N ;
- P[8] + NET P[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 55720 0 ) N ;
- P[7] + NET P[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 56840 0 ) N ;
- P[6] + NET P[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 57960 0 ) N ;
- P[5] + NET P[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 59080 0 ) N ;
- P[4] + NET P[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 60200 0 ) N ;
- P[3] + NET P[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 61320 0 ) N ;
- P[2] + NET P[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 62440 0 ) N ;
- P[1] + NET P[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 63560 0 ) N ;
- P[0] + NET P[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 64680 0 ) N ;
- IP + NET IP + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 111100 46760 ) W ;
- IN + NET IN + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 111100 46200 ) W ;
- QP + NET QP + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 111100 45640 ) W ;
- QN + NET QN + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 111100 45080 ) W ;
END PINS

BLOCKAGES 4 ;
   - LAYER M1 RECT ( 86300 14200 ) ( 96300 76520 ) ;
   - LAYER M1 RECT ( 25000 14200 ) ( 86300 24200 ) ;
   - LAYER M1 RECT ( 25000 66520 ) ( 86300 76520 ) ;
   - LAYER M1 RECT ( 15000 14200 ) ( 25000 76520 ) ;
END BLOCKAGES

SPECIALNETS 3 ;
- vdd!  ( * vdd! )
  + ROUTED M2 3000 + SHAPE STRIPE ( 36700 2600 ) ( * 88120 )
    NEW M2 5000 + SHAPE RING ( 5300 2600 ) ( * 88120 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 25200 ) ( 85680 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 35280 ) ( 85680 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 45360 ) ( 85680 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 55440 ) ( 85680 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 65520 ) ( 85680 * )
    NEW M1 5000 + SHAPE RING ( 2800 85620 ) ( 108080 * )
    NEW M1 5000 + SHAPE RING ( 2800 5100 ) ( 108080 * )
    NEW M2 3000 + SHAPE STRIPE ( 71200 2600 ) ( * 88120 )
    NEW M2 5000 + SHAPE RING ( 105580 2600 ) ( * 88120 )
    NEW M2 0 + SHAPE RING ( 5300 5100 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 36700 5100 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 36700 35280 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 36700 25200 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 36700 45360 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 5300 85620 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 36700 65520 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 36700 55440 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 36700 85620 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 71200 5100 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 71200 35280 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 71200 25200 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 105580 5100 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 71200 45360 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 71200 65520 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 71200 55440 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 71200 85620 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 105580 85620 ) M1_M2_1
  + USE POWER
 ;
- gnd!  ( * gnd! )
  + ROUTED M2 3000 + SHAPE STRIPE ( 40100 8200 ) ( * 82520 )
    NEW M2 5000 + SHAPE RING ( 10700 8200 ) ( * 82520 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 30240 ) ( 85680 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 40320 ) ( 85680 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 50400 ) ( 85680 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 25200 60480 ) ( 85680 * )
    NEW M1 5000 + SHAPE RING ( 8200 80020 ) ( 102680 * )
    NEW M1 5000 + SHAPE RING ( 8200 10700 ) ( 102680 * )
    NEW M2 3000 + SHAPE STRIPE ( 74600 8200 ) ( * 82520 )
    NEW M2 5000 + SHAPE RING ( 100180 8200 ) ( * 82520 )
    NEW M2 0 + SHAPE RING ( 10700 10700 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 40100 10700 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 40100 40320 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 40100 30240 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 10700 80020 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 40100 60480 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 40100 50400 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 40100 80020 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 74600 10700 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 74600 40320 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 74600 30240 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 100180 10700 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 74600 60480 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 74600 50400 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 74600 80020 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 100180 80020 ) M1_M2_1
  + USE GROUND
 ;
- subc!
  + USE GROUND
 ;
END SPECIALNETS

NETS 73 ;
- CountEnable
  ( PIN CountEnable ) ( g1200 A ) ( g1199 B ) ( g1171 B1 )
  + ROUTED M2 ( 44520 55160 0 ) ( * 56280 )
    NEW M2 ( 44520 56280 ) ( 45080 * )
    NEW M2 ( 45080 56280 ) ( * 57960 )
    NEW M2 ( 45080 57960 ) ( 45640 * )
    NEW M2 ( 45640 57960 ) ( * 58520 0 ) M1_M2_PR
    NEW M2 ( 44520 52920 0 ) ( * 55160 0 ) M2_M3_PR
    NEW M3 ( 44520 55160 0 ) ( 54600 * 0 ) M3_M4_PR
    NEW M4 ( 54600 55160 0 ) ( * 89880 0 ) M3_M4_PR
    NEW M3 ( 54600 55160 0 ) ( 78680 * 0 ) M2_M3_PR
    NEW M2 ( 78680 52360 0 ) ( * 55160 0 )
    NEW M2 ( 44520 52920 ) M1_M2_PR
    NEW M2 ( 78680 52360 ) M1_M2_PR
 ;
- Clk
  ( PIN Clk ) ( count_reg\[2\] CP ) ( count_reg\[4\] CP ) ( count_reg\[0\] CP )
  ( count_reg\[1\] CP ) ( count_reg\[3\] CP )
  + ROUTED M2 ( 64120 57960 ) ( 65240 * 0 ) M1_M2_PR
    NEW M1 ( 53480 61320 0 ) ( 64120 * 0 ) M1_M2_PR
    NEW M2 ( 53480 61320 0 ) ( * 89880 0 ) M2_M3_PR
    NEW M2 ( 64120 49560 ) ( * 50120 0 ) M2_M3_PR
    NEW M2 ( 64120 49560 ) ( 65240 * )
    NEW M2 ( 65240 37800 0 ) ( * 49560 )
    NEW M2 ( 64120 57960 0 ) ( * 61320 0 )
    NEW M2 ( 64120 50120 0 ) ( * 52920 0 ) M1_M2_PR
    NEW M2 ( 64120 52920 0 ) ( * 57960 )
    NEW M2 ( 56840 47880 0 ) ( * 50120 0 ) M2_M3_PR
    NEW M3 ( 56840 50120 0 ) ( 64120 * 0 )
    NEW M1 ( 56280 47880 0 ) ( 56840 * 0 ) M1_M2_PR
    NEW M2 ( 53480 61320 ) M1_M2_PR
    NEW M2 ( 65240 37800 ) M1_M2_PR
 ;
- Resetn
  ( PIN Resetn ) ( count_reg\[2\] RN ) ( count_reg\[4\] RN )
  ( count_reg\[0\] RN ) ( count_reg\[1\] RN ) ( count_reg\[3\] RN )
  ( QP_reg RN )
  + ROUTED M3 ( 53480 49560 0 ) ( 54600 * 0 ) M2_M3_PR
    NEW M4 ( 53480 48440 0 ) ( * 49560 0 ) M3_M4_PR
    NEW M3 ( 47880 48440 0 ) ( 53480 * 0 ) M3_M4_PR
    NEW M2 ( 46760 48440 0 ) ( 47880 * 0 ) M2_M3_PR
    NEW M2 ( 55720 61880 0 ) ( * 89880 0 ) M2_M3_PR
    NEW M1 ( 55720 61880 0 ) ( 57400 * 0 ) M1_M2_PR
    NEW M2 ( 57400 49560 0 ) ( * 58520 0 ) M1_M2_PR
    NEW M2 ( 57400 58520 0 ) ( * 61880 0 )
    NEW M2 ( 65800 41160 0 ) ( * 41720 0 ) M1_M2_PR
    NEW M3 ( 57400 41160 0 ) ( 65800 * 0 ) M2_M3_PR
    NEW M2 ( 57400 38360 0 ) ( * 41160 0 ) M2_M3_PR
    NEW M2 ( 54600 49560 0 ) ( * 52360 0 ) M1_M2_PR
    NEW M3 ( 54600 49560 0 ) ( 57400 * 0 ) M2_M3_PR
    NEW M3 ( 57400 49560 0 ) ( 66360 * 0 ) M2_M3_PR
    NEW M2 ( 66360 43400 ) ( * 48440 0 ) M1_M2_PR
    NEW M2 ( 65800 43400 ) ( 66360 * )
    NEW M2 ( 65800 41720 0 ) ( * 43400 )
    NEW M2 ( 66360 48440 0 ) ( * 49560 0 )
    NEW M2 ( 46760 48440 ) M1_M2_PR
    NEW M2 ( 55720 61880 ) M1_M2_PR
    NEW M2 ( 57400 38360 ) M1_M2_PR
 ;
- StepNum
  ( PIN StepNum ) ( g1193 S ) ( g1200 B ) ( g1190 A2 ) ( g1210 A ) ( g1194 S )
  + ROUTED M2 ( 43400 52360 ) ( * 55160 0 ) M2_M3_PR
    NEW M3 ( 29400 55160 0 ) ( 43400 * 0 )
    NEW M2 ( 29400 55160 0 ) ( * 58520 )
    NEW M2 ( 29400 58520 ) ( 29960 * )
    NEW M2 ( 29960 58520 ) ( * 59080 0 ) M1_M2_PR
    NEW M3 ( 43960 52360 0 ) ( 56840 * 0 ) M3_M4_PR
    NEW M2 ( 43400 52360 0 ) ( 43960 * 0 ) M2_M3_PR
    NEW M4 ( 56840 52360 0 ) ( * 89880 0 ) M3_M4_PR
    NEW M2 ( 78680 46760 0 ) ( * 47880 0 ) M1_M2_PR
    NEW M2 ( 80360 43400 0 ) ( * 46760 0 ) M2_M3_PR
    NEW M1 ( 79240 43400 0 ) ( 80360 * 0 ) M1_M2_PR
    NEW M2 ( 79240 38360 ) ( * 43400 0 ) M1_M2_PR
    NEW M2 ( 79240 38360 ) ( 79800 * )
    NEW M2 ( 79800 32760 0 ) ( * 38360 )
    NEW M2 ( 80360 46760 0 ) ( * 47320 0 ) M1_M2_PR
    NEW M1 ( 80360 47320 0 ) ( 80920 * 0 )
    NEW M3 ( 77560 46760 0 ) ( 78680 * 0 ) M2_M3_PR
    NEW M4 ( 77560 46760 0 ) ( * 52360 0 ) M3_M4_PR
    NEW M3 ( 56840 52360 0 ) ( 77560 * 0 )
    NEW M3 ( 78680 46760 0 ) ( 80360 * 0 )
    NEW M3 ( 29400 55160 ) M2_M3_PR
    NEW M2 ( 43400 52360 ) M1_M2_PR
    NEW M2 ( 79800 32760 ) M1_M2_PR
    NEW M4 ( 77560 46760 ) M3_M4_PR
 ;
- P[16]
  ( PIN P[16] ) ( g1164 Q )
  + ROUTED M4 ( 46760 840 0 ) ( * 42280 0 ) M3_M4_PR
    NEW M3 ( 46760 42280 0 ) ( 50120 * 0 ) M2_M3_PR
    NEW M2 ( 50120 42280 0 ) ( * 51800 0 ) M1_M2_PR
    NEW M4 ( 46760 840 ) M3_M4_PR
 ;
- P[15]
  ( PIN P[15] ) ( g1152 Q )
  + ROUTED M4 ( 47880 840 0 ) ( * 31080 0 ) M3_M4_PR
    NEW M3 ( 47880 31080 0 ) ( 49560 * 0 ) M2_M3_PR
    NEW M2 ( 49560 31080 0 ) ( * 32200 0 ) M1_M2_PR
    NEW M4 ( 47880 840 ) M3_M4_PR
 ;
- P[14]
  ( PIN P[14] ) ( g1159 Q )
  + ROUTED M3 ( 48440 840 0 ) ( 49000 * 0 )
    NEW M2 ( 48440 840 0 ) ( * 31640 0 ) M1_M2_PR
    NEW M3 ( 48440 840 ) M2_M3_PR
 ;
- P[13]
  ( PIN P[13] ) ( g1155 Q )
  + ROUTED M4 ( 50120 840 0 ) ( * 31080 0 ) M3_M4_PR
    NEW M3 ( 50120 31080 0 ) ( 54040 * 0 ) M2_M3_PR
    NEW M2 ( 54040 31080 0 ) ( * 32200 0 ) M1_M2_PR
    NEW M1 ( 54040 32200 0 ) ( 55720 * 0 )
    NEW M4 ( 50120 840 ) M3_M4_PR
 ;
- P[12]
  ( PIN P[12] ) ( g1166 Q )
  + ROUTED M3 ( 50680 840 0 ) ( 51240 * 0 )
    NEW M4 ( 50680 840 0 ) ( * 5880 0 ) M3_M4_PR
    NEW M3 ( 30520 5880 0 ) ( 50680 * 0 )
    NEW M2 ( 30520 5880 0 ) ( * 31640 0 ) M1_M2_PR
    NEW M4 ( 50680 840 ) M3_M4_PR
    NEW M3 ( 30520 5880 ) M2_M3_PR
 ;
- P[11]
  ( PIN P[11] ) ( g1156 Q )
  + ROUTED M3 ( 52360 840 0 ) ( 52920 * 0 ) M3_M4_PR
    NEW M4 ( 52920 840 0 ) ( * 50680 0 ) M3_M4_PR
    NEW M3 ( 52920 50680 0 ) ( 67480 * 0 ) M2_M3_PR
    NEW M2 ( 67480 50680 0 ) ( * 52360 0 ) M1_M2_PR
    NEW M1 ( 67480 52360 0 ) ( 68040 * 0 )
 ;
- P[10]
  ( PIN P[10] ) ( g1157 Q )
  + ROUTED M2 ( 53480 840 0 ) ( * 29400 0 ) M1_M2_PR
    NEW M1 ( 53480 29400 0 ) ( 59640 * 0 ) M1_M2_PR
    NEW M2 ( 59640 29400 0 ) ( * 31640 0 ) M1_M2_PR
    NEW M3 ( 53480 840 ) M2_M3_PR
 ;
- P[9]
  ( PIN P[9] ) ( g1148 Q )
  + ROUTED M4 ( 54600 840 0 ) ( * 31080 0 ) M3_M4_PR
    NEW M3 ( 54600 31080 0 ) ( 77000 * 0 ) M2_M3_PR
    NEW M2 ( 77000 31080 0 ) ( * 32200 0 ) M1_M2_PR
    NEW M4 ( 54600 840 ) M3_M4_PR
 ;
- P[8]
  ( PIN P[8] ) ( g1163 Q )
  + ROUTED M3 ( 55160 840 0 ) ( 55720 * 0 )
    NEW M4 ( 55160 840 0 ) ( * 30520 0 ) M3_M4_PR
    NEW M3 ( 53480 30520 0 ) ( 55160 * 0 )
    NEW M2 ( 53480 30520 0 ) ( * 31640 0 ) M1_M2_PR
    NEW M4 ( 55160 840 ) M3_M4_PR
    NEW M3 ( 53480 30520 ) M2_M3_PR
 ;
- P[7]
  ( PIN P[7] ) ( g1151 Q )
  + ROUTED M3 ( 56280 840 0 ) ( 56840 * 0 )
    NEW M4 ( 56280 840 0 ) ( * 29960 0 ) M3_M4_PR
    NEW M3 ( 42840 29960 0 ) ( 56280 * 0 )
    NEW M2 ( 42840 29960 0 ) ( * 32200 0 ) M1_M2_PR
    NEW M4 ( 56280 840 ) M3_M4_PR
    NEW M3 ( 42840 29960 ) M2_M3_PR
 ;
- P[6]
  ( PIN P[6] ) ( g1160 Q )
  + ROUTED M3 ( 57400 840 0 ) ( 57960 * 0 )
    NEW M4 ( 57400 840 0 ) ( * 36120 0 ) M3_M4_PR
    NEW M3 ( 48440 36120 0 ) ( 57400 * 0 )
    NEW M2 ( 48440 36120 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M4 ( 57400 840 ) M3_M4_PR
    NEW M3 ( 48440 36120 ) M2_M3_PR
 ;
- P[5]
  ( PIN P[5] ) ( g1153 Q )
  + ROUTED M4 ( 59080 840 0 ) ( * 33880 0 ) M3_M4_PR
    NEW M3 ( 57960 33880 0 ) ( 59080 * 0 )
    NEW M2 ( 57960 33880 0 ) ( * 51240 0 ) M2_M3_PR
    NEW M3 ( 57960 51240 0 ) ( 65800 * 0 ) M2_M3_PR
    NEW M2 ( 65800 51240 0 ) ( * 52360 0 ) M1_M2_PR
    NEW M4 ( 59080 840 ) M3_M4_PR
    NEW M3 ( 57960 33880 ) M2_M3_PR
 ;
- P[4]
  ( PIN P[4] ) ( g1165 Q )
  + ROUTED M3 ( 59640 840 0 ) ( 60200 * 0 )
    NEW M4 ( 59640 840 0 ) ( * 1960 0 ) M3_M4_PR
    NEW M3 ( 41720 1960 0 ) ( 59640 * 0 )
    NEW M4 ( 41720 1960 0 ) ( * 37240 0 ) M3_M4_PR
    NEW M3 ( 31080 37240 0 ) ( 41720 * 0 )
    NEW M2 ( 31080 37240 0 ) ( * 38360 0 ) M1_M2_PR
    NEW M1 ( 31080 38360 0 ) ( 32200 * 0 )
    NEW M4 ( 59640 840 ) M3_M4_PR
    NEW M4 ( 41720 1960 ) M3_M4_PR
    NEW M3 ( 31080 37240 ) M2_M3_PR
 ;
- P[3]
  ( PIN P[3] ) ( g1154 Q )
  + ROUTED M4 ( 61320 840 0 ) ( * 56280 0 ) M3_M4_PR
    NEW M3 ( 61320 56280 0 ) ( 79800 * 0 ) M2_M3_PR
    NEW M2 ( 79800 56280 0 ) ( * 58520 0 ) M1_M2_PR
    NEW M4 ( 61320 840 ) M3_M4_PR
 ;
- P[2]
  ( PIN P[2] ) ( g1158 Q )
  + ROUTED M3 ( 62440 840 0 ) ( 63000 * 0 ) M2_M3_PR
    NEW M2 ( 63000 840 0 ) ( 63560 * )
    NEW M2 ( 63560 840 ) ( * 31640 0 ) M1_M2_PR
 ;
- P[1]
  ( PIN P[1] ) ( g1147 Q )
  + ROUTED M4 ( 63560 840 0 ) ( * 56840 0 ) M3_M4_PR
    NEW M3 ( 63560 56840 0 ) ( 77000 * 0 ) M2_M3_PR
    NEW M2 ( 77000 56840 0 ) ( * 58520 0 ) M1_M2_PR
    NEW M4 ( 63560 840 ) M3_M4_PR
 ;
- P[0]
  ( PIN P[0] ) ( g1171 Q )
  + ROUTED M4 ( 64680 840 0 ) ( * 50120 0 ) M3_M4_PR
    NEW M3 ( 64680 50120 0 ) ( 79800 * 0 ) M2_M3_PR
    NEW M2 ( 79800 50120 0 ) ( * 52360 0 ) M1_M2_PR
    NEW M4 ( 64680 840 ) M3_M4_PR
 ;
- IP
  ( PIN IP ) ( g1192 Q ) ( QP_reg D )
  + ROUTED M2 ( 85400 42280 0 ) ( * 43400 0 ) M2_M3_PR
    NEW M1 ( 84280 42280 0 ) ( 85400 * 0 ) M1_M2_PR
    NEW M4 ( 108920 43400 0 ) ( * 46760 0 ) M3_M4_PR
    NEW M3 ( 108920 46760 0 ) ( 110600 * 0 )
    NEW M2 ( 58520 42840 0 ) ( * 43400 )
    NEW M2 ( 58520 43400 ) ( 59080 * 0 ) M2_M3_PR
    NEW M3 ( 59080 43400 0 ) ( 85400 * 0 )
    NEW M3 ( 85400 43400 0 ) ( 108920 * 0 ) M3_M4_PR
    NEW M2 ( 58520 42840 ) M1_M2_PR
 ;
- IN
  ( PIN IN ) ( g1192 A ) ( g1193 Q )
  + ROUTED M2 ( 83720 42840 0 ) ( 84840 * )
    NEW M2 ( 84840 33320 0 ) ( * 42840 0 )
    NEW M1 ( 83720 33320 0 ) ( 84840 * 0 ) M1_M2_PR
    NEW M3 ( 84840 46200 0 ) ( 110600 * 0 )
    NEW M2 ( 84840 42840 ) ( * 46200 0 ) M2_M3_PR
    NEW M2 ( 83720 42840 ) M1_M2_PR
 ;
- QP
  ( PIN QP ) ( QP_reg Q )
  + ROUTED M3 ( 109480 45640 0 ) ( 110600 * 0 )
    NEW M4 ( 109480 43960 0 ) ( * 45640 0 ) M3_M4_PR
    NEW M3 ( 67480 43960 0 ) ( 109480 * 0 ) M3_M4_PR
    NEW M2 ( 67480 42840 0 ) ( * 43960 0 ) M2_M3_PR
    NEW M2 ( 67480 42840 ) M1_M2_PR
 ;
- QN
  ( PIN QN ) ( QP_reg QN )
  + ROUTED M3 ( 68600 45080 0 ) ( 110600 * 0 )
    NEW M2 ( 68600 43960 0 ) ( * 45080 0 ) M2_M3_PR
    NEW M2 ( 68600 43960 ) M1_M2_PR
 ;
- count[4]
  ( g1208 A ) ( g1159 A2 ) ( count_reg\[4\] D ) ( count_reg\[4\] Q ) ( g1193 A )
  ( g1158 A2 ) ( g1165 A2 ) ( g1163 A2 ) ( g1151 B ) ( g1147 B ) ( g1154 B )
  ( g1153 B )
  + ROUTED M1 ( 30520 37800 0 ) ( 31640 * 0 ) M1_M2_PR
    NEW M2 ( 43400 34440 0 ) ( 43960 * )
    NEW M1 ( 33320 34440 0 ) ( 43400 * 0 ) M1_M2_PR
    NEW M2 ( 33320 34440 0 ) ( * 36120 0 ) M1_M2_PR
    NEW M1 ( 32200 36120 0 ) ( 33320 * 0 )
    NEW M2 ( 31640 36120 ) ( 32200 * 0 ) M1_M2_PR
    NEW M2 ( 31640 36120 ) ( * 37800 0 )
    NEW M2 ( 45080 29400 0 ) ( * 32200 0 ) M2_M3_PR
    NEW M1 ( 43960 29400 0 ) ( 45080 * 0 ) M1_M2_PR
    NEW M2 ( 43960 29400 0 ) ( * 32200 0 ) M1_M2_PR
    NEW M2 ( 43960 32200 0 ) ( * 34440 )
    NEW M2 ( 45080 32200 0 ) ( * 32760 0 ) M1_M2_PR
    NEW M3 ( 45080 32200 0 ) ( 53480 * 0 ) M2_M3_PR
    NEW M2 ( 79800 32200 0 ) ( 80920 * 0 ) M1_M2_PR
    NEW M1 ( 54040 32760 0 ) ( 54600 * 0 ) M1_M2_PR
    NEW M2 ( 54600 32760 0 ) ( * 34440 )
    NEW M2 ( 54600 34440 ) ( 55160 * )
    NEW M2 ( 55160 34440 ) ( * 38360 0 ) M1_M2_PR
    NEW M1 ( 55160 38360 0 ) ( 55720 * 0 )
    NEW M2 ( 53480 32200 0 ) ( * 32760 )
    NEW M2 ( 53480 32760 ) ( 54040 * 0 ) M1_M2_PR
    NEW M3 ( 53480 32200 0 ) ( 63560 * 0 ) M2_M3_PR
    NEW M2 ( 63560 32200 0 ) ( 64120 * )
    NEW M2 ( 64120 32200 ) ( * 32760 0 ) M1_M2_PR
    NEW M3 ( 63560 32200 0 ) ( 79800 * 0 ) M2_M3_PR
    NEW M1 ( 78120 58520 0 ) ( 78680 * 0 )
    NEW M3 ( 64680 57400 0 ) ( 78120 * 0 ) M2_M3_PR
    NEW M2 ( 78120 57400 0 ) ( * 58520 0 ) M1_M2_PR
    NEW M2 ( 65800 32760 0 ) ( * 37240 0 )
    NEW M1 ( 64120 32760 0 ) ( 65800 * 0 ) M1_M2_PR
    NEW M2 ( 64680 50120 ) ( * 52360 0 ) M1_M2_PR
    NEW M2 ( 64680 50120 ) ( 65800 * )
    NEW M2 ( 65800 49000 0 ) ( * 50120 )
    NEW M3 ( 64680 49000 0 ) ( 65800 * 0 ) M2_M3_PR
    NEW M2 ( 64680 37240 ) ( * 49000 0 ) M2_M3_PR
    NEW M2 ( 64680 37240 ) ( 65800 * )
    NEW M2 ( 65800 37240 ) ( * 37800 0 ) M1_M2_PR
    NEW M2 ( 64680 52360 0 ) ( * 57400 0 ) M2_M3_PR
    NEW M2 ( 33320 34440 ) M1_M2_PR
    NEW M2 ( 43960 29400 ) M1_M2_PR
 ;
- count[3]
  ( g1159 B2 ) ( g1203 B ) ( g1193 B ) ( g1158 B2 ) ( g1165 B2 ) ( g1163 B2 )
  ( g1167 B2 ) ( count_reg\[3\] Q ) ( g1182 B ) ( g1162 B )
  + ROUTED M3 ( 45080 41720 0 ) ( 50680 * 0 ) M2_M3_PR
    NEW M2 ( 50680 41720 0 ) ( * 42840 0 ) M1_M2_PR
    NEW M2 ( 44520 36680 ) ( 45080 * )
    NEW M2 ( 45080 36680 ) ( * 41720 0 ) M2_M3_PR
    NEW M2 ( 45080 41720 0 ) ( * 42840 0 ) M1_M2_PR
    NEW M3 ( 34440 36680 0 ) ( 44520 * 0 ) M2_M3_PR
    NEW M2 ( 34440 36680 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M2 ( 44520 33320 ) ( * 36680 0 )
    NEW M3 ( 45080 33320 0 ) ( 50680 * 0 ) M2_M3_PR
    NEW M2 ( 44520 33320 0 ) ( 45080 * 0 ) M2_M3_PR
    NEW M2 ( 81480 33320 0 ) ( * 34440 0 ) M2_M3_PR
    NEW M2 ( 50680 33320 0 ) ( 51240 * )
    NEW M2 ( 51240 32760 0 ) ( * 33320 )
    NEW M2 ( 61320 33320 ) ( 61880 * 0 ) M2_M3_PR
    NEW M2 ( 61320 32760 0 ) ( * 33320 )
    NEW M4 ( 62440 33320 0 ) ( * 34440 0 ) M3_M4_PR
    NEW M3 ( 62440 34440 0 ) ( 81480 * 0 )
    NEW M2 ( 84280 34440 0 ) ( * 38360 0 ) M1_M2_PR
    NEW M3 ( 81480 34440 0 ) ( 84280 * 0 ) M2_M3_PR
    NEW M3 ( 50680 33320 0 ) ( 61880 * 0 )
    NEW M3 ( 61880 33320 0 ) ( 62440 * 0 ) M3_M4_PR
    NEW M2 ( 80920 47880 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M1 ( 80360 48440 0 ) ( 80920 * 0 )
    NEW M2 ( 80920 40040 0 ) ( * 47880 0 ) M2_M3_PR
    NEW M3 ( 80920 40040 0 ) ( 84280 * 0 ) M2_M3_PR
    NEW M2 ( 84280 38360 0 ) ( * 40040 0 )
    NEW M1 ( 67900 48440 0 ) ( 68600 * 0 ) M1_M2_PR
    NEW M2 ( 68600 47880 ) ( * 48440 0 )
    NEW M2 ( 68600 47880 ) ( 69160 * 0 ) M2_M3_PR
    NEW M3 ( 69160 47880 0 ) ( 80920 * 0 )
    NEW M3 ( 34440 36680 ) M2_M3_PR
    NEW M2 ( 44520 33320 ) M1_M2_PR
    NEW M2 ( 81480 33320 ) M1_M2_PR
    NEW M2 ( 51240 32760 ) M1_M2_PR
    NEW M2 ( 61320 32760 ) M1_M2_PR
    NEW M3 ( 80920 40040 ) M2_M3_PR
 ;
- count[2]
  ( g1203 A ) ( count_reg\[2\] D ) ( count_reg\[2\] Q ) ( g1178 B ) ( g1177 B )
  ( g1196 B ) ( g1205 A ) ( g1176 B )
  + ROUTED M2 ( 31640 42280 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M1 ( 31080 42280 0 ) ( 31640 * 0 ) M1_M2_PR
    NEW M2 ( 33320 57400 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M3 ( 31640 52360 0 ) ( 32760 * 0 ) M2_M3_PR
    NEW M2 ( 32760 52360 0 ) ( * 52920 )
    NEW M2 ( 32760 52920 ) ( 33320 * )
    NEW M2 ( 33320 52920 ) ( * 57400 0 ) M2_M3_PR
    NEW M3 ( 56280 58520 0 ) ( 56840 * 0 ) M2_M3_PR
    NEW M4 ( 56280 57400 0 ) ( * 58520 0 ) M3_M4_PR
    NEW M3 ( 33320 57400 0 ) ( 56280 * 0 ) M3_M4_PR
    NEW M2 ( 31640 48440 0 ) ( * 52360 0 ) M2_M3_PR
    NEW M3 ( 80360 58520 0 ) ( 84840 * 0 ) M2_M3_PR
    NEW M2 ( 84840 58520 0 ) ( * 59080 )
    NEW M2 ( 84280 59080 0 ) ( 84840 * )
    NEW M2 ( 65800 58520 ) ( 66360 * 0 ) M2_M3_PR
    NEW M2 ( 65800 57960 0 ) ( * 58520 )
    NEW M2 ( 55720 58520 0 ) ( 56840 * 0 )
    NEW M3 ( 56840 58520 0 ) ( 66360 * 0 )
    NEW M3 ( 66360 58520 0 ) ( 80360 * 0 ) M3_M4_PR
    NEW M2 ( 79240 43960 ) ( * 48440 0 ) M1_M2_PR
    NEW M2 ( 78120 43960 ) ( 79240 * )
    NEW M2 ( 78120 43400 0 ) ( * 43960 )
    NEW M3 ( 79240 55160 0 ) ( 80360 * 0 ) M3_M4_PR
    NEW M4 ( 80360 55160 0 ) ( * 58520 0 )
    NEW M2 ( 79240 48440 0 ) ( * 55160 0 ) M2_M3_PR
    NEW M2 ( 84280 59080 ) M1_M2_PR
    NEW M2 ( 65800 57960 ) M1_M2_PR
    NEW M2 ( 55720 58520 ) M1_M2_PR
    NEW M2 ( 78120 43400 ) M1_M2_PR
 ;
- count[1]
  ( g1187 A ) ( g1188 A ) ( g1202 A ) ( count_reg\[1\] Q ) ( g1171 A2 )
  + ROUTED M3 ( 29960 52920 0 ) ( 42280 * 0 ) M2_M3_PR
    NEW M2 ( 29960 43400 0 ) ( * 52920 0 ) M2_M3_PR
    NEW M1 ( 28280 43400 0 ) ( 29960 * 0 ) M1_M2_PR
    NEW M2 ( 42280 52920 0 ) ( * 58520 0 ) M1_M2_PR
    NEW M3 ( 42280 52920 0 ) ( 53480 * 0 ) M2_M3_PR
    NEW M2 ( 83720 51240 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M2 ( 53480 51240 0 ) ( * 52920 0 )
    NEW M3 ( 66360 51240 0 ) ( 80920 * 0 ) M2_M3_PR
    NEW M4 ( 66360 51240 0 ) ( * 52920 0 ) M3_M4_PR
    NEW M3 ( 53480 52920 0 ) ( 66360 * 0 )
    NEW M2 ( 80920 51240 0 ) ( * 52360 0 ) M1_M2_PR
    NEW M3 ( 80920 51240 0 ) ( 83720 * 0 ) M2_M3_PR
    NEW M2 ( 53480 51240 ) M1_M2_PR
    NEW M4 ( 66360 51240 ) M3_M4_PR
 ;
- count[0]
  ( g1191 A2 ) ( g1187 B ) ( g1204 B ) ( g1202 B ) ( count_reg\[0\] Q )
  ( g1171 A3 ) ( g1186 B )
  + ROUTED M3 ( 28840 46760 0 ) ( 45640 * 0 ) M2_M3_PR
    NEW M2 ( 28840 42840 0 ) ( * 46760 0 ) M2_M3_PR
    NEW M3 ( 47320 54600 0 ) ( 80920 * 0 ) M2_M3_PR
    NEW M2 ( 80920 53480 0 ) ( * 54600 0 )
    NEW M2 ( 49000 57400 0 ) ( * 57960 )
    NEW M3 ( 47320 57960 0 ) ( 48440 * 0 ) M2_M3_PR
    NEW M2 ( 48440 57960 0 ) ( 49000 * 0 )
    NEW M1 ( 50120 58520 0 ) ( 51240 * 0 )
    NEW M2 ( 50120 57960 ) ( * 58520 0 ) M1_M2_PR
    NEW M2 ( 49000 57960 ) ( 50120 * )
    NEW M2 ( 44520 57960 0 ) ( * 58520 )
    NEW M2 ( 44520 58520 ) ( 45080 * 0 ) M1_M2_PR
    NEW M3 ( 44520 57960 0 ) ( 47320 * 0 ) M3_M4_PR
    NEW M4 ( 47320 46760 0 ) ( * 54600 0 ) M3_M4_PR
    NEW M4 ( 47320 54600 0 ) ( * 57960 0 )
    NEW M2 ( 45640 46760 0 ) ( * 49560 0 ) M1_M2_PR
    NEW M3 ( 45640 46760 0 ) ( 47320 * 0 ) M3_M4_PR
    NEW M2 ( 82600 58520 0 ) ( 83160 * )
    NEW M2 ( 83160 52920 0 ) ( * 58520 )
    NEW M2 ( 28840 42840 ) M1_M2_PR
    NEW M2 ( 80920 53480 ) M1_M2_PR
    NEW M2 ( 49000 57400 ) M1_M2_PR
    NEW M3 ( 44520 57960 ) M2_M3_PR
    NEW M2 ( 82600 58520 ) M1_M2_PR
    NEW M2 ( 83160 52920 ) M1_M2_PR
 ;
- UNCONNECTED
  ( count_reg\[4\] QN )
 ;
- UNCONNECTED0
  ( count_reg\[2\] QN )
 ;
- n_0
  ( g1199 A ) ( g1210 Q )
  + ROUTED M2 ( 46760 56840 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M3 ( 29960 56840 0 ) ( 46760 * 0 ) M2_M3_PR
    NEW M2 ( 29960 56840 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M1 ( 29400 57960 0 ) ( 29960 * 0 )
    NEW M3 ( 29960 56840 ) M2_M3_PR
 ;
- n_1
  ( g1189 A ) ( g1202 Q ) ( g1201 A )
  + ROUTED M2 ( 80920 57960 0 ) ( 82600 * 0 ) M1_M2_PR
    NEW M1 ( 77560 51800 0 ) ( * 52920 )
    NEW M1 ( 77560 52920 ) ( 78120 * 0 ) M1_M2_PR
    NEW M2 ( 78120 52920 0 ) ( * 56840 0 ) M2_M3_PR
    NEW M3 ( 78120 56840 0 ) ( 80920 * 0 ) M2_M3_PR
    NEW M2 ( 80920 56840 0 ) ( * 57960 )
    NEW M2 ( 80920 57960 ) ( * 58520 0 ) M1_M2_PR
 ;
- n_2
  ( g1194 Q ) ( QP_reg CP )
  + ROUTED M2 ( 55720 43400 0 ) ( * 44520 0 ) M2_M3_PR
    NEW M3 ( 55720 44520 0 ) ( 82600 * 0 ) M2_M3_PR
    NEW M2 ( 82600 44520 0 ) ( * 47320 0 ) M1_M2_PR
    NEW M2 ( 55720 43400 ) M1_M2_PR
 ;
- n_4
  ( g1190 Q ) ( g1171 A1 )
  + ROUTED M2 ( 80360 52920 ) ( 80920 * 0 ) M1_M2_PR
    NEW M2 ( 80360 49000 0 ) ( * 52920 )
    NEW M3 ( 77560 49000 0 ) ( 80360 * 0 ) M2_M3_PR
    NEW M2 ( 77560 47320 0 ) ( * 49000 0 ) M2_M3_PR
    NEW M2 ( 77560 47320 ) M1_M2_PR
 ;
- n_5
  ( g1191 A1 ) ( g1204 A ) ( g1196 A ) ( count_reg\[1\] QN )
  + ROUTED M2 ( 43960 58520 0 ) ( * 59640 0 ) M2_M3_PR
    NEW M3 ( 33320 59640 0 ) ( 43960 * 0 )
    NEW M2 ( 33320 58520 0 ) ( * 59640 0 ) M2_M3_PR
    NEW M1 ( 32760 58520 0 ) ( 33320 * 0 ) M1_M2_PR
    NEW M3 ( 43960 59640 0 ) ( 51800 * 0 ) M2_M3_PR
    NEW M2 ( 51800 52920 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M2 ( 51800 57960 0 ) ( * 59640 0 )
    NEW M2 ( 43960 58520 ) M1_M2_PR
    NEW M2 ( 51800 52920 ) M1_M2_PR
 ;
- n_6
  ( g1189 B ) ( count_reg\[2\] SI ) ( g1190 A1 ) ( g1205 Q ) ( g1194 B )
  ( g1182 A )
  + ROUTED M3 ( 47320 47320 0 ) ( 78120 * 0 ) M2_M3_PR
    NEW M2 ( 47320 43400 0 ) ( * 47320 0 ) M2_M3_PR
    NEW M2 ( 82040 59080 0 ) ( 82600 * 0 ) M2_M3_PR
    NEW M3 ( 68040 59080 0 ) ( 82600 * 0 )
    NEW M2 ( 68040 57400 0 ) ( * 59080 0 ) M2_M3_PR
    NEW M1 ( 84280 57960 0 ) ( 84840 * 0 ) M1_M2_PR
    NEW M2 ( 84280 57960 0 ) ( * 58520 )
    NEW M2 ( 83720 58520 ) ( 84280 * )
    NEW M2 ( 83720 58520 ) ( * 59080 )
    NEW M2 ( 82600 59080 0 ) ( 83720 * )
    NEW M2 ( 84840 48440 0 ) ( * 57960 0 )
    NEW M2 ( 78120 47320 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M3 ( 78120 47320 0 ) ( 84840 * 0 ) M2_M3_PR
    NEW M2 ( 84840 47320 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M2 ( 47320 43400 ) M1_M2_PR
    NEW M2 ( 82040 59080 ) M1_M2_PR
    NEW M2 ( 68040 57400 ) M1_M2_PR
    NEW M2 ( 84280 57960 ) M1_M2_PR
 ;
- n_7
  ( g1179 A ) ( g1196 Q ) ( g1195 A )
  + ROUTED M3 ( 28280 53480 0 ) ( 31640 * 0 ) M2_M3_PR
    NEW M2 ( 28280 51800 0 ) ( * 53480 0 ) M2_M3_PR
    NEW M2 ( 31640 57400 ) ( 32200 * 0 ) M1_M2_PR
    NEW M1 ( 32200 57400 0 ) ( 32760 * 0 )
    NEW M2 ( 31640 52920 0 ) ( * 53480 0 )
    NEW M2 ( 31640 53480 0 ) ( * 57400 )
    NEW M2 ( 28280 51800 ) M1_M2_PR
    NEW M2 ( 31640 52920 ) M1_M2_PR
 ;
- n_8
  ( g1180 A ) ( g1195 Q )
  + ROUTED M2 ( 32760 47880 0 ) ( * 49560 0 ) M2_M3_PR
    NEW M3 ( 27720 49560 0 ) ( 32760 * 0 )
    NEW M2 ( 27720 49560 0 ) ( * 51800 0 ) M1_M2_PR
    NEW M2 ( 32760 47880 ) M1_M2_PR
    NEW M3 ( 27720 49560 ) M2_M3_PR
 ;
- n_9
  ( g1191 B1 ) ( g1204 Q ) ( g1170 B ) ( g1181 A )
  + ROUTED M3 ( 45640 56280 0 ) ( 52360 * 0 ) M2_M3_PR
    NEW M2 ( 52360 56280 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M1 ( 44520 57400 0 ) ( 45640 * 0 ) M1_M2_PR
    NEW M2 ( 45080 53480 ) ( 45640 * )
    NEW M2 ( 45080 51800 ) ( * 53480 )
    NEW M2 ( 42840 51800 0 ) ( 45080 * )
    NEW M2 ( 45640 53480 0 ) ( * 56280 0 ) M2_M3_PR
    NEW M2 ( 45640 56280 0 ) ( * 57400 0 )
    NEW M2 ( 46200 52360 0 ) ( * 53480 )
    NEW M2 ( 45640 53480 ) ( 46200 * )
    NEW M2 ( 42840 51800 ) M1_M2_PR
    NEW M2 ( 46200 52360 ) M1_M2_PR
 ;
- n_10
  ( g1191 Q ) ( count_reg\[1\] D )
  + ROUTED M2 ( 61880 52920 0 ) ( * 55720 0 ) M2_M3_PR
    NEW M3 ( 53480 55720 0 ) ( 61880 * 0 )
    NEW M2 ( 53480 55720 0 ) ( * 56840 0 ) M1_M2_PR
    NEW M2 ( 61880 52920 ) M1_M2_PR
    NEW M3 ( 53480 55720 ) M2_M3_PR
 ;
- n_11
  ( g1172 C ) ( g1188 B ) ( g1199 Q ) ( g1198 A )
  + ROUTED M2 ( 48440 39480 0 ) ( * 41720 0 ) M1_M2_PR
    NEW M3 ( 44520 39480 0 ) ( 48440 * 0 ) M2_M3_PR
    NEW M2 ( 44520 38360 0 ) ( * 39480 0 ) M2_M3_PR
    NEW M2 ( 46200 54040 ) ( * 56840 0 ) M1_M2_PR
    NEW M2 ( 46200 54040 ) ( 46760 * )
    NEW M2 ( 46760 49560 0 ) ( * 54040 )
    NEW M3 ( 46760 49560 0 ) ( 49560 * 0 ) M2_M3_PR
    NEW M2 ( 49560 42280 ) ( * 49560 0 )
    NEW M2 ( 48440 42280 ) ( 49560 * )
    NEW M2 ( 48440 41720 0 ) ( * 42280 )
    NEW M2 ( 43400 59080 0 ) ( * 61320 0 ) M1_M2_PR
    NEW M1 ( 43400 61320 0 ) ( 46200 * 0 ) M1_M2_PR
    NEW M2 ( 46200 59080 0 ) ( * 61320 0 )
    NEW M2 ( 44520 38360 ) M1_M2_PR
    NEW M3 ( 46760 49560 ) M2_M3_PR
    NEW M2 ( 43400 59080 ) M1_M2_PR
    NEW M2 ( 46200 59080 ) M1_M2_PR
 ;
- n_12
  ( g1187 Q ) ( g1178 A )
  + ROUTED M2 ( 27720 41720 ) ( 29960 * )
    NEW M2 ( 29960 41720 ) ( * 42840 0 ) M1_M2_PR
    NEW M2 ( 27720 41720 ) ( * 42280 0 ) M1_M2_PR
 ;
- n_13
  ( g1187 C ) ( g1180 C ) ( g1179 C ) ( g1200 Q ) ( g1174 B )
  + ROUTED M2 ( 28280 42280 ) ( 29400 * ) M1_M2_PR
    NEW M2 ( 28280 42280 ) ( * 42840 )
    NEW M2 ( 27160 41160 ) ( * 42840 )
    NEW M2 ( 27160 42840 ) ( 28280 * )
    NEW M2 ( 27160 41160 ) ( 27720 * )
    NEW M2 ( 27720 32760 0 ) ( * 41160 )
    NEW M2 ( 34440 47320 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M3 ( 29400 47320 0 ) ( 34440 * 0 ) M2_M3_PR
    NEW M2 ( 29400 42280 0 ) ( * 47320 0 ) M2_M3_PR
    NEW M2 ( 34440 48440 0 ) ( * 51800 )
    NEW M3 ( 34440 52360 0 ) ( 42280 * 0 ) M2_M3_PR
    NEW M2 ( 42280 52360 0 ) ( 42840 * )
    NEW M2 ( 42840 52360 ) ( * 52920 0 ) M1_M2_PR
    NEW M1 ( 42840 52920 0 ) ( 43400 * 0 )
    NEW M2 ( 33320 51800 ) ( 34440 * 0 )
    NEW M2 ( 34440 51800 ) ( * 52360 0 ) M2_M3_PR
    NEW M2 ( 33320 51800 ) ( * 52360 0 ) M1_M2_PR
    NEW M2 ( 27720 32760 ) M1_M2_PR
 ;
- n_14
  ( g1172 B ) ( g1174 A ) ( g1181 Q )
  + ROUTED M2 ( 43400 42280 ) ( 43960 * )
    NEW M2 ( 43400 42280 ) ( * 47880 )
    NEW M2 ( 42840 47880 ) ( 43400 * )
    NEW M2 ( 42840 47880 ) ( * 49560 )
    NEW M2 ( 42280 49560 ) ( 42840 * )
    NEW M2 ( 42280 49560 ) ( * 51800 0 ) M1_M2_PR
    NEW M2 ( 43960 35560 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M3 ( 27160 35560 0 ) ( 43960 * 0 ) M2_M3_PR
    NEW M2 ( 27160 32760 0 ) ( * 35560 0 ) M2_M3_PR
    NEW M2 ( 43960 37800 0 ) ( * 42280 )
    NEW M2 ( 27160 32760 ) M1_M2_PR
 ;
- n_16
  ( g1172 A ) ( g1170 A ) ( g1182 SUM )
  + ROUTED M2 ( 42840 37800 0 ) ( * 41720 )
    NEW M2 ( 42280 41720 0 ) ( 42840 * )
    NEW M2 ( 45640 50120 0 ) ( * 52920 0 ) M1_M2_PR
    NEW M3 ( 44520 50120 0 ) ( 45640 * 0 ) M2_M3_PR
    NEW M4 ( 44520 47320 0 ) ( * 50120 0 ) M3_M4_PR
    NEW M3 ( 42280 47320 0 ) ( 44520 * 0 ) M3_M4_PR
    NEW M2 ( 42280 43400 0 ) ( * 47320 0 ) M2_M3_PR
    NEW M2 ( 42840 37800 ) M1_M2_PR
    NEW M2 ( 42280 41720 ) M1_M2_PR
    NEW M2 ( 42280 43400 ) M1_M2_PR
 ;
- n_17
  ( g1180 B ) ( g1179 B ) ( count_reg\[0\] D ) ( count_reg\[0\] QN ) ( g1185 B )
  + ROUTED M2 ( 52920 47880 0 ) ( 54040 * 0 ) M1_M2_PR
    NEW M2 ( 33320 46760 ) ( * 47880 0 ) M2_M3_PR
    NEW M2 ( 33320 46760 ) ( 33880 * )
    NEW M2 ( 33880 46760 ) ( * 47460 0 ) M1_M2_PR
    NEW M1 ( 33880 47460 0 ) ( * 47880 0 )
    NEW M2 ( 32200 51800 0 ) ( * 52360 0 ) M1_M2_PR
    NEW M2 ( 32200 51240 ) ( * 51800 0 ) M2_M3_PR
    NEW M2 ( 32200 51240 ) ( 33320 * )
    NEW M2 ( 33320 47880 0 ) ( * 51240 )
    NEW M3 ( 33320 47880 0 ) ( 45080 * 0 ) M2_M3_PR
    NEW M2 ( 29400 51800 0 ) ( * 53480 0 ) M1_M2_PR
    NEW M3 ( 29400 51800 0 ) ( 32200 * 0 )
    NEW M3 ( 45080 47880 0 ) ( 52920 * 0 ) M2_M3_PR
    NEW M2 ( 44520 47880 ) ( 45080 * 0 )
    NEW M2 ( 44520 47880 ) ( * 48440 0 ) M1_M2_PR
    NEW M1 ( 43960 48440 0 ) ( 44520 * 0 )
    NEW M3 ( 29400 51800 ) M2_M3_PR
 ;
- n_18
  ( g1188 Q ) ( g1186 A ) ( g1185 A )
  + ROUTED M3 ( 42840 55720 0 ) ( 47320 * 0 ) M2_M3_PR
    NEW M2 ( 47320 55720 0 ) ( * 58520 0 ) M1_M2_PR
    NEW M2 ( 42840 54040 0 ) ( * 55720 0 ) M2_M3_PR
    NEW M3 ( 31080 54040 0 ) ( 42840 * 0 ) M2_M3_PR
    NEW M2 ( 31080 52360 0 ) ( * 54040 0 ) M2_M3_PR
    NEW M2 ( 42840 55720 0 ) ( * 56280 0 ) M1_M2_PR
    NEW M2 ( 31080 52360 ) M1_M2_PR
 ;
- n_21
  ( g1189 Q ) ( g1161 A1 ) ( g1162 A )
  + ROUTED M1 ( 50120 43400 0 ) ( 51240 * 0 ) M1_M2_PR
    NEW M3 ( 51240 46200 0 ) ( 81480 * 0 ) M2_M3_PR
    NEW M2 ( 81480 46200 0 ) ( * 56280 0 ) M1_M2_PR
    NEW M2 ( 51240 37800 0 ) ( * 43400 0 )
    NEW M2 ( 51240 43400 0 ) ( * 46200 0 ) M2_M3_PR
    NEW M2 ( 51240 37800 ) M1_M2_PR
 ;
- n_22
  ( count_reg\[3\] D ) ( g1162 SUM )
  + ROUTED M2 ( 59080 46760 0 ) ( * 47880 0 ) M1_M2_PR
    NEW M3 ( 55160 46760 0 ) ( 59080 * 0 ) M2_M3_PR
    NEW M2 ( 55160 43400 0 ) ( * 46760 0 ) M2_M3_PR
    NEW M2 ( 55160 43400 ) M1_M2_PR
 ;
- n_23
  ( g1177 A ) ( g1175 A ) ( g1185 Q )
  + ROUTED M1 ( 28840 47880 0 ) ( 30520 * 0 ) M1_M2_PR
    NEW M2 ( 28840 47880 0 ) ( * 51800 0 ) M1_M2_PR
    NEW M2 ( 42280 47880 0 ) ( * 49000 0 ) M2_M3_PR
    NEW M3 ( 30520 49000 0 ) ( 42280 * 0 )
    NEW M2 ( 30520 47880 0 ) ( * 49000 0 ) M2_M3_PR
    NEW M2 ( 28840 47880 ) M1_M2_PR
    NEW M2 ( 42280 47880 ) M1_M2_PR
 ;
- n_24
  ( g1179 Q ) ( g1157 B1 ) ( g1158 B1 )
  + ROUTED M1 ( 60760 33320 0 ) ( 61880 * 0 )
    NEW M3 ( 33880 53480 0 ) ( 60760 * 0 ) M2_M3_PR
    NEW M2 ( 33880 52920 ) ( * 53480 0 ) M2_M3_PR
    NEW M2 ( 33880 52920 ) ( 34440 * 0 ) M1_M2_PR
    NEW M2 ( 57960 33320 0 ) ( 60760 * ) M1_M2_PR
    NEW M2 ( 60760 33320 0 ) ( * 53480 0 )
    NEW M2 ( 57960 33320 ) M1_M2_PR
 ;
- n_25
  ( g1170 Q ) ( g1157 A1 ) ( g1158 A1 )
  + ROUTED M2 ( 63000 31640 0 ) ( * 32760 0 ) M1_M2_PR
    NEW M3 ( 59080 31640 0 ) ( 63000 * 0 ) M2_M3_PR
    NEW M2 ( 59080 31640 0 ) ( * 32760 0 ) M1_M2_PR
    NEW M2 ( 63000 32760 0 ) ( * 34440 0 ) M1_M2_PR
    NEW M1 ( 61880 34440 0 ) ( 63000 * 0 )
    NEW M2 ( 61880 34440 0 ) ( * 43960 0 ) M2_M3_PR
    NEW M3 ( 47880 43960 0 ) ( 61880 * 0 )
    NEW M4 ( 47880 43960 0 ) ( * 50120 0 ) M3_M4_PR
    NEW M3 ( 46200 50120 0 ) ( 47880 * 0 )
    NEW M2 ( 46200 50120 0 ) ( * 51800 0 ) M1_M2_PR
    NEW M1 ( 45080 51800 0 ) ( 46200 * 0 )
    NEW M3 ( 59080 31640 ) M2_M3_PR
    NEW M2 ( 61880 34440 ) M1_M2_PR
    NEW M4 ( 47880 43960 ) M3_M4_PR
    NEW M3 ( 46200 50120 ) M2_M3_PR
 ;
- n_27
  ( g1180 Q ) ( g1159 B1 ) ( g1160 B1 )
  + ROUTED M2 ( 46760 36680 ) ( 47320 * ) M1_M2_PR
    NEW M2 ( 46760 33880 0 ) ( * 36680 )
    NEW M2 ( 47320 36680 0 ) ( * 37800 0 ) M2_M3_PR
    NEW M3 ( 32200 37800 0 ) ( 47320 * 0 )
    NEW M2 ( 32200 37800 0 ) ( * 47320 0 ) M1_M2_PR
    NEW M2 ( 46760 33880 ) M1_M2_PR
    NEW M3 ( 32200 37800 ) M2_M3_PR
 ;
- n_28
  ( g1172 Q ) ( g1159 A1 ) ( g1160 A1 )
  + ROUTED M2 ( 47320 32760 0 ) ( * 36120 ) M2_M3_PR
    NEW M2 ( 47880 36120 ) ( * 37800 0 ) M1_M2_PR
    NEW M2 ( 47320 36120 ) ( 47880 * )
    NEW M3 ( 42280 36120 0 ) ( 47320 * 0 )
    NEW M2 ( 42280 36120 0 ) ( * 37240 0 ) M1_M2_PR
    NEW M2 ( 47320 32760 ) M1_M2_PR
    NEW M3 ( 42280 36120 ) M2_M3_PR
 ;
- n_30
  ( g1175 B ) ( g1161 B2 ) ( g1168 A1 ) ( g1182 CO )
  + ROUTED M2 ( 43960 42840 0 ) ( * 43400 0 ) M2_M3_PR
    NEW M2 ( 43400 48440 0 ) ( 43960 * )
    NEW M2 ( 43960 43400 0 ) ( * 48440 )
    NEW M2 ( 52920 38360 0 ) ( * 43400 0 ) M2_M3_PR
    NEW M3 ( 43960 43400 0 ) ( 52920 * 0 )
    NEW M2 ( 78680 37240 ) ( * 37800 0 ) M1_M2_PR
    NEW M2 ( 78120 37240 0 ) ( 78680 * )
    NEW M3 ( 53480 37240 0 ) ( 78120 * 0 ) M2_M3_PR
    NEW M2 ( 53480 37240 0 ) ( * 38360 0 ) M1_M2_PR
    NEW M1 ( 52920 38360 0 ) ( 53480 * 0 )
    NEW M2 ( 43960 42840 ) M1_M2_PR
    NEW M2 ( 43400 48440 ) M1_M2_PR
    NEW M2 ( 52920 38360 ) M1_M2_PR
    NEW M3 ( 53480 37240 ) M2_M3_PR
 ;
- n_31
  ( g1149 A2 ) ( g1161 B1 ) ( g1186 Q ) ( g1176 A )
  + ROUTED M2 ( 68040 42280 ) ( * 45080 0 ) M2_M3_PR
    NEW M3 ( 50680 45080 0 ) ( 68040 * 0 )
    NEW M2 ( 50680 45080 0 ) ( * 52360 )
    NEW M2 ( 50120 52360 ) ( 50680 * )
    NEW M2 ( 50120 52360 ) ( * 56840 0 ) M1_M2_PR
    NEW M1 ( 49560 56840 0 ) ( 50120 * 0 )
    NEW M2 ( 66360 32760 0 ) ( * 37800 0 ) M2_M3_PR
    NEW M1 ( 69160 42280 0 ) ( 76440 * 0 )
    NEW M2 ( 67480 37800 0 ) ( 68040 * )
    NEW M2 ( 68040 37800 ) ( * 42280 0 )
    NEW M2 ( 68040 42280 ) ( 69160 * 0 ) M1_M2_PR
    NEW M3 ( 53480 37800 0 ) ( 66360 * 0 )
    NEW M3 ( 66360 37800 0 ) ( 67480 * 0 ) M2_M3_PR
    NEW M4 ( 53480 37800 0 ) ( * 38920 0 ) M3_M4_PR
    NEW M3 ( 51800 38920 0 ) ( 53480 * 0 )
    NEW M2 ( 51800 37800 0 ) ( * 38920 0 ) M2_M3_PR
    NEW M3 ( 50680 45080 ) M2_M3_PR
    NEW M2 ( 66360 32760 ) M1_M2_PR
    NEW M4 ( 53480 37800 ) M3_M4_PR
    NEW M2 ( 51800 37800 ) M1_M2_PR
 ;
- n_34
  ( count_reg\[4\] SE ) ( g1149 B1 ) ( g1162 CO )
  + ROUTED M2 ( 68600 32760 0 ) ( * 37240 0 ) M1_M2_PR
    NEW M3 ( 53480 41720 0 ) ( 68600 * 0 ) M2_M3_PR
    NEW M2 ( 53480 41720 0 ) ( * 42840 0 ) M1_M2_PR
    NEW M2 ( 68600 37240 0 ) ( * 41720 0 )
    NEW M2 ( 68600 32760 ) M1_M2_PR
    NEW M3 ( 53480 41720 ) M2_M3_PR
 ;
- n_35
  ( g1203 Q ) ( g1190 B1 ) ( g1149 A1 ) ( g1167 A1 )
  + ROUTED M2 ( 82600 33320 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M3 ( 66920 33320 0 ) ( 82600 * 0 ) M2_M3_PR
    NEW M2 ( 66920 32200 0 ) ( * 33320 0 ) M2_M3_PR
    NEW M2 ( 79800 43960 0 ) ( * 45640 0 ) M2_M3_PR
    NEW M1 ( 79800 43960 0 ) ( 82600 * 0 ) M1_M2_PR
    NEW M2 ( 82600 37800 0 ) ( * 43960 0 )
    NEW M2 ( 79800 45640 0 ) ( * 46200 0 ) M1_M2_PR
    NEW M1 ( 69720 47880 ) ( 76440 * 0 )
    NEW M1 ( 69720 46760 ) ( * 47880 )
    NEW M1 ( 69160 46760 0 ) ( 69720 * )
    NEW M2 ( 69160 45640 0 ) ( * 46760 0 ) M1_M2_PR
    NEW M3 ( 69160 45640 0 ) ( 79800 * 0 )
    NEW M2 ( 66920 32200 ) M1_M2_PR
    NEW M2 ( 79800 43960 ) M1_M2_PR
    NEW M3 ( 69160 45640 ) M2_M3_PR
 ;
- n_36
  ( g1167 B1 ) ( g1168 B1 ) ( g1176 Q )
  + ROUTED M2 ( 83160 37800 0 ) ( * 41720 0 ) M1_M2_PR
    NEW M1 ( 78680 41720 0 ) ( 83160 * 0 )
    NEW M2 ( 78680 40600 ) ( * 41720 0 ) M1_M2_PR
    NEW M2 ( 78120 40600 ) ( 78680 * )
    NEW M2 ( 78120 37800 0 ) ( * 40600 )
    NEW M2 ( 83160 37800 ) M1_M2_PR
    NEW M2 ( 78120 37800 ) M1_M2_PR
 ;
- n_37
  ( g1170 C ) ( g1149 B2 ) ( g1161 A3 ) ( g1167 A3 ) ( g1168 A3 ) ( g1198 Q )
  + ROUTED M2 ( 49000 41720 0 ) ( 49560 * )
    NEW M2 ( 47320 52360 ) ( * 52920 0 ) M1_M2_PR
    NEW M2 ( 47320 52360 ) ( 48440 * )
    NEW M2 ( 48440 42840 0 ) ( * 52360 )
    NEW M1 ( 48440 42840 0 ) ( 49000 * 0 )
    NEW M3 ( 49560 36680 0 ) ( 69160 * 0 ) M2_M3_PR
    NEW M2 ( 49560 36680 0 ) ( * 38360 0 ) M1_M2_PR
    NEW M2 ( 49560 38360 0 ) ( * 41720 )
    NEW M1 ( 80360 38360 0 ) ( 80920 * 0 )
    NEW M2 ( 80360 36680 0 ) ( * 38360 0 ) M1_M2_PR
    NEW M3 ( 69160 36680 0 ) ( 80360 * 0 ) M2_M3_PR
    NEW M2 ( 69160 32200 0 ) ( * 36680 0 )
    NEW M2 ( 49000 41720 ) M1_M2_PR
    NEW M2 ( 48440 42840 ) M1_M2_PR
    NEW M3 ( 49560 36680 ) M2_M3_PR
    NEW M2 ( 69160 32200 ) M1_M2_PR
 ;
- n_38
  ( count_reg\[2\] SE ) ( g1167 A2 ) ( g1168 A2 ) ( g1201 Q )
  + ROUTED M2 ( 80360 38920 0 ) ( 81480 * 0 ) M1_M2_PR
    NEW M2 ( 79800 38920 0 ) ( 80360 * 0 ) M2_M3_PR
    NEW M3 ( 77000 53480 0 ) ( 79240 * 0 ) M3_M4_PR
    NEW M4 ( 79240 38920 0 ) ( * 53480 0 )
    NEW M3 ( 79240 38920 0 ) ( 80360 * 0 )
    NEW M1 ( 69160 56280 0 ) ( 77000 * 0 ) M1_M2_PR
    NEW M2 ( 68600 56280 ) ( 69160 * 0 ) M1_M2_PR
    NEW M2 ( 68600 56280 ) ( * 57400 0 ) M1_M2_PR
    NEW M2 ( 77000 52920 0 ) ( * 53480 0 ) M2_M3_PR
    NEW M2 ( 77000 53480 0 ) ( * 56280 0 )
    NEW M2 ( 79800 38920 ) M1_M2_PR
    NEW M4 ( 79240 38920 ) M3_M4_PR
    NEW M2 ( 77000 52920 ) M1_M2_PR
 ;
- n_39
  ( g1166 B1 ) ( g1165 B1 ) ( g1174 Q )
  + ROUTED M2 ( 33880 33320 0 ) ( * 37240 0 ) M1_M2_PR
    NEW M1 ( 32200 33320 0 ) ( 33880 * 0 ) M1_M2_PR
    NEW M2 ( 32200 32200 ) ( * 33320 0 ) M1_M2_PR
    NEW M2 ( 29960 32200 0 ) ( 32200 * )
    NEW M1 ( 28840 32200 0 ) ( 29960 * 0 ) M1_M2_PR
 ;
- n_40
  ( g1166 A1 ) ( g1165 A1 ) ( g1177 Q )
  + ROUTED M2 ( 32760 34440 ) ( * 37800 0 ) M1_M2_PR
    NEW M2 ( 32200 34440 0 ) ( 32760 * )
    NEW M1 ( 31080 34440 0 ) ( 32200 * 0 ) M1_M2_PR
    NEW M2 ( 31080 32760 0 ) ( * 34440 0 ) M1_M2_PR
    NEW M2 ( 32760 37800 0 ) ( * 43960 0 ) M1_M2_PR
    NEW M1 ( 31080 43960 0 ) ( 32760 * 0 )
    NEW M2 ( 31080 43960 0 ) ( * 46760 0 ) M1_M2_PR
    NEW M2 ( 31080 32760 ) M1_M2_PR
    NEW M2 ( 31080 43960 ) M1_M2_PR
 ;
- n_42
  ( g1161 Q ) ( g1152 A ) ( g1151 A )
  + ROUTED M2 ( 50120 32760 0 ) ( * 33880 0 ) M2_M3_PR
    NEW M3 ( 43400 33880 0 ) ( 50120 * 0 )
    NEW M2 ( 43400 32760 0 ) ( * 33880 0 ) M2_M3_PR
    NEW M3 ( 50120 33880 0 ) ( 52360 * 0 ) M2_M3_PR
    NEW M2 ( 52360 33880 0 ) ( * 37240 0 ) M1_M2_PR
    NEW M2 ( 50120 32760 ) M1_M2_PR
    NEW M2 ( 43400 32760 ) M1_M2_PR
 ;
- n_44
  ( g1160 B2 ) ( g1157 B2 ) ( g1166 B2 ) ( g1164 B2 ) ( g1161 A2 ) ( g1168 B2 )
  ( count_reg\[3\] QN ) ( g1194 A )
  + ROUTED M2 ( 50120 37240 0 ) ( * 38920 0 ) M1_M2_PR
    NEW M3 ( 48440 37240 0 ) ( 50120 * 0 ) M2_M3_PR
    NEW M3 ( 47880 46760 0 ) ( 49000 * 0 ) M3_M4_PR
    NEW M2 ( 47880 42280 ) ( * 46760 0 ) M2_M3_PR
    NEW M2 ( 46200 36680 0 ) ( * 42280 )
    NEW M2 ( 46200 42280 ) ( 47880 * )
    NEW M3 ( 46200 36680 0 ) ( 48440 * 0 ) M3_M4_PR
    NEW M4 ( 48440 36680 0 ) ( * 37240 0 ) M3_M4_PR
    NEW M3 ( 34440 31640 0 ) ( 48440 * 0 ) M3_M4_PR
    NEW M2 ( 34440 31640 0 ) ( * 32760 0 ) M1_M2_PR
    NEW M1 ( 32760 32760 0 ) ( 34440 * 0 )
    NEW M3 ( 42840 34440 0 ) ( 48440 * 0 ) M3_M4_PR
    NEW M2 ( 42840 34440 0 ) ( * 36680 0 ) M1_M2_PR
    NEW M1 ( 42840 36680 0 ) ( 43960 * )
    NEW M1 ( 43960 36680 ) ( * 37240 )
    NEW M1 ( 43960 37240 ) ( 45080 * 0 )
    NEW M4 ( 49000 46760 0 ) ( * 54040 0 ) M3_M4_PR
    NEW M3 ( 47880 54040 0 ) ( 49000 * 0 )
    NEW M2 ( 47880 52920 0 ) ( * 54040 0 ) M2_M3_PR
    NEW M4 ( 48440 31640 0 ) ( * 34440 0 )
    NEW M4 ( 48440 34440 0 ) ( * 36680 0 )
    NEW M2 ( 57400 31640 0 ) ( * 32760 0 ) M1_M2_PR
    NEW M3 ( 48440 31640 0 ) ( 57400 * 0 ) M2_M3_PR
    NEW M3 ( 76440 48440 0 ) ( 82040 * 0 ) M2_M3_PR
    NEW M2 ( 82040 48440 0 ) ( 82600 * )
    NEW M2 ( 82600 48300 ) ( * 48440 )
    NEW M2 ( 82600 48300 ) ( 83160 * 0 ) M1_M2_PR
    NEW M1 ( 83160 48300 0 ) ( 83440 * 0 )
    NEW M3 ( 54040 48440 0 ) ( 68040 * 0 ) M2_M3_PR
    NEW M4 ( 54040 46760 0 ) ( * 48440 0 ) M3_M4_PR
    NEW M3 ( 49000 46760 0 ) ( 54040 * 0 ) M3_M4_PR
    NEW M2 ( 68040 48440 0 ) ( * 49000 )
    NEW M2 ( 68040 49000 ) ( 68600 * 0 ) M1_M2_PR
    NEW M1 ( 68600 49000 0 ) ( 69160 * 0 )
    NEW M4 ( 76440 37800 0 ) ( * 48440 0 ) M3_M4_PR
    NEW M3 ( 76440 37800 0 ) ( 77560 * 0 ) M2_M3_PR
    NEW M2 ( 77000 37240 ) ( 77560 * )
    NEW M2 ( 77560 37240 ) ( * 37800 0 )
    NEW M2 ( 77000 37240 ) ( * 37940 0 ) M1_M2_PR
    NEW M1 ( 77000 37940 0 ) ( * 38360 0 )
    NEW M3 ( 68040 48440 0 ) ( 76440 * 0 )
    NEW M3 ( 46200 36680 ) M2_M3_PR
    NEW M3 ( 34440 31640 ) M2_M3_PR
    NEW M3 ( 42840 34440 ) M2_M3_PR
    NEW M2 ( 47880 52920 ) M1_M2_PR
    NEW M4 ( 76440 37800 ) M3_M4_PR
 ;
- n_45
  ( g1164 B1 ) ( g1163 B1 ) ( g1178 Q )
  + ROUTED M2 ( 51800 27720 0 ) ( * 33320 0 ) M1_M2_PR
    NEW M1 ( 32760 27720 0 ) ( 51800 * 0 ) M1_M2_PR
    NEW M2 ( 32760 27720 0 ) ( * 33880 )
    NEW M2 ( 31640 33880 ) ( 32760 * )
    NEW M2 ( 31640 33880 ) ( * 35000 )
    NEW M2 ( 30520 35000 ) ( 31640 * )
    NEW M2 ( 30520 35000 ) ( * 41720 0 ) M1_M2_PR
    NEW M1 ( 51800 34440 0 ) ( 53480 * 0 ) M1_M2_PR
    NEW M2 ( 53480 34440 0 ) ( * 36680 )
    NEW M2 ( 53480 36680 ) ( 54040 * )
    NEW M2 ( 54040 36680 ) ( * 42840 0 ) M2_M3_PR
    NEW M3 ( 49000 42840 0 ) ( 54040 * 0 )
    NEW M2 ( 49000 42840 0 ) ( * 52920 )
    NEW M2 ( 48440 52920 ) ( 49000 * )
    NEW M2 ( 48440 52920 ) ( * 53480 0 ) M1_M2_PR
    NEW M2 ( 51800 33320 0 ) ( * 34440 0 ) M1_M2_PR
    NEW M2 ( 32760 27720 ) M1_M2_PR
    NEW M3 ( 49000 42840 ) M2_M3_PR
 ;
- n_46
  ( g1164 A1 ) ( g1163 A1 ) ( g1175 Q )
  + ROUTED M4 ( 48440 45640 0 ) ( * 50120 0 ) M3_M4_PR
    NEW M3 ( 48440 50120 0 ) ( 49560 * 0 ) M2_M3_PR
    NEW M2 ( 49560 50120 0 ) ( * 52920 0 ) M1_M2_PR
    NEW M2 ( 52360 37800 ) ( * 45640 0 ) M2_M3_PR
    NEW M2 ( 52360 37800 ) ( 52920 * )
    NEW M2 ( 52920 32760 0 ) ( * 37800 )
    NEW M3 ( 42840 45640 0 ) ( 48440 * 0 ) M3_M4_PR
    NEW M3 ( 48440 45640 0 ) ( 52360 * 0 )
    NEW M2 ( 42840 45640 0 ) ( * 46760 0 ) M1_M2_PR
    NEW M2 ( 52920 32760 ) M1_M2_PR
    NEW M3 ( 42840 45640 ) M2_M3_PR
 ;
- n_51
  ( g1149 Q ) ( g1147 A ) ( g1148 A )
  + ROUTED M3 ( 75880 35000 0 ) ( 77560 * 0 ) M2_M3_PR
    NEW M2 ( 77560 32760 0 ) ( * 35000 0 )
    NEW M3 ( 66920 35000 0 ) ( 75880 * 0 ) M3_M4_PR
    NEW M2 ( 66920 33880 0 ) ( * 35000 0 ) M2_M3_PR
    NEW M2 ( 77560 51240 ) ( * 57960 0 ) M1_M2_PR
    NEW M2 ( 77000 51240 ) ( 77560 * )
    NEW M2 ( 77000 38920 0 ) ( * 51240 )
    NEW M3 ( 75880 38920 0 ) ( 77000 * 0 ) M2_M3_PR
    NEW M4 ( 75880 35000 0 ) ( * 38920 0 ) M3_M4_PR
    NEW M2 ( 77560 32760 ) M1_M2_PR
    NEW M2 ( 66920 33880 ) M1_M2_PR
 ;
- n_54
  ( g1208 Q ) ( g1160 A2 ) ( count_reg\[4\] SI ) ( g1157 A2 ) ( g1166 A2 )
  ( g1164 A2 ) ( g1152 B ) ( g1148 B ) ( g1156 B ) ( g1155 B )
  + ROUTED M2 ( 45640 28840 0 ) ( * 29400 0 ) M1_M2_PR
    NEW M1 ( 29400 28840 0 ) ( 45640 * 0 ) M1_M2_PR
    NEW M2 ( 29400 28840 0 ) ( * 32760 0 ) M1_M2_PR
    NEW M1 ( 29400 32760 0 ) ( 29960 * 0 ) M1_M2_PR
    NEW M2 ( 29960 32760 0 ) ( * 38360 0 ) M1_M2_PR
    NEW M1 ( 45640 29400 0 ) ( 50680 * 0 ) M1_M2_PR
    NEW M2 ( 45640 29400 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M1 ( 68040 29400 0 ) ( 78120 * 0 ) M1_M2_PR
    NEW M2 ( 78120 29400 0 ) ( * 32200 0 ) M1_M2_PR
    NEW M2 ( 60200 29400 0 ) ( * 32760 0 ) M1_M2_PR
    NEW M1 ( 60200 29400 0 ) ( 68040 * 0 ) M1_M2_PR
    NEW M2 ( 68040 29400 0 ) ( * 37240 0 ) M1_M2_PR
    NEW M1 ( 56840 28840 0 ) ( 60200 * 0 ) M1_M2_PR
    NEW M2 ( 60200 28840 0 ) ( * 29400 0 ) M1_M2_PR
    NEW M2 ( 56840 28840 0 ) ( * 32200 0 ) M1_M2_PR
    NEW M2 ( 50680 28840 0 ) ( * 29400 0 )
    NEW M1 ( 50680 28840 0 ) ( 56840 * 0 ) M1_M2_PR
    NEW M2 ( 50680 29400 0 ) ( * 32200 0 ) M1_M2_PR
    NEW M3 ( 51240 54040 0 ) ( 66920 * 0 ) M2_M3_PR
    NEW M2 ( 51240 52920 0 ) ( * 54040 0 ) M2_M3_PR
    NEW M1 ( 50680 52920 0 ) ( 51240 * 0 ) M1_M2_PR
    NEW M2 ( 66920 37240 ) ( * 54040 0 )
    NEW M2 ( 66920 37240 ) ( 67480 * 0 ) M1_M2_PR
    NEW M1 ( 67480 37240 0 ) ( 68040 * 0 )
    NEW M2 ( 69160 52360 0 ) ( * 54040 0 ) M2_M3_PR
    NEW M3 ( 66920 54040 0 ) ( 69160 * 0 )
    NEW M2 ( 29400 28840 ) M1_M2_PR
    NEW M2 ( 50680 28840 ) M1_M2_PR
    NEW M2 ( 69160 52360 ) M1_M2_PR
 ;
- n_55
  ( g1167 Q ) ( g1156 A ) ( g1154 A )
  + ROUTED M3 ( 68600 55720 0 ) ( 79240 * 0 ) M2_M3_PR
    NEW M2 ( 68600 52920 0 ) ( * 55720 0 ) M2_M3_PR
    NEW M2 ( 79240 55720 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M3 ( 79240 55720 0 ) ( 79800 * 0 ) M3_M4_PR
    NEW M4 ( 79800 42280 0 ) ( * 55720 0 )
    NEW M3 ( 79800 42280 0 ) ( 83720 * 0 ) M2_M3_PR
    NEW M2 ( 83720 38360 0 ) ( * 42280 0 )
    NEW M2 ( 68600 52920 ) M1_M2_PR
    NEW M4 ( 79800 42280 ) M3_M4_PR
    NEW M2 ( 83720 38360 ) M1_M2_PR
 ;
- n_58
  ( g1168 Q ) ( g1153 A ) ( g1155 A )
  + ROUTED M2 ( 56280 32760 0 ) ( * 39480 0 ) M2_M3_PR
    NEW M2 ( 56280 39480 0 ) ( * 51800 0 ) M2_M3_PR
    NEW M3 ( 56280 51800 0 ) ( 65240 * 0 ) M2_M3_PR
    NEW M2 ( 65240 51800 0 ) ( * 52920 0 ) M1_M2_PR
    NEW M3 ( 56280 39480 0 ) ( 77560 * 0 ) M2_M3_PR
    NEW M2 ( 77560 38360 0 ) ( * 39480 0 )
    NEW M2 ( 56280 32760 ) M1_M2_PR
    NEW M2 ( 77560 38360 ) M1_M2_PR
 ;
END NETS

END DESIGN
