// Seed: 1276298060
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout tri0 id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_18;
  ;
  assign id_7 = id_1 - id_6 > id_12;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output logic id_3
);
  bit id_5;
  ;
  always @(posedge 1 < id_5) begin : LABEL_0
    if (1) begin : LABEL_1
      id_3 = 1;
      if (-1'b0 | 1 | 1) begin : LABEL_2
        id_5 = id_1;
      end else id_0 <= id_1 ? id_2 : id_1;
    end
  end
  wire [1 : -1] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
