0.6
2018.1
Apr  4 2018
18:43:17
/home/VLSI-24/17P61A0405/JK/JK.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/VLSI-24/17P61A0405/JK/JK.srcs/sim_1/new/JK_tb.v,1612433885,verilog,,,,JK_tb,,,,,,,,
/home/VLSI-24/17P61A0405/JK/JK.srcs/sources_1/new/JK.v,1612433828,verilog,,/home/VLSI-24/17P61A0405/JK/JK.srcs/sim_1/new/JK_tb.v,,JK,,,,,,,,
