{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 21:43:22 2013 " "Info: Processing started: Tue Nov 26 21:43:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2 -c top_de2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de2 -c top_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 depiece_simple " "Info: Found entity 1: depiece_simple" {  } { { "../VHDL/depiece_simple.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 depiece_simple-depiece_simple_arch " "Info: Found design unit 1: depiece_simple-depiece_simple_arch" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple_ram_simple_arch_cfg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/ram_simple_ram_simple_arch_cfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_simple_ram_simple_arch_cfg " "Info: Found design unit 1: ram_simple_ram_simple_arch_cfg" {  } { { "../VHDL/ram_simple_ram_simple_arch_cfg.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple_ram_simple_arch_cfg.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/ram_simple.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ram_simple " "Info: Found entity 1: ram_simple" {  } { { "../VHDL/ram_simple.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_simple-ram_simple_arch " "Info: Found design unit 1: ram_simple-ram_simple_arch" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_vga_arch_cfg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_vga_arch_cfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_vga_arch_cfg " "Info: Found design unit 1: vga_vga_arch_cfg" {  } { { "../VHDL/vga_vga_arch_cfg.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_vga_arch_cfg.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers_vga_triggers_arch_cfg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers_vga_triggers_arch_cfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_triggers_vga_triggers_arch_cfg " "Info: Found design unit 1: vga_triggers_vga_triggers_arch_cfg" {  } { { "../VHDL/vga_triggers_vga_triggers_arch_cfg.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers_vga_triggers_arch_cfg.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_triggers-vga_triggers_arch " "Info: Found design unit 1: vga_triggers-vga_triggers_arch" {  } { { "../VHDL/vga_triggers_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_triggers " "Info: Found entity 1: vga_triggers" {  } { { "../VHDL/vga_triggers.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_vga_trans_arch_cfg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_vga_trans_arch_cfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_trans_vga_trans_arch_cfg " "Info: Found design unit 1: vga_trans_vga_trans_arch_cfg" {  } { { "../VHDL/vga_trans_vga_trans_arch_cfg.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_vga_trans_arch_cfg.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset_vga_trans_reset_arch_cfg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset_vga_trans_reset_arch_cfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_trans_reset_vga_trans_reset_arch_cfg " "Info: Found design unit 1: vga_trans_reset_vga_trans_reset_arch_cfg" {  } { { "../VHDL/vga_trans_reset_vga_trans_reset_arch_cfg.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset_vga_trans_reset_arch_cfg.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_trans_reset-vga_trans_reset_arch " "Info: Found design unit 1: vga_trans_reset-vga_trans_reset_arch" {  } { { "../VHDL/vga_trans_reset_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_trans_reset " "Info: Found entity 1: vga_trans_reset" {  } { { "../VHDL/vga_trans_reset.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_trans-vga_trans_arch " "Info: Found design unit 1: vga_trans-vga_trans_arch" {  } { { "../VHDL/vga_trans_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_trans " "Info: Found entity 1: vga_trans" {  } { { "../VHDL/vga_trans.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_tb_vga_tb_arch_cfg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_tb_vga_tb_arch_cfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_tb_vga_tb_arch_cfg " "Info: Found design unit 1: vga_tb_vga_tb_arch_cfg" {  } { { "../VHDL/vga_tb_vga_tb_arch_cfg.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_tb_vga_tb_arch_cfg.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_tb-vga_tb_arch " "Info: Found design unit 1: vga_tb-vga_tb_arch" {  } { { "../VHDL/vga_tb.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_tb.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Info: Found entity 1: vga_tb" {  } { { "../VHDL/vga_tb.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_tb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_sync_vga_sync_arch_cfg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_sync_vga_sync_arch_cfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync_vga_sync_arch_cfg " "Info: Found design unit 1: vga_sync_vga_sync_arch_cfg" {  } { { "../VHDL/vga_sync_vga_sync_arch_cfg.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_sync_vga_sync_arch_cfg.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_sync_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_sync_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Info: Found design unit 1: vga_sync-vga_sync_arch" {  } { { "../VHDL/vga_sync_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_sync_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_sync.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_sync.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Info: Found entity 1: vga_sync" {  } { { "../VHDL/vga_sync.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_sync.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read_vga_read_behav_cfg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_read_vga_read_behav_cfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_read_vga_read_behav_cfg " "Info: Found design unit 1: vga_read_vga_read_behav_cfg" {  } { { "../VHDL/vga_read_vga_read_behav_cfg.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read_vga_read_behav_cfg.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_read_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_read-vga_read_behav " "Info: Found design unit 1: vga_read-vga_read_behav" {  } { { "../VHDL/vga_read_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_read.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_read " "Info: Found entity 1: vga_read" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check_vga_field_check_arch_cfg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check_vga_field_check_arch_cfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_field_check_vga_field_check_arch_cfg " "Info: Found design unit 1: vga_field_check_vga_field_check_arch_cfg" {  } { { "../VHDL/vga_field_check_vga_field_check_arch_cfg.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check_vga_field_check_arch_cfg.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_field_check-vga_field_check_arch " "Info: Found design unit 1: vga_field_check-vga_field_check_arch" {  } { { "../VHDL/vga_field_check_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_field_check " "Info: Found entity 1: vga_field_check" {  } { { "../VHDL/vga_field_check.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_counter_vga_counter_behav_cfg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_counter_vga_counter_behav_cfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_vga_counter_behav_cfg " "Info: Found design unit 1: vga_counter_vga_counter_behav_cfg" {  } { { "../VHDL/vga_counter_vga_counter_behav_cfg.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_counter_vga_counter_behav_cfg.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_counter_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_counter_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter-vga_counter_behav " "Info: Found design unit 1: vga_counter-vga_counter_behav" {  } { { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_counter_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_counter.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_counter.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter " "Info: Found entity 1: vga_counter" {  } { { "../VHDL/vga_counter.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-vga_arch " "Info: Found design unit 1: vga-vga_arch" {  } { { "../VHDL/vga_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/vga.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../VHDL/vga.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/params.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/params.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_params " "Info: Found design unit 1: vga_params" {  } { { "../VHDL/params.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/params.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_params-body " "Info: Found design unit 2: vga_params-body" {  } { { "../VHDL/params.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/params.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/fake_ram.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/fake_ram.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 fake_ram " "Info: Found entity 1: fake_ram" {  } { { "../VHDL/fake_ram.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/fake_ram.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/epo3/master/VHDL/fake_ram-fake_ram_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/fake_ram-fake_ram_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fake_ram-fake_ram_arch " "Info: Found design unit 1: fake_ram-fake_ram_arch" {  } { { "../VHDL/fake_ram-fake_ram_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/fake_ram-fake_ram_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_de2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de2 " "Info: Found entity 1: top_de2" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pre_vga_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac-signal_flow " "Info: Found design unit 1: pre_vga_dac-signal_flow" {  } { { "pre_vga_dac.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/pre_vga_dac.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac " "Info: Found entity 1: pre_vga_dac" {  } { { "pre_vga_dac.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/pre_vga_dac.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Info: Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Info: Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de2 " "Info: Elaborating entity \"top_de2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac pre_vga_dac:inst " "Info: Elaborating entity \"pre_vga_dac\" for hierarchy \"pre_vga_dac:inst\"" {  } { { "top_de2.bdf" "inst" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 224 920 1072 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Info: Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de2.bdf" "inst1" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -48 512 672 48 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:inst6 " "Info: Elaborating entity \"vga\" for hierarchy \"vga:inst6\"" {  } { { "top_de2.bdf" "inst6" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 192 536 720 352 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_line vga_arch.vhd(48) " "Warning (10036): Verilog HDL or VHDL warning at vga_arch.vhd(48): object \"end_line\" assigned a value but never read" {  } { { "../VHDL/vga_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter vga:inst6\|vga_counter:counter " "Info: Elaborating entity \"vga_counter\" for hierarchy \"vga:inst6\|vga_counter:counter\"" {  } { { "../VHDL/vga_arch.vhd" "counter" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga:inst6\|vga_sync:sync " "Info: Elaborating entity \"vga_sync\" for hierarchy \"vga:inst6\|vga_sync:sync\"" {  } { { "../VHDL/vga_arch.vhd" "sync" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_field_check vga:inst6\|vga_field_check:field_check " "Info: Elaborating entity \"vga_field_check\" for hierarchy \"vga:inst6\|vga_field_check:field_check\"" {  } { { "../VHDL/vga_arch.vhd" "field_check" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_triggers vga:inst6\|vga_triggers:triggers " "Info: Elaborating entity \"vga_triggers\" for hierarchy \"vga:inst6\|vga_triggers:triggers\"" {  } { { "../VHDL/vga_arch.vhd" "triggers" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_trans vga:inst6\|vga_trans:trans " "Info: Elaborating entity \"vga_trans\" for hierarchy \"vga:inst6\|vga_trans:trans\"" {  } { { "../VHDL/vga_arch.vhd" "trans" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_trans_reset vga:inst6\|vga_trans_reset:trans_reset " "Info: Elaborating entity \"vga_trans_reset\" for hierarchy \"vga:inst6\|vga_trans_reset:trans_reset\"" {  } { { "../VHDL/vga_arch.vhd" "trans_reset" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_read vga:inst6\|vga_read:read_and_output " "Info: Elaborating entity \"vga_read\" for hierarchy \"vga:inst6\|vga_read:read_and_output\"" {  } { { "../VHDL/vga_arch.vhd" "read_and_output" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_simple ram_simple:inst8 " "Info: Elaborating entity \"ram_simple\" for hierarchy \"ram_simple:inst8\"" {  } { { "top_de2.bdf" "inst8" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 424 512 752 584 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram ram_simple-ram_simple_arch.vhd(20) " "Warning (10492): VHDL Process Statement warning at ram_simple-ram_simple_arch.vhd(20): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram ram_simple-ram_simple_arch.vhd(25) " "Warning (10492): VHDL Process Statement warning at ram_simple-ram_simple_arch.vhd(25): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rw_addr ram_simple-ram_simple_arch.vhd(30) " "Warning (10492): VHDL Process Statement warning at ram_simple-ram_simple_arch.vhd(30): signal \"rw_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ro_addr ram_simple-ram_simple_arch.vhd(35) " "Warning (10492): VHDL Process Statement warning at ram_simple-ram_simple_arch.vhd(35): signal \"ro_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "depiece_simple depiece_simple:inst5 " "Info: Elaborating entity \"depiece_simple\" for hierarchy \"depiece_simple:inst5\"" {  } { { "top_de2.bdf" "inst5" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 640 504 752 768 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mask_select depiece_simple.vhd(9) " "Warning (10541): VHDL Signal Declaration warning at depiece_simple.vhd(9): used implicit default value for signal \"mask_select\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/depiece_simple.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ready depiece_simple.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at depiece_simple.vhd(12): used implicit default value for signal \"ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/depiece_simple.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_write_state depiece_simple-depiece_simple_arch.vhd(11) " "Warning (10631): VHDL Process Statement warning at depiece_simple-depiece_simple_arch.vhd(11): inferring latch(es) for signal or variable \"next_write_state\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_write_state\[0\] depiece_simple-depiece_simple_arch.vhd(11) " "Info (10041): Inferred latch for \"next_write_state\[0\]\" at depiece_simple-depiece_simple_arch.vhd(11)" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_write_state\[1\] depiece_simple-depiece_simple_arch.vhd(11) " "Info (10041): Inferred latch for \"next_write_state\[1\]\" at depiece_simple-depiece_simple_arch.vhd(11)" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_write_state\[2\] depiece_simple-depiece_simple_arch.vhd(11) " "Info (10041): Inferred latch for \"next_write_state\[2\]\" at depiece_simple-depiece_simple_arch.vhd(11)" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "depiece_simple:inst5\|next_write_state\[2\] " "Warning: Latch depiece_simple:inst5\|next_write_state\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA depiece_simple:inst5\|write_state\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal depiece_simple:inst5\|write_state\[2\]" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "depiece_simple:inst5\|next_write_state\[0\] " "Warning: Latch depiece_simple:inst5\|next_write_state\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA depiece_simple:inst5\|write_state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal depiece_simple:inst5\|write_state\[0\]" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "depiece_simple:inst5\|next_write_state\[1\] " "Warning: Latch depiece_simple:inst5\|next_write_state\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA depiece_simple:inst5\|write_state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal depiece_simple:inst5\|write_state\[0\]" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "vga_sync GND " "Warning (13410): Pin \"vga_sync\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 248 1128 1304 264 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_blank VCC " "Warning (13410): Pin \"vga_blank\" is stuck at VCC" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 280 1128 1304 296 "vga_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Info: Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Info: Implemented 93 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 21:43:27 2013 " "Info: Processing ended: Tue Nov 26 21:43:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 21:43:28 2013 " "Info: Processing started: Tue Nov 26 21:43:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de2 -c top_de2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off de2 -c top_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_de2 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"top_de2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 254 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 255 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 256 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock_50mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen6mhz:inst1\|count\[2\] " "Info: Destination node gen6mhz:inst1\|count\[2\]" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 153 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { clock_50mhz } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 49 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen6mhz:inst1\|count\[2\]  " "Info: Automatically promoted node gen6mhz:inst1\|count\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen6mhz:inst1\|count\[2\]~0 " "Info: Destination node gen6mhz:inst1\|count\[2\]~0" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 154 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "depiece_simple:inst5\|write_state\[1\] " "Info: Destination node depiece_simple:inst5\|write_state\[1\]" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { depiece_simple:inst5|write_state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 61 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "depiece_simple:inst5\|write_state\[0\] " "Info: Destination node depiece_simple:inst5\|write_state\[0\]" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 59 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "depiece_simple:inst5\|write_state\[2\] " "Info: Destination node depiece_simple:inst5\|write_state\[2\]" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { depiece_simple:inst5|write_state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 60 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk " "Info: Destination node vga_clk" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { vga_clk } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_clk" } } } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 264 1128 1304 280 "vga_clk" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 51 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 153 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_simple:inst8\|Decoder0~1  " "Info: Automatically promoted node ram_simple:inst8\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 51 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram_simple:inst8|Decoder0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 233 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node rst (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_simple:inst8\|ro_addrs\[1\] " "Info: Destination node ram_simple:inst8\|ro_addrs\[1\]" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram_simple:inst8|ro_addrs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 73 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_simple:inst8\|ro_addrs\[0\] " "Info: Destination node ram_simple:inst8\|ro_addrs\[0\]" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram_simple:inst8|ro_addrs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 74 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_simple:inst8\|ro_addrs\[2\] " "Info: Destination node ram_simple:inst8\|ro_addrs\[2\]" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 72 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_simple:inst8\|ro_addrs\[6\] " "Info: Destination node ram_simple:inst8\|ro_addrs\[6\]" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram_simple:inst8|ro_addrs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 68 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_simple:inst8\|ro_addrs\[5\] " "Info: Destination node ram_simple:inst8\|ro_addrs\[5\]" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram_simple:inst8|ro_addrs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 69 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_simple:inst8\|ro_addrs\[4\] " "Info: Destination node ram_simple:inst8\|ro_addrs\[4\]" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram_simple:inst8|ro_addrs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 70 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_simple:inst8\|ro_addrs\[3\] " "Info: Destination node ram_simple:inst8\|ro_addrs\[3\]" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram_simple:inst8|ro_addrs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 71 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { rst } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 50 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.084 ns register register " "Info: Estimated most critical path is register to register delay of 0.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns depiece_simple:inst5\|next_write_state\[1\] 1 REG LAB_X28_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X28_Y18; Fanout = 1; REG Node = 'depiece_simple:inst5\|next_write_state\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { depiece_simple:inst5|next_write_state[1] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.084 ns depiece_simple:inst5\|write_state\[1\] 2 REG LAB_X28_Y18 5 " "Info: 2: + IC(0.000 ns) + CELL(0.084 ns) = 0.084 ns; Loc. = LAB_X28_Y18; Fanout = 5; REG Node = 'depiece_simple:inst5\|write_state\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { depiece_simple:inst5|next_write_state[1] depiece_simple:inst5|write_state[1] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 100.00 % ) " "Info: Total cell delay = 0.084 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { depiece_simple:inst5|next_write_state[1] depiece_simple:inst5|write_state[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y12 X32_Y23 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_sync 0 " "Info: Pin \"vga_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_clk 0 " "Info: Pin \"vga_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blank 0 " "Info: Pin \"vga_blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Info: Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Info: Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[9\] 0 " "Info: Pin \"vga_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[8\] 0 " "Info: Pin \"vga_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[7\] 0 " "Info: Pin \"vga_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[6\] 0 " "Info: Pin \"vga_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[5\] 0 " "Info: Pin \"vga_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[4\] 0 " "Info: Pin \"vga_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[3\] 0 " "Info: Pin \"vga_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Info: Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Info: Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Info: Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[9\] 0 " "Info: Pin \"vga_g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[8\] 0 " "Info: Pin \"vga_g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[7\] 0 " "Info: Pin \"vga_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[6\] 0 " "Info: Pin \"vga_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[5\] 0 " "Info: Pin \"vga_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[4\] 0 " "Info: Pin \"vga_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[3\] 0 " "Info: Pin \"vga_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Info: Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Info: Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Info: Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[9\] 0 " "Info: Pin \"vga_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[8\] 0 " "Info: Pin \"vga_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[7\] 0 " "Info: Pin \"vga_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[6\] 0 " "Info: Pin \"vga_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[5\] 0 " "Info: Pin \"vga_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[4\] 0 " "Info: Pin \"vga_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[3\] 0 " "Info: Pin \"vga_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Info: Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Info: Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Info: Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.fit.smsg " "Info: Generated suppressed messages file /home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Info: Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 21:43:37 2013 " "Info: Processing ended: Tue Nov 26 21:43:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 21:43:39 2013 " "Info: Processing started: Tue Nov 26 21:43:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de2 -c top_de2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off de2 -c top_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 21:43:43 2013 " "Info: Processing ended: Tue Nov 26 21:43:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 21:43:45 2013 " "Info: Processing started: Tue Nov 26 21:43:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "depiece_simple:inst5\|next_write_state\[1\] " "Warning: Node \"depiece_simple:inst5\|next_write_state\[1\]\" is a latch" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "depiece_simple:inst5\|next_write_state\[2\] " "Warning: Node \"depiece_simple:inst5\|next_write_state\[2\]\" is a latch" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "depiece_simple:inst5\|next_write_state\[0\] " "Warning: Node \"depiece_simple:inst5\|next_write_state\[0\]\" is a latch" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50mhz " "Info: Assuming node \"clock_50mhz\" is an undefined clock" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ram_simple:inst8\|Decoder0~1 " "Info: Detected gated clock \"ram_simple:inst8\|Decoder0~1\" as buffer" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 51 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ram_simple:inst8\|Decoder0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "depiece_simple:inst5\|write_state\[0\] " "Info: Detected ripple clock \"depiece_simple:inst5\|write_state\[0\]\" as buffer" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "depiece_simple:inst5\|write_state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "depiece_simple:inst5\|write_state\[2\] " "Info: Detected ripple clock \"depiece_simple:inst5\|write_state\[2\]\" as buffer" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "depiece_simple:inst5\|write_state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "depiece_simple:inst5\|write_state\[1\] " "Info: Detected ripple clock \"depiece_simple:inst5\|write_state\[1\]\" as buffer" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "depiece_simple:inst5\|write_state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gen6mhz:inst1\|count\[2\] " "Info: Detected ripple clock \"gen6mhz:inst1\|count\[2\]\" as buffer" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "gen6mhz:inst1\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50mhz register depiece_simple:inst5\|next_write_state\[0\] register depiece_simple:inst5\|write_state\[0\] 244.56 MHz 4.089 ns Internal " "Info: Clock \"clock_50mhz\" has Internal fmax of 244.56 MHz between source register \"depiece_simple:inst5\|next_write_state\[0\]\" and destination register \"depiece_simple:inst5\|write_state\[0\]\" (period= 4.089 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.084 ns + Longest register register " "Info: + Longest register to register delay is 0.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns depiece_simple:inst5\|next_write_state\[0\] 1 REG LCCOMB_X28_Y18_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y18_N8; Fanout = 1; REG Node = 'depiece_simple:inst5\|next_write_state\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { depiece_simple:inst5|next_write_state[0] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.084 ns depiece_simple:inst5\|write_state\[0\] 2 REG LCFF_X28_Y18_N9 5 " "Info: 2: + IC(0.000 ns) + CELL(0.084 ns) = 0.084 ns; Loc. = LCFF_X28_Y18_N9; Fanout = 5; REG Node = 'depiece_simple:inst5\|write_state\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { depiece_simple:inst5|next_write_state[0] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 100.00 % ) " "Info: Total cell delay = 0.084 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { depiece_simple:inst5|next_write_state[0] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.084 ns" { depiece_simple:inst5|next_write_state[0] {} depiece_simple:inst5|write_state[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.041 ns - Smallest " "Info: - Smallest clock skew is -4.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 3.773 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50mhz\" to destination register is 3.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.537 ns) 3.773 ns depiece_simple:inst5\|write_state\[0\] 3 REG LCFF_X28_Y18_N9 5 " "Info: 3: + IC(0.432 ns) + CELL(0.537 ns) = 3.773 ns; Loc. = LCFF_X28_Y18_N9; Fanout = 5; REG Node = 'depiece_simple:inst5\|write_state\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.969 ns" { gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 61.57 % ) " "Info: Total cell delay = 2.323 ns ( 61.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 38.43 % ) " "Info: Total interconnect delay = 1.450 ns ( 38.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 7.814 ns - Longest register " "Info: - Longest clock path from clock \"clock_50mhz\" to source register is 7.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.787 ns) 4.023 ns depiece_simple:inst5\|write_state\[2\] 3 REG LCFF_X28_Y18_N25 6 " "Info: 3: + IC(0.432 ns) + CELL(0.787 ns) = 4.023 ns; Loc. = LCFF_X28_Y18_N25; Fanout = 6; REG Node = 'depiece_simple:inst5\|write_state\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.219 ns" { gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.398 ns) 4.771 ns ram_simple:inst8\|Decoder0~1 4 COMB LCCOMB_X28_Y18_N6 1 " "Info: 4: + IC(0.350 ns) + CELL(0.398 ns) = 4.771 ns; Loc. = LCCOMB_X28_Y18_N6; Fanout = 1; COMB Node = 'ram_simple:inst8\|Decoder0~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.748 ns" { depiece_simple:inst5|write_state[2] ram_simple:inst8|Decoder0~1 } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.000 ns) 6.284 ns ram_simple:inst8\|Decoder0~1clkctrl 5 COMB CLKCTRL_G0 3 " "Info: 5: + IC(1.513 ns) + CELL(0.000 ns) = 6.284 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'ram_simple:inst8\|Decoder0~1clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.513 ns" { ram_simple:inst8|Decoder0~1 ram_simple:inst8|Decoder0~1clkctrl } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.150 ns) 7.814 ns depiece_simple:inst5\|next_write_state\[0\] 6 REG LCCOMB_X28_Y18_N8 1 " "Info: 6: + IC(1.380 ns) + CELL(0.150 ns) = 7.814 ns; Loc. = LCCOMB_X28_Y18_N8; Fanout = 1; REG Node = 'depiece_simple:inst5\|next_write_state\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.530 ns" { ram_simple:inst8|Decoder0~1clkctrl depiece_simple:inst5|next_write_state[0] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.121 ns ( 39.94 % ) " "Info: Total cell delay = 3.121 ns ( 39.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.693 ns ( 60.06 % ) " "Info: Total interconnect delay = 4.693 ns ( 60.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.814 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] ram_simple:inst8|Decoder0~1 ram_simple:inst8|Decoder0~1clkctrl depiece_simple:inst5|next_write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.814 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[2] {} ram_simple:inst8|Decoder0~1 {} ram_simple:inst8|Decoder0~1clkctrl {} depiece_simple:inst5|next_write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns 0.350ns 1.513ns 1.380ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.814 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] ram_simple:inst8|Decoder0~1 ram_simple:inst8|Decoder0~1clkctrl depiece_simple:inst5|next_write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.814 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[2] {} ram_simple:inst8|Decoder0~1 {} ram_simple:inst8|Decoder0~1clkctrl {} depiece_simple:inst5|next_write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns 0.350ns 1.513ns 1.380ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { depiece_simple:inst5|next_write_state[0] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.084 ns" { depiece_simple:inst5|next_write_state[0] {} depiece_simple:inst5|write_state[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.814 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] ram_simple:inst8|Decoder0~1 ram_simple:inst8|Decoder0~1clkctrl depiece_simple:inst5|next_write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.814 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[2] {} ram_simple:inst8|Decoder0~1 {} ram_simple:inst8|Decoder0~1clkctrl {} depiece_simple:inst5|next_write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns 0.350ns 1.513ns 1.380ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_50mhz 13 " "Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock \"clock_50mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "depiece_simple:inst5\|write_state\[1\] depiece_simple:inst5\|next_write_state\[2\] clock_50mhz 2.673 ns " "Info: Found hold time violation between source  pin or register \"depiece_simple:inst5\|write_state\[1\]\" and destination pin or register \"depiece_simple:inst5\|next_write_state\[2\]\" for clock \"clock_50mhz\" (Hold time is 2.673 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.040 ns + Largest " "Info: + Largest clock skew is 4.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 7.813 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 7.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.787 ns) 4.023 ns depiece_simple:inst5\|write_state\[2\] 3 REG LCFF_X28_Y18_N25 6 " "Info: 3: + IC(0.432 ns) + CELL(0.787 ns) = 4.023 ns; Loc. = LCFF_X28_Y18_N25; Fanout = 6; REG Node = 'depiece_simple:inst5\|write_state\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.219 ns" { gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.398 ns) 4.771 ns ram_simple:inst8\|Decoder0~1 4 COMB LCCOMB_X28_Y18_N6 1 " "Info: 4: + IC(0.350 ns) + CELL(0.398 ns) = 4.771 ns; Loc. = LCCOMB_X28_Y18_N6; Fanout = 1; COMB Node = 'ram_simple:inst8\|Decoder0~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.748 ns" { depiece_simple:inst5|write_state[2] ram_simple:inst8|Decoder0~1 } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.000 ns) 6.284 ns ram_simple:inst8\|Decoder0~1clkctrl 5 COMB CLKCTRL_G0 3 " "Info: 5: + IC(1.513 ns) + CELL(0.000 ns) = 6.284 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'ram_simple:inst8\|Decoder0~1clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.513 ns" { ram_simple:inst8|Decoder0~1 ram_simple:inst8|Decoder0~1clkctrl } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.150 ns) 7.813 ns depiece_simple:inst5\|next_write_state\[2\] 6 REG LCCOMB_X28_Y18_N24 1 " "Info: 6: + IC(1.379 ns) + CELL(0.150 ns) = 7.813 ns; Loc. = LCCOMB_X28_Y18_N24; Fanout = 1; REG Node = 'depiece_simple:inst5\|next_write_state\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.529 ns" { ram_simple:inst8|Decoder0~1clkctrl depiece_simple:inst5|next_write_state[2] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.121 ns ( 39.95 % ) " "Info: Total cell delay = 3.121 ns ( 39.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.692 ns ( 60.05 % ) " "Info: Total interconnect delay = 4.692 ns ( 60.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.813 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] ram_simple:inst8|Decoder0~1 ram_simple:inst8|Decoder0~1clkctrl depiece_simple:inst5|next_write_state[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.813 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[2] {} ram_simple:inst8|Decoder0~1 {} ram_simple:inst8|Decoder0~1clkctrl {} depiece_simple:inst5|next_write_state[2] {} } { 0.000ns 0.000ns 1.018ns 0.432ns 0.350ns 1.513ns 1.379ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 3.773 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to source register is 3.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.537 ns) 3.773 ns depiece_simple:inst5\|write_state\[1\] 3 REG LCFF_X28_Y18_N13 5 " "Info: 3: + IC(0.432 ns) + CELL(0.537 ns) = 3.773 ns; Loc. = LCFF_X28_Y18_N13; Fanout = 5; REG Node = 'depiece_simple:inst5\|write_state\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.969 ns" { gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[1] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 61.57 % ) " "Info: Total cell delay = 2.323 ns ( 61.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 38.43 % ) " "Info: Total interconnect delay = 1.450 ns ( 38.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[1] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.813 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] ram_simple:inst8|Decoder0~1 ram_simple:inst8|Decoder0~1clkctrl depiece_simple:inst5|next_write_state[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.813 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[2] {} ram_simple:inst8|Decoder0~1 {} ram_simple:inst8|Decoder0~1clkctrl {} depiece_simple:inst5|next_write_state[2] {} } { 0.000ns 0.000ns 1.018ns 0.432ns 0.350ns 1.513ns 1.379ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[1] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.117 ns - Shortest register register " "Info: - Shortest register to register delay is 1.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns depiece_simple:inst5\|write_state\[1\] 1 REG LCFF_X28_Y18_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y18_N13; Fanout = 5; REG Node = 'depiece_simple:inst5\|write_state\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { depiece_simple:inst5|write_state[1] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.150 ns) 0.483 ns depiece_simple:inst5\|Mux0~1 2 COMB LCCOMB_X28_Y18_N22 1 " "Info: 2: + IC(0.333 ns) + CELL(0.150 ns) = 0.483 ns; Loc. = LCCOMB_X28_Y18_N22; Fanout = 1; COMB Node = 'depiece_simple:inst5\|Mux0~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.483 ns" { depiece_simple:inst5|write_state[1] depiece_simple:inst5|Mux0~1 } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 1.117 ns depiece_simple:inst5\|next_write_state\[2\] 3 REG LCCOMB_X28_Y18_N24 1 " "Info: 3: + IC(0.241 ns) + CELL(0.393 ns) = 1.117 ns; Loc. = LCCOMB_X28_Y18_N24; Fanout = 1; REG Node = 'depiece_simple:inst5\|next_write_state\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.634 ns" { depiece_simple:inst5|Mux0~1 depiece_simple:inst5|next_write_state[2] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.543 ns ( 48.61 % ) " "Info: Total cell delay = 0.543 ns ( 48.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.574 ns ( 51.39 % ) " "Info: Total interconnect delay = 0.574 ns ( 51.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.117 ns" { depiece_simple:inst5|write_state[1] depiece_simple:inst5|Mux0~1 depiece_simple:inst5|next_write_state[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.117 ns" { depiece_simple:inst5|write_state[1] {} depiece_simple:inst5|Mux0~1 {} depiece_simple:inst5|next_write_state[2] {} } { 0.000ns 0.333ns 0.241ns } { 0.000ns 0.150ns 0.393ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.813 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] ram_simple:inst8|Decoder0~1 ram_simple:inst8|Decoder0~1clkctrl depiece_simple:inst5|next_write_state[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.813 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[2] {} ram_simple:inst8|Decoder0~1 {} ram_simple:inst8|Decoder0~1clkctrl {} depiece_simple:inst5|next_write_state[2] {} } { 0.000ns 0.000ns 1.018ns 0.432ns 0.350ns 1.513ns 1.379ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[1] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.117 ns" { depiece_simple:inst5|write_state[1] depiece_simple:inst5|Mux0~1 depiece_simple:inst5|next_write_state[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.117 ns" { depiece_simple:inst5|write_state[1] {} depiece_simple:inst5|Mux0~1 {} depiece_simple:inst5|next_write_state[2] {} } { 0.000ns 0.333ns 0.241ns } { 0.000ns 0.150ns 0.393ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram_simple:inst8\|ro_addrs\[2\] rst clock_50mhz -3.997 ns register " "Info: tsu for register \"ram_simple:inst8\|ro_addrs\[2\]\" (data pin = \"rst\", clock pin = \"clock_50mhz\") is -3.997 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.101 ns + Longest pin register " "Info: + Longest pin to register delay is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; PIN Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.660 ns) 3.101 ns ram_simple:inst8\|ro_addrs\[2\] 2 REG LCFF_X29_Y18_N3 1 " "Info: 2: + IC(1.442 ns) + CELL(0.660 ns) = 3.101 ns; Loc. = LCFF_X29_Y18_N3; Fanout = 1; REG Node = 'ram_simple:inst8\|ro_addrs\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.102 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 53.50 % ) " "Info: Total cell delay = 1.659 ns ( 53.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.442 ns ( 46.50 % ) " "Info: Total interconnect delay = 1.442 ns ( 46.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.101 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.101 ns" { rst {} rst~combout {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 7.062 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to destination register is 7.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.686 ns) + CELL(0.000 ns) 5.490 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G9 56 " "Info: 3: + IC(2.686 ns) + CELL(0.000 ns) = 5.490 ns; Loc. = CLKCTRL_G9; Fanout = 56; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.062 ns ram_simple:inst8\|ro_addrs\[2\] 4 REG LCFF_X29_Y18_N3 1 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 7.062 ns; Loc. = LCFF_X29_Y18_N3; Fanout = 1; REG Node = 'ram_simple:inst8\|ro_addrs\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.89 % ) " "Info: Total cell delay = 2.323 ns ( 32.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.739 ns ( 67.11 % ) " "Info: Total interconnect delay = 4.739 ns ( 67.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.101 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.101 ns" { rst {} rst~combout {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.999ns 0.660ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50mhz vga_r\[0\] vga:inst6\|vga_read:read_and_output\|red_out 13.029 ns register " "Info: tco from clock \"clock_50mhz\" to destination pin \"vga_r\[0\]\" through register \"vga:inst6\|vga_read:read_and_output\|red_out\" is 13.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 7.062 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to source register is 7.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.686 ns) + CELL(0.000 ns) 5.490 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G9 56 " "Info: 3: + IC(2.686 ns) + CELL(0.000 ns) = 5.490 ns; Loc. = CLKCTRL_G9; Fanout = 56; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.062 ns vga:inst6\|vga_read:read_and_output\|red_out 4 REG LCFF_X29_Y18_N27 20 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 7.062 ns; Loc. = LCFF_X29_Y18_N27; Fanout = 20; REG Node = 'vga:inst6\|vga_read:read_and_output\|red_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { gen6mhz:inst1|count[2]~clkctrl vga:inst6|vga_read:read_and_output|red_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.89 % ) " "Info: Total cell delay = 2.323 ns ( 32.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.739 ns ( 67.11 % ) " "Info: Total interconnect delay = 4.739 ns ( 67.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst6|vga_read:read_and_output|red_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst6|vga_read:read_and_output|red_out {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.717 ns + Longest register pin " "Info: + Longest register to pin delay is 5.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst6\|vga_read:read_and_output\|red_out 1 REG LCFF_X29_Y18_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y18_N27; Fanout = 20; REG Node = 'vga:inst6\|vga_read:read_and_output\|red_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst6|vga_read:read_and_output|red_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.919 ns) + CELL(2.798 ns) 5.717 ns vga_r\[0\] 2 PIN PIN_C8 0 " "Info: 2: + IC(2.919 ns) + CELL(2.798 ns) = 5.717 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'vga_r\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.717 ns" { vga:inst6|vga_read:read_and_output|red_out vga_r[0] } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 296 1128 1304 312 "vga_r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 48.94 % ) " "Info: Total cell delay = 2.798 ns ( 48.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.919 ns ( 51.06 % ) " "Info: Total interconnect delay = 2.919 ns ( 51.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.717 ns" { vga:inst6|vga_read:read_and_output|red_out vga_r[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.717 ns" { vga:inst6|vga_read:read_and_output|red_out {} vga_r[0] {} } { 0.000ns 2.919ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst6|vga_read:read_and_output|red_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst6|vga_read:read_and_output|red_out {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.717 ns" { vga:inst6|vga_read:read_and_output|red_out vga_r[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.717 ns" { vga:inst6|vga_read:read_and_output|red_out {} vga_r[0] {} } { 0.000ns 2.919ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram_simple:inst8\|ro_addrs\[2\] rst clock_50mhz 4.227 ns register " "Info: th for register \"ram_simple:inst8\|ro_addrs\[2\]\" (data pin = \"rst\", clock pin = \"clock_50mhz\") is 4.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 7.062 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 7.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.686 ns) + CELL(0.000 ns) 5.490 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G9 56 " "Info: 3: + IC(2.686 ns) + CELL(0.000 ns) = 5.490 ns; Loc. = CLKCTRL_G9; Fanout = 56; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.062 ns ram_simple:inst8\|ro_addrs\[2\] 4 REG LCFF_X29_Y18_N3 1 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 7.062 ns; Loc. = LCFF_X29_Y18_N3; Fanout = 1; REG Node = 'ram_simple:inst8\|ro_addrs\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.89 % ) " "Info: Total cell delay = 2.323 ns ( 32.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.739 ns ( 67.11 % ) " "Info: Total interconnect delay = 4.739 ns ( 67.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.101 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; PIN Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.660 ns) 3.101 ns ram_simple:inst8\|ro_addrs\[2\] 2 REG LCFF_X29_Y18_N3 1 " "Info: 2: + IC(1.442 ns) + CELL(0.660 ns) = 3.101 ns; Loc. = LCFF_X29_Y18_N3; Fanout = 1; REG Node = 'ram_simple:inst8\|ro_addrs\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.102 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 53.50 % ) " "Info: Total cell delay = 1.659 ns ( 53.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.442 ns ( 46.50 % ) " "Info: Total interconnect delay = 1.442 ns ( 46.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.101 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.101 ns" { rst {} rst~combout {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.101 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.101 ns" { rst {} rst~combout {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 21:43:50 2013 " "Info: Processing ended: Tue Nov 26 21:43:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Info: Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
