{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 20:02:22 2015 " "Info: Processing started: Wed Dec 16 20:02:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_ACC -c ALU_ACC " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_ACC -c ALU_ACC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../carry_look_ahead/carry_look_ahead.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../carry_look_ahead/carry_look_ahead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_look_ahead-arc " "Info: Found design unit 1: carry_look_ahead-arc" {  } { { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead " "Info: Found entity 1: carry_look_ahead" {  } { { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../parallel_reg/parallel_reg.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file ../parallel_reg/parallel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-dff_arc " "Info: Found design unit 1: D_FF-dff_arc" {  } { { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 parallel_reg-struct " "Info: Found design unit 2: parallel_reg-struct" {  } { { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Info: Found entity 1: D_FF" {  } { { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 parallel_reg " "Info: Found entity 2: parallel_reg" {  } { { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../look_ahead_16bits/look_ahead_16bits.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ../look_ahead_16bits/look_ahead_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_4bits " "Info: Found design unit 1: cla_4bits" {  } { { "../look_ahead_16bits/look_ahead_16bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/look_ahead_16bits/look_ahead_16bits.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 look_ahead_16bits-cla_16bits_arc " "Info: Found design unit 2: look_ahead_16bits-cla_16bits_arc" {  } { { "../look_ahead_16bits/look_ahead_16bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/look_ahead_16bits/look_ahead_16bits.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 look_ahead_16bits " "Info: Found entity 1: look_ahead_16bits" {  } { { "../look_ahead_16bits/look_ahead_16bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/look_ahead_16bits/look_ahead_16bits.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_to_1_16_bits-arc " "Info: Found design unit 1: mux_4_to_1_16_bits-arc" {  } { { "../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1_16_bits " "Info: Found entity 1: mux_4_to_1_16_bits" {  } { { "../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_ACC.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ALU_ACC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_reg_mux " "Info: Found design unit 1: cla_reg_mux" {  } { { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_ACC-alu_1_arc " "Info: Found design unit 2: ALU_ACC-alu_1_arc" {  } { { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ALU_ACC " "Info: Found entity 1: ALU_ACC" {  } { { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_ACC " "Info: Elaborating entity \"ALU_ACC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "look_ahead_16bits look_ahead_16bits:ADD_SUB_ACTION " "Info: Elaborating entity \"look_ahead_16bits\" for hierarchy \"look_ahead_16bits:ADD_SUB_ACTION\"" {  } { { "ALU_ACC.vhd" "ADD_SUB_ACTION" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0 " "Info: Elaborating entity \"carry_look_ahead\" for hierarchy \"look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\"" {  } { { "../look_ahead_16bits/look_ahead_16bits.vhd" "CLA0" { Text "D:/Quartus_Tests/askisi_5/look_ahead_16bits/look_ahead_16bits.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_to_1_16_bits mux_4_to_1_16_bits:MUXX " "Info: Elaborating entity \"mux_4_to_1_16_bits\" for hierarchy \"mux_4_to_1_16_bits:MUXX\"" {  } { { "ALU_ACC.vhd" "MUXX" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_reg parallel_reg:ACC " "Info: Elaborating entity \"parallel_reg\" for hierarchy \"parallel_reg:ACC\"" {  } { { "ALU_ACC.vhd" "ACC" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF parallel_reg:ACC\|D_FF:\\F:0:DFF " "Info: Elaborating entity \"D_FF\" for hierarchy \"parallel_reg:ACC\|D_FF:\\F:0:DFF\"" {  } { { "../parallel_reg/parallel_reg.vhd" "\\F:0:DFF" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Info: Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Info: Implemented 114 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Allocated 213 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 20:02:42 2015 " "Info: Processing ended: Wed Dec 16 20:02:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
