$date
	Thu Sep 25 16:43:28 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var wire 1 " out2 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % sel $end
$scope module m1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ! OUT $end
$var wire 1 ( SEL $end
$var wire 1 ) sel_a $end
$var wire 1 * sel_b $end
$var wire 1 + sel_n $end
$upscope $end
$scope module m2 $end
$var wire 1 ! A $end
$var wire 1 ! B $end
$var wire 1 " OUT $end
$var wire 1 ( SEL $end
$var wire 1 , sel_a $end
$var wire 1 - sel_b $end
$var wire 1 . sel_n $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1.
0-
0,
1+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
0+
0.
1%
1(
#2
1+
1.
0%
0(
1$
1'
#3
1"
1,
1!
0+
1)
0.
1%
1(
#4
1-
1*
1"
1!
1+
1.
0,
0)
0%
0(
0$
0'
1#
1&
#5
0"
0!
0*
0-
0+
0.
0,
1%
1(
#6
1"
1-
1!
1*
1+
1.
0%
0(
1$
1'
#7
0*
0-
0+
1)
0.
1,
1%
1(
#8
