<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3534" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3534{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3534{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3534{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3534{left:69px;bottom:752px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_3534{left:69px;bottom:725px;}
#t6_3534{left:95px;bottom:729px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t7_3534{left:472px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3534{left:95px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#t9_3534{left:95px;bottom:695px;letter-spacing:-0.13px;word-spacing:-0.28px;}
#ta_3534{left:69px;bottom:669px;}
#tb_3534{left:95px;bottom:672px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#tc_3534{left:464px;bottom:672px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#td_3534{left:95px;bottom:655px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#te_3534{left:747px;bottom:655px;}
#tf_3534{left:760px;bottom:655px;}
#tg_3534{left:776px;bottom:655px;letter-spacing:-0.12px;word-spacing:-1.34px;}
#th_3534{left:95px;bottom:639px;letter-spacing:-0.13px;word-spacing:-0.28px;}
#ti_3534{left:69px;bottom:612px;}
#tj_3534{left:95px;bottom:616px;letter-spacing:-0.17px;word-spacing:-0.67px;}
#tk_3534{left:415px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tl_3534{left:95px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_3534{left:95px;bottom:582px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_3534{left:69px;bottom:556px;}
#to_3534{left:95px;bottom:559px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#tp_3534{left:413px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tq_3534{left:95px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_3534{left:95px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ts_3534{left:69px;bottom:499px;}
#tt_3534{left:95px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3534{left:488px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_3534{left:95px;bottom:486px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_3534{left:95px;bottom:469px;letter-spacing:-0.13px;word-spacing:-0.32px;}
#tx_3534{left:69px;bottom:443px;}
#ty_3534{left:95px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3534{left:381px;bottom:446px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t10_3534{left:95px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3534{left:95px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_3534{left:95px;bottom:396px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t13_3534{left:69px;bottom:369px;}
#t14_3534{left:95px;bottom:373px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_3534{left:442px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3534{left:95px;bottom:356px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_3534{left:95px;bottom:339px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t18_3534{left:69px;bottom:313px;}
#t19_3534{left:95px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_3534{left:391px;bottom:316px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1b_3534{left:95px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3534{left:95px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_3534{left:95px;bottom:266px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1e_3534{left:69px;bottom:239px;}
#t1f_3534{left:95px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_3534{left:442px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_3534{left:95px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_3534{left:95px;bottom:209px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1j_3534{left:69px;bottom:183px;}
#t1k_3534{left:95px;bottom:186px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#t1l_3534{left:444px;bottom:186px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t1m_3534{left:95px;bottom:170px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_3534{left:95px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1o_3534{left:95px;bottom:136px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t1p_3534{left:290px;bottom:829px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1q_3534{left:391px;bottom:829px;letter-spacing:0.14px;word-spacing:-0.07px;}
#t1r_3534{left:254px;bottom:1049px;letter-spacing:0.01px;}
#t1s_3534{left:662px;bottom:1049px;}
#t1t_3534{left:339px;bottom:1025px;letter-spacing:0.11px;}
#t1u_3534{left:519px;bottom:1049px;letter-spacing:0.01px;}
#t1v_3534{left:257px;bottom:976px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1w_3534{left:650px;bottom:1049px;}
#t1x_3534{left:638px;bottom:1049px;}
#t1y_3534{left:626px;bottom:1049px;}
#t1z_3534{left:611px;bottom:1049px;}
#t20_3534{left:598px;bottom:1049px;}
#t21_3534{left:570px;bottom:1049px;}
#t22_3534{left:533px;bottom:1049px;letter-spacing:0.01px;}
#t23_3534{left:506px;bottom:1049px;letter-spacing:0.01px;}
#t24_3534{left:468px;bottom:1049px;letter-spacing:0.18px;}
#t25_3534{left:453px;bottom:1049px;letter-spacing:0.01px;}
#t26_3534{left:441px;bottom:1049px;letter-spacing:0.17px;}
#t27_3534{left:257px;bottom:962px;letter-spacing:-0.21px;word-spacing:0.12px;}
#t28_3534{left:257px;bottom:950px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t29_3534{left:257px;bottom:938px;letter-spacing:-0.22px;word-spacing:0.12px;}
#t2a_3534{left:257px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2b_3534{left:257px;bottom:914px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t2c_3534{left:257px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t2d_3534{left:257px;bottom:889px;letter-spacing:-0.2px;word-spacing:-0.04px;}
#t2e_3534{left:257px;bottom:877px;letter-spacing:-0.21px;}
#t2f_3534{left:428px;bottom:1049px;letter-spacing:0.18px;}
#t2g_3534{left:256px;bottom:987px;letter-spacing:-0.14px;word-spacing:0.03px;}

.s1_3534{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3534{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3534{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3534{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3534{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3534{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3534{font-size:9px;font-family:Arial_b5v;color:#000;}
.s8_3534{font-size:12px;font-family:Arial_b5v;color:#000;}
.s9_3534{font-size:11px;font-family:Arial_b5v;color:#000;}
.t.v0_3534{transform:scaleX(0.566);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3534" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3534Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3534" style="-webkit-user-select: none;"><object width="935" height="1210" data="3534/3534.svg" type="image/svg+xml" id="pdf3534" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3534" class="t s1_3534">15-44 </span><span id="t2_3534" class="t s1_3534">Vol. 3B </span>
<span id="t3_3534" class="t s2_3534">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3534" class="t s3_3534">See Figure 15-32 for the layout of IA32_THERM_INTERRUPT MSR. Bit fields include: </span>
<span id="t5_3534" class="t s4_3534">• </span><span id="t6_3534" class="t s5_3534">High-Temperature Interrupt Enable (bit 0, R/W) </span><span id="t7_3534" class="t s3_3534">— This bit allows the BIOS to enable the generation of </span>
<span id="t8_3534" class="t s3_3534">an interrupt on the transition from low-temperature to a high-temperature threshold. Bit 0 = 0 (default) </span>
<span id="t9_3534" class="t s3_3534">disables interrupts; bit 0 = 1 enables interrupts. </span>
<span id="ta_3534" class="t s4_3534">• </span><span id="tb_3534" class="t s5_3534">Low-Temperature Interrupt Enable (bit 1, R/W) </span><span id="tc_3534" class="t s3_3534">— This bit allows the BIOS to enable the generation of an </span>
<span id="td_3534" class="t s3_3534">interrupt on the transition from high-temperature to a low-temperature (TCC de-activation). Bit </span><span id="te_3534" class="t s3_3534">1 </span><span id="tf_3534" class="t s3_3534">= </span><span id="tg_3534" class="t s3_3534">0 (default) </span>
<span id="th_3534" class="t s3_3534">disables interrupts; bit 1 = 1 enables interrupts. </span>
<span id="ti_3534" class="t s4_3534">• </span><span id="tj_3534" class="t s5_3534">PROCHOT# Interrupt Enable (bit 2, R/W) </span><span id="tk_3534" class="t s3_3534">— This bit allows the BIOS or OS to enable the generation of an </span>
<span id="tl_3534" class="t s3_3534">interrupt when PROCHOT# has been asserted by another agent on the platform and the Bidirectional Prochot </span>
<span id="tm_3534" class="t s3_3534">feature is enabled. Bit 2 = 0 disables the interrupt; bit 2 = 1 enables the interrupt. </span>
<span id="tn_3534" class="t s4_3534">• </span><span id="to_3534" class="t s5_3534">FORCEPR# Interrupt Enable (bit 3, R/W) </span><span id="tp_3534" class="t s3_3534">— This bit allows the BIOS or OS to enable the generation of an </span>
<span id="tq_3534" class="t s3_3534">interrupt when FORCEPR# has been asserted by another agent on the platform. Bit 3 = 0 disables the </span>
<span id="tr_3534" class="t s3_3534">interrupt; bit 3 = 1 enables the interrupt. </span>
<span id="ts_3534" class="t s4_3534">• </span><span id="tt_3534" class="t s5_3534">Critical Temperature Interrupt Enable (bit 4, R/W) </span><span id="tu_3534" class="t s3_3534">— Enables the generation of an interrupt when the </span>
<span id="tv_3534" class="t s3_3534">Critical Temperature Detector has detected a critical thermal condition. The recommended response to this </span>
<span id="tw_3534" class="t s3_3534">condition is a system shutdown. Bit 4 = 0 disables the interrupt; bit 4 = 1 enables the interrupt. </span>
<span id="tx_3534" class="t s4_3534">• </span><span id="ty_3534" class="t s5_3534">Threshold #1 Value (bits 14:8, R/W) </span><span id="tz_3534" class="t s3_3534">— A temperature threshold, encoded relative to the TCC Activation </span>
<span id="t10_3534" class="t s3_3534">temperature (using the same format as the Digital Readout). This threshold is compared against the Digital </span>
<span id="t11_3534" class="t s3_3534">Readout and is used to generate the Thermal Threshold #1 Status and Log bits as well as the Threshold #1 </span>
<span id="t12_3534" class="t s3_3534">thermal interrupt delivery. </span>
<span id="t13_3534" class="t s4_3534">• </span><span id="t14_3534" class="t s5_3534">Threshold #1 Interrupt Enable (bit 15, R/W) </span><span id="t15_3534" class="t s3_3534">— Enables the generation of an interrupt when the actual </span>
<span id="t16_3534" class="t s3_3534">temperature crosses the Threshold #1 setting in any direction. Bit 15 = 1 enables the interrupt; bit 15 = 0 </span>
<span id="t17_3534" class="t s3_3534">disables the interrupt. </span>
<span id="t18_3534" class="t s4_3534">• </span><span id="t19_3534" class="t s5_3534">Threshold #2 Value (bits 22:16, R/W) </span><span id="t1a_3534" class="t s3_3534">—A temperature threshold, encoded relative to the TCC Activation </span>
<span id="t1b_3534" class="t s3_3534">temperature (using the same format as the Digital Readout). This threshold is compared against the Digital </span>
<span id="t1c_3534" class="t s3_3534">Readout and is used to generate the Thermal Threshold #2 Status and Log bits as well as the Threshold #2 </span>
<span id="t1d_3534" class="t s3_3534">thermal interrupt delivery. </span>
<span id="t1e_3534" class="t s4_3534">• </span><span id="t1f_3534" class="t s5_3534">Threshold #2 Interrupt Enable (bit 23, R/W) </span><span id="t1g_3534" class="t s3_3534">— Enables the generation of an interrupt when the actual </span>
<span id="t1h_3534" class="t s3_3534">temperature crosses the Threshold #2 setting in any direction. Bit 23 = 1enables the interrupt; bit 23 = 0 </span>
<span id="t1i_3534" class="t s3_3534">disables the interrupt. </span>
<span id="t1j_3534" class="t s4_3534">• </span><span id="t1k_3534" class="t s5_3534">Power Limit Notification Enable (bit 24, R/W) </span><span id="t1l_3534" class="t s3_3534">— Enables the generation of power notification events when </span>
<span id="t1m_3534" class="t s3_3534">the processor went below OS-requested P-state or OS-requested clock modulation duty cycle. This field is </span>
<span id="t1n_3534" class="t s3_3534">supported only if CPUID.06H:EAX[bit 4] = 1. Package level power limit notification can be enabled </span>
<span id="t1o_3534" class="t s3_3534">independently by IA32_PACKAGE_THERM_INTERRUPT MSR. </span>
<span id="t1p_3534" class="t s6_3534">Figure 15-32. </span><span id="t1q_3534" class="t s6_3534">IA32_THERM_INTERRUPT Register </span>
<span id="t1r_3534" class="t v0_3534 s7_3534">63 </span><span id="t1s_3534" class="t v0_3534 s7_3534">0 </span>
<span id="t1t_3534" class="t s8_3534">Reserved </span>
<span id="t1u_3534" class="t v0_3534 s7_3534">15 </span>
<span id="t1v_3534" class="t s9_3534">Threshold #2 Interrupt Enable </span>
<span id="t1w_3534" class="t v0_3534 s7_3534">1 </span><span id="t1x_3534" class="t v0_3534 s7_3534">2 </span><span id="t1y_3534" class="t v0_3534 s7_3534">3 </span><span id="t1z_3534" class="t v0_3534 s7_3534">4 </span><span id="t20_3534" class="t v0_3534 s7_3534">5 </span><span id="t21_3534" class="t v0_3534 s7_3534">8 </span><span id="t22_3534" class="t v0_3534 s7_3534">14 </span><span id="t23_3534" class="t v0_3534 s7_3534">16 </span><span id="t24_3534" class="t v0_3534 s7_3534">22 </span><span id="t25_3534" class="t v0_3534 s7_3534">23 </span><span id="t26_3534" class="t v0_3534 s7_3534">24 </span>
<span id="t27_3534" class="t s9_3534">Threshold #2 Value </span>
<span id="t28_3534" class="t s9_3534">Threshold #1 Interrupt Enable </span>
<span id="t29_3534" class="t s9_3534">Threshold #1 Value </span>
<span id="t2a_3534" class="t s9_3534">Overheat Interrupt Enable </span>
<span id="t2b_3534" class="t s9_3534">FORCPR# Interrupt Enable </span>
<span id="t2c_3534" class="t s9_3534">PROCHOT# Interrupt Enable </span>
<span id="t2d_3534" class="t s9_3534">Low Temp. Interrupt Enable </span>
<span id="t2e_3534" class="t s9_3534">High Temp. Interrupt Enable </span>
<span id="t2f_3534" class="t v0_3534 s7_3534">25 </span>
<span id="t2g_3534" class="t s9_3534">Power Limit Notification Enable </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
