################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: ICer
#     Report Created on: Sun Aug 24 23:38:00 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     Report Location  : ./system_top_spyglass/cdc/cdc_verify/spyglass_reports/clock-reset/adv_cdc.rpt
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#     Comment          : Generated by clock-reset
#
################################################################################


################################################################################
#
# Purpose: 
#   This report contains the functional analysis statistics of a design.
#
# Format: 
#   It contains the following sections :
#   Section A: Clock Information
#     Lists the clock information of the design 
#   Section B: Reset Information
#     Lists the reset information of the design 
#   Section C: Set-Case Analysis Settings
#     Lists the set case analysis settings used in the design 
#   Section D: Initial State of the Design
#     Lists the initial-state statistics of the design along with the 
#     reset percentage. The initial state of each register can be seen 
#     in adv_cdc.reg file.
#   Section E: Results Summary (Current) 
#     Lists the statistics of the assertions formed for each rule.
#     Following is a description of the columns of this table:
#       Passed           - Assertions that prove are listed here
#       Failed           - Assertions that fail are listed here
#       Partially Proved - Assertions that remain unconcluded are listed along
#                          with the average depth of formal analysis
#       Not Analyzed     - This column gets populated in audit mode(-fa_audit)
#       Others           - Lists those assertions for which functional analysis
#                          could not be carried out either due to Conflicting
#                          Constraints or due to some Internal-Error
#   Section F: Results Summary (Cumulative) 
#     Lists the summary of cumulative set of assertions formed in the current 
#     run and the information of earlier runs in the property file. This section 
#     is printed when you specify a property file using the -fa_propfile
#     command-line option.
#   Section G: Assertion Details
#     Lists the assertion details. In case of failures and partially proved 
#     assertions, the depth information is also reported. 
#     The format for this is : 
#       <CycleDepth> (<Depth>) where
#           <CycleDepth> - Number of cycles of the fastest clock till that depth
#           <Depth>      - Verification Depth till which the assertion was evaluated
################################################################################

Section A: Clock Information
=============================

(clock): (period); (clock source); (rising/falling); (edgeList); (no. of flops on posedge); (no. of flops on negedge)
-----------------------------------------------------------------------------------------------------
SYSTEM_TOP.TX_CLK: 8680.00; SGDC; Rising; (0.0, 4340.0); 38; 0
SYSTEM_TOP.UART_CLK: 271.25; SGDC; Rising; (0.0, 135.6); 48; 0
SYSTEM_TOP.REF_CLK: 10.00; SGDC; Rising; (0.0, 5.0); 252; 0

Design Cycle: 1792

##########################################################################################################


Section B: Resets Information
==============================

(reset) ; (value)
------------------------
SYSTEM_TOP.RST ; Active Low

##########################################################################################################


Section C: Set-Case Analysis Settings
==============================

 No set_case_analysis found

################################################################################

Section D: Initial State of the Design
======================================

Total no of FFs: 338
No of '1's: 4
No of '0's: 334
No of 'x's: 0
RESET PERCENTAGE for root 'SYSTEM_TOP'(338 flops) is '100.00%'

################################################################################

Section E: Results Summary (Current)
====================================

------------------------------------------------------------------------------------------------------------------------
RuleName            Passed         Failed         Partially Proved         Not Analyzed         Others         Total
                                                   (Average Depth) 
------------------------------------------------------------------------------------------------------------------------
Ac_conv02              1              0                   1(200)                 0                 0             2
Ac_cdc01a              0              0                   1(200)                 0                 0             1
Ac_datahold01a         1              0                   2(200)                 0                 0             3
Ac_glitch03            0              0                   2(200)                 0                 0             2
------------------------------------------------------------------------------------------------------------------------
Total                  2              0                   6                      0                 0             8
------------------------------------------------------------------------------------------------------------------------

################################################################################

Section F: Results Summary (Cumulative)
========================================

NOT APPLICABLE (AS NO PROPERTY FILE PASSED)

################################################################################

Section G:  Assertion Details
===============================


RuleName: Ac_conv02 
-----------------------
1. (Hier:SYSTEM_TOP) SYSTEM_TOP.F_EMPTY, ../rtl/SYSTEM_TOP.v, 178, :  PROVED
2. (Hier:SYSTEM_TOP) SYSTEM_TOP.F_FULL, ../rtl/SYSTEM_TOP.v, 177, :  Partially-Proved through depth 96(200), [Flop-Count:115, Design-Cycle:1792]

================================================================================

RuleName: Ac_cdc01a 
-----------------------
1. (Hier:SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R) SFlop:SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[3] SClk:SYSTEM_TOP.REF_CLK DFlop:SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][3] DClk:SYSTEM_TOP.TX_CLK, ../rtl/BIT_SYNC.v, 25, :  Partially-Proved through depth 96(200), [Flop-Count:115, Design-Cycle:1792]

================================================================================

RuleName: Ac_datahold01a 
-----------------------
1. (Hier:SYSTEM_TOP.U0_DATA_SYNC) Des: "SYSTEM_TOP.U0_DATA_SYNC.\sync_bus_reg[0] .Q", Src: "SYSTEM_TOP.U0_UART.U0_RX.deser_inst.\P_DATA_reg[0] .Q", ../rtl/DATA_SYNC.v, 44, :  PROVED
2. (Hier:SYSTEM_TOP.U0_UART.U0_TX.U0_SER) Des: "SYSTEM_TOP.U0_UART.U0_TX.U0_SER.\P_DATA_Valid_reg[0] .Q", Src: "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.\fifo_reg[7][0] .Q", ../rtl/serializer.v, 19, :  Partially-Proved through depth 96(200), [Flop-Count:333, Design-Cycle:1792]
3. (Hier:SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC) Des: "SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.\P_DATA_Valid_reg[0] .Q", Src: "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.\fifo_reg[7][0] .Q", ../rtl/parity_calc.v, 19, :  Partially-Proved through depth 96(200), [Flop-Count:333, Design-Cycle:1792]

================================================================================

RuleName: Ac_glitch03 
-----------------------
1. (Hier:SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W) SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.\q_reg[0][2] .D, ../rtl/BIT_SYNC.v, 25, :  Partially-Proved through depth 96(200), [Flop-Count:114, Design-Cycle:1792]
2. (Hier:SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R) SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.\q_reg[0][2] .D, ../rtl/BIT_SYNC.v, 25, :  Partially-Proved through depth 96(200), [Flop-Count:114, Design-Cycle:1792]

================================================================================

################################################################################
