{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542740614568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542740614599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 16:03:33 2018 " "Processing started: Tue Nov 20 16:03:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542740614599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740614599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TPF00 -c TPF00 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TPF00 -c TPF00" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740614599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542740617338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542740617338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542740663785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740663785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542740663800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740663800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsync.v 1 1 " "Found 1 design units, including 1 entities, in source file vsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vsync " "Found entity 1: Vsync" {  } { { "Vsync.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/Vsync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542740663832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740663832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hsync " "Found entity 1: Hsync" {  } { { "Hsync.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/Hsync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542740663863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740663863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542740663894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740663894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DH1m DH1M PosPant.v(23) " "Verilog HDL Declaration information at PosPant.v(23): object \"DH1m\" differs only in case from object \"DH1M\" in the same scope" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542740663912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DH2m DH2M PosPant.v(23) " "Verilog HDL Declaration information at PosPant.v(23): object \"DH2m\" differs only in case from object \"DH2M\" in the same scope" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542740663912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DH3m DH3M PosPant.v(23) " "Verilog HDL Declaration information at PosPant.v(23): object \"DH3m\" differs only in case from object \"DH3M\" in the same scope" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542740663912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DH4m DH4M PosPant.v(23) " "Verilog HDL Declaration information at PosPant.v(23): object \"DH4m\" differs only in case from object \"DH4M\" in the same scope" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542740663912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DH5m DH5M PosPant.v(23) " "Verilog HDL Declaration information at PosPant.v(23): object \"DH5m\" differs only in case from object \"DH5M\" in the same scope" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542740663912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DH6m DH6M PosPant.v(23) " "Verilog HDL Declaration information at PosPant.v(23): object \"DH6m\" differs only in case from object \"DH6M\" in the same scope" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542740663912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pospant.v 1 1 " "Found 1 design units, including 1 entities, in source file pospant.v" { { "Info" "ISGN_ENTITY_NAME" "1 PosPant " "Found entity 1: PosPant" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542740663928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740663928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file numto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumTo7Seg " "Found entity 1: NumTo7Seg" {  } { { "NumTo7Seg.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/NumTo7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542740663944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740663944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count2watch.v 1 1 " "Found 1 design units, including 1 entities, in source file count2watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 count2watch " "Found entity 1: count2watch" {  } { { "count2watch.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/count2watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542740663975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740663975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorn.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorn.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorN " "Found entity 1: contadorN" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542740664006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740664006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542740664037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740664037 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "contadorN contadorN.v(1) " "Verilog HDL error at contadorN.v(1): module \"contadorN\" cannot be declared more than once" {  } { { "./contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1542740664069 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "contadorN contadorN.v(1) " "HDL info at contadorN.v(1): see declaration for object \"contadorN\"" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542740664069 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "count2watch count2watch.v(1) " "Ignored design unit \"count2watch\" at count2watch.v(1) due to previous errors" {  } { { "./count2watch.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/count2watch.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1542740664069 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bin2bcd bin2bcd.v(1) " "Ignored design unit \"bin2bcd\" at bin2bcd.v(1) due to previous errors" {  } { { "./bin2bcd.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/bin2bcd.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1542740664069 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "contador_final contador_final.v(5) " "Ignored design unit \"contador_final\" at contador_final.v(5) due to previous errors" {  } { { "contador_final.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contador_final.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1542740664084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_final.v 0 0 " "Found 0 design units, including 0 entities, in source file contador_final.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740664084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542740664115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740664115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/output_files/TPF00.map.smsg " "Generated suppressed messages file C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/output_files/TPF00.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740664240 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542740664504 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 20 16:04:24 2018 " "Processing ended: Tue Nov 20 16:04:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542740664504 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542740664504 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542740664504 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740664504 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542740665520 ""}
