// VERILOG_OUTPUT: a.v

// regression test in SSA conversion.

def main() {
  var i int;
  var z int;
  var p int = 0;
  for (i = 1; i < 2; ++i) {
    z = p + 1;
  }
  assert(z == 1);
}

main();

compile();
writeHdl("a.v");
