0.6
2017.4
Dec 15 2017
20:57:24
/home/th62003956/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
/home/th62003956/project_2/project_2.srcs/sim_1/new/spi_tb.v,1548664674,verilog,,,,spi_tb,,,,,,,,
/home/th62003956/project_2/project_2.srcs/sources_1/new/spi_master_test.v,1548397615,verilog,,/home/th62003956/project_2/project_2.srcs/sources_1/new/spi_slave.v,,spi_master_test,,,,,,,,
/home/th62003956/project_2/project_2.srcs/sources_1/new/spi_slave.v,1548667562,verilog,,/home/th62003956/project_2/project_2.srcs/sim_1/new/spi_tb.v,,spi_slave,,,,,,,,
