// Seed: 3476759492
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8
    , id_14,
    input logic id_9,
    input logic id_10,
    input id_11
    , id_15,
    output id_12,
    output id_13
);
  logic id_16 (
      1 * 1'h0,
      id_5 - id_14
  );
  real id_17;
endmodule
