library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity counter is
	port( reset: in std_logic;
			count : out std_logic_vector(7 downto 0);
			clk : in std_logic);
end counter;

architecture v1 of counter is
	signal s_count : unsigned(7 downto 0);
begin
	process(clk)
	begin
		if (rising_edge(clk)) then 
			if (reset = '1') then 
				s_count <= (others => '0');
			else 
					s_count <= s_count + 1;
			end if;
		end if;
	end process;
	count <= std_logic_vector(s_count);
end v1;