set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_A[0]}]
set_property PACKAGE_PIN AD8 [get_ports {ALPIDE_DCLK_A[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_A[1]}]
set_property PACKAGE_PIN AF8 [get_ports {ALPIDE_DCLK_A[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_A[2]}]
set_property PACKAGE_PIN AM10 [get_ports {ALPIDE_DCLK_A[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_A[3]}]
set_property PACKAGE_PIN AP13 [get_ports {ALPIDE_DCLK_A[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_A[4]}]
set_property PACKAGE_PIN AP11 [get_ports {ALPIDE_DCLK_A[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_B[0]}]
set_property PACKAGE_PIN AD9 [get_ports {ALPIDE_DCLK_B[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_B[1]}]
set_property PACKAGE_PIN AF9 [get_ports {ALPIDE_DCLK_B[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_B[2]}]
set_property PACKAGE_PIN AL10 [get_ports {ALPIDE_DCLK_B[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_B[3]}]
set_property PACKAGE_PIN AL13 [get_ports {ALPIDE_DCLK_B[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_B[4]}]
set_property PACKAGE_PIN AM11 [get_ports {ALPIDE_DCLK_B[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_C[0]}]
set_property PACKAGE_PIN AD10 [get_ports {ALPIDE_DCLK_C[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_C[1]}]
set_property PACKAGE_PIN AF10 [get_ports {ALPIDE_DCLK_C[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_C[2]}]
set_property PACKAGE_PIN AK10 [get_ports {ALPIDE_DCLK_C[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_C[3]}]
set_property PACKAGE_PIN AK13 [get_ports {ALPIDE_DCLK_C[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_C[4]}]
set_property PACKAGE_PIN AM12 [get_ports {ALPIDE_DCLK_C[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_EN[0]}]
set_property PACKAGE_PIN AL8 [get_ports {ALPIDE_DCLK_EN[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_EN[1]}]
set_property PACKAGE_PIN AG11 [get_ports {ALPIDE_DCLK_EN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_EN[2]}]
set_property PACKAGE_PIN AN8 [get_ports {ALPIDE_DCLK_EN[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_EN[3]}]
set_property PACKAGE_PIN AH11 [get_ports {ALPIDE_DCLK_EN[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCLK_EN[4]}]
set_property PACKAGE_PIN AG12 [get_ports {ALPIDE_DCLK_EN[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_DE[0]}]
set_property PACKAGE_PIN AK8 [get_ports {ALPIDE_DCTRL_DE[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_DE[1]}]
set_property PACKAGE_PIN AH9 [get_ports {ALPIDE_DCTRL_DE[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_DE[2]}]
set_property PACKAGE_PIN AP8 [get_ports {ALPIDE_DCTRL_DE[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_DE[3]}]
set_property PACKAGE_PIN AJ8 [get_ports {ALPIDE_DCTRL_DE[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_DE[4]}]
set_property PACKAGE_PIN AG10 [get_ports {ALPIDE_DCTRL_DE[4]}]
set_property PACKAGE_PIN AP19 [get_ports {FX3_CTL[0]}]
set_property PACKAGE_PIN AL14 [get_ports {FX3_CTL[1]}]
set_property PACKAGE_PIN AE16 [get_ports {FX3_CTL[2]}]
set_property PACKAGE_PIN AK17 [get_ports {FX3_CTL[3]}]
set_property PACKAGE_PIN AJ16 [get_ports {FX3_CTL[4]}]
set_property PACKAGE_PIN AM15 [get_ports {FX3_CTL[5]}]
set_property PACKAGE_PIN AL15 [get_ports {FX3_CTL[6]}]
set_property PACKAGE_PIN AE17 [get_ports {FX3_CTL[7]}]
set_property PACKAGE_PIN AK18 [get_ports {FX3_CTL[8]}]
set_property PACKAGE_PIN AJ15 [get_ports {FX3_CTL[9]}]
set_property PACKAGE_PIN AD16 [get_ports {FX3_CTL[10]}]
set_property PACKAGE_PIN AK16 [get_ports {FX3_CTL[11]}]
set_property PACKAGE_PIN AM16 [get_ports {FX3_CTL[12]}]
set_property PACKAGE_PIN AN14 [get_ports {FX3_DQ[0]}]
set_property PACKAGE_PIN AF15 [get_ports {FX3_DQ[1]}]
set_property PACKAGE_PIN AG16 [get_ports {FX3_DQ[2]}]
set_property PACKAGE_PIN AP14 [get_ports {FX3_DQ[3]}]
set_property PACKAGE_PIN AM14 [get_ports {FX3_DQ[4]}]
set_property PACKAGE_PIN AE15 [get_ports {FX3_DQ[5]}]
set_property PACKAGE_PIN AP15 [get_ports {FX3_DQ[6]}]
set_property PACKAGE_PIN AH16 [get_ports {FX3_DQ[7]}]
set_property PACKAGE_PIN AG14 [get_ports {FX3_DQ[8]}]
set_property PACKAGE_PIN AD15 [get_ports {FX3_DQ[9]}]
set_property PACKAGE_PIN AN17 [get_ports {FX3_DQ[10]}]
set_property PACKAGE_PIN AN18 [get_ports {FX3_DQ[11]}]
set_property PACKAGE_PIN AP16 [get_ports {FX3_DQ[12]}]
set_property PACKAGE_PIN AP18 [get_ports {FX3_DQ[13]}]
set_property PACKAGE_PIN AG15 [get_ports {FX3_DQ[14]}]
set_property PACKAGE_PIN AK15 [get_ports {FX3_DQ[15]}]
set_property PACKAGE_PIN AG19 [get_ports {FX3_DQ[16]}]
set_property PACKAGE_PIN AG17 [get_ports {FX3_DQ[17]}]
set_property PACKAGE_PIN AE18 [get_ports {FX3_DQ[18]}]
set_property PACKAGE_PIN AH18 [get_ports {FX3_DQ[19]}]
set_property PACKAGE_PIN AM17 [get_ports {FX3_DQ[20]}]
set_property PACKAGE_PIN AH19 [get_ports {FX3_DQ[21]}]
set_property PACKAGE_PIN AF18 [get_ports {FX3_DQ[22]}]
set_property PACKAGE_PIN AF17 [get_ports {FX3_DQ[23]}]
set_property PACKAGE_PIN AJ18 [get_ports {FX3_DQ[24]}]
set_property PACKAGE_PIN AM19 [get_ports {FX3_DQ[25]}]
set_property PACKAGE_PIN AL18 [get_ports {FX3_DQ[26]}]
set_property PACKAGE_PIN AL17 [get_ports {FX3_DQ[27]}]
set_property PACKAGE_PIN AH17 [get_ports {FX3_DQ[28]}]
set_property PACKAGE_PIN AL19 [get_ports {FX3_DQ[29]}]
set_property PACKAGE_PIN AJ14 [get_ports {FX3_DQ[30]}]
set_property PACKAGE_PIN AH14 [get_ports {FX3_DQ[31]}]
set_property PACKAGE_PIN AF14 [get_ports FX3_UART_RX]
set_property PACKAGE_PIN AJ19 [get_ports FX3_UART_TX]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX1_TXDATAVALID_A]
set_property PACKAGE_PIN E27 [get_ports GBTX1_TXDATAVALID_A]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX1_TXDATAVALID_B]
set_property PACKAGE_PIN E26 [get_ports GBTX1_TXDATAVALID_B]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX1_TXDATAVALID_C]
set_property PACKAGE_PIN D26 [get_ports GBTX1_TXDATAVALID_C]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX1_TXRDY]
set_property PACKAGE_PIN F27 [get_ports GBTX1_TXRDY]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX2_RXDATAVALID_A]
set_property PACKAGE_PIN E25 [get_ports GBTX2_RXDATAVALID_A]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX2_RXDATAVALID_B]
set_property PACKAGE_PIN F24 [get_ports GBTX2_RXDATAVALID_B]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX2_RXDATAVALID_C]
set_property PACKAGE_PIN F25 [get_ports GBTX2_RXDATAVALID_C]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX2_RXRDY]
set_property PACKAGE_PIN E23 [get_ports GBTX2_RXRDY]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX2_TXDATAVALID_A]
set_property PACKAGE_PIN F22 [get_ports GBTX2_TXDATAVALID_A]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX2_TXDATAVALID_B]
set_property PACKAGE_PIN E22 [get_ports GBTX2_TXDATAVALID_B]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX2_TXDATAVALID_C]
set_property PACKAGE_PIN F23 [get_ports GBTX2_TXDATAVALID_C]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX2_TXRDY]
set_property PACKAGE_PIN G24 [get_ports GBTX2_TXRDY]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX0_RXDATAVALID_A]
set_property PACKAGE_PIN F20 [get_ports GBTX0_RXDATAVALID_A]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX0_RXDATAVALID_B]
set_property PACKAGE_PIN E20 [get_ports GBTX0_RXDATAVALID_B]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX0_RXDATAVALID_C]
set_property PACKAGE_PIN D20 [get_ports GBTX0_RXDATAVALID_C]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX0_RXRDY]
set_property PACKAGE_PIN G20 [get_ports GBTX0_RXRDY]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX0_TXDATAVALID_A]
set_property PACKAGE_PIN H21 [get_ports GBTX0_TXDATAVALID_A]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX0_TXDATAVALID_B]
set_property PACKAGE_PIN G21 [get_ports GBTX0_TXDATAVALID_B]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX0_TXDATAVALID_C]
set_property PACKAGE_PIN G22 [get_ports GBTX0_TXDATAVALID_C]
set_property IOSTANDARD LVCMOS15 [get_ports GBTX0_TXRDY]
set_property PACKAGE_PIN H22 [get_ports GBTX0_TXRDY]
set_property PACKAGE_PIN J19 [get_ports {PA3_IO[0]}]
set_property PACKAGE_PIN K18 [get_ports {PA3_IO[1]}]
set_property PACKAGE_PIN J18 [get_ports {PA3_IO[2]}]
set_property PACKAGE_PIN H17 [get_ports {PA3_IO[3]}]
set_property PACKAGE_PIN H16 [get_ports {PA3_IO[4]}]
set_property PACKAGE_PIN G15 [get_ports {PA3_IO[5]}]
set_property PACKAGE_PIN F14 [get_ports {PA3_IO[6]}]
set_property PACKAGE_PIN F15 [get_ports {PA3_IO[7]}]
set_property PACKAGE_PIN C16 [get_ports {PA3_IO[8]}]
set_property PACKAGE_PIN A17 [get_ports {PA3_IO[9]}]
set_property PACKAGE_PIN H14 [get_ports {PA3_IO[10]}]
set_property PACKAGE_PIN G14 [get_ports {PA3_IO[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports PU1_SCL_AUX_READ]
set_property PACKAGE_PIN AH13 [get_ports PU1_SCL_AUX_READ]
set_property IOSTANDARD LVCMOS33 [get_ports PU1_SCL_AUX_WRITE]
set_property PACKAGE_PIN AF13 [get_ports PU1_SCL_AUX_WRITE]
set_property IOSTANDARD LVCMOS33 [get_ports PU1_SCL_READ]
set_property PACKAGE_PIN AJ11 [get_ports PU1_SCL_READ]
set_property IOSTANDARD LVCMOS33 [get_ports PU1_SCL_WRITE]
set_property PACKAGE_PIN AE13 [get_ports PU1_SCL_WRITE]
set_property IOSTANDARD LVCMOS33 [get_ports PU1_SDA_AUX_READ]
set_property PACKAGE_PIN AK12 [get_ports PU1_SDA_AUX_READ]
set_property IOSTANDARD LVCMOS33 [get_ports PU1_SDA_AUX_WRITE]
set_property PACKAGE_PIN AL12 [get_ports PU1_SDA_AUX_WRITE]
set_property IOSTANDARD LVCMOS33 [get_ports PU1_SDA_READ]
set_property PACKAGE_PIN AH12 [get_ports PU1_SDA_READ]
set_property IOSTANDARD LVCMOS33 [get_ports PU1_SDA_WRITE]
set_property PACKAGE_PIN AK11 [get_ports PU1_SDA_WRITE]
set_property IOSTANDARD LVCMOS33 [get_ports PU2_SCL_AUX_READ]
set_property PACKAGE_PIN AE12 [get_ports PU2_SCL_AUX_READ]
set_property IOSTANDARD LVCMOS33 [get_ports PU2_SCL_AUX_WRITE]
set_property PACKAGE_PIN AJ9 [get_ports PU2_SCL_AUX_WRITE]
set_property IOSTANDARD LVCMOS33 [get_ports PU2_SCL_READ]
set_property PACKAGE_PIN AM9 [get_ports PU2_SCL_READ]
set_property IOSTANDARD LVCMOS33 [get_ports PU2_SCL_WRITE]
set_property PACKAGE_PIN AJ10 [get_ports PU2_SCL_WRITE]
set_property IOSTANDARD LVCMOS33 [get_ports PU2_SDA_AUX_READ]
set_property PACKAGE_PIN AE10 [get_ports PU2_SDA_AUX_READ]
set_property IOSTANDARD LVCMOS33 [get_ports PU2_SDA_AUX_WRITE]
set_property PACKAGE_PIN AE11 [get_ports PU2_SDA_AUX_WRITE]
set_property IOSTANDARD LVCMOS33 [get_ports PU2_SDA_READ]
set_property PACKAGE_PIN AF12 [get_ports PU2_SDA_READ]
set_property IOSTANDARD LVCMOS33 [get_ports PU2_SDA_WRITE]
set_property PACKAGE_PIN AL9 [get_ports PU2_SDA_WRITE]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO[4]}]
set_property PACKAGE_PIN A27 [get_ports {SCA_GPIO[4]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO[5]}]
set_property PACKAGE_PIN A28 [get_ports {SCA_GPIO[5]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO[6]}]
set_property PACKAGE_PIN A29 [get_ports {SCA_GPIO[6]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO[7]}]
set_property PACKAGE_PIN B29 [get_ports {SCA_GPIO[7]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO[8]}]
set_property PACKAGE_PIN C26 [get_ports {SCA_GPIO[8]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO[9]}]
set_property PACKAGE_PIN C27 [get_ports {SCA_GPIO[9]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO[10]}]
set_property PACKAGE_PIN C28 [get_ports {SCA_GPIO[10]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO[11]}]
set_property PACKAGE_PIN C29 [get_ports {SCA_GPIO[11]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_A[0]}]
set_property PACKAGE_PIN A23 [get_ports {SCA_GPIO_A[0]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_A[1]}]
set_property PACKAGE_PIN B25 [get_ports {SCA_GPIO_A[1]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_A[2]}]
set_property PACKAGE_PIN C23 [get_ports {SCA_GPIO_A[2]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_A[3]}]
set_property PACKAGE_PIN D23 [get_ports {SCA_GPIO_A[3]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_B[0]}]
set_property PACKAGE_PIN A24 [get_ports {SCA_GPIO_B[0]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_B[1]}]
set_property PACKAGE_PIN B26 [get_ports {SCA_GPIO_B[1]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_B[2]}]
set_property PACKAGE_PIN C24 [get_ports {SCA_GPIO_B[2]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_B[3]}]
set_property PACKAGE_PIN D24 [get_ports {SCA_GPIO_B[3]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_C[0]}]
set_property PACKAGE_PIN A25 [get_ports {SCA_GPIO_C[0]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_C[1]}]
set_property PACKAGE_PIN B27 [get_ports {SCA_GPIO_C[1]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_C[2]}]
set_property PACKAGE_PIN B24 [get_ports {SCA_GPIO_C[2]}]
set_property IOSTANDARD LVCMOS15 [get_ports {SCA_GPIO_C[3]}]
set_property PACKAGE_PIN D25 [get_ports {SCA_GPIO_C[3]}]
set_property IOSTANDARD LVCMOS15 [get_ports SCA_SCL]
set_property PACKAGE_PIN B20 [get_ports SCA_SCL]
set_property IOSTANDARD LVCMOS15 [get_ports SCA_SCL4]
set_property PACKAGE_PIN D29 [get_ports SCA_SCL4]
set_property IOSTANDARD LVCMOS15 [get_ports SCA_SDA]
set_property PACKAGE_PIN A20 [get_ports SCA_SDA]
set_property IOSTANDARD LVCMOS15 [get_ports SCA_SDA4]
set_property PACKAGE_PIN E28 [get_ports SCA_SDA4]
set_property PACKAGE_PIN J14 [get_ports {DIPSWITCH[0]}]
set_property PACKAGE_PIN L15 [get_ports {DIPSWITCH[1]}]
set_property PACKAGE_PIN K15 [get_ports {DIPSWITCH[2]}]
set_property PACKAGE_PIN J15 [get_ports {DIPSWITCH[3]}]
set_property PACKAGE_PIN K16 [get_ports {DIPSWITCH[4]}]
set_property PACKAGE_PIN J16 [get_ports {DIPSWITCH[5]}]
set_property PACKAGE_PIN L17 [get_ports {DIPSWITCH[6]}]
set_property PACKAGE_PIN K17 [get_ports {DIPSWITCH[7]}]
set_property PACKAGE_PIN L18 [get_ports {DIPSWITCH[8]}]
set_property PACKAGE_PIN L19 [get_ports {DIPSWITCH[9]}]
set_property PACKAGE_PIN AN19 [get_ports FX3_INT_n]
set_property PACKAGE_PIN AD14 [get_ports FX3_RESET_n]
set_property IOSTANDARD LVCMOS15 [get_ports GBT_RESET_n]
set_property PACKAGE_PIN D28 [get_ports GBT_RESET_n]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dn[0]}]
set_property PACKAGE_PIN AB27 [get_ports {GBTX1_DIN_dn[0]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dn[1]}]
set_property PACKAGE_PIN Y27 [get_ports {GBTX1_DIN_dn[1]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dn[2]}]
set_property PACKAGE_PIN W21 [get_ports {GBTX1_DIN_dn[2]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dn[3]}]
set_property PACKAGE_PIN AB20 [get_ports {GBTX1_DIN_dn[3]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dn[4]}]
set_property PACKAGE_PIN W26 [get_ports {GBTX1_DIN_dn[4]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dn[5]}]
set_property PACKAGE_PIN V23 [get_ports {GBTX1_DIN_dn[5]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dn[6]}]
set_property PACKAGE_PIN AB26 [get_ports {GBTX1_DIN_dn[6]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dn[7]}]
set_property PACKAGE_PIN AC24 [get_ports {GBTX1_DIN_dn[7]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dn[8]}]
set_property PACKAGE_PIN AC27 [get_ports {GBTX1_DIN_dn[8]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dn[9]}]
set_property PACKAGE_PIN AB22 [get_ports {GBTX1_DIN_dn[9]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dp[0]}]
set_property PACKAGE_PIN AA27 [get_ports {GBTX1_DIN_dp[0]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dp[1]}]
set_property PACKAGE_PIN Y26 [get_ports {GBTX1_DIN_dp[1]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dp[2]}]
set_property PACKAGE_PIN V21 [get_ports {GBTX1_DIN_dp[2]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dp[3]}]
set_property PACKAGE_PIN AA20 [get_ports {GBTX1_DIN_dp[3]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dp[4]}]
set_property PACKAGE_PIN V26 [get_ports {GBTX1_DIN_dp[4]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dp[5]}]
set_property PACKAGE_PIN V22 [get_ports {GBTX1_DIN_dp[5]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dp[6]}]
set_property PACKAGE_PIN AB25 [get_ports {GBTX1_DIN_dp[6]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dp[7]}]
set_property PACKAGE_PIN AB24 [get_ports {GBTX1_DIN_dp[7]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dp[8]}]
set_property PACKAGE_PIN AC26 [get_ports {GBTX1_DIN_dp[8]}]
set_property IOSTANDARD LVDS [get_ports {GBTX1_DIN_dp[9]}]
set_property PACKAGE_PIN AA22 [get_ports {GBTX1_DIN_dp[9]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DCLK_dn[0]}]
set_property PACKAGE_PIN AB32 [get_ports {GBTX2_DCLK_dn[0]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DCLK_dn[1]}]
set_property PACKAGE_PIN AB31 [get_ports {GBTX2_DCLK_dn[1]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DCLK_dp[0]}]
set_property PACKAGE_PIN AA32 [get_ports {GBTX2_DCLK_dp[0]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DCLK_dp[1]}]
set_property PACKAGE_PIN AB30 [get_ports {GBTX2_DCLK_dp[1]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dn[0]}]
set_property PACKAGE_PIN AF34 [get_ports {GBTX2_DIN_dn[0]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dn[1]}]
set_property PACKAGE_PIN AD28 [get_ports {GBTX2_DIN_dn[1]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dn[2]}]
set_property PACKAGE_PIN AG29 [get_ports {GBTX2_DIN_dn[2]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dn[3]}]
set_property PACKAGE_PIN AF27 [get_ports {GBTX2_DIN_dn[3]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dn[4]}]
set_property PACKAGE_PIN AD31 [get_ports {GBTX2_DIN_dn[4]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dn[5]}]
set_property PACKAGE_PIN AF28 [get_ports {GBTX2_DIN_dn[5]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dn[6]}]
set_property PACKAGE_PIN AC32 [get_ports {GBTX2_DIN_dn[6]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dn[7]}]
set_property PACKAGE_PIN AE30 [get_ports {GBTX2_DIN_dn[7]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dn[8]}]
set_property PACKAGE_PIN AB34 [get_ports {GBTX2_DIN_dn[8]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dn[9]}]
set_property PACKAGE_PIN AG30 [get_ports {GBTX2_DIN_dn[9]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dp[0]}]
set_property PACKAGE_PIN AE33 [get_ports {GBTX2_DIN_dp[0]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dp[1]}]
set_property PACKAGE_PIN AC28 [get_ports {GBTX2_DIN_dp[1]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dp[2]}]
set_property PACKAGE_PIN AF29 [get_ports {GBTX2_DIN_dp[2]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dp[3]}]
set_property PACKAGE_PIN AE27 [get_ports {GBTX2_DIN_dp[3]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dp[4]}]
set_property PACKAGE_PIN AD30 [get_ports {GBTX2_DIN_dp[4]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dp[5]}]
set_property PACKAGE_PIN AE28 [get_ports {GBTX2_DIN_dp[5]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dp[6]}]
set_property PACKAGE_PIN AC31 [get_ports {GBTX2_DIN_dp[6]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dp[7]}]
set_property PACKAGE_PIN AD29 [get_ports {GBTX2_DIN_dp[7]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dp[8]}]
set_property PACKAGE_PIN AA34 [get_ports {GBTX2_DIN_dp[8]}]
set_property IOSTANDARD LVDS [get_ports {GBTX2_DIN_dp[9]}]
set_property PACKAGE_PIN AF30 [get_ports {GBTX2_DIN_dp[9]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dn[0]}]
set_property PACKAGE_PIN AG32 [get_ports {GBTX2_DOUT_dn[0]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dn[1]}]
set_property PACKAGE_PIN W31 [get_ports {GBTX2_DOUT_dn[1]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dn[2]}]
set_property PACKAGE_PIN W34 [get_ports {GBTX2_DOUT_dn[2]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dn[3]}]
set_property PACKAGE_PIN AG34 [get_ports {GBTX2_DOUT_dn[3]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dn[4]}]
set_property PACKAGE_PIN AF32 [get_ports {GBTX2_DOUT_dn[4]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dn[5]}]
set_property PACKAGE_PIN V34 [get_ports {GBTX2_DOUT_dn[5]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dn[6]}]
set_property PACKAGE_PIN Y30 [get_ports {GBTX2_DOUT_dn[6]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dn[7]}]
set_property PACKAGE_PIN Y32 [get_ports {GBTX2_DOUT_dn[7]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dn[8]}]
set_property PACKAGE_PIN Y33 [get_ports {GBTX2_DOUT_dn[8]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dn[9]}]
set_property PACKAGE_PIN AD34 [get_ports {GBTX2_DOUT_dn[9]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dp[0]}]
set_property PACKAGE_PIN AG31 [get_ports {GBTX2_DOUT_dp[0]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dp[1]}]
set_property PACKAGE_PIN V31 [get_ports {GBTX2_DOUT_dp[1]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dp[2]}]
set_property PACKAGE_PIN V33 [get_ports {GBTX2_DOUT_dp[2]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dp[3]}]
set_property PACKAGE_PIN AF33 [get_ports {GBTX2_DOUT_dp[3]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dp[4]}]
set_property PACKAGE_PIN AE32 [get_ports {GBTX2_DOUT_dp[4]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dp[5]}]
set_property PACKAGE_PIN U34 [get_ports {GBTX2_DOUT_dp[5]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dp[6]}]
set_property PACKAGE_PIN W30 [get_ports {GBTX2_DOUT_dp[6]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dp[7]}]
set_property PACKAGE_PIN Y31 [get_ports {GBTX2_DOUT_dp[7]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dp[8]}]
set_property PACKAGE_PIN W33 [get_ports {GBTX2_DOUT_dp[8]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX2_DOUT_dp[9]}]
set_property PACKAGE_PIN AC34 [get_ports {GBTX2_DOUT_dp[9]}]
set_property PACKAGE_PIN L30 [get_ports {GBTX_CLOCKDES_dn[1]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX_CLOCKDES_dn[2]}]
set_property PACKAGE_PIN AA23 [get_ports {GBTX_CLOCKDES_dn[2]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX_CLOCKDES_dn[3]}]
set_property PACKAGE_PIN AA25 [get_ports {GBTX_CLOCKDES_dn[3]}]
set_property PACKAGE_PIN L29 [get_ports {GBTX_CLOCKDES_dp[1]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX_CLOCKDES_dp[2]}]
set_property PACKAGE_PIN Y23 [get_ports {GBTX_CLOCKDES_dp[2]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX_CLOCKDES_dp[3]}]
set_property PACKAGE_PIN AA24 [get_ports {GBTX_CLOCKDES_dp[3]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DCLK_dn[0]}]
set_property PACKAGE_PIN AM30 [get_ports {GBTX0_DCLK_dn[0]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DCLK_dn[1]}]
set_property PACKAGE_PIN AM29 [get_ports {GBTX0_DCLK_dn[1]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DCLK_dp[0]}]
set_property PACKAGE_PIN AL30 [get_ports {GBTX0_DCLK_dp[0]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DCLK_dp[1]}]
set_property PACKAGE_PIN AL29 [get_ports {GBTX0_DCLK_dp[1]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dn[0]}]
set_property PACKAGE_PIN AK30 [get_ports {GBTX0_DIN_dn[0]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dn[1]}]
set_property PACKAGE_PIN AK32 [get_ports {GBTX0_DIN_dn[1]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dn[2]}]
set_property PACKAGE_PIN AK27 [get_ports {GBTX0_DIN_dn[2]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dn[3]}]
set_property PACKAGE_PIN AJ26 [get_ports {GBTX0_DIN_dn[3]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dn[4]}]
set_property PACKAGE_PIN AM27 [get_ports {GBTX0_DIN_dn[4]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dn[5]}]
set_property PACKAGE_PIN AH28 [get_ports {GBTX0_DIN_dn[5]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dn[6]}]
set_property PACKAGE_PIN AJ33 [get_ports {GBTX0_DIN_dn[6]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dn[7]}]
set_property PACKAGE_PIN AJ31 [get_ports {GBTX0_DIN_dn[7]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dn[8]}]
set_property PACKAGE_PIN AJ34 [get_ports {GBTX0_DIN_dn[8]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dn[9]}]
set_property PACKAGE_PIN AK28 [get_ports {GBTX0_DIN_dn[9]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dp[0]}]
set_property PACKAGE_PIN AJ29 [get_ports {GBTX0_DIN_dp[0]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dp[1]}]
set_property PACKAGE_PIN AK31 [get_ports {GBTX0_DIN_dp[1]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dp[2]}]
set_property PACKAGE_PIN AK26 [get_ports {GBTX0_DIN_dp[2]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dp[3]}]
set_property PACKAGE_PIN AH26 [get_ports {GBTX0_DIN_dp[3]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dp[4]}]
set_property PACKAGE_PIN AM26 [get_ports {GBTX0_DIN_dp[4]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dp[5]}]
set_property PACKAGE_PIN AH27 [get_ports {GBTX0_DIN_dp[5]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dp[6]}]
set_property PACKAGE_PIN AH33 [get_ports {GBTX0_DIN_dp[6]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dp[7]}]
set_property PACKAGE_PIN AJ30 [get_ports {GBTX0_DIN_dp[7]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dp[8]}]
set_property PACKAGE_PIN AH34 [get_ports {GBTX0_DIN_dp[8]}]
set_property IOSTANDARD LVDS [get_ports {GBTX0_DIN_dp[9]}]
set_property PACKAGE_PIN AJ28 [get_ports {GBTX0_DIN_dp[9]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dn[0]}]
set_property PACKAGE_PIN AP34 [get_ports {GBTX0_DOUT_dn[0]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dn[1]}]
set_property PACKAGE_PIN AP33 [get_ports {GBTX0_DOUT_dn[1]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dn[2]}]
set_property PACKAGE_PIN AP29 [get_ports {GBTX0_DOUT_dn[2]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dn[3]}]
set_property PACKAGE_PIN AP26 [get_ports {GBTX0_DOUT_dn[3]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dn[4]}]
set_property PACKAGE_PIN AN28 [get_ports {GBTX0_DOUT_dn[4]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dn[5]}]
set_property PACKAGE_PIN AP30 [get_ports {GBTX0_DOUT_dn[5]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dn[6]}]
set_property PACKAGE_PIN AP31 [get_ports {GBTX0_DOUT_dn[6]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dn[7]}]
set_property PACKAGE_PIN AN32 [get_ports {GBTX0_DOUT_dn[7]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dn[8]}]
set_property PACKAGE_PIN AM34 [get_ports {GBTX0_DOUT_dn[8]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dn[9]}]
set_property PACKAGE_PIN AL33 [get_ports {GBTX0_DOUT_dn[9]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dp[0]}]
set_property PACKAGE_PIN AN34 [get_ports {GBTX0_DOUT_dp[0]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dp[1]}]
set_property PACKAGE_PIN AN33 [get_ports {GBTX0_DOUT_dp[1]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dp[2]}]
set_property PACKAGE_PIN AP28 [get_ports {GBTX0_DOUT_dp[2]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dp[3]}]
set_property PACKAGE_PIN AN26 [get_ports {GBTX0_DOUT_dp[3]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dp[4]}]
set_property PACKAGE_PIN AN27 [get_ports {GBTX0_DOUT_dp[4]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dp[5]}]
set_property PACKAGE_PIN AN29 [get_ports {GBTX0_DOUT_dp[5]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dp[6]}]
set_property PACKAGE_PIN AN31 [get_ports {GBTX0_DOUT_dp[6]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dp[7]}]
set_property PACKAGE_PIN AM32 [get_ports {GBTX0_DOUT_dp[7]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dp[8]}]
set_property PACKAGE_PIN AL34 [get_ports {GBTX0_DOUT_dp[8]}]
set_property IOSTANDARD SLVS_400_18 [get_ports {GBTX0_DOUT_dp[9]}]
set_property PACKAGE_PIN AL32 [get_ports {GBTX0_DOUT_dp[9]}]
set_property PACKAGE_PIN AC22 [get_ports {LED[0]}]
set_property PACKAGE_PIN AD25 [get_ports {LED[1]}]
set_property PACKAGE_PIN AC23 [get_ports {LED[2]}]
set_property PACKAGE_PIN AD26 [get_ports {LED[3]}]
set_property IOSTANDARD LVDS [get_ports {LOCAL_CLK_dn[0]}]
set_property PACKAGE_PIN T5 [get_ports {LOCAL_CLK_dn[0]}]
set_property IOSTANDARD LVDS [get_ports {LOCAL_CLK_dn[1]}]
set_property PACKAGE_PIN J30 [get_ports {LOCAL_CLK_dn[1]}]
set_property IOSTANDARD LVDS [get_ports {LOCAL_CLK_dn[2]}]
set_property PACKAGE_PIN Y25 [get_ports {LOCAL_CLK_dn[2]}]
#set_property IOSTANDARD LVDS [get_ports {LOCAL_CLK_dp[0]}]
set_property PACKAGE_PIN T6 [get_ports {LOCAL_CLK_dp[0]}]
#set_property IOSTANDARD LVDS [get_ports {LOCAL_CLK_dp[1]}]
set_property PACKAGE_PIN J29 [get_ports {LOCAL_CLK_dp[1]}]
set_property IOSTANDARD LVDS [get_ports {LOCAL_CLK_dp[2]}]
set_property PACKAGE_PIN W25 [get_ports {LOCAL_CLK_dp[2]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_IN_dn[5]}]
set_property PACKAGE_PIN D15 [get_ports {PA3_IN_dn[5]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_IN_dn[6]}]
set_property PACKAGE_PIN D16 [get_ports {PA3_IN_dn[6]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_IN_dn[7]}]
set_property PACKAGE_PIN D18 [get_ports {PA3_IN_dn[7]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_IN_dn[8]}]
set_property PACKAGE_PIN F19 [get_ports {PA3_IN_dn[8]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_IN_dn[9]}]
set_property PACKAGE_PIN H18 [get_ports {PA3_IN_dn[9]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_IN_dp[5]}]
set_property PACKAGE_PIN E15 [get_ports {PA3_IN_dp[5]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_IN_dp[6]}]
set_property PACKAGE_PIN E16 [get_ports {PA3_IN_dp[6]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_IN_dp[7]}]
set_property PACKAGE_PIN D19 [get_ports {PA3_IN_dp[7]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_IN_dp[8]}]
set_property PACKAGE_PIN G19 [get_ports {PA3_IN_dp[8]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_IN_dp[9]}]
set_property PACKAGE_PIN H19 [get_ports {PA3_IN_dp[9]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_OUT_dn[0]}]
set_property PACKAGE_PIN B19 [get_ports {PA3_OUT_dn[0]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_OUT_dn[1]}]
set_property PACKAGE_PIN B16 [get_ports {PA3_OUT_dn[1]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_OUT_dn[2]}]
set_property PACKAGE_PIN C17 [get_ports {PA3_OUT_dn[2]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_OUT_dn[3]}]
set_property PACKAGE_PIN E17 [get_ports {PA3_OUT_dn[3]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_OUT_dn[4]}]
set_property PACKAGE_PIN F17 [get_ports {PA3_OUT_dn[4]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_OUT_dp[0]}]
set_property PACKAGE_PIN C19 [get_ports {PA3_OUT_dp[0]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_OUT_dp[1]}]
set_property PACKAGE_PIN B17 [get_ports {PA3_OUT_dp[1]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_OUT_dp[2]}]
set_property PACKAGE_PIN C18 [get_ports {PA3_OUT_dp[2]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_OUT_dp[3]}]
set_property PACKAGE_PIN E18 [get_ports {PA3_OUT_dp[3]}]
set_property IOSTANDARD SUB_LVDS [get_ports {PA3_OUT_dp[4]}]
set_property PACKAGE_PIN F18 [get_ports {PA3_OUT_dp[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIPSWITCH[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIPSWITCH[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIPSWITCH[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIPSWITCH[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIPSWITCH[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIPSWITCH[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIPSWITCH[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIPSWITCH[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIPSWITCH[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DIPSWITCH[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_CTL[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FX3_DQ[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports FX3_INT_n]
set_property IOSTANDARD LVCMOS18 [get_ports FX3_PCLK]
set_property IOSTANDARD LVCMOS18 [get_ports FX3_RESET_n]
set_property IOSTANDARD LVCMOS18 [get_ports FX3_UART_RX]
set_property IOSTANDARD LVCMOS18 [get_ports FX3_UART_TX]
set_property IOSTANDARD LVCMOS18 [get_ports {LED[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PA3_IO[11]}]
set_property PACKAGE_PIN AN16 [get_ports FX3_PCLK]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[0]}]
set_property PACKAGE_PIN C14 [get_ports {ALPIDE_DATA_GPIO_dn[0]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[1]}]
set_property PACKAGE_PIN C13 [get_ports {ALPIDE_DATA_GPIO_dn[1]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[2]}]
set_property PACKAGE_PIN E13 [get_ports {ALPIDE_DATA_GPIO_dn[2]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[3]}]
set_property PACKAGE_PIN B11 [get_ports {ALPIDE_DATA_GPIO_dn[3]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[4]}]
set_property PACKAGE_PIN B12 [get_ports {ALPIDE_DATA_GPIO_dn[4]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[5]}]
set_property PACKAGE_PIN G12 [get_ports {ALPIDE_DATA_GPIO_dn[5]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[6]}]
set_property PACKAGE_PIN D11 [get_ports {ALPIDE_DATA_GPIO_dn[6]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[7]}]
set_property PACKAGE_PIN D10 [get_ports {ALPIDE_DATA_GPIO_dn[7]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[8]}]
set_property PACKAGE_PIN C8 [get_ports {ALPIDE_DATA_GPIO_dn[8]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[9]}]
set_property PACKAGE_PIN C9 [get_ports {ALPIDE_DATA_GPIO_dn[9]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[10]}]
set_property PACKAGE_PIN F10 [get_ports {ALPIDE_DATA_GPIO_dn[10]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[11]}]
set_property PACKAGE_PIN E8 [get_ports {ALPIDE_DATA_GPIO_dn[11]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[12]}]
set_property PACKAGE_PIN H9 [get_ports {ALPIDE_DATA_GPIO_dn[12]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[13]}]
set_property PACKAGE_PIN F9 [get_ports {ALPIDE_DATA_GPIO_dn[13]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[14]}]
set_property PACKAGE_PIN H8 [get_ports {ALPIDE_DATA_GPIO_dn[14]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[15]}]
set_property PACKAGE_PIN J10 [get_ports {ALPIDE_DATA_GPIO_dn[15]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[16]}]
set_property PACKAGE_PIN H13 [get_ports {ALPIDE_DATA_GPIO_dn[16]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[17]}]
set_property PACKAGE_PIN J11 [get_ports {ALPIDE_DATA_GPIO_dn[17]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[18]}]
set_property PACKAGE_PIN K8 [get_ports {ALPIDE_DATA_GPIO_dn[18]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[19]}]
set_property PACKAGE_PIN K12 [get_ports {ALPIDE_DATA_GPIO_dn[19]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[20]}]
set_property PACKAGE_PIN K13 [get_ports {ALPIDE_DATA_GPIO_dn[20]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[21]}]
set_property PACKAGE_PIN A9 [get_ports {ALPIDE_DATA_GPIO_dn[21]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[22]}]
set_property PACKAGE_PIN A10 [get_ports {ALPIDE_DATA_GPIO_dn[22]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[23]}]
set_property PACKAGE_PIN A12 [get_ports {ALPIDE_DATA_GPIO_dn[23]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[24]}]
set_property PACKAGE_PIN G11 [get_ports {ALPIDE_DATA_GPIO_dn[24]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[25]}]
set_property PACKAGE_PIN A14 [get_ports {ALPIDE_DATA_GPIO_dn[25]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[26]}]
set_property PACKAGE_PIN A15 [get_ports {ALPIDE_DATA_GPIO_dn[26]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dn[27]}]
set_property PACKAGE_PIN A18 [get_ports {ALPIDE_DATA_GPIO_dn[27]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[0]}]
set_property PACKAGE_PIN D14 [get_ports {ALPIDE_DATA_GPIO_dp[0]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[1]}]
set_property PACKAGE_PIN D13 [get_ports {ALPIDE_DATA_GPIO_dp[1]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[2]}]
set_property PACKAGE_PIN F13 [get_ports {ALPIDE_DATA_GPIO_dp[2]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[3]}]
set_property PACKAGE_PIN C11 [get_ports {ALPIDE_DATA_GPIO_dp[3]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[4]}]
set_property PACKAGE_PIN C12 [get_ports {ALPIDE_DATA_GPIO_dp[4]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[5]}]
set_property PACKAGE_PIN H12 [get_ports {ALPIDE_DATA_GPIO_dp[5]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[6]}]
set_property PACKAGE_PIN E11 [get_ports {ALPIDE_DATA_GPIO_dp[6]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[7]}]
set_property PACKAGE_PIN E10 [get_ports {ALPIDE_DATA_GPIO_dp[7]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[8]}]
set_property PACKAGE_PIN D8 [get_ports {ALPIDE_DATA_GPIO_dp[8]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[9]}]
set_property PACKAGE_PIN D9 [get_ports {ALPIDE_DATA_GPIO_dp[9]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[10]}]
set_property PACKAGE_PIN G10 [get_ports {ALPIDE_DATA_GPIO_dp[10]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[11]}]
set_property PACKAGE_PIN F8 [get_ports {ALPIDE_DATA_GPIO_dp[11]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[12]}]
set_property PACKAGE_PIN J9 [get_ports {ALPIDE_DATA_GPIO_dp[12]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[13]}]
set_property PACKAGE_PIN G9 [get_ports {ALPIDE_DATA_GPIO_dp[13]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[14]}]
set_property PACKAGE_PIN J8 [get_ports {ALPIDE_DATA_GPIO_dp[14]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[15]}]
set_property PACKAGE_PIN K10 [get_ports {ALPIDE_DATA_GPIO_dp[15]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[16]}]
set_property PACKAGE_PIN J13 [get_ports {ALPIDE_DATA_GPIO_dp[16]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[17]}]
set_property PACKAGE_PIN K11 [get_ports {ALPIDE_DATA_GPIO_dp[17]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[18]}]
set_property PACKAGE_PIN L8 [get_ports {ALPIDE_DATA_GPIO_dp[18]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[19]}]
set_property PACKAGE_PIN L12 [get_ports {ALPIDE_DATA_GPIO_dp[19]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[20]}]
set_property PACKAGE_PIN L13 [get_ports {ALPIDE_DATA_GPIO_dp[20]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[21]}]
set_property PACKAGE_PIN B9 [get_ports {ALPIDE_DATA_GPIO_dp[21]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[22]}]
set_property PACKAGE_PIN B10 [get_ports {ALPIDE_DATA_GPIO_dp[22]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[23]}]
set_property PACKAGE_PIN A13 [get_ports {ALPIDE_DATA_GPIO_dp[23]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[24]}]
set_property PACKAGE_PIN H11 [get_ports {ALPIDE_DATA_GPIO_dp[24]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[25]}]
set_property PACKAGE_PIN B14 [get_ports {ALPIDE_DATA_GPIO_dp[25]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[26]}]
set_property PACKAGE_PIN B15 [get_ports {ALPIDE_DATA_GPIO_dp[26]}]
set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_GPIO_dp[27]}]
set_property PACKAGE_PIN A19 [get_ports {ALPIDE_DATA_GPIO_dp[27]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[0]}]
#set_property PACKAGE_PIN R34 [get_ports {ALPIDE_DATA_MGT_dn[0]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[1]}]
set_property PACKAGE_PIN N34 [get_ports {ALPIDE_DATA_MGT_dn[1]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[2]}]
#set_property PACKAGE_PIN L34 [get_ports {ALPIDE_DATA_MGT_dn[2]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[3]}]
#set_property PACKAGE_PIN J34 [get_ports {ALPIDE_DATA_MGT_dn[3]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[4]}]
#set_property PACKAGE_PIN G34 [get_ports {ALPIDE_DATA_MGT_dn[4]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[5]}]
#set_property PACKAGE_PIN F32 [get_ports {ALPIDE_DATA_MGT_dn[5]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[6]}]
#set_property PACKAGE_PIN E34 [get_ports {ALPIDE_DATA_MGT_dn[6]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[7]}]
#set_property PACKAGE_PIN C34 [get_ports {ALPIDE_DATA_MGT_dn[7]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[8]}]
#set_property PACKAGE_PIN A3 [get_ports {ALPIDE_DATA_MGT_dn[8]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[9]}]
#set_property PACKAGE_PIN B1 [get_ports {ALPIDE_DATA_MGT_dn[9]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[10]}]
#set_property PACKAGE_PIN D1 [get_ports {ALPIDE_DATA_MGT_dn[10]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[11]}]
#set_property PACKAGE_PIN E3 [get_ports {ALPIDE_DATA_MGT_dn[11]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[12]}]
#set_property PACKAGE_PIN F1 [get_ports {ALPIDE_DATA_MGT_dn[12]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[13]}]
#set_property PACKAGE_PIN H1 [get_ports {ALPIDE_DATA_MGT_dn[13]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[14]}]
#set_property PACKAGE_PIN K1 [get_ports {ALPIDE_DATA_MGT_dn[14]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[15]}]
#set_property PACKAGE_PIN M1 [get_ports {ALPIDE_DATA_MGT_dn[15]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[16]}]
#set_property PACKAGE_PIN P1 [get_ports {ALPIDE_DATA_MGT_dn[16]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[17]}]
#set_property PACKAGE_PIN T1 [get_ports {ALPIDE_DATA_MGT_dn[17]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[18]}]
#set_property PACKAGE_PIN V1 [get_ports {ALPIDE_DATA_MGT_dn[18]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[19]}]
#set_property PACKAGE_PIN Y1 [get_ports {ALPIDE_DATA_MGT_dn[19]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[20]}]
#set_property PACKAGE_PIN AB1 [get_ports {ALPIDE_DATA_MGT_dn[20]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[21]}]
#set_property PACKAGE_PIN AD1 [get_ports {ALPIDE_DATA_MGT_dn[21]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[22]}]
#set_property PACKAGE_PIN AF1 [get_ports {ALPIDE_DATA_MGT_dn[22]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[23]}]
#set_property PACKAGE_PIN AH1 [get_ports {ALPIDE_DATA_MGT_dn[23]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[24]}]
#set_property PACKAGE_PIN AJ3 [get_ports {ALPIDE_DATA_MGT_dn[24]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[25]}]
#set_property PACKAGE_PIN AK1 [get_ports {ALPIDE_DATA_MGT_dn[25]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[26]}]
#set_property PACKAGE_PIN AM1 [get_ports {ALPIDE_DATA_MGT_dn[26]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dn[27]}]
#set_property PACKAGE_PIN AP1 [get_ports {ALPIDE_DATA_MGT_dn[27]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[0]}]
#set_property PACKAGE_PIN R33 [get_ports {ALPIDE_DATA_MGT_dp[0]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[1]}]
#set_property PACKAGE_PIN N33 [get_ports {ALPIDE_DATA_MGT_dp[1]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[2]}]
#set_property PACKAGE_PIN L33 [get_ports {ALPIDE_DATA_MGT_dp[2]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[3]}]
#set_property PACKAGE_PIN J33 [get_ports {ALPIDE_DATA_MGT_dp[3]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[4]}]
#set_property PACKAGE_PIN G33 [get_ports {ALPIDE_DATA_MGT_dp[4]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[5]}]
#set_property PACKAGE_PIN F31 [get_ports {ALPIDE_DATA_MGT_dp[5]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[6]}]
#set_property PACKAGE_PIN E33 [get_ports {ALPIDE_DATA_MGT_dp[6]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[7]}]
#set_property PACKAGE_PIN C33 [get_ports {ALPIDE_DATA_MGT_dp[7]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[8]}]
#set_property PACKAGE_PIN A4 [get_ports {ALPIDE_DATA_MGT_dp[8]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[9]}]
#set_property PACKAGE_PIN B2 [get_ports {ALPIDE_DATA_MGT_dp[9]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[10]}]
#set_property PACKAGE_PIN D2 [get_ports {ALPIDE_DATA_MGT_dp[10]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[11]}]
#set_property PACKAGE_PIN E4 [get_ports {ALPIDE_DATA_MGT_dp[11]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[12]}]
#set_property PACKAGE_PIN F2 [get_ports {ALPIDE_DATA_MGT_dp[12]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[13]}]
#set_property PACKAGE_PIN H2 [get_ports {ALPIDE_DATA_MGT_dp[13]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[14]}]
#set_property PACKAGE_PIN K2 [get_ports {ALPIDE_DATA_MGT_dp[14]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[15]}]
#set_property PACKAGE_PIN M2 [get_ports {ALPIDE_DATA_MGT_dp[15]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[16]}]
#set_property PACKAGE_PIN P2 [get_ports {ALPIDE_DATA_MGT_dp[16]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[17]}]
#set_property PACKAGE_PIN T2 [get_ports {ALPIDE_DATA_MGT_dp[17]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[18]}]
#set_property PACKAGE_PIN V2 [get_ports {ALPIDE_DATA_MGT_dp[18]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[19]}]
#set_property PACKAGE_PIN Y2 [get_ports {ALPIDE_DATA_MGT_dp[19]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[20]}]
#set_property PACKAGE_PIN AB2 [get_ports {ALPIDE_DATA_MGT_dp[20]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[21]}]
#set_property PACKAGE_PIN AD2 [get_ports {ALPIDE_DATA_MGT_dp[21]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[22]}]
#set_property PACKAGE_PIN AF2 [get_ports {ALPIDE_DATA_MGT_dp[22]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[23]}]
#set_property PACKAGE_PIN AH2 [get_ports {ALPIDE_DATA_MGT_dp[23]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[24]}]
#set_property PACKAGE_PIN AJ4 [get_ports {ALPIDE_DATA_MGT_dp[24]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[25]}]
#set_property PACKAGE_PIN AK2 [get_ports {ALPIDE_DATA_MGT_dp[25]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[26]}]
#set_property PACKAGE_PIN AM2 [get_ports {ALPIDE_DATA_MGT_dp[26]}]
#set_property IOSTANDARD LVDS [get_ports {ALPIDE_DATA_MGT_dp[27]}]
#set_property PACKAGE_PIN AP2 [get_ports {ALPIDE_DATA_MGT_dp[27]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_D[0]}]
set_property PACKAGE_PIN AD11 [get_ports {ALPIDE_DCTRL_D[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_D[1]}]
set_property PACKAGE_PIN AG9 [get_ports {ALPIDE_DCTRL_D[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_D[2]}]
set_property PACKAGE_PIN AP9 [get_ports {ALPIDE_DCTRL_D[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_D[3]}]
set_property PACKAGE_PIN AN13 [get_ports {ALPIDE_DCTRL_D[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_D[4]}]
set_property PACKAGE_PIN AN11 [get_ports {ALPIDE_DCTRL_D[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_R[0]}]
set_property PACKAGE_PIN AE8 [get_ports {ALPIDE_DCTRL_R[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_R[1]}]
set_property PACKAGE_PIN AH8 [get_ports {ALPIDE_DCTRL_R[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_R[2]}]
set_property PACKAGE_PIN AN9 [get_ports {ALPIDE_DCTRL_R[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_R[3]}]
set_property PACKAGE_PIN AN12 [get_ports {ALPIDE_DCTRL_R[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ALPIDE_DCTRL_R[4]}]
set_property PACKAGE_PIN AP10 [get_ports {ALPIDE_DCTRL_R[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AUX_dn[0]}]
set_property PACKAGE_PIN U22 [get_ports {AUX_dn[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AUX_dn[1]}]
set_property PACKAGE_PIN U25 [get_ports {AUX_dn[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AUX_dn[2]}]
set_property PACKAGE_PIN W24 [get_ports {AUX_dn[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AUX_dn[3]}]
set_property PACKAGE_PIN V28 [get_ports {AUX_dn[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AUX_dp[0]}]
set_property PACKAGE_PIN U21 [get_ports {AUX_dp[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AUX_dp[1]}]
set_property PACKAGE_PIN U24 [get_ports {AUX_dp[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AUX_dp[2]}]
set_property PACKAGE_PIN W23 [get_ports {AUX_dp[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AUX_dp[3]}]
set_property PACKAGE_PIN V27 [get_ports {AUX_dp[3]}]
#set_property IOSTANDARD LVDS [get_ports BUSY_OUT_dn]
#set_property PACKAGE_PIN AN3 [get_ports BUSY_OUT_dn]
#set_property IOSTANDARD LVDS [get_ports BUSY_OUT_dp]
#set_property PACKAGE_PIN AN4 [get_ports BUSY_OUT_dp]
set_property IOSTANDARD LVCMOS18 [get_ports {PUSHBUTTON[0]}]
set_property PACKAGE_PIN AB29 [get_ports {PUSHBUTTON[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PUSHBUTTON[1]}]
set_property PACKAGE_PIN AA29 [get_ports {PUSHBUTTON[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PUSHBUTTON[2]}]
set_property PACKAGE_PIN V32 [get_ports {PUSHBUTTON[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PUSHBUTTON[3]}]
set_property PACKAGE_PIN AA33 [get_ports {PUSHBUTTON[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports CLK_OUT_dn]
set_property PACKAGE_PIN G16 [get_ports CLK_OUT_dn]
set_property IOSTANDARD LVCMOS18 [get_ports CLK_OUT_dp]
set_property PACKAGE_PIN G17 [get_ports CLK_OUT_dp]
set_property IOSTANDARD LVCMOS18 [get_ports {PINHEADER[0]}]
set_property PACKAGE_PIN AC21 [get_ports {PINHEADER[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PINHEADER[1]}]
set_property PACKAGE_PIN AB21 [get_ports {PINHEADER[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PINHEADER[2]}]
set_property PACKAGE_PIN Y28 [get_ports {PINHEADER[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PINHEADER[3]}]
set_property PACKAGE_PIN V29 [get_ports {PINHEADER[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PINHEADER[4]}]
set_property PACKAGE_PIN W29 [get_ports {PINHEADER[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PINHEADER[5]}]
set_property PACKAGE_PIN U27 [get_ports {PINHEADER[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PINHEADER[6]}]
set_property PACKAGE_PIN U29 [get_ports {PINHEADER[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PINHEADER[7]}]
set_property PACKAGE_PIN AA28 [get_ports {PINHEADER[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PINHEADER[8]}]
set_property PACKAGE_PIN T23 [get_ports {PINHEADER[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PINHEADER[9]}]
set_property PACKAGE_PIN U26 [get_ports {PINHEADER[9]}]
set_property PACKAGE_PIN V5 [get_ports {GBTX_CLOCKDES_dn[0]}]
set_property PACKAGE_PIN V6 [get_ports {GBTX_CLOCKDES_dp[0]}]
set_property IOSTANDARD LVCMOS15 [get_ports SCA_SPI_MISO]
set_property PACKAGE_PIN A22 [get_ports SCA_SPI_MISO]
set_property IOSTANDARD LVCMOS15 [get_ports SCA_SPI_MOSI]
set_property PACKAGE_PIN B21 [get_ports SCA_SPI_MOSI]
set_property IOSTANDARD LVCMOS15 [get_ports SCA_SPI_SS0]
set_property PACKAGE_PIN B22 [get_ports SCA_SPI_SS0]
set_property IOSTANDARD LVCMOS15 [get_ports SCA_SPI_TCK]
set_property PACKAGE_PIN C21 [get_ports SCA_SPI_TCK]
#
set_property CONFIG_VOLTAGE 1.5         [current_design]
set_property CFGBVS         GND         [current_design]

# Terminations for ALPIDE_DATA_GPIO
set_property IOSTANDARD SUB_LVDS [get_ports ALPIDE_DATA_GPIO_dp[*]]
set_property IOSTANDARD SUB_LVDS [get_ports ALPIDE_DATA_GPIO_dn[*]]
#set_property DIFF_TERM_ADV term_100 [get_ports ALPIDE_DATA_GPIO_dp[*]]
# CM bias for ALPIDE_DATA_GPIO
#set_property EQUALIZATION EQ_LEVEL2 [get_ports ALPIDE_DATA_GPIO_dp[*]]
#set_property DQS_BIAS true [get_ports ALPIDE_DATA_GPIO_dp[*]]
