From de7af80bbdf28bd021e7ad2d525de8dafeadfc60 Mon Sep 17 00:00:00 2001
From: Anders Berg <anders.berg@intel.com>
Date: Tue, 13 Jan 2015 16:08:09 +0100
Subject: [PATCH 09/86] arm64: dts: Add device tree for AXC67xx (Lionfish)

Initial support for this device is based on simulation platform using a single
cluster of four A53 cores.

Signed-off-by: Anders Berg <anders.berg@intel.com>
[Original patch is from linux-yocto-4.1 axxia/base branch.]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm64/boot/dts/Makefile                |    2 +
 arch/arm64/boot/dts/intel/Makefile          |    5 +
 arch/arm64/boot/dts/intel/axc6704-cpus.dtsi |   45 +++
 arch/arm64/boot/dts/intel/axc6704-sim.dts   |  184 +++++++++
 arch/arm64/boot/dts/intel/axc67xx.dtsi      |  559 +++++++++++++++++++++++++++
 5 files changed, 795 insertions(+), 0 deletions(-)
 create mode 100644 arch/arm64/boot/dts/intel/Makefile
 create mode 100644 arch/arm64/boot/dts/intel/axc6704-cpus.dtsi
 create mode 100644 arch/arm64/boot/dts/intel/axc6704-sim.dts
 create mode 100644 arch/arm64/boot/dts/intel/axc67xx.dtsi

diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile
index ad26a75..955efea 100644
--- a/arch/arm64/boot/dts/Makefile
+++ b/arch/arm64/boot/dts/Makefile
@@ -8,5 +8,7 @@ dts-dirs += mediatek
 dts-dirs += qcom
 dts-dirs += sprd
 dts-dirs += xilinx
+dts-dirs += intel
+
 
 subdir-y	:= $(dts-dirs)
diff --git a/arch/arm64/boot/dts/intel/Makefile b/arch/arm64/boot/dts/intel/Makefile
new file mode 100644
index 0000000..5729d1d
--- /dev/null
+++ b/arch/arm64/boot/dts/intel/Makefile
@@ -0,0 +1,5 @@
+dtb-$(CONFIG_ARCH_AXXIA) += axm5604-sim.dtb axc6704-sim.dtb
+
+always		:= $(dtb-y)
+subdir-y	:= $(dts-dirs)
+clean-files	:= *.dtb
diff --git a/arch/arm64/boot/dts/intel/axc6704-cpus.dtsi b/arch/arm64/boot/dts/intel/axc6704-cpus.dtsi
new file mode 100644
index 0000000..9a67423
--- /dev/null
+++ b/arch/arm64/boot/dts/intel/axc6704-cpus.dtsi
@@ -0,0 +1,45 @@
+/*
+ * arch/arm64/boot/dts/intel/axc6704-cpus.dtsi
+ *
+ * Copyright (C) 2015 Intel Corp.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+/ {
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x00>;
+			enable-method = "psci";
+		};
+
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x01>;
+			enable-method = "psci";
+		};
+
+		cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x02>;
+			enable-method = "psci";
+		};
+
+		cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x03>;
+			enable-method = "psci";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/intel/axc6704-sim.dts b/arch/arm64/boot/dts/intel/axc6704-sim.dts
new file mode 100644
index 0000000..c039470
--- /dev/null
+++ b/arch/arm64/boot/dts/intel/axc6704-sim.dts
@@ -0,0 +1,184 @@
+/*
+ * arch/arm64/boot/dts/intel/axc6704-sim.dts
+ *
+ * Copyright (C) 2015 Intel Corp.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+/dts-v1/;
+
+#include "axc67xx.dtsi"
+#include "axc6704-cpus.dtsi"
+
+/ {
+	model = "Lionfish Simulator";
+	compatible = "lsi,axc6732";
+
+	memory {
+		device_type = "memory";
+		reg = <0 0x00000000 0x40000000>;
+	};
+
+	soc {
+		virtio_block@8021000000 {
+			compatible = "virtio,mmio";
+			reg = <0x80 0x34000000 0x1000>;
+			interrupts = <GIC_SPI 671 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		vmfs@8034010000 {
+			compatible = "arm,messagebox";
+			reg = <0x80 0x34010000 0x1000>;
+			interrupts = <GIC_SPI 670 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		ethernet@8020000000 {
+			compatible = "smsc,lan91c111";
+			reg = <0x80 0x33000000 0x1000000>;
+			interrupts = <GIC_SPI 672 IRQ_TYPE_LEVEL_HIGH>;
+			phy-mode = "mii";
+			reg-io-width = <4>;
+			smsc,irq-active-high;
+			smsc,irq-push-pull;
+		};
+	};
+};
+
+&serial0 {
+	status = "okay";
+};
+
+&serial1 {
+	status = "okay";
+};
+
+&serial2 {
+	status = "okay";
+};
+
+&gpio0 {
+	status = "okay";
+};
+
+&gpio1 {
+	status = "okay";
+};
+
+&gpio2 {
+	status = "okay";
+};
+
+&gpio3 {
+	status = "okay";
+};
+
+&gpio4 {
+	status = "okay";
+};
+
+&gpio5 {
+	status = "okay";
+};
+
+&gpio6 {
+	status = "okay";
+};
+
+&gpio7 {
+	status = "okay";
+};
+
+&spi0 {
+	status = "okay";
+
+	flash@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "s25fl016k";
+		reg = <0x0>;
+		spi-max-frequency = <25000000>;
+		pl022,com-mode = <1>;
+
+		partition@0 {
+			label = "bl2a";
+			reg = <0x0 0x40000>;
+		};
+		partition@40000 {
+			label = "bl2b";
+			reg = <0x40000 0x40000>;
+		};
+	};
+};
+
+&spi1 {
+	status = "okay";
+};
+
+&spi2 {
+	status = "okay";
+};
+
+&i2c0 {
+        status = "okay";
+};
+
+&i2c1 {
+        status = "okay";
+};
+
+&i2c2 {
+        status = "okay";
+};
+
+&i2c3 {
+        status = "okay";
+};
+
+&i2c4 {
+        status = "okay";
+};
+
+&i2c5 {
+        status = "okay";
+};
+
+&i2c6 {
+        status = "okay";
+};
+
+&i2c7 {
+        status = "okay";
+};
+
+&i2c8 {
+        status = "okay";
+};
+
+&i2c9 {
+        status = "okay";
+};
+
+&i2c10 {
+        status = "okay";
+};
+
+&i2c11 {
+        status = "okay";
+};
+
+&gpdma0 {
+	status = "okay";
+};
+
+&gpdma1 {
+	status = "okay";
+};
+
+&pci0 {
+
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/intel/axc67xx.dtsi b/arch/arm64/boot/dts/intel/axc67xx.dtsi
new file mode 100644
index 0000000..5303a21
--- /dev/null
+++ b/arch/arm64/boot/dts/intel/axc67xx.dtsi
@@ -0,0 +1,559 @@
+/*
+ * arch/arm64/boot/dts/intel/axc67xx.dtsi
+ *
+ * Copyright (C) 2015 Intel Corp.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/clock/lsi,axm5516-clks.h>
+
+#include "skeleton.dtsi"
+
+/ {
+	interrupt-parent = <&gic>;
+
+	aliases {
+		serial0	  = &serial0;
+		serial1   = &serial1;
+		serial2	  = &serial2;
+		timer	  = &timer0;
+		ethernet0 = &nemac;
+		i2c0	  = &i2c0;
+		i2c1	  = &i2c1;
+		i2c2	  = &i2c2;
+		i2c3	  = &i2c3;
+		i2c4	  = &i2c4;
+		i2c5	  = &i2c5;
+		i2c6	  = &i2c6;
+		i2c7	  = &i2c7;
+		i2c8	  = &i2c8;
+		i2c9	  = &i2c9;
+		i2c10	  = &i2c10;
+		i2c11	  = &i2c11;
+		i2c12	  = &i2c12;
+		spi0	  = &spi0;
+		spi1	  = &spi1;
+		spi2	  = &spi2;
+		gpdma0	  = &gpdma0;
+		gpdma1	  = &gpdma1;
+	};
+
+	clocks {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <1>;
+		ranges;
+
+		clk_ref {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <125000000>;
+		};
+
+		clks: dummy-clock {
+			compatible = "fixed-clock";
+			#clock-cells = <1>;
+			clock-frequency = <100000000>;
+		};
+	};
+
+	gic: interrupt-controller@8010010000 {
+		compatible = "arm,gic-v3";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		interrupt-controller;
+		reg = <0x80 0x10010000 0x10000>,
+		      <0x80 0x10100000 0x200000>;
+		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_PPI 14 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_PPI 11 IRQ_TYPE_EDGE_RISING>,
+			     <GIC_PPI 10 IRQ_TYPE_EDGE_RISING>;
+	};
+
+	psci {
+		compatible      = "arm,psci-0.2";
+		method          = "smc";
+	};
+
+	soc {
+		compatible = "simple-bus";
+		device_type = "soc";
+		#address-cells = <2>;
+		#size-cells = <1>;
+		interrupt-parent = <&gic>;
+		ranges;
+
+		syscon: syscon@8002000000 {
+			compatible = "lsi,axxia-syscon", "syscon";
+			reg = <0x80 0x02000000 0x40000>;
+		};
+
+		nemac: ethernet@8080240000 {
+			compatible = "lsi,nemac";
+			reg = <0x80 0x80240000 0x1000>;
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		mdio0: mdio@8080260000 {
+			compatible = "lsi,axm-mdio";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80260000 0x1000>;
+			status = "disabled";
+		};
+
+		mdio1: mdio@8080270000 {
+			compatible = "lsi,axm-mdio";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80270000 0x1000>;
+			status = "disabled";
+		};
+
+		usb0: usb@9000000000 {
+			compatible = "snps,dwc3";
+			reg = <0x90 0x00000000 0x10000>;
+			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
+			dma-coherent;
+			status = "disabled";
+		};
+
+		usb1: usb@9800000000 {
+			compatible = "snps,dwc3";
+			reg = <0x98 0x00000000 0x10000>;
+			interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
+			dma-coherent;
+			status = "disabled";
+		};
+
+		gpdma0: gpdma@8005020000 {
+                        compatible = "lsi,dma32";
+                        reg = <0x80 0x05020000 0x10000>;
+			interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
+                        channel0 {
+                                interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
+                        };
+
+                        channel1 {
+                                interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
+                        };
+                };
+
+                gpdma1: gpdma@8005030000 {
+                        compatible = "lsi,dma32";
+                        reg = <0x80 0x05030000 0x10000>;
+			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+                        channel0 {
+                                interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
+                        };
+
+                        channel1 {
+                                interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
+                        };
+                };
+
+		i2c0: i2c@8080600000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80600000 0x1000>;
+			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c1: i2c@8080610000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80610000 0x1000>;
+			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c2: i2c@8080620000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80620000 0x1000>;
+			interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c3: i2c@8080630000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80630000 0x1000>;
+			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c4: i2c@8080640000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80640000 0x1000>;
+			interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c5: i2c@8080650000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80650000 0x1000>;
+			interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c6: i2c@8080660000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80660000 0x1000>;
+			interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c7: i2c@8080670000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80670000 0x1000>;
+			interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c8: i2c@8080680000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80680000 0x1000>;
+			interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c9: i2c@8080690000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x80690000 0x1000>;
+			interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c10: i2c@80806a0000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x806a0000 0x1000>;
+			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c11: i2c@80806b0000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x806b0000 0x1000>;
+			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		i2c12: i2c@80806c0000 {
+			compatible = "lsi,api2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x80 0x806c0000 0x1000>;
+			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks AXXIA_CLK_PER>;
+			clock-names = "i2c";
+			status = "disabled";
+		};
+
+		mtc: mtc@8080210000 {
+			compatible = "lsi,mtc";
+			reg = <0x80 0x80210000 0x10000>;
+			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		pci0: pci@c000000000 {
+			compatible = "lsi,plb-pciex";
+			device_type = "pci";
+			#interrupt-cells = <1>;
+			#size-cells = <2>;
+			#address-cells = <3>;
+			reg = <0xc0 0x38000000 0x01000000>,
+			      <0xa0 0x02000000 0x00008000>;
+			/* Outbound: <PCI addr (3)> <CPU addr (2)> <Size (2)>*/
+			ranges = <0x03000000 0x00000000 0x80000000
+				  0xc0 0x00000000 0x00 0x20000000>;
+			/* Inbound: <PCI addr (3)> <CPU addr (2)> <Size (2)>*/
+			dma-ranges = <0x03000000 0x00000000 0x00000000
+				      0x00 0x00000000 0x00 0x40000000>;
+			interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		amba {
+			compatible = "arm,amba-bus";
+			#address-cells = <2>;
+			#size-cells = <1>;
+			ranges;
+
+			serial0: uart@8080000000 {
+				compatible = "arm,pl011", "arm,primecell";
+				reg = <0x80 0x80000000 0x10000>;
+				interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			serial1: uart@8080010000 {
+				compatible = "arm,pl011", "arm,primecell";
+				reg = <0x80 0x80010000 0x10000>;
+				interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			serial2: uart@8080020000 {
+				compatible = "arm,pl011", "arm,primecell";
+				reg = <0x80 0x80020000 0x10000>;
+				interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			timer0: timer@8080220000 {
+				compatible = "arm,sp804", "arm,primecell";
+				reg = <0x80 0x80220000 0x10000>;
+				interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+			};
+
+			gpio0: gpio@8080700000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80700000 0x10000>;
+				interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio1: gpio@8080710000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80710000 0x10000>;
+				interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio2: gpio@8080720000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80720000 0x10000>;
+				interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio3: gpio@8080730000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80730000 0x10000>;
+				interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio4: gpio@8080740000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80740000 0x10000>;
+				interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio5: gpio@8080750000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80750000 0x10000>;
+				interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio6: gpio@8080760000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80760000 0x10000>;
+				interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio7: gpio@8080770000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80770000 0x10000>;
+				interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio8: gpio@8080780000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80780000 0x10000>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio9: gpio@8080790000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x80790000 0x10000>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio10: gpio@80807a0000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x807a0000 0x10000>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			gpio11: gpio@80807b0000 {
+				#gpio-cells = <2>;
+				compatible = "arm,pl061", "arm,primecell";
+				gpio-controller;
+				reg = <0x80 0x807b0000 0x10000>;
+				clocks = <&clks AXXIA_CLK_PER>;
+				clock-names = "apb_pclk";
+				status = "disabled";
+			};
+
+			spi0: ssp@8080100000 {
+				compatible = "arm,pl022", "arm,primecell";
+				arm,primecell-periphid = <0x000b6022>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x80 0x80100000 0x1000>;
+				interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
+				num-cs = <5>;
+				clocks = <&clks AXXIA_CLK_PER>, <&clks AXXIA_CLK_PER>;
+				clock-names = "spi", "apb_pclk";
+				status = "disabled";
+			};
+
+			spi1: ssp@8080110000 {
+				compatible = "arm,pl022", "arm,primecell";
+				arm,primecell-periphid = <0x000b6022>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x80 0x80110000 0x1000>;
+				interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
+				num-cs = <5>;
+				clocks = <&clks AXXIA_CLK_PER>, <&clks AXXIA_CLK_PER>;
+				clock-names = "spi", "apb_pclk";
+				status = "disabled";
+			};
+
+			spi2: ssp@8080120000 {
+				compatible = "arm,pl022", "arm,primecell";
+				arm,primecell-periphid = <0x000b6022>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x80 0x80120000 0x1000>;
+				interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
+				num-cs = <5>;
+				clocks = <&clks AXXIA_CLK_PER>, <&clks AXXIA_CLK_PER>;
+				clock-names = "spi", "apb_pclk";
+				status = "disabled";
+			};
+		};
+	};
+};
+
+/*
+  Local Variables:
+  mode: C
+  End:
+*/
-- 
1.7.5.4

