// Seed: 3271040858
module module_0;
  wor   id_1;
  uwire id_2 = id_1;
  assign module_2.type_7 = 0;
  wire id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = -1'b0;
  wire id_5;
  tri1 id_6 = -1;
  module_0 modCall_1 ();
endmodule
module module_2;
  tri0 id_2 = 1;
  assign id_1 = 1 & {-1 ? 1'h0 : 1'b0{1'b0}};
  wire id_3;
  module_0 modCall_1 ();
  uwire id_4, id_5 = 1;
  assign id_4 = id_3;
endmodule
