Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr  5 04:27:08 2021
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.613        0.000                      0                 5486        0.045        0.000                      0                 5486        9.020        0.000                       0                  2249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.613        0.000                      0                 5323        0.045        0.000                      0                 5323        9.020        0.000                       0                  2249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.536        0.000                      0                  163        1.313        0.000                      0                  163  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.613ns  (required time - arrival time)
  Source:                 design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/slv_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit_reg__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 3.345ns (36.949%)  route 5.708ns (63.051%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.649     2.943    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/slv_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/slv_reg4_reg[6]/Q
                         net (fo=17, routed)          2.416     5.877    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/Q[6]
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.001 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     6.001    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/i__carry_i_3__6_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.534 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index1_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.534    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index1_inferred__6/i__carry_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.788 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index1_inferred__6/i__carry__0/CO[0]
                         net (fo=2, routed)           0.665     7.453    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index113_out
    SLICE_X38Y83         LUT3 (Prop_lut3_I2_O)        0.367     7.820 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[3]_i_3/O
                         net (fo=2, routed)           0.963     8.783    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[3]_i_3_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124     8.907 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[3]_i_2/O
                         net (fo=3, routed)           0.999     9.906    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_i_1_n_0
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.030 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_i_2/O
                         net (fo=1, routed)           0.000    10.030    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_i_2_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.562 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.562    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.676    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.790    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.018 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__2/CO[2]
                         net (fo=3, routed)           0.665    11.683    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__2_n_1
    SLICE_X44Y87         LUT2 (Prop_lut2_I0_O)        0.313    11.996 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit_i_1/O
                         net (fo=1, routed)           0.000    11.996    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit_i_1_n_0
    SLICE_X44Y87         FDRE                                         r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.474    22.653    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aclk
    SLICE_X44Y87         FDRE                                         r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit_reg__0/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)        0.029    22.609    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit_reg__0
  -------------------------------------------------------------------
                         required time                         22.609    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                 10.613    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/sqrin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 3.790ns (43.958%)  route 4.832ns (56.042%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.831     3.125    design_1_i/RSACypher_0/U0/modsqr/clk
    SLICE_X51Y105        FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/Q
                         net (fo=35, routed)          1.186     4.767    design_1_i/RSACypher_0/U0/modsqr/mpreg_reg_n_0_[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.891 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.891    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.441 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.441    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.775 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__0/O[1]
                         net (fo=5, routed)           0.893     6.667    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__0_n_6
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.303     6.970 r  design_1_i/RSACypher_0/U0/modsqr/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     6.970    design_1_i/RSACypher_0/U0/modsqr/i__carry__0_i_3__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.520 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.520    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.748    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.863    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.977    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__6_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__7/O[1]
                         net (fo=34, routed)          1.423     9.962    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__7_n_6
    SLICE_X49Y94         LUT5 (Prop_lut5_I1_O)        0.303    10.265 r  design_1_i/RSACypher_0/U0/modsqr/prodreg[1]_i_1/O
                         net (fo=3, routed)           1.330    11.595    design_1_i/RSACypher_0/U0/modsqr/prodreg[1]_i_1_n_0
    SLICE_X47Y98         LUT3 (Prop_lut3_I0_O)        0.152    11.747 r  design_1_i/RSACypher_0/U0/modsqr/sqrin[1]_i_1/O
                         net (fo=1, routed)           0.000    11.747    design_1_i/RSACypher_0/U0/modsqr_n_63
    SLICE_X47Y98         FDCE                                         r  design_1_i/RSACypher_0/U0/sqrin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.479    22.658    design_1_i/RSACypher_0/U0/clk
    SLICE_X47Y98         FDCE                                         r  design_1_i/RSACypher_0/U0/sqrin_reg[1]/C
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X47Y98         FDCE (Setup_fdce_C_D)        0.075    22.560    design_1_i/RSACypher_0/U0/sqrin_reg[1]
  -------------------------------------------------------------------
                         required time                         22.560    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.837ns  (required time - arrival time)
  Source:                 design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/slv_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 3.345ns (37.887%)  route 5.484ns (62.113%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.649     2.943    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/slv_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/slv_reg4_reg[6]/Q
                         net (fo=17, routed)          2.416     5.877    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/Q[6]
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.001 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     6.001    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/i__carry_i_3__6_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.534 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index1_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.534    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index1_inferred__6/i__carry_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.788 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index1_inferred__6/i__carry__0/CO[0]
                         net (fo=2, routed)           0.665     7.453    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index113_out
    SLICE_X38Y83         LUT3 (Prop_lut3_I2_O)        0.367     7.820 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[3]_i_3/O
                         net (fo=2, routed)           0.963     8.783    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[3]_i_3_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124     8.907 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[3]_i_2/O
                         net (fo=3, routed)           0.999     9.906    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_i_1_n_0
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.030 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_i_2/O
                         net (fo=1, routed)           0.000    10.030    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_i_2_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.562 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.562    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.676    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.790    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.018 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__2/CO[2]
                         net (fo=3, routed)           0.441    11.459    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__2_n_1
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.313    11.772 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[3]_i_1/O
                         net (fo=1, routed)           0.000    11.772    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[3]_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.474    22.653    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aclk
    SLICE_X39Y85         FDRE                                         r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index_reg[3]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X39Y85         FDRE (Setup_fdre_C_D)        0.029    22.609    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index_reg[3]
  -------------------------------------------------------------------
                         required time                         22.609    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                 10.837    

Slack (MET) :             10.838ns  (required time - arrival time)
  Source:                 design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/slv_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 3.345ns (37.751%)  route 5.516ns (62.249%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.649     2.943    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/slv_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/slv_reg4_reg[6]/Q
                         net (fo=17, routed)          2.416     5.877    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/Q[6]
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.001 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     6.001    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/i__carry_i_3__6_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.534 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index1_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.534    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index1_inferred__6/i__carry_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.788 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index1_inferred__6/i__carry__0/CO[0]
                         net (fo=2, routed)           0.665     7.453    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index113_out
    SLICE_X38Y83         LUT3 (Prop_lut3_I2_O)        0.367     7.820 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[3]_i_3/O
                         net (fo=2, routed)           0.963     8.783    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[3]_i_3_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124     8.907 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[3]_i_2/O
                         net (fo=3, routed)           0.999     9.906    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_i_1_n_0
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124    10.030 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_i_2/O
                         net (fo=1, routed)           0.000    10.030    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_i_2_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.562 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.562    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.676    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.790    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.018 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__2/CO[2]
                         net (fo=3, routed)           0.472    11.491    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/hit0_carry__2_n_1
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.313    11.804 r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[2]_i_1/O
                         net (fo=1, routed)           0.000    11.804    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index[2]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.474    22.653    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index_reg[2]/C
                         clock pessimism              0.262    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.029    22.642    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/cache_index_reg[2]
  -------------------------------------------------------------------
                         required time                         22.642    
                         arrival time                         -11.804    
  -------------------------------------------------------------------
                         slack                                 10.838    

Slack (MET) :             11.001ns  (required time - arrival time)
  Source:                 design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 3.638ns (43.925%)  route 4.644ns (56.074%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.831     3.125    design_1_i/RSACypher_0/U0/modsqr/clk
    SLICE_X51Y105        FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/Q
                         net (fo=35, routed)          1.186     4.767    design_1_i/RSACypher_0/U0/modsqr/mpreg_reg_n_0_[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.891 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.891    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.441 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.441    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.775 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__0/O[1]
                         net (fo=5, routed)           0.893     6.667    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__0_n_6
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.303     6.970 r  design_1_i/RSACypher_0/U0/modsqr/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     6.970    design_1_i/RSACypher_0/U0/modsqr/i__carry__0_i_3__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.520 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.520    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.748    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.863    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.977    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__6_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__7/O[1]
                         net (fo=34, routed)          1.595    10.134    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__7_n_6
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.303    10.437 r  design_1_i/RSACypher_0/U0/modsqr/prodreg[4]_i_1/O
                         net (fo=3, routed)           0.970    11.407    design_1_i/RSACypher_0/U0/modsqr/prodreg[4]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.466    22.645    design_1_i/RSACypher_0/U0/modsqr/clk
    SLICE_X50Y96         FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[4]/C
                         clock pessimism              0.129    22.774    
                         clock uncertainty           -0.302    22.472    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)       -0.063    22.409    design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.409    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                 11.001    

Slack (MET) :             11.097ns  (required time - arrival time)
  Source:                 design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.191ns  (logic 3.638ns (44.417%)  route 4.553ns (55.583%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.831     3.125    design_1_i/RSACypher_0/U0/modsqr/clk
    SLICE_X51Y105        FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/Q
                         net (fo=35, routed)          1.186     4.767    design_1_i/RSACypher_0/U0/modsqr/mpreg_reg_n_0_[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.891 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.891    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.441 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.441    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.775 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__0/O[1]
                         net (fo=5, routed)           0.893     6.667    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__0_n_6
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.303     6.970 r  design_1_i/RSACypher_0/U0/modsqr/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     6.970    design_1_i/RSACypher_0/U0/modsqr/i__carry__0_i_3__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.520 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.520    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.748    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.863    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.977    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__6_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__7/O[1]
                         net (fo=34, routed)          1.423     9.962    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__7_n_6
    SLICE_X49Y94         LUT5 (Prop_lut5_I1_O)        0.303    10.265 r  design_1_i/RSACypher_0/U0/modsqr/prodreg[1]_i_1/O
                         net (fo=3, routed)           1.051    11.316    design_1_i/RSACypher_0/U0/modsqr/prodreg[1]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.466    22.645    design_1_i/RSACypher_0/U0/modsqr/clk
    SLICE_X50Y96         FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[1]/C
                         clock pessimism              0.129    22.774    
                         clock uncertainty           -0.302    22.472    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)       -0.059    22.413    design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.413    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                 11.097    

Slack (MET) :             11.100ns  (required time - arrival time)
  Source:                 design_1_i/RSACypher_0/U0/modmult/mpreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modmult/prodreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 3.532ns (43.134%)  route 4.656ns (56.866%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.844     3.138    design_1_i/RSACypher_0/U0/modmult/clk
    SLICE_X46Y100        FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/mpreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/RSACypher_0/U0/modmult/mpreg_reg[0]/Q
                         net (fo=35, routed)          1.268     4.924    design_1_i/RSACypher_0/U0/modmult/mpreg_reg_n_0_[0]
    SLICE_X41Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.048 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000     5.048    design_1_i/RSACypher_0/U0/modmult/plusOp_carry_i_1__0_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.449 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/RSACypher_0/U0/modmult/plusOp_carry_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/RSACypher_0/U0/modmult/plusOp_carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/RSACypher_0/U0/modmult/plusOp_carry__1_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.791    design_1_i/RSACypher_0/U0/modmult/plusOp_carry__2_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.905    design_1_i/RSACypher_0/U0/modmult/plusOp_carry__3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.239 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.004     7.243    design_1_i/RSACypher_0/U0/modmult/prodreg1[21]
    SLICE_X42Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.546 r  design_1_i/RSACypher_0/U0/modmult/i__carry__4_i_3__2/O
                         net (fo=1, routed)           0.000     7.546    design_1_i/RSACypher_0/U0/modmult/i__carry__4_i_3__2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.079 r  design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.079    design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.196 r  design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.196    design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.313 r  design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.313    design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__6_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.636 r  design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__7/O[1]
                         net (fo=34, routed)          1.200     9.836    design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__7_n_6
    SLICE_X38Y98         LUT5 (Prop_lut5_I1_O)        0.306    10.142 r  design_1_i/RSACypher_0/U0/modmult/cypher[13]_i_1/O
                         net (fo=3, routed)           1.184    11.326    design_1_i/RSACypher_0/U0/modmult/prodreg_reg[31]_0[13]
    SLICE_X42Y97         FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/prodreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.480    22.659    design_1_i/RSACypher_0/U0/modmult/clk
    SLICE_X42Y97         FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/prodreg_reg[13]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)       -0.059    22.427    design_1_i/RSACypher_0/U0/modmult/prodreg_reg[13]
  -------------------------------------------------------------------
                         required time                         22.427    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 11.100    

Slack (MET) :             11.223ns  (required time - arrival time)
  Source:                 design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 3.638ns (45.106%)  route 4.427ns (54.894%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.831     3.125    design_1_i/RSACypher_0/U0/modsqr/clk
    SLICE_X51Y105        FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/Q
                         net (fo=35, routed)          1.186     4.767    design_1_i/RSACypher_0/U0/modsqr/mpreg_reg_n_0_[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.891 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.891    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.441 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.441    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.775 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__0/O[1]
                         net (fo=5, routed)           0.893     6.667    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__0_n_6
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.303     6.970 r  design_1_i/RSACypher_0/U0/modsqr/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     6.970    design_1_i/RSACypher_0/U0/modsqr/i__carry__0_i_3__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.520 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.520    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.748    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.863    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.977    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__6_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__7/O[1]
                         net (fo=34, routed)          1.379     9.918    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__0/i__carry__7_n_6
    SLICE_X46Y95         LUT5 (Prop_lut5_I1_O)        0.303    10.221 r  design_1_i/RSACypher_0/U0/modsqr/prodreg[3]_i_1/O
                         net (fo=3, routed)           0.969    11.190    design_1_i/RSACypher_0/U0/modsqr/prodreg[3]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.466    22.645    design_1_i/RSACypher_0/U0/modsqr/clk
    SLICE_X50Y95         FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[3]/C
                         clock pessimism              0.129    22.774    
                         clock uncertainty           -0.302    22.472    
    SLICE_X50Y95         FDRE (Setup_fdre_C_D)       -0.058    22.414    design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.414    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                 11.223    

Slack (MET) :             11.258ns  (required time - arrival time)
  Source:                 design_1_i/RSACypher_0/U0/modmult/mpreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modmult/prodreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 3.532ns (44.241%)  route 4.451ns (55.759%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.844     3.138    design_1_i/RSACypher_0/U0/modmult/clk
    SLICE_X46Y100        FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/mpreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/RSACypher_0/U0/modmult/mpreg_reg[0]/Q
                         net (fo=35, routed)          1.268     4.924    design_1_i/RSACypher_0/U0/modmult/mpreg_reg_n_0_[0]
    SLICE_X41Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.048 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000     5.048    design_1_i/RSACypher_0/U0/modmult/plusOp_carry_i_1__0_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.449 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/RSACypher_0/U0/modmult/plusOp_carry_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/RSACypher_0/U0/modmult/plusOp_carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/RSACypher_0/U0/modmult/plusOp_carry__1_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.791    design_1_i/RSACypher_0/U0/modmult/plusOp_carry__2_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.905    design_1_i/RSACypher_0/U0/modmult/plusOp_carry__3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.239 r  design_1_i/RSACypher_0/U0/modmult/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.004     7.243    design_1_i/RSACypher_0/U0/modmult/prodreg1[21]
    SLICE_X42Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.546 r  design_1_i/RSACypher_0/U0/modmult/i__carry__4_i_3__2/O
                         net (fo=1, routed)           0.000     7.546    design_1_i/RSACypher_0/U0/modmult/i__carry__4_i_3__2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.079 r  design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.079    design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__4_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.196 r  design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.196    design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.313 r  design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.313    design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__6_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.636 r  design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__7/O[1]
                         net (fo=34, routed)          1.352     9.989    design_1_i/RSACypher_0/U0/modmult/minusOp_inferred__0/i__carry__7_n_6
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.306    10.295 r  design_1_i/RSACypher_0/U0/modmult/cypher[11]_i_1/O
                         net (fo=3, routed)           0.827    11.121    design_1_i/RSACypher_0/U0/modmult/prodreg_reg[31]_0[11]
    SLICE_X43Y95         FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/prodreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.479    22.658    design_1_i/RSACypher_0/U0/modmult/clk
    SLICE_X43Y95         FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/prodreg_reg[11]/C
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)       -0.105    22.380    design_1_i/RSACypher_0/U0/modmult/prodreg_reg[11]
  -------------------------------------------------------------------
                         required time                         22.380    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                 11.258    

Slack (MET) :             11.260ns  (required time - arrival time)
  Source:                 design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 3.638ns (45.577%)  route 4.344ns (54.423%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.831     3.125    design_1_i/RSACypher_0/U0/modsqr/clk
    SLICE_X51Y105        FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/RSACypher_0/U0/modsqr/mpreg_reg[0]/Q
                         net (fo=35, routed)          1.186     4.767    design_1_i/RSACypher_0/U0/modsqr/mpreg_reg_n_0_[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.891 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     4.891    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.441 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.441    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.555 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.555    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.669 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.669    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.783 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.783    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.897    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__3_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.011    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__4_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.125    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__5_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.459 r  design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__6/O[1]
                         net (fo=5, routed)           0.997     7.456    design_1_i/RSACypher_0/U0/modsqr/plusOp_carry__6_n_6
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.303     7.759 r  design_1_i/RSACypher_0/U0/modsqr/i__carry__6_i_3/O
                         net (fo=1, routed)           0.000     7.759    design_1_i/RSACypher_0/U0/modsqr/i__carry__6_i_3_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.309 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.309    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__1/i__carry__6_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.643 r  design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__1/i__carry__7/O[1]
                         net (fo=34, routed)          1.190     9.834    design_1_i/RSACypher_0/U0/modsqr/minusOp_inferred__1/i__carry__7_n_6
    SLICE_X47Y96         LUT5 (Prop_lut5_I3_O)        0.303    10.137 r  design_1_i/RSACypher_0/U0/modsqr/prodreg[7]_i_1/O
                         net (fo=3, routed)           0.970    11.107    design_1_i/RSACypher_0/U0/modsqr/prodreg[7]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.466    22.645    design_1_i/RSACypher_0/U0/modsqr/clk
    SLICE_X52Y96         FDRE                                         r  design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[7]/C
                         clock pessimism              0.129    22.774    
                         clock uncertainty           -0.302    22.472    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)       -0.105    22.367    design_1_i/RSACypher_0/U0/modsqr/prodreg_reg[7]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                 11.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.309%)  route 0.200ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.640     0.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.200     1.317    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/RSACypher_0/U0/sqrin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modmult/mpreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.226ns (45.566%)  route 0.270ns (54.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/RSACypher_0/U0/clk
    SLICE_X51Y95         FDCE                                         r  design_1_i/RSACypher_0/U0/sqrin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.128     1.016 r  design_1_i/RSACypher_0/U0/sqrin_reg[2]/Q
                         net (fo=1, routed)           0.270     1.286    design_1_i/RSACypher_0/U0/modmult/Q[2]
    SLICE_X45Y101        LUT3 (Prop_lut3_I0_O)        0.098     1.384 r  design_1_i/RSACypher_0/U0/modmult/mpreg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.384    design_1_i/RSACypher_0/U0/modmult/p_0_in[2]
    SLICE_X45Y101        FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/mpreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.911     1.277    design_1_i/RSACypher_0/U0/modmult/clk
    SLICE_X45Y101        FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/mpreg_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.092     1.334    design_1_i/RSACypher_0/U0/modmult/mpreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/RSACypher_0/U0/sqrin_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modmult/mpreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.227ns (45.010%)  route 0.277ns (54.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/RSACypher_0/U0/clk
    SLICE_X51Y95         FDCE                                         r  design_1_i/RSACypher_0/U0/sqrin_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.128     1.016 r  design_1_i/RSACypher_0/U0/sqrin_reg[14]/Q
                         net (fo=1, routed)           0.277     1.293    design_1_i/RSACypher_0/U0/modmult/Q[14]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.099     1.392 r  design_1_i/RSACypher_0/U0/modmult/mpreg[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.392    design_1_i/RSACypher_0/U0/modmult/p_0_in[14]
    SLICE_X45Y100        FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/mpreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.911     1.277    design_1_i/RSACypher_0/U0/modmult/clk
    SLICE_X45Y100        FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/mpreg_reg[14]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.091     1.333    design_1_i/RSACypher_0/U0/modmult/mpreg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.974%)  route 0.164ns (50.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.639     0.975    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.164     1.303    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]
    SLICE_X37Y99         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.825     1.191    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/Sandbox_0/inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/dutycycle_to_ip_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/pwm_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.025%)  route 0.319ns (57.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.557     0.893    design_1_i/Sandbox_0/inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/s00_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/Sandbox_0/inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/dutycycle_to_ip_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/Sandbox_0/inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/dutycycle_to_ip_reg[10]/Q
                         net (fo=3, routed)           0.150     1.184    design_1_i/PWM_0/inst/duty_cycle[10]
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.229 f  design_1_i/PWM_0/inst/pwm_signal[3]_i_2/O
                         net (fo=3, routed)           0.168     1.397    design_1_i/PWM_0/inst/pwm_signal[3]_i_2_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.442 r  design_1_i/PWM_0/inst/pwm_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.442    design_1_i/PWM_0/inst/pwm_signal[3]_i_1_n_0
    SLICE_X36Y100        FDRE                                         r  design_1_i/PWM_0/inst/pwm_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.911     1.277    design_1_i/PWM_0/inst/clk
    SLICE_X36Y100        FDRE                                         r  design_1_i/PWM_0/inst/pwm_signal_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.120     1.362    design_1_i/PWM_0/inst/pwm_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/pwm_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Sandbox_0/inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/pwm_to_bus_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.902%)  route 0.171ns (51.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.639     0.975    design_1_i/PWM_0/inst/clk
    SLICE_X36Y100        FDRE                                         r  design_1_i/PWM_0/inst/pwm_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/PWM_0/inst/pwm_signal_reg[3]/Q
                         net (fo=4, routed)           0.171     1.310    design_1_i/Sandbox_0/inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/pwm_from_ip[1]
    SLICE_X36Y97         FDRE                                         r  design_1_i/Sandbox_0/inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/pwm_to_bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.825     1.191    design_1_i/Sandbox_0/inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Sandbox_0/inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/pwm_to_bus_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.060     1.216    design_1_i/Sandbox_0/inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/pwm_to_bus_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.328%)  route 0.170ns (54.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.170     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.950%)  route 0.251ns (64.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.640     0.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.251     1.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/RSACypher_0/U0/sqrin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modmult/mpreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.226ns (40.745%)  route 0.329ns (59.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.556     0.892    design_1_i/RSACypher_0/U0/clk
    SLICE_X47Y94         FDCE                                         r  design_1_i/RSACypher_0/U0/sqrin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDCE (Prop_fdce_C_Q)         0.128     1.020 r  design_1_i/RSACypher_0/U0/sqrin_reg[4]/Q
                         net (fo=1, routed)           0.329     1.348    design_1_i/RSACypher_0/U0/modmult/Q[4]
    SLICE_X45Y101        LUT3 (Prop_lut3_I0_O)        0.098     1.446 r  design_1_i/RSACypher_0/U0/modmult/mpreg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.446    design_1_i/RSACypher_0/U0/modmult/p_0_in[4]
    SLICE_X45Y101        FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/mpreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.911     1.277    design_1_i/RSACypher_0/U0/modmult/clk
    SLICE_X45Y101        FDRE                                         r  design_1_i/RSACypher_0/U0/modmult/mpreg_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.107     1.349    design_1_i/RSACypher_0/U0/modmult/mpreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.227ns (41.270%)  route 0.323ns (58.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[4]/Q
                         net (fo=4, routed)           0.323     1.364    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/Q[0]
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.099     1.463 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.463    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X32Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X32Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.121     1.364    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X47Y89    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/CaptureWR_internal_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y87    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y87    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y87    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y88    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/count_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y88    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/count_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y88    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/count_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y88    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/count_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y84    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/count_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X46Y83    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.536ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modreg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 0.580ns (7.457%)  route 7.198ns (92.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.646     2.940    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.366     4.762    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.886 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         5.832    10.718    design_1_i/RSACypher_0/U0/reset
    SLICE_X41Y103        FDCE                                         f  design_1_i/RSACypher_0/U0/modreg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.653    22.832    design_1_i/RSACypher_0/U0/clk
    SLICE_X41Y103        FDCE                                         r  design_1_i/RSACypher_0/U0/modreg_reg[16]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_1_i/RSACypher_0/U0/modreg_reg[16]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 11.536    

Slack (MET) :             11.536ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modreg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 0.580ns (7.457%)  route 7.198ns (92.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.646     2.940    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.366     4.762    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.886 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         5.832    10.718    design_1_i/RSACypher_0/U0/reset
    SLICE_X41Y103        FDCE                                         f  design_1_i/RSACypher_0/U0/modreg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.653    22.832    design_1_i/RSACypher_0/U0/clk
    SLICE_X41Y103        FDCE                                         r  design_1_i/RSACypher_0/U0/modreg_reg[17]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_1_i/RSACypher_0/U0/modreg_reg[17]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 11.536    

Slack (MET) :             11.536ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modreg_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 0.580ns (7.457%)  route 7.198ns (92.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.646     2.940    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.366     4.762    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.886 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         5.832    10.718    design_1_i/RSACypher_0/U0/reset
    SLICE_X41Y103        FDCE                                         f  design_1_i/RSACypher_0/U0/modreg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.653    22.832    design_1_i/RSACypher_0/U0/clk
    SLICE_X41Y103        FDCE                                         r  design_1_i/RSACypher_0/U0/modreg_reg[18]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_1_i/RSACypher_0/U0/modreg_reg[18]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 11.536    

Slack (MET) :             11.536ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modreg_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 0.580ns (7.457%)  route 7.198ns (92.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.646     2.940    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.366     4.762    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.886 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         5.832    10.718    design_1_i/RSACypher_0/U0/reset
    SLICE_X41Y103        FDCE                                         f  design_1_i/RSACypher_0/U0/modreg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.653    22.832    design_1_i/RSACypher_0/U0/clk
    SLICE_X41Y103        FDCE                                         r  design_1_i/RSACypher_0/U0/modreg_reg[19]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_1_i/RSACypher_0/U0/modreg_reg[19]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 11.536    

Slack (MET) :             11.536ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modreg_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 0.580ns (7.457%)  route 7.198ns (92.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.646     2.940    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.366     4.762    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.886 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         5.832    10.718    design_1_i/RSACypher_0/U0/reset
    SLICE_X41Y103        FDCE                                         f  design_1_i/RSACypher_0/U0/modreg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.653    22.832    design_1_i/RSACypher_0/U0/clk
    SLICE_X41Y103        FDCE                                         r  design_1_i/RSACypher_0/U0/modreg_reg[20]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_1_i/RSACypher_0/U0/modreg_reg[20]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 11.536    

Slack (MET) :             11.536ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/modreg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 0.580ns (7.457%)  route 7.198ns (92.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.646     2.940    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.366     4.762    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.886 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         5.832    10.718    design_1_i/RSACypher_0/U0/reset
    SLICE_X41Y103        FDCE                                         f  design_1_i/RSACypher_0/U0/modreg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.653    22.832    design_1_i/RSACypher_0/U0/clk
    SLICE_X41Y103        FDCE                                         r  design_1_i/RSACypher_0/U0/modreg_reg[23]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_1_i/RSACypher_0/U0/modreg_reg[23]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 11.536    

Slack (MET) :             11.780ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 0.580ns (7.698%)  route 6.955ns (92.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.646     2.940    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.366     4.762    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.886 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         5.588    10.475    design_1_i/RSACypher_0/U0/reset
    SLICE_X43Y106        FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.653    22.832    design_1_i/RSACypher_0/U0/clk
    SLICE_X43Y106        FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[16]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X43Y106        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_1_i/RSACypher_0/U0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 11.780    

Slack (MET) :             11.780ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 0.580ns (7.698%)  route 6.955ns (92.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.646     2.940    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.366     4.762    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.886 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         5.588    10.475    design_1_i/RSACypher_0/U0/reset
    SLICE_X43Y106        FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.653    22.832    design_1_i/RSACypher_0/U0/clk
    SLICE_X43Y106        FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[17]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X43Y106        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_1_i/RSACypher_0/U0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 11.780    

Slack (MET) :             11.780ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 0.580ns (7.698%)  route 6.955ns (92.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.646     2.940    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.366     4.762    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.886 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         5.588    10.475    design_1_i/RSACypher_0/U0/reset
    SLICE_X43Y106        FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.653    22.832    design_1_i/RSACypher_0/U0/clk
    SLICE_X43Y106        FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[18]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X43Y106        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_1_i/RSACypher_0/U0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 11.780    

Slack (MET) :             11.780ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 0.580ns (7.698%)  route 6.955ns (92.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.646     2.940    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.366     4.762    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.886 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         5.588    10.475    design_1_i/RSACypher_0/U0/reset
    SLICE_X43Y106        FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        1.653    22.832    design_1_i/RSACypher_0/U0/clk
    SLICE_X43Y106        FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[19]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X43Y106        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_1_i/RSACypher_0/U0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 11.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.186ns (14.771%)  route 1.073ns (85.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.521     1.550    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         0.552     2.147    design_1_i/RSACypher_0/U0/reset
    SLICE_X39Y95         FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.824     1.190    design_1_i/RSACypher_0/U0/clk
    SLICE_X39Y95         FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[12]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/RSACypher_0/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.186ns (14.771%)  route 1.073ns (85.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.521     1.550    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         0.552     2.147    design_1_i/RSACypher_0/U0/reset
    SLICE_X39Y95         FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.824     1.190    design_1_i/RSACypher_0/U0/clk
    SLICE_X39Y95         FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[13]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/RSACypher_0/U0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.186ns (14.771%)  route 1.073ns (85.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.521     1.550    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         0.552     2.147    design_1_i/RSACypher_0/U0/reset
    SLICE_X39Y95         FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.824     1.190    design_1_i/RSACypher_0/U0/clk
    SLICE_X39Y95         FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[14]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/RSACypher_0/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.186ns (14.771%)  route 1.073ns (85.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.521     1.550    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         0.552     2.147    design_1_i/RSACypher_0/U0/reset
    SLICE_X39Y95         FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.824     1.190    design_1_i/RSACypher_0/U0/clk
    SLICE_X39Y95         FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[15]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/RSACypher_0/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.186ns (14.032%)  route 1.140ns (85.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.521     1.550    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         0.618     2.213    design_1_i/RSACypher_0/U0/reset
    SLICE_X41Y91         FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.823     1.189    design_1_i/RSACypher_0/U0/clk
    SLICE_X41Y91         FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[10]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X41Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_1_i/RSACypher_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.186ns (14.032%)  route 1.140ns (85.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.521     1.550    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         0.618     2.213    design_1_i/RSACypher_0/U0/reset
    SLICE_X41Y91         FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.823     1.189    design_1_i/RSACypher_0/U0/clk
    SLICE_X41Y91         FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[11]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X41Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_1_i/RSACypher_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.186ns (14.032%)  route 1.140ns (85.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.521     1.550    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         0.618     2.213    design_1_i/RSACypher_0/U0/reset
    SLICE_X41Y91         FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.823     1.189    design_1_i/RSACypher_0/U0/clk
    SLICE_X41Y91         FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[8]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X41Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_1_i/RSACypher_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.186ns (14.032%)  route 1.140ns (85.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.521     1.550    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         0.618     2.213    design_1_i/RSACypher_0/U0/reset
    SLICE_X41Y91         FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.823     1.189    design_1_i/RSACypher_0/U0/clk
    SLICE_X41Y91         FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[9]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X41Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_1_i/RSACypher_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.186ns (11.963%)  route 1.369ns (88.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.521     1.550    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         0.847     2.442    design_1_i/RSACypher_0/U0/reset
    SLICE_X47Y91         FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.823     1.189    design_1_i/RSACypher_0/U0/clk
    SLICE_X47Y91         FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[2]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X47Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    design_1_i/RSACypher_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSACypher_0/U0/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.186ns (11.963%)  route 1.369ns (88.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.552     0.888    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.521     1.550    design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/s00_axi_aresetn
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  design_1_i/IPFW_0/inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/U0_AVC/reset_INST_0/O
                         net (fo=561, routed)         0.847     2.442    design_1_i/RSACypher_0/U0/reset
    SLICE_X47Y91         FDCE                                         f  design_1_i/RSACypher_0/U0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2249, routed)        0.823     1.189    design_1_i/RSACypher_0/U0/clk
    SLICE_X47Y91         FDCE                                         r  design_1_i/RSACypher_0/U0/count_reg[3]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X47Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    design_1_i/RSACypher_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  1.628    





