Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Jun 19 15:44:07 2017
| Host         : LAPTOP-LB22AJFN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Puto_Dios_timing_summary_routed.rpt -rpx Puto_Dios_timing_summary_routed.rpx
| Design       : Puto_Dios
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 81 register/latch pins with no clock driven by root clock pin: slavecito/ALU_DISPLAY/clockcito/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.615        0.000                      0                  423        0.129        0.000                      0                  423        4.500        0.000                       0                   235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.615        0.000                      0                  423        0.129        0.000                      0                  423        4.500        0.000                       0                   235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.024ns (26.115%)  route 2.897ns (73.885%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.624     5.227    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.495    slavecito/ALU_DISPLAY/clockcito/count[4]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.619 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.401     7.020    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X53Y92         LUT5 (Prop_lut5_I4_O)        0.118     7.138 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.955     8.094    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.326     8.420 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.728     9.148    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.503    14.926    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[1]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.762    slavecito/ALU_DISPLAY/clockcito/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.024ns (26.115%)  route 2.897ns (73.885%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.624     5.227    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.495    slavecito/ALU_DISPLAY/clockcito/count[4]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.619 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.401     7.020    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X53Y92         LUT5 (Prop_lut5_I4_O)        0.118     7.138 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.955     8.094    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.326     8.420 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.728     9.148    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.503    14.926    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[2]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.762    slavecito/ALU_DISPLAY/clockcito/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.024ns (26.115%)  route 2.897ns (73.885%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.624     5.227    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.495    slavecito/ALU_DISPLAY/clockcito/count[4]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.619 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.401     7.020    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X53Y92         LUT5 (Prop_lut5_I4_O)        0.118     7.138 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.955     8.094    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.326     8.420 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.728     9.148    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.503    14.926    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[3]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.762    slavecito/ALU_DISPLAY/clockcito/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.024ns (26.115%)  route 2.897ns (73.885%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.624     5.227    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.495    slavecito/ALU_DISPLAY/clockcito/count[4]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.619 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.401     7.020    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X53Y92         LUT5 (Prop_lut5_I4_O)        0.118     7.138 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.955     8.094    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.326     8.420 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.728     9.148    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.503    14.926    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.762    slavecito/ALU_DISPLAY/clockcito/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 slavecito/TX_CTRL_inst/hold_state_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/TX_CTRL_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.306ns (30.001%)  route 3.047ns (69.999%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.708     5.310    slavecito/TX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  slavecito/TX_CTRL_inst/hold_state_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  slavecito/TX_CTRL_inst/hold_state_timer_reg[14]/Q
                         net (fo=3, routed)           1.160     6.926    slavecito/TX_CTRL_inst/hold_state_timer_reg[14]
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.152     7.078 f  slavecito/TX_CTRL_inst/FSM_sequential_state[2]_i_13/O
                         net (fo=1, routed)           0.433     7.512    slavecito/TX_CTRL_inst/FSM_sequential_state[2]_i_13_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.326     7.838 f  slavecito/TX_CTRL_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.414     8.252    slavecito/TX_CTRL_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X6Y101         LUT3 (Prop_lut3_I1_O)        0.124     8.376 f  slavecito/TX_CTRL_inst/FSM_sequential_state[2]_i_3__0/O
                         net (fo=2, routed)           0.465     8.841    slavecito/TX_CTRL_inst/FSM_sequential_state[2]_i_3__0_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.965 f  slavecito/TX_CTRL_inst//FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.575     9.539    slavecito/TX_CTRL_inst//FSM_sequential_state[1]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.663 r  slavecito/TX_CTRL_inst/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.663    slavecito/TX_CTRL_inst/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y102         FDRE                                         r  slavecito/TX_CTRL_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.588    15.010    slavecito/TX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  slavecito/TX_CTRL_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.029    15.280    slavecito/TX_CTRL_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.024ns (26.445%)  route 2.848ns (73.555%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.624     5.227    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.495    slavecito/ALU_DISPLAY/clockcito/count[4]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.619 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.401     7.020    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X53Y92         LUT5 (Prop_lut5_I4_O)        0.118     7.138 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.955     8.094    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.326     8.420 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.679     9.099    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X52Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.504    14.927    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[5]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.429    14.738    slavecito/ALU_DISPLAY/clockcito/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.024ns (26.445%)  route 2.848ns (73.555%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.624     5.227    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.495    slavecito/ALU_DISPLAY/clockcito/count[4]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.619 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.401     7.020    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X53Y92         LUT5 (Prop_lut5_I4_O)        0.118     7.138 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.955     8.094    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.326     8.420 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.679     9.099    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X52Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.504    14.927    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.429    14.738    slavecito/ALU_DISPLAY/clockcito/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.024ns (26.445%)  route 2.848ns (73.555%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.624     5.227    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.495    slavecito/ALU_DISPLAY/clockcito/count[4]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.619 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.401     7.020    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X53Y92         LUT5 (Prop_lut5_I4_O)        0.118     7.138 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.955     8.094    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.326     8.420 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.679     9.099    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X52Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.504    14.927    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[7]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.429    14.738    slavecito/ALU_DISPLAY/clockcito/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.024ns (26.445%)  route 2.848ns (73.555%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.624     5.227    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.495    slavecito/ALU_DISPLAY/clockcito/count[4]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.619 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.401     7.020    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X53Y92         LUT5 (Prop_lut5_I4_O)        0.118     7.138 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.955     8.094    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.326     8.420 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.679     9.099    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X52Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.504    14.927    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[8]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.429    14.738    slavecito/ALU_DISPLAY/clockcito/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.024ns (26.458%)  route 2.846ns (73.542%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.624     5.227    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.495    slavecito/ALU_DISPLAY/clockcito/count[4]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.619 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.401     7.020    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X53Y92         LUT5 (Prop_lut5_I4_O)        0.118     7.138 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.955     8.094    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.326     8.420 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.677     9.097    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X52Y96         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.504    14.927    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[17]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    slavecito/ALU_DISPLAY/clockcito/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  5.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 slavecito/UART_RX_CTRL_inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/UART_RX_CTRL_inst/tx_operador2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.570     1.489    slavecito/UART_RX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X11Y102        FDCE                                         r  slavecito/UART_RX_CTRL_inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.141     1.630 r  slavecito/UART_RX_CTRL_inst/FSM_onehot_state_reg[5]/Q
                         net (fo=29, routed)          0.077     1.708    slavecito/UART_RX_CTRL_inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X10Y102        LUT4 (Prop_lut4_I0_O)        0.045     1.753 r  slavecito/UART_RX_CTRL_inst/tx_operador2[14]_i_1/O
                         net (fo=1, routed)           0.000     1.753    slavecito/UART_RX_CTRL_inst/tx_operador2_next[14]
    SLICE_X10Y102        FDCE                                         r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.841     2.006    slavecito/UART_RX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X10Y102        FDCE                                         r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[14]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X10Y102        FDCE (Hold_fdce_C_D)         0.121     1.623    slavecito/UART_RX_CTRL_inst/tx_operador2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 slavecito/TX_CTRL_inst/tx_data16_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.598     1.517    slavecito/TX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  slavecito/TX_CTRL_inst/tx_data16_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  slavecito/TX_CTRL_inst/tx_data16_reg[12]/Q
                         net (fo=1, routed)           0.087     1.746    slavecito/TX_CTRL_inst/p_1_in[4]
    SLICE_X6Y102         LUT5 (Prop_lut5_I3_O)        0.045     1.791 r  slavecito/TX_CTRL_inst/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    slavecito/uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1][4]
    SLICE_X6Y102         FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.868     2.034    slavecito/uart_basic_inst/uart_tx_blk/clk_100M_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.120     1.650    slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 slavecito/TX_CTRL_inst/tx_data16_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.597     1.516    slavecito/TX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  slavecito/TX_CTRL_inst/tx_data16_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  slavecito/TX_CTRL_inst/tx_data16_reg[7]/Q
                         net (fo=1, routed)           0.099     1.757    slavecito/TX_CTRL_inst/tx_data16_reg_n_0_[7]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  slavecito/TX_CTRL_inst/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.802    slavecito/uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1][7]
    SLICE_X6Y103         FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.867     2.033    slavecito/uart_basic_inst/uart_tx_blk/clk_100M_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.121     1.653    slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 slavecito/UART_RX_CTRL_inst/tx_operador1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/A_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.684%)  route 0.127ns (47.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.569     1.488    slavecito/UART_RX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X11Y104        FDCE                                         r  slavecito/UART_RX_CTRL_inst/tx_operador1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDCE (Prop_fdce_C_Q)         0.141     1.629 r  slavecito/UART_RX_CTRL_inst/tx_operador1_reg[9]/Q
                         net (fo=2, routed)           0.127     1.756    slavecito/ALU_DISPLAY/tx_operador1_reg[15][9]
    SLICE_X9Y104         FDCE                                         r  slavecito/ALU_DISPLAY/A_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.840     2.005    slavecito/ALU_DISPLAY/clk_100M_IBUF_BUFG
    SLICE_X9Y104         FDCE                                         r  slavecito/ALU_DISPLAY/A_reg[9]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X9Y104         FDCE (Hold_fdce_C_D)         0.076     1.601    slavecito/ALU_DISPLAY/A_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.788%)  route 0.303ns (59.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.576     1.495    slavecito/uart_basic_inst/baud8_tick_blk/clk_100M_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[18]/Q
                         net (fo=7, routed)           0.303     1.963    slavecito/uart_basic_inst/uart_rx_blk/out[0]
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  slavecito/uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.008    slavecito/uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X13Y105        FDRE                                         r  slavecito/uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.840     2.005    slavecito/uart_basic_inst/uart_rx_blk/clk_100M_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  slavecito/uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.091     1.850    slavecito/uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 slavecito/UART_RX_CTRL_inst/tx_operador1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/A_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.684%)  route 0.127ns (47.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.569     1.488    slavecito/UART_RX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X11Y104        FDCE                                         r  slavecito/UART_RX_CTRL_inst/tx_operador1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDCE (Prop_fdce_C_Q)         0.141     1.629 r  slavecito/UART_RX_CTRL_inst/tx_operador1_reg[8]/Q
                         net (fo=2, routed)           0.127     1.756    slavecito/ALU_DISPLAY/tx_operador1_reg[15][8]
    SLICE_X9Y104         FDCE                                         r  slavecito/ALU_DISPLAY/A_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.840     2.005    slavecito/ALU_DISPLAY/clk_100M_IBUF_BUFG
    SLICE_X9Y104         FDCE                                         r  slavecito/ALU_DISPLAY/A_reg[8]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X9Y104         FDCE (Hold_fdce_C_D)         0.071     1.596    slavecito/ALU_DISPLAY/A_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 slavecito/TX_CTRL_inst/tx_data16_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.598     1.517    slavecito/TX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  slavecito/TX_CTRL_inst/tx_data16_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  slavecito/TX_CTRL_inst/tx_data16_reg[14]/Q
                         net (fo=1, routed)           0.112     1.771    slavecito/TX_CTRL_inst/p_1_in[6]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.045     1.816 r  slavecito/TX_CTRL_inst/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.816    slavecito/uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1][6]
    SLICE_X6Y103         FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.867     2.033    slavecito/uart_basic_inst/uart_tx_blk/clk_100M_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.120     1.652    slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 slavecito/UART_RX_CTRL_inst/tx_operador1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.570     1.489    slavecito/UART_RX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X9Y102         FDCE                                         r  slavecito/UART_RX_CTRL_inst/tx_operador1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  slavecito/UART_RX_CTRL_inst/tx_operador1_reg[2]/Q
                         net (fo=2, routed)           0.123     1.754    slavecito/ALU_DISPLAY/tx_operador1_reg[15][2]
    SLICE_X8Y103         FDCE                                         r  slavecito/ALU_DISPLAY/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.840     2.005    slavecito/ALU_DISPLAY/clk_100M_IBUF_BUFG
    SLICE_X8Y103         FDCE                                         r  slavecito/ALU_DISPLAY/A_reg[2]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.060     1.564    slavecito/ALU_DISPLAY/A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 slavecito/UART_RX_CTRL_inst/tx_operador2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/B_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.570     1.489    slavecito/UART_RX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X9Y101         FDCE                                         r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[13]/Q
                         net (fo=2, routed)           0.123     1.754    slavecito/ALU_DISPLAY/tx_operador2_reg[15][13]
    SLICE_X8Y102         FDCE                                         r  slavecito/ALU_DISPLAY/B_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.841     2.006    slavecito/ALU_DISPLAY/clk_100M_IBUF_BUFG
    SLICE_X8Y102         FDCE                                         r  slavecito/ALU_DISPLAY/B_reg[13]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X8Y102         FDCE (Hold_fdce_C_D)         0.059     1.564    slavecito/ALU_DISPLAY/B_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 slavecito/TX_CTRL_inst/tx_data16_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.598     1.517    slavecito/TX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  slavecito/TX_CTRL_inst/tx_data16_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  slavecito/TX_CTRL_inst/tx_data16_reg[13]/Q
                         net (fo=1, routed)           0.139     1.798    slavecito/TX_CTRL_inst/p_1_in[5]
    SLICE_X6Y102         LUT5 (Prop_lut5_I3_O)        0.045     1.843 r  slavecito/TX_CTRL_inst/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.843    slavecito/uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1][5]
    SLICE_X6Y102         FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.868     2.034    slavecito/uart_basic_inst/uart_tx_blk/clk_100M_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121     1.651    slavecito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y104    slavecito/ALU_DISPLAY/A_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y104    slavecito/ALU_DISPLAY/A_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y103    slavecito/ALU_DISPLAY/A_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y103    slavecito/ALU_DISPLAY/A_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y103    slavecito/ALU_DISPLAY/A_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y104   slavecito/ALU_DISPLAY/A_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y104   slavecito/ALU_DISPLAY/A_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y103    slavecito/ALU_DISPLAY/A_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y103    slavecito/ALU_DISPLAY/A_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y104    slavecito/ALU_DISPLAY/A_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y104    slavecito/ALU_DISPLAY/A_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y104    slavecito/ALU_DISPLAY/A_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y104    slavecito/ALU_DISPLAY/A_reg[0]/C



