# sv-layered-priority-encoder
A complete SystemVerilog layered testbench environment verifying an 8-bit Priority Encoder using constrained randomization, mailbox communication, and a self-checking scoreboard.
