=== VPSLLDQ tests ===
  SRC     : 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f 10 
  imm     : 1
  Expected: 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f 
  Actual  : 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f 
  [PASS] VPSLLDQ xmm, 1

  SRC     : 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f 10 
  imm     : 4
  Expected: 00 00 00 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 
  Actual  : 00 00 00 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 
  [PASS] VPSLLDQ xmm, 4

  SRC     : 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f 10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f 20 
  imm     : 8
  Expected: 00 00 00 00 00 00 00 00 01 02 03 04 05 06 07 08 00 00 00 00 00 00 00 00 11 12 13 14 15 16 17 18 
  Actual  : 00 00 00 00 00 00 00 00 01 02 03 04 05 06 07 08 00 00 00 00 00 00 00 00 11 12 13 14 15 16 17 18 
  [PASS] VPSLLDQ ymm, 8

  SRC     : 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f 10 
  imm     : 16
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLDQ xmm, 16

  SRC     : 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f 10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f 20 
  imm     : 32
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLDQ ymm, 32

=== VPSLLDQ tests PASSED ===
