	{ "mmCSPRIV_CONNECT", REG_MMIO, 0x0, &CSPRIV_CONNECT[0], sizeof(CSPRIV_CONNECT)/sizeof(CSPRIV_CONNECT[0]), 0, 0 },
	{ "mmCSPRIV_THREAD_TRACE_TG0", REG_MMIO, 0x1e, &CSPRIV_THREAD_TRACE_TG0[0], sizeof(CSPRIV_THREAD_TRACE_TG0)/sizeof(CSPRIV_THREAD_TRACE_TG0[0]), 0, 0 },
	{ "mmCSPRIV_THREAD_TRACE_EVENT", REG_MMIO, 0x1f, &CSPRIV_THREAD_TRACE_EVENT[0], sizeof(CSPRIV_THREAD_TRACE_EVENT)/sizeof(CSPRIV_THREAD_TRACE_EVENT[0]), 0, 0 },
	{ "mmGRBM_CNTL", REG_MMIO, 0x2000, &GRBM_CNTL[0], sizeof(GRBM_CNTL)/sizeof(GRBM_CNTL[0]), 0, 0 },
	{ "mmGRBM_SKEW_CNTL", REG_MMIO, 0x2001, &GRBM_SKEW_CNTL[0], sizeof(GRBM_SKEW_CNTL)/sizeof(GRBM_SKEW_CNTL[0]), 0, 0 },
	{ "mmGRBM_STATUS2", REG_MMIO, 0x2002, &GRBM_STATUS2[0], sizeof(GRBM_STATUS2)/sizeof(GRBM_STATUS2[0]), 0, 0 },
	{ "mmGRBM_PWR_CNTL", REG_MMIO, 0x2003, &GRBM_PWR_CNTL[0], sizeof(GRBM_PWR_CNTL)/sizeof(GRBM_PWR_CNTL[0]), 0, 0 },
	{ "mmGRBM_STATUS", REG_MMIO, 0x2004, &GRBM_STATUS[0], sizeof(GRBM_STATUS)/sizeof(GRBM_STATUS[0]), 0, 0 },
	{ "mmGRBM_STATUS_SE0", REG_MMIO, 0x2005, &GRBM_STATUS_SE0[0], sizeof(GRBM_STATUS_SE0)/sizeof(GRBM_STATUS_SE0[0]), 0, 0 },
	{ "mmGRBM_STATUS_SE1", REG_MMIO, 0x2006, &GRBM_STATUS_SE1[0], sizeof(GRBM_STATUS_SE1)/sizeof(GRBM_STATUS_SE1[0]), 0, 0 },
	{ "mmGRBM_SOFT_RESET", REG_MMIO, 0x2008, &GRBM_SOFT_RESET[0], sizeof(GRBM_SOFT_RESET)/sizeof(GRBM_SOFT_RESET[0]), 0, 0 },
	{ "mmGRBM_DEBUG_CNTL", REG_MMIO, 0x2009, &GRBM_DEBUG_CNTL[0], sizeof(GRBM_DEBUG_CNTL)/sizeof(GRBM_DEBUG_CNTL[0]), 0, 0 },
	{ "mmGRBM_DEBUG_DATA", REG_MMIO, 0x200a, &GRBM_DEBUG_DATA[0], sizeof(GRBM_DEBUG_DATA)/sizeof(GRBM_DEBUG_DATA[0]), 0, 0 },
	{ "mmGRBM_GFX_CLKEN_CNTL", REG_MMIO, 0x200c, &GRBM_GFX_CLKEN_CNTL[0], sizeof(GRBM_GFX_CLKEN_CNTL)/sizeof(GRBM_GFX_CLKEN_CNTL[0]), 0, 0 },
	{ "mmGRBM_WAIT_IDLE_CLOCKS", REG_MMIO, 0x200d, &GRBM_WAIT_IDLE_CLOCKS[0], sizeof(GRBM_WAIT_IDLE_CLOCKS)/sizeof(GRBM_WAIT_IDLE_CLOCKS[0]), 0, 0 },
	{ "mmGRBM_STATUS_SE2", REG_MMIO, 0x200e, &GRBM_STATUS_SE2[0], sizeof(GRBM_STATUS_SE2)/sizeof(GRBM_STATUS_SE2[0]), 0, 0 },
	{ "mmGRBM_STATUS_SE3", REG_MMIO, 0x200f, &GRBM_STATUS_SE3[0], sizeof(GRBM_STATUS_SE3)/sizeof(GRBM_STATUS_SE3[0]), 0, 0 },
	{ "mmGRBM_DEBUG", REG_MMIO, 0x2014, &GRBM_DEBUG[0], sizeof(GRBM_DEBUG)/sizeof(GRBM_DEBUG[0]), 0, 0 },
	{ "mmGRBM_DEBUG_SNAPSHOT", REG_MMIO, 0x2015, &GRBM_DEBUG_SNAPSHOT[0], sizeof(GRBM_DEBUG_SNAPSHOT)/sizeof(GRBM_DEBUG_SNAPSHOT[0]), 0, 0 },
	{ "mmGRBM_READ_ERROR", REG_MMIO, 0x2016, &GRBM_READ_ERROR[0], sizeof(GRBM_READ_ERROR)/sizeof(GRBM_READ_ERROR[0]), 0, 0 },
	{ "mmGRBM_READ_ERROR2", REG_MMIO, 0x2017, &GRBM_READ_ERROR2[0], sizeof(GRBM_READ_ERROR2)/sizeof(GRBM_READ_ERROR2[0]), 0, 0 },
	{ "mmGRBM_INT_CNTL", REG_MMIO, 0x2018, &GRBM_INT_CNTL[0], sizeof(GRBM_INT_CNTL)/sizeof(GRBM_INT_CNTL[0]), 0, 0 },
	{ "mmDEBUG_INDEX", REG_MMIO, 0x203c, &DEBUG_INDEX[0], sizeof(DEBUG_INDEX)/sizeof(DEBUG_INDEX[0]), 0, 0 },
	{ "mmDEBUG_DATA", REG_MMIO, 0x203d, &DEBUG_DATA[0], sizeof(DEBUG_DATA)/sizeof(DEBUG_DATA[0]), 0, 0 },
	{ "mmGRBM_NOWHERE", REG_MMIO, 0x203f, &GRBM_NOWHERE[0], sizeof(GRBM_NOWHERE)/sizeof(GRBM_NOWHERE[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG0", REG_MMIO, 0x2040, &GRBM_SCRATCH_REG0[0], sizeof(GRBM_SCRATCH_REG0)/sizeof(GRBM_SCRATCH_REG0[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG1", REG_MMIO, 0x2041, &GRBM_SCRATCH_REG1[0], sizeof(GRBM_SCRATCH_REG1)/sizeof(GRBM_SCRATCH_REG1[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG2", REG_MMIO, 0x2042, &GRBM_SCRATCH_REG2[0], sizeof(GRBM_SCRATCH_REG2)/sizeof(GRBM_SCRATCH_REG2[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG3", REG_MMIO, 0x2043, &GRBM_SCRATCH_REG3[0], sizeof(GRBM_SCRATCH_REG3)/sizeof(GRBM_SCRATCH_REG3[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG4", REG_MMIO, 0x2044, &GRBM_SCRATCH_REG4[0], sizeof(GRBM_SCRATCH_REG4)/sizeof(GRBM_SCRATCH_REG4[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG5", REG_MMIO, 0x2045, &GRBM_SCRATCH_REG5[0], sizeof(GRBM_SCRATCH_REG5)/sizeof(GRBM_SCRATCH_REG5[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG6", REG_MMIO, 0x2046, &GRBM_SCRATCH_REG6[0], sizeof(GRBM_SCRATCH_REG6)/sizeof(GRBM_SCRATCH_REG6[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG7", REG_MMIO, 0x2047, &GRBM_SCRATCH_REG7[0], sizeof(GRBM_SCRATCH_REG7)/sizeof(GRBM_SCRATCH_REG7[0]), 0, 0 },
	{ "mmCP_CPC_STATUS", REG_MMIO, 0x2084, &CP_CPC_STATUS[0], sizeof(CP_CPC_STATUS)/sizeof(CP_CPC_STATUS[0]), 0, 0 },
	{ "mmCP_CPC_BUSY_STAT", REG_MMIO, 0x2085, &CP_CPC_BUSY_STAT[0], sizeof(CP_CPC_BUSY_STAT)/sizeof(CP_CPC_BUSY_STAT[0]), 0, 0 },
	{ "mmCP_CPC_STALLED_STAT1", REG_MMIO, 0x2086, &CP_CPC_STALLED_STAT1[0], sizeof(CP_CPC_STALLED_STAT1)/sizeof(CP_CPC_STALLED_STAT1[0]), 0, 0 },
	{ "mmCP_CPF_STATUS", REG_MMIO, 0x2087, &CP_CPF_STATUS[0], sizeof(CP_CPF_STATUS)/sizeof(CP_CPF_STATUS[0]), 0, 0 },
	{ "mmCP_CPF_BUSY_STAT", REG_MMIO, 0x2088, &CP_CPF_BUSY_STAT[0], sizeof(CP_CPF_BUSY_STAT)/sizeof(CP_CPF_BUSY_STAT[0]), 0, 0 },
	{ "mmCP_CPF_STALLED_STAT1", REG_MMIO, 0x2089, &CP_CPF_STALLED_STAT1[0], sizeof(CP_CPF_STALLED_STAT1)/sizeof(CP_CPF_STALLED_STAT1[0]), 0, 0 },
	{ "mmCP_CPC_MC_CNTL", REG_MMIO, 0x208a, &CP_CPC_MC_CNTL[0], sizeof(CP_CPC_MC_CNTL)/sizeof(CP_CPC_MC_CNTL[0]), 0, 0 },
	{ "mmCP_CPC_GRBM_FREE_COUNT", REG_MMIO, 0x208b, &CP_CPC_GRBM_FREE_COUNT[0], sizeof(CP_CPC_GRBM_FREE_COUNT)/sizeof(CP_CPC_GRBM_FREE_COUNT[0]), 0, 0 },
	{ "mmCP_MEC_CNTL", REG_MMIO, 0x208d, &CP_MEC_CNTL[0], sizeof(CP_MEC_CNTL)/sizeof(CP_MEC_CNTL[0]), 0, 0 },
	{ "mmCP_MEC_ME1_HEADER_DUMP", REG_MMIO, 0x208e, &CP_MEC_ME1_HEADER_DUMP[0], sizeof(CP_MEC_ME1_HEADER_DUMP)/sizeof(CP_MEC_ME1_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_MEC_ME2_HEADER_DUMP", REG_MMIO, 0x208f, &CP_MEC_ME2_HEADER_DUMP[0], sizeof(CP_MEC_ME2_HEADER_DUMP)/sizeof(CP_MEC_ME2_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_CPC_SCRATCH_INDEX", REG_MMIO, 0x2090, &CP_CPC_SCRATCH_INDEX[0], sizeof(CP_CPC_SCRATCH_INDEX)/sizeof(CP_CPC_SCRATCH_INDEX[0]), 0, 0 },
	{ "mmCP_CPC_SCRATCH_DATA", REG_MMIO, 0x2091, &CP_CPC_SCRATCH_DATA[0], sizeof(CP_CPC_SCRATCH_DATA)/sizeof(CP_CPC_SCRATCH_DATA[0]), 0, 0 },
	{ "mmCP_CPC_HALT_HYST_COUNT", REG_MMIO, 0x20a7, &CP_CPC_HALT_HYST_COUNT[0], sizeof(CP_CPC_HALT_HYST_COUNT)/sizeof(CP_CPC_HALT_HYST_COUNT[0]), 0, 0 },
	{ "mmCP_CE_COMPARE_COUNT", REG_MMIO, 0x20c0, &CP_CE_COMPARE_COUNT[0], sizeof(CP_CE_COMPARE_COUNT)/sizeof(CP_CE_COMPARE_COUNT[0]), 0, 0 },
	{ "mmCP_CE_DE_COUNT", REG_MMIO, 0x20c1, &CP_CE_DE_COUNT[0], sizeof(CP_CE_DE_COUNT)/sizeof(CP_CE_DE_COUNT[0]), 0, 0 },
	{ "mmCP_DE_CE_COUNT", REG_MMIO, 0x20c2, &CP_DE_CE_COUNT[0], sizeof(CP_DE_CE_COUNT)/sizeof(CP_DE_CE_COUNT[0]), 0, 0 },
	{ "mmCP_DE_LAST_INVAL_COUNT", REG_MMIO, 0x20c3, &CP_DE_LAST_INVAL_COUNT[0], sizeof(CP_DE_LAST_INVAL_COUNT)/sizeof(CP_DE_LAST_INVAL_COUNT[0]), 0, 0 },
	{ "mmCP_DE_DE_COUNT", REG_MMIO, 0x20c4, &CP_DE_DE_COUNT[0], sizeof(CP_DE_DE_COUNT)/sizeof(CP_DE_DE_COUNT[0]), 0, 0 },
	{ "mmCP_STALLED_STAT3", REG_MMIO, 0x219c, &CP_STALLED_STAT3[0], sizeof(CP_STALLED_STAT3)/sizeof(CP_STALLED_STAT3[0]), 0, 0 },
	{ "mmCP_STALLED_STAT1", REG_MMIO, 0x219d, &CP_STALLED_STAT1[0], sizeof(CP_STALLED_STAT1)/sizeof(CP_STALLED_STAT1[0]), 0, 0 },
	{ "mmCP_STALLED_STAT2", REG_MMIO, 0x219e, &CP_STALLED_STAT2[0], sizeof(CP_STALLED_STAT2)/sizeof(CP_STALLED_STAT2[0]), 0, 0 },
	{ "mmCP_BUSY_STAT", REG_MMIO, 0x219f, &CP_BUSY_STAT[0], sizeof(CP_BUSY_STAT)/sizeof(CP_BUSY_STAT[0]), 0, 0 },
	{ "mmCP_STAT", REG_MMIO, 0x21a0, &CP_STAT[0], sizeof(CP_STAT)/sizeof(CP_STAT[0]), 0, 0 },
	{ "mmCP_ME_HEADER_DUMP", REG_MMIO, 0x21a1, &CP_ME_HEADER_DUMP[0], sizeof(CP_ME_HEADER_DUMP)/sizeof(CP_ME_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_PFP_HEADER_DUMP", REG_MMIO, 0x21a2, &CP_PFP_HEADER_DUMP[0], sizeof(CP_PFP_HEADER_DUMP)/sizeof(CP_PFP_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_GRBM_FREE_COUNT", REG_MMIO, 0x21a3, &CP_GRBM_FREE_COUNT[0], sizeof(CP_GRBM_FREE_COUNT)/sizeof(CP_GRBM_FREE_COUNT[0]), 0, 0 },
	{ "mmCP_CE_HEADER_DUMP", REG_MMIO, 0x21a4, &CP_CE_HEADER_DUMP[0], sizeof(CP_CE_HEADER_DUMP)/sizeof(CP_CE_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_MC_PACK_DELAY_CNT", REG_MMIO, 0x21a7, &CP_MC_PACK_DELAY_CNT[0], sizeof(CP_MC_PACK_DELAY_CNT)/sizeof(CP_MC_PACK_DELAY_CNT[0]), 0, 0 },
	{ "mmCP_MC_TAG_CNTL", REG_MMIO, 0x21a8, &CP_MC_TAG_CNTL[0], sizeof(CP_MC_TAG_CNTL)/sizeof(CP_MC_TAG_CNTL[0]), 0, 0 },
	{ "mmCP_MC_TAG_DATA", REG_MMIO, 0x21a9, &CP_MC_TAG_DATA[0], sizeof(CP_MC_TAG_DATA)/sizeof(CP_MC_TAG_DATA[0]), 0, 0 },
	{ "mmCP_CSF_STAT", REG_MMIO, 0x21b4, &CP_CSF_STAT[0], sizeof(CP_CSF_STAT)/sizeof(CP_CSF_STAT[0]), 0, 0 },
	{ "mmCP_CSF_CNTL", REG_MMIO, 0x21b5, &CP_CSF_CNTL[0], sizeof(CP_CSF_CNTL)/sizeof(CP_CSF_CNTL[0]), 0, 0 },
	{ "mmCP_ME_CNTL", REG_MMIO, 0x21b6, &CP_ME_CNTL[0], sizeof(CP_ME_CNTL)/sizeof(CP_ME_CNTL[0]), 0, 0 },
	{ "mmCP_CNTX_STAT", REG_MMIO, 0x21b8, &CP_CNTX_STAT[0], sizeof(CP_CNTX_STAT)/sizeof(CP_CNTX_STAT[0]), 0, 0 },
	{ "mmCP_ME_PREEMPTION", REG_MMIO, 0x21b9, &CP_ME_PREEMPTION[0], sizeof(CP_ME_PREEMPTION)/sizeof(CP_ME_PREEMPTION[0]), 0, 0 },
	{ "mmCP_ROQ_THRESHOLDS", REG_MMIO, 0x21bc, &CP_ROQ_THRESHOLDS[0], sizeof(CP_ROQ_THRESHOLDS)/sizeof(CP_ROQ_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_MEQ_STQ_THRESHOLD", REG_MMIO, 0x21bd, &CP_MEQ_STQ_THRESHOLD[0], sizeof(CP_MEQ_STQ_THRESHOLD)/sizeof(CP_MEQ_STQ_THRESHOLD[0]), 0, 0 },
	{ "mmCP_RB2_RPTR", REG_MMIO, 0x21be, &CP_RB2_RPTR[0], sizeof(CP_RB2_RPTR)/sizeof(CP_RB2_RPTR[0]), 0, 0 },
	{ "mmCP_RB1_RPTR", REG_MMIO, 0x21bf, &CP_RB1_RPTR[0], sizeof(CP_RB1_RPTR)/sizeof(CP_RB1_RPTR[0]), 0, 0 },
	{ "mmCP_RB0_RPTR", REG_MMIO, 0x21c0, &CP_RB0_RPTR[0], sizeof(CP_RB0_RPTR)/sizeof(CP_RB0_RPTR[0]), 0, 0 },
	{ "mmCP_RB_RPTR", REG_MMIO, 0x21c0, &CP_RB_RPTR[0], sizeof(CP_RB_RPTR)/sizeof(CP_RB_RPTR[0]), 0, 0 },
	{ "mmCP_RB_WPTR_DELAY", REG_MMIO, 0x21c1, &CP_RB_WPTR_DELAY[0], sizeof(CP_RB_WPTR_DELAY)/sizeof(CP_RB_WPTR_DELAY[0]), 0, 0 },
	{ "mmCP_RB_WPTR_POLL_CNTL", REG_MMIO, 0x21c2, &CP_RB_WPTR_POLL_CNTL[0], sizeof(CP_RB_WPTR_POLL_CNTL)/sizeof(CP_RB_WPTR_POLL_CNTL[0]), 0, 0 },
	{ "mmCP_ROQ1_THRESHOLDS", REG_MMIO, 0x21d5, &CP_ROQ1_THRESHOLDS[0], sizeof(CP_ROQ1_THRESHOLDS)/sizeof(CP_ROQ1_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_ROQ2_THRESHOLDS", REG_MMIO, 0x21d6, &CP_ROQ2_THRESHOLDS[0], sizeof(CP_ROQ2_THRESHOLDS)/sizeof(CP_ROQ2_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_STQ_THRESHOLDS", REG_MMIO, 0x21d7, &CP_STQ_THRESHOLDS[0], sizeof(CP_STQ_THRESHOLDS)/sizeof(CP_STQ_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_QUEUE_THRESHOLDS", REG_MMIO, 0x21d8, &CP_QUEUE_THRESHOLDS[0], sizeof(CP_QUEUE_THRESHOLDS)/sizeof(CP_QUEUE_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_MEQ_THRESHOLDS", REG_MMIO, 0x21d9, &CP_MEQ_THRESHOLDS[0], sizeof(CP_MEQ_THRESHOLDS)/sizeof(CP_MEQ_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_ROQ_AVAIL", REG_MMIO, 0x21da, &CP_ROQ_AVAIL[0], sizeof(CP_ROQ_AVAIL)/sizeof(CP_ROQ_AVAIL[0]), 0, 0 },
	{ "mmCP_STQ_AVAIL", REG_MMIO, 0x21db, &CP_STQ_AVAIL[0], sizeof(CP_STQ_AVAIL)/sizeof(CP_STQ_AVAIL[0]), 0, 0 },
	{ "mmCP_ROQ2_AVAIL", REG_MMIO, 0x21dc, &CP_ROQ2_AVAIL[0], sizeof(CP_ROQ2_AVAIL)/sizeof(CP_ROQ2_AVAIL[0]), 0, 0 },
	{ "mmCP_MEQ_AVAIL", REG_MMIO, 0x21dd, &CP_MEQ_AVAIL[0], sizeof(CP_MEQ_AVAIL)/sizeof(CP_MEQ_AVAIL[0]), 0, 0 },
	{ "mmCP_CMD_INDEX", REG_MMIO, 0x21de, &CP_CMD_INDEX[0], sizeof(CP_CMD_INDEX)/sizeof(CP_CMD_INDEX[0]), 0, 0 },
	{ "mmCP_CMD_DATA", REG_MMIO, 0x21df, &CP_CMD_DATA[0], sizeof(CP_CMD_DATA)/sizeof(CP_CMD_DATA[0]), 0, 0 },
	{ "mmCP_ROQ_RB_STAT", REG_MMIO, 0x21e0, &CP_ROQ_RB_STAT[0], sizeof(CP_ROQ_RB_STAT)/sizeof(CP_ROQ_RB_STAT[0]), 0, 0 },
	{ "mmCP_ROQ_IB1_STAT", REG_MMIO, 0x21e1, &CP_ROQ_IB1_STAT[0], sizeof(CP_ROQ_IB1_STAT)/sizeof(CP_ROQ_IB1_STAT[0]), 0, 0 },
	{ "mmCP_ROQ_IB2_STAT", REG_MMIO, 0x21e2, &CP_ROQ_IB2_STAT[0], sizeof(CP_ROQ_IB2_STAT)/sizeof(CP_ROQ_IB2_STAT[0]), 0, 0 },
	{ "mmCP_STQ_STAT", REG_MMIO, 0x21e3, &CP_STQ_STAT[0], sizeof(CP_STQ_STAT)/sizeof(CP_STQ_STAT[0]), 0, 0 },
	{ "mmCP_STQ_WR_STAT", REG_MMIO, 0x21e4, &CP_STQ_WR_STAT[0], sizeof(CP_STQ_WR_STAT)/sizeof(CP_STQ_WR_STAT[0]), 0, 0 },
	{ "mmCP_MEQ_STAT", REG_MMIO, 0x21e5, &CP_MEQ_STAT[0], sizeof(CP_MEQ_STAT)/sizeof(CP_MEQ_STAT[0]), 0, 0 },
	{ "mmCP_CEQ1_AVAIL", REG_MMIO, 0x21e6, &CP_CEQ1_AVAIL[0], sizeof(CP_CEQ1_AVAIL)/sizeof(CP_CEQ1_AVAIL[0]), 0, 0 },
	{ "mmCP_CEQ2_AVAIL", REG_MMIO, 0x21e7, &CP_CEQ2_AVAIL[0], sizeof(CP_CEQ2_AVAIL)/sizeof(CP_CEQ2_AVAIL[0]), 0, 0 },
	{ "mmCP_CE_ROQ_RB_STAT", REG_MMIO, 0x21e8, &CP_CE_ROQ_RB_STAT[0], sizeof(CP_CE_ROQ_RB_STAT)/sizeof(CP_CE_ROQ_RB_STAT[0]), 0, 0 },
	{ "mmCP_CE_ROQ_IB1_STAT", REG_MMIO, 0x21e9, &CP_CE_ROQ_IB1_STAT[0], sizeof(CP_CE_ROQ_IB1_STAT)/sizeof(CP_CE_ROQ_IB1_STAT[0]), 0, 0 },
	{ "mmCP_CE_ROQ_IB2_STAT", REG_MMIO, 0x21ea, &CP_CE_ROQ_IB2_STAT[0], sizeof(CP_CE_ROQ_IB2_STAT)/sizeof(CP_CE_ROQ_IB2_STAT[0]), 0, 0 },
	{ "mmCP_INT_STAT_DEBUG", REG_MMIO, 0x21f7, &CP_INT_STAT_DEBUG[0], sizeof(CP_INT_STAT_DEBUG)/sizeof(CP_INT_STAT_DEBUG[0]), 0, 0 },
	{ "mmVGT_VTX_VECT_EJECT_REG", REG_MMIO, 0x222c, &VGT_VTX_VECT_EJECT_REG[0], sizeof(VGT_VTX_VECT_EJECT_REG)/sizeof(VGT_VTX_VECT_EJECT_REG[0]), 0, 0 },
	{ "mmVGT_DMA_DATA_FIFO_DEPTH", REG_MMIO, 0x222d, &VGT_DMA_DATA_FIFO_DEPTH[0], sizeof(VGT_DMA_DATA_FIFO_DEPTH)/sizeof(VGT_DMA_DATA_FIFO_DEPTH[0]), 0, 0 },
	{ "mmVGT_DMA_REQ_FIFO_DEPTH", REG_MMIO, 0x222e, &VGT_DMA_REQ_FIFO_DEPTH[0], sizeof(VGT_DMA_REQ_FIFO_DEPTH)/sizeof(VGT_DMA_REQ_FIFO_DEPTH[0]), 0, 0 },
	{ "mmVGT_DRAW_INIT_FIFO_DEPTH", REG_MMIO, 0x222f, &VGT_DRAW_INIT_FIFO_DEPTH[0], sizeof(VGT_DRAW_INIT_FIFO_DEPTH)/sizeof(VGT_DRAW_INIT_FIFO_DEPTH[0]), 0, 0 },
	{ "mmVGT_LAST_COPY_STATE", REG_MMIO, 0x2230, &VGT_LAST_COPY_STATE[0], sizeof(VGT_LAST_COPY_STATE)/sizeof(VGT_LAST_COPY_STATE[0]), 0, 0 },
	{ "mmVGT_CACHE_INVALIDATION", REG_MMIO, 0x2231, &VGT_CACHE_INVALIDATION[0], sizeof(VGT_CACHE_INVALIDATION)/sizeof(VGT_CACHE_INVALIDATION[0]), 0, 0 },
	{ "mmVGT_RESET_DEBUG", REG_MMIO, 0x2232, &VGT_RESET_DEBUG[0], sizeof(VGT_RESET_DEBUG)/sizeof(VGT_RESET_DEBUG[0]), 0, 0 },
	{ "mmVGT_STRMOUT_DELAY", REG_MMIO, 0x2233, &VGT_STRMOUT_DELAY[0], sizeof(VGT_STRMOUT_DELAY)/sizeof(VGT_STRMOUT_DELAY[0]), 0, 0 },
	{ "mmVGT_FIFO_DEPTHS", REG_MMIO, 0x2234, &VGT_FIFO_DEPTHS[0], sizeof(VGT_FIFO_DEPTHS)/sizeof(VGT_FIFO_DEPTHS[0]), 0, 0 },
	{ "mmVGT_GS_VERTEX_REUSE", REG_MMIO, 0x2235, &VGT_GS_VERTEX_REUSE[0], sizeof(VGT_GS_VERTEX_REUSE)/sizeof(VGT_GS_VERTEX_REUSE[0]), 0, 0 },
	{ "mmVGT_MC_LAT_CNTL", REG_MMIO, 0x2236, &VGT_MC_LAT_CNTL[0], sizeof(VGT_MC_LAT_CNTL)/sizeof(VGT_MC_LAT_CNTL[0]), 0, 0 },
	{ "mmIA_CNTL_STATUS", REG_MMIO, 0x2237, &IA_CNTL_STATUS[0], sizeof(IA_CNTL_STATUS)/sizeof(IA_CNTL_STATUS[0]), 0, 0 },
	{ "mmVGT_DEBUG_CNTL", REG_MMIO, 0x2238, &VGT_DEBUG_CNTL[0], sizeof(VGT_DEBUG_CNTL)/sizeof(VGT_DEBUG_CNTL[0]), 0, 0 },
	{ "mmVGT_DEBUG_DATA", REG_MMIO, 0x2239, &VGT_DEBUG_DATA[0], sizeof(VGT_DEBUG_DATA)/sizeof(VGT_DEBUG_DATA[0]), 0, 0 },
	{ "mmIA_DEBUG_CNTL", REG_MMIO, 0x223a, &IA_DEBUG_CNTL[0], sizeof(IA_DEBUG_CNTL)/sizeof(IA_DEBUG_CNTL[0]), 0, 0 },
	{ "mmIA_DEBUG_DATA", REG_MMIO, 0x223b, &IA_DEBUG_DATA[0], sizeof(IA_DEBUG_DATA)/sizeof(IA_DEBUG_DATA[0]), 0, 0 },
	{ "mmVGT_CNTL_STATUS", REG_MMIO, 0x223c, &VGT_CNTL_STATUS[0], sizeof(VGT_CNTL_STATUS)/sizeof(VGT_CNTL_STATUS[0]), 0, 0 },
	{ "mmWD_DEBUG_CNTL", REG_MMIO, 0x223d, &WD_DEBUG_CNTL[0], sizeof(WD_DEBUG_CNTL)/sizeof(WD_DEBUG_CNTL[0]), 0, 0 },
	{ "mmWD_DEBUG_DATA", REG_MMIO, 0x223e, &WD_DEBUG_DATA[0], sizeof(WD_DEBUG_DATA)/sizeof(WD_DEBUG_DATA[0]), 0, 0 },
	{ "mmWD_CNTL_STATUS", REG_MMIO, 0x223f, &WD_CNTL_STATUS[0], sizeof(WD_CNTL_STATUS)/sizeof(WD_CNTL_STATUS[0]), 0, 0 },
	{ "mmCC_GC_PRIM_CONFIG", REG_MMIO, 0x2240, &CC_GC_PRIM_CONFIG[0], sizeof(CC_GC_PRIM_CONFIG)/sizeof(CC_GC_PRIM_CONFIG[0]), 0, 0 },
	{ "mmGC_USER_PRIM_CONFIG", REG_MMIO, 0x2241, &GC_USER_PRIM_CONFIG[0], sizeof(GC_USER_PRIM_CONFIG)/sizeof(GC_USER_PRIM_CONFIG[0]), 0, 0 },
	{ "mmIA_VMID_OVERRIDE", REG_MMIO, 0x2260, &IA_VMID_OVERRIDE[0], sizeof(IA_VMID_OVERRIDE)/sizeof(IA_VMID_OVERRIDE[0]), 0, 0 },
	{ "mmVGT_SYS_CONFIG", REG_MMIO, 0x2263, &VGT_SYS_CONFIG[0], sizeof(VGT_SYS_CONFIG)/sizeof(VGT_SYS_CONFIG[0]), 0, 0 },
	{ "mmVGT_VS_MAX_WAVE_ID", REG_MMIO, 0x2268, &VGT_VS_MAX_WAVE_ID[0], sizeof(VGT_VS_MAX_WAVE_ID)/sizeof(VGT_VS_MAX_WAVE_ID[0]), 0, 0 },
	{ "mmGFX_PIPE_CONTROL", REG_MMIO, 0x226d, &GFX_PIPE_CONTROL[0], sizeof(GFX_PIPE_CONTROL)/sizeof(GFX_PIPE_CONTROL[0]), 0, 0 },
	{ "mmCC_GC_SHADER_ARRAY_CONFIG", REG_MMIO, 0x226f, &CC_GC_SHADER_ARRAY_CONFIG[0], sizeof(CC_GC_SHADER_ARRAY_CONFIG)/sizeof(CC_GC_SHADER_ARRAY_CONFIG[0]), 0, 0 },
	{ "mmGC_USER_SHADER_ARRAY_CONFIG", REG_MMIO, 0x2270, &GC_USER_SHADER_ARRAY_CONFIG[0], sizeof(GC_USER_SHADER_ARRAY_CONFIG)/sizeof(GC_USER_SHADER_ARRAY_CONFIG[0]), 0, 0 },
	{ "mmVGT_DMA_PRIMITIVE_TYPE", REG_MMIO, 0x2271, &VGT_DMA_PRIMITIVE_TYPE[0], sizeof(VGT_DMA_PRIMITIVE_TYPE)/sizeof(VGT_DMA_PRIMITIVE_TYPE[0]), 0, 0 },
	{ "mmVGT_DMA_CONTROL", REG_MMIO, 0x2272, &VGT_DMA_CONTROL[0], sizeof(VGT_DMA_CONTROL)/sizeof(VGT_DMA_CONTROL[0]), 0, 0 },
	{ "mmVGT_DMA_LS_HS_CONFIG", REG_MMIO, 0x2273, &VGT_DMA_LS_HS_CONFIG[0], sizeof(VGT_DMA_LS_HS_CONFIG)/sizeof(VGT_DMA_LS_HS_CONFIG[0]), 0, 0 },
	{ "mmPA_SU_DEBUG_CNTL", REG_MMIO, 0x2280, &PA_SU_DEBUG_CNTL[0], sizeof(PA_SU_DEBUG_CNTL)/sizeof(PA_SU_DEBUG_CNTL[0]), 0, 0 },
	{ "mmPA_SU_DEBUG_DATA", REG_MMIO, 0x2281, &PA_SU_DEBUG_DATA[0], sizeof(PA_SU_DEBUG_DATA)/sizeof(PA_SU_DEBUG_DATA[0]), 0, 0 },
	{ "mmPA_CL_CNTL_STATUS", REG_MMIO, 0x2284, &PA_CL_CNTL_STATUS[0], sizeof(PA_CL_CNTL_STATUS)/sizeof(PA_CL_CNTL_STATUS[0]), 0, 0 },
	{ "mmPA_CL_ENHANCE", REG_MMIO, 0x2285, &PA_CL_ENHANCE[0], sizeof(PA_CL_ENHANCE)/sizeof(PA_CL_ENHANCE[0]), 0, 0 },
	{ "mmPA_CL_RESET_DEBUG", REG_MMIO, 0x2286, &PA_CL_RESET_DEBUG[0], sizeof(PA_CL_RESET_DEBUG)/sizeof(PA_CL_RESET_DEBUG[0]), 0, 0 },
	{ "mmPA_SU_CNTL_STATUS", REG_MMIO, 0x2294, &PA_SU_CNTL_STATUS[0], sizeof(PA_SU_CNTL_STATUS)/sizeof(PA_SU_CNTL_STATUS[0]), 0, 0 },
	{ "mmPA_SC_FIFO_DEPTH_CNTL", REG_MMIO, 0x2295, &PA_SC_FIFO_DEPTH_CNTL[0], sizeof(PA_SC_FIFO_DEPTH_CNTL)/sizeof(PA_SC_FIFO_DEPTH_CNTL[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK", REG_MMIO, 0x22c0, &PA_SC_P3D_TRAP_SCREEN_HV_LOCK[0], sizeof(PA_SC_P3D_TRAP_SCREEN_HV_LOCK)/sizeof(PA_SC_P3D_TRAP_SCREEN_HV_LOCK[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK", REG_MMIO, 0x22c1, &PA_SC_HP3D_TRAP_SCREEN_HV_LOCK[0], sizeof(PA_SC_HP3D_TRAP_SCREEN_HV_LOCK)/sizeof(PA_SC_HP3D_TRAP_SCREEN_HV_LOCK[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_HV_LOCK", REG_MMIO, 0x22c2, &PA_SC_TRAP_SCREEN_HV_LOCK[0], sizeof(PA_SC_TRAP_SCREEN_HV_LOCK)/sizeof(PA_SC_TRAP_SCREEN_HV_LOCK[0]), 0, 0 },
	{ "mmPA_SC_FORCE_EOV_MAX_CNTS", REG_MMIO, 0x22c9, &PA_SC_FORCE_EOV_MAX_CNTS[0], sizeof(PA_SC_FORCE_EOV_MAX_CNTS)/sizeof(PA_SC_FORCE_EOV_MAX_CNTS[0]), 0, 0 },
	{ "mmPA_SC_FIFO_SIZE", REG_MMIO, 0x22f3, &PA_SC_FIFO_SIZE[0], sizeof(PA_SC_FIFO_SIZE)/sizeof(PA_SC_FIFO_SIZE[0]), 0, 0 },
	{ "mmPA_SC_IF_FIFO_SIZE", REG_MMIO, 0x22f5, &PA_SC_IF_FIFO_SIZE[0], sizeof(PA_SC_IF_FIFO_SIZE)/sizeof(PA_SC_IF_FIFO_SIZE[0]), 0, 0 },
	{ "mmPA_SC_DEBUG_CNTL", REG_MMIO, 0x22f6, &PA_SC_DEBUG_CNTL[0], sizeof(PA_SC_DEBUG_CNTL)/sizeof(PA_SC_DEBUG_CNTL[0]), 0, 0 },
	{ "mmPA_SC_DEBUG_DATA", REG_MMIO, 0x22f7, &PA_SC_DEBUG_DATA[0], sizeof(PA_SC_DEBUG_DATA)/sizeof(PA_SC_DEBUG_DATA[0]), 0, 0 },
	{ "mmPA_SC_ENHANCE", REG_MMIO, 0x22fc, &PA_SC_ENHANCE[0], sizeof(PA_SC_ENHANCE)/sizeof(PA_SC_ENHANCE[0]), 0, 0 },
	{ "mmSQ_CONFIG", REG_MMIO, 0x2300, &SQ_CONFIG[0], sizeof(SQ_CONFIG)/sizeof(SQ_CONFIG[0]), 0, 0 },
	{ "mmSQC_CONFIG", REG_MMIO, 0x2301, &SQC_CONFIG[0], sizeof(SQC_CONFIG)/sizeof(SQC_CONFIG[0]), 0, 0 },
	{ "mmSQ_RANDOM_WAVE_PRI", REG_MMIO, 0x2303, &SQ_RANDOM_WAVE_PRI[0], sizeof(SQ_RANDOM_WAVE_PRI)/sizeof(SQ_RANDOM_WAVE_PRI[0]), 0, 0 },
	{ "mmSQ_REG_CREDITS", REG_MMIO, 0x2304, &SQ_REG_CREDITS[0], sizeof(SQ_REG_CREDITS)/sizeof(SQ_REG_CREDITS[0]), 0, 0 },
	{ "mmSQ_FIFO_SIZES", REG_MMIO, 0x2305, &SQ_FIFO_SIZES[0], sizeof(SQ_FIFO_SIZES)/sizeof(SQ_FIFO_SIZES[0]), 0, 0 },
	{ "mmCC_SQC_BANK_DISABLE", REG_MMIO, 0x2307, &CC_SQC_BANK_DISABLE[0], sizeof(CC_SQC_BANK_DISABLE)/sizeof(CC_SQC_BANK_DISABLE[0]), 0, 0 },
	{ "mmUSER_SQC_BANK_DISABLE", REG_MMIO, 0x2308, &USER_SQC_BANK_DISABLE[0], sizeof(USER_SQC_BANK_DISABLE)/sizeof(USER_SQC_BANK_DISABLE[0]), 0, 0 },
	{ "mmSQ_DEBUG_STS_GLOBAL", REG_MMIO, 0x2309, &SQ_DEBUG_STS_GLOBAL[0], sizeof(SQ_DEBUG_STS_GLOBAL)/sizeof(SQ_DEBUG_STS_GLOBAL[0]), 0, 0 },
	{ "mmSH_MEM_BASES", REG_MMIO, 0x230a, &SH_MEM_BASES[0], sizeof(SH_MEM_BASES)/sizeof(SH_MEM_BASES[0]), 0, 0 },
	{ "mmSH_MEM_APE1_BASE", REG_MMIO, 0x230b, &SH_MEM_APE1_BASE[0], sizeof(SH_MEM_APE1_BASE)/sizeof(SH_MEM_APE1_BASE[0]), 0, 0 },
	{ "mmSH_MEM_APE1_LIMIT", REG_MMIO, 0x230c, &SH_MEM_APE1_LIMIT[0], sizeof(SH_MEM_APE1_LIMIT)/sizeof(SH_MEM_APE1_LIMIT[0]), 0, 0 },
	{ "mmSH_MEM_CONFIG", REG_MMIO, 0x230d, &SH_MEM_CONFIG[0], sizeof(SH_MEM_CONFIG)/sizeof(SH_MEM_CONFIG[0]), 0, 0 },
	{ "mmSQC_POLICY", REG_MMIO, 0x230e, &SQC_POLICY[0], sizeof(SQC_POLICY)/sizeof(SQC_POLICY[0]), 0, 0 },
	{ "mmSQC_VOLATILE", REG_MMIO, 0x230f, &SQC_VOLATILE[0], sizeof(SQC_VOLATILE)/sizeof(SQC_VOLATILE[0]), 0, 0 },
	{ "mmSQ_DEBUG_STS_GLOBAL2", REG_MMIO, 0x2310, &SQ_DEBUG_STS_GLOBAL2[0], sizeof(SQ_DEBUG_STS_GLOBAL2)/sizeof(SQ_DEBUG_STS_GLOBAL2[0]), 0, 0 },
	{ "mmSQ_DEBUG_STS_GLOBAL3", REG_MMIO, 0x2311, &SQ_DEBUG_STS_GLOBAL3[0], sizeof(SQ_DEBUG_STS_GLOBAL3)/sizeof(SQ_DEBUG_STS_GLOBAL3[0]), 0, 0 },
	{ "mmSQ_INTERRUPT_AUTO_MASK", REG_MMIO, 0x2314, &SQ_INTERRUPT_AUTO_MASK[0], sizeof(SQ_INTERRUPT_AUTO_MASK)/sizeof(SQ_INTERRUPT_AUTO_MASK[0]), 0, 0 },
	{ "mmSQ_INTERRUPT_MSG_CTRL", REG_MMIO, 0x2315, &SQ_INTERRUPT_MSG_CTRL[0], sizeof(SQ_INTERRUPT_MSG_CTRL)/sizeof(SQ_INTERRUPT_MSG_CTRL[0]), 0, 0 },
	{ "mmSQ_REG_TIMESTAMP", REG_MMIO, 0x2374, &SQ_REG_TIMESTAMP[0], sizeof(SQ_REG_TIMESTAMP)/sizeof(SQ_REG_TIMESTAMP[0]), 0, 0 },
	{ "mmSQ_CMD_TIMESTAMP", REG_MMIO, 0x2375, &SQ_CMD_TIMESTAMP[0], sizeof(SQ_CMD_TIMESTAMP)/sizeof(SQ_CMD_TIMESTAMP[0]), 0, 0 },
	{ "mmSQ_IND_INDEX", REG_MMIO, 0x2378, &SQ_IND_INDEX[0], sizeof(SQ_IND_INDEX)/sizeof(SQ_IND_INDEX[0]), 0, 0 },
	{ "mmSQ_IND_DATA", REG_MMIO, 0x2379, &SQ_IND_DATA[0], sizeof(SQ_IND_DATA)/sizeof(SQ_IND_DATA[0]), 0, 0 },
	{ "mmSQ_IND_CMD", REG_MMIO, 0x237a, NULL, 0, 0, 0 },
	{ "mmSQ_CMD", REG_MMIO, 0x237b, &SQ_CMD[0], sizeof(SQ_CMD)/sizeof(SQ_CMD[0]), 0, 0 },
	{ "mmSQ_TIME_HI", REG_MMIO, 0x237c, &SQ_TIME_HI[0], sizeof(SQ_TIME_HI)/sizeof(SQ_TIME_HI[0]), 0, 0 },
	{ "mmSQ_TIME_LO", REG_MMIO, 0x237d, &SQ_TIME_LO[0], sizeof(SQ_TIME_LO)/sizeof(SQ_TIME_LO[0]), 0, 0 },
	{ "mmSQ_VOP3_0_SDST_ENC", REG_MMIO, 0x237f, &SQ_VOP3_0_SDST_ENC[0], sizeof(SQ_VOP3_0_SDST_ENC)/sizeof(SQ_VOP3_0_SDST_ENC[0]), 0, 0 },
	{ "mmSQ_MTBUF_1", REG_MMIO, 0x237f, &SQ_MTBUF_1[0], sizeof(SQ_MTBUF_1)/sizeof(SQ_MTBUF_1[0]), 0, 0 },
	{ "mmSQ_VOP3_0", REG_MMIO, 0x237f, &SQ_VOP3_0[0], sizeof(SQ_VOP3_0)/sizeof(SQ_VOP3_0[0]), 0, 0 },
	{ "mmSQ_EXP_1", REG_MMIO, 0x237f, &SQ_EXP_1[0], sizeof(SQ_EXP_1)/sizeof(SQ_EXP_1[0]), 0, 0 },
	{ "mmSQ_SOP2", REG_MMIO, 0x237f, &SQ_SOP2[0], sizeof(SQ_SOP2)/sizeof(SQ_SOP2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_BASE", REG_MMIO, 0x2380, &SQ_THREAD_TRACE_BASE[0], sizeof(SQ_THREAD_TRACE_BASE)/sizeof(SQ_THREAD_TRACE_BASE[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_SIZE", REG_MMIO, 0x2381, &SQ_THREAD_TRACE_SIZE[0], sizeof(SQ_THREAD_TRACE_SIZE)/sizeof(SQ_THREAD_TRACE_SIZE[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_MASK", REG_MMIO, 0x2382, &SQ_THREAD_TRACE_MASK[0], sizeof(SQ_THREAD_TRACE_MASK)/sizeof(SQ_THREAD_TRACE_MASK[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_TOKEN_MASK", REG_MMIO, 0x2383, &SQ_THREAD_TRACE_TOKEN_MASK[0], sizeof(SQ_THREAD_TRACE_TOKEN_MASK)/sizeof(SQ_THREAD_TRACE_TOKEN_MASK[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_PERF_MASK", REG_MMIO, 0x2384, &SQ_THREAD_TRACE_PERF_MASK[0], sizeof(SQ_THREAD_TRACE_PERF_MASK)/sizeof(SQ_THREAD_TRACE_PERF_MASK[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_BASE2", REG_MMIO, 0x2385, &SQ_THREAD_TRACE_BASE2[0], sizeof(SQ_THREAD_TRACE_BASE2)/sizeof(SQ_THREAD_TRACE_BASE2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_TOKEN_MASK2", REG_MMIO, 0x2386, &SQ_THREAD_TRACE_TOKEN_MASK2[0], sizeof(SQ_THREAD_TRACE_TOKEN_MASK2)/sizeof(SQ_THREAD_TRACE_TOKEN_MASK2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WPTR", REG_MMIO, 0x238c, &SQ_THREAD_TRACE_WPTR[0], sizeof(SQ_THREAD_TRACE_WPTR)/sizeof(SQ_THREAD_TRACE_WPTR[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_STATUS", REG_MMIO, 0x238d, &SQ_THREAD_TRACE_STATUS[0], sizeof(SQ_THREAD_TRACE_STATUS)/sizeof(SQ_THREAD_TRACE_STATUS[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_MODE", REG_MMIO, 0x238e, &SQ_THREAD_TRACE_MODE[0], sizeof(SQ_THREAD_TRACE_MODE)/sizeof(SQ_THREAD_TRACE_MODE[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_CTRL", REG_MMIO, 0x238f, &SQ_THREAD_TRACE_CTRL[0], sizeof(SQ_THREAD_TRACE_CTRL)/sizeof(SQ_THREAD_TRACE_CTRL[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_CNTR", REG_MMIO, 0x2390, &SQ_THREAD_TRACE_CNTR[0], sizeof(SQ_THREAD_TRACE_CNTR)/sizeof(SQ_THREAD_TRACE_CNTR[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_HIWATER", REG_MMIO, 0x2392, &SQ_THREAD_TRACE_HIWATER[0], sizeof(SQ_THREAD_TRACE_HIWATER)/sizeof(SQ_THREAD_TRACE_HIWATER[0]), 0, 0 },
	{ "mmSQ_LB_CTR_CTRL", REG_MMIO, 0x2398, &SQ_LB_CTR_CTRL[0], sizeof(SQ_LB_CTR_CTRL)/sizeof(SQ_LB_CTR_CTRL[0]), 0, 0 },
	{ "mmSQ_LB_DATA_ALU_CYCLES", REG_MMIO, 0x2399, &SQ_LB_DATA_ALU_CYCLES[0], sizeof(SQ_LB_DATA_ALU_CYCLES)/sizeof(SQ_LB_DATA_ALU_CYCLES[0]), 0, 0 },
	{ "mmSQ_LB_DATA_TEX_CYCLES", REG_MMIO, 0x239a, &SQ_LB_DATA_TEX_CYCLES[0], sizeof(SQ_LB_DATA_TEX_CYCLES)/sizeof(SQ_LB_DATA_TEX_CYCLES[0]), 0, 0 },
	{ "mmSQ_LB_DATA_ALU_STALLS", REG_MMIO, 0x239b, &SQ_LB_DATA_ALU_STALLS[0], sizeof(SQ_LB_DATA_ALU_STALLS)/sizeof(SQ_LB_DATA_ALU_STALLS[0]), 0, 0 },
	{ "mmSQ_LB_DATA_TEX_STALLS", REG_MMIO, 0x239c, &SQ_LB_DATA_TEX_STALLS[0], sizeof(SQ_LB_DATA_TEX_STALLS)/sizeof(SQ_LB_DATA_TEX_STALLS[0]), 0, 0 },
	{ "mmSQC_SECDED_CNT", REG_MMIO, 0x23a0, &SQC_SECDED_CNT[0], sizeof(SQC_SECDED_CNT)/sizeof(SQC_SECDED_CNT[0]), 0, 0 },
	{ "mmSQ_SEC_CNT", REG_MMIO, 0x23a1, &SQ_SEC_CNT[0], sizeof(SQ_SEC_CNT)/sizeof(SQ_SEC_CNT[0]), 0, 0 },
	{ "mmSQ_DED_CNT", REG_MMIO, 0x23a2, &SQ_DED_CNT[0], sizeof(SQ_DED_CNT)/sizeof(SQ_DED_CNT[0]), 0, 0 },
	{ "mmSQ_DED_INFO", REG_MMIO, 0x23a3, &SQ_DED_INFO[0], sizeof(SQ_DED_INFO)/sizeof(SQ_DED_INFO[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2", REG_MMIO, 0x23b0, &SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2[0], sizeof(SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2)/sizeof(SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2", REG_MMIO, 0x23b0, &SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2[0], sizeof(SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2)/sizeof(SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2", REG_MMIO, 0x23b0, &SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2[0], sizeof(SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2)/sizeof(SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2", REG_MMIO, 0x23b0, &SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2[0], sizeof(SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2)/sizeof(SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_PERF_1_OF_2", REG_MMIO, 0x23b0, &SQ_THREAD_TRACE_WORD_PERF_1_OF_2[0], sizeof(SQ_THREAD_TRACE_WORD_PERF_1_OF_2)/sizeof(SQ_THREAD_TRACE_WORD_PERF_1_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_WAVE_START", REG_MMIO, 0x23b0, &SQ_THREAD_TRACE_WORD_WAVE_START[0], sizeof(SQ_THREAD_TRACE_WORD_WAVE_START)/sizeof(SQ_THREAD_TRACE_WORD_WAVE_START[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_EVENT", REG_MMIO, 0x23b0, &SQ_THREAD_TRACE_WORD_EVENT[0], sizeof(SQ_THREAD_TRACE_WORD_EVENT)/sizeof(SQ_THREAD_TRACE_WORD_EVENT[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_INST", REG_MMIO, 0x23b0, &SQ_THREAD_TRACE_WORD_INST[0], sizeof(SQ_THREAD_TRACE_WORD_INST)/sizeof(SQ_THREAD_TRACE_WORD_INST[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_CMN", REG_MMIO, 0x23b0, &SQ_THREAD_TRACE_WORD_CMN[0], sizeof(SQ_THREAD_TRACE_WORD_CMN)/sizeof(SQ_THREAD_TRACE_WORD_CMN[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2", REG_MMIO, 0x23b1, &SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2[0], sizeof(SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2)/sizeof(SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2", REG_MMIO, 0x23b1, &SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2[0], sizeof(SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2)/sizeof(SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2", REG_MMIO, 0x23b1, &SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2[0], sizeof(SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2)/sizeof(SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_PERF_2_OF_2", REG_MMIO, 0x23b1, &SQ_THREAD_TRACE_WORD_PERF_2_OF_2[0], sizeof(SQ_THREAD_TRACE_WORD_PERF_2_OF_2)/sizeof(SQ_THREAD_TRACE_WORD_PERF_2_OF_2[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD0", REG_MMIO, 0x23c0, &SQ_BUF_RSRC_WORD0[0], sizeof(SQ_BUF_RSRC_WORD0)/sizeof(SQ_BUF_RSRC_WORD0[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD1", REG_MMIO, 0x23c1, &SQ_BUF_RSRC_WORD1[0], sizeof(SQ_BUF_RSRC_WORD1)/sizeof(SQ_BUF_RSRC_WORD1[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD2", REG_MMIO, 0x23c2, &SQ_BUF_RSRC_WORD2[0], sizeof(SQ_BUF_RSRC_WORD2)/sizeof(SQ_BUF_RSRC_WORD2[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD3", REG_MMIO, 0x23c3, &SQ_BUF_RSRC_WORD3[0], sizeof(SQ_BUF_RSRC_WORD3)/sizeof(SQ_BUF_RSRC_WORD3[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD0", REG_MMIO, 0x23c4, &SQ_IMG_RSRC_WORD0[0], sizeof(SQ_IMG_RSRC_WORD0)/sizeof(SQ_IMG_RSRC_WORD0[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD1", REG_MMIO, 0x23c5, &SQ_IMG_RSRC_WORD1[0], sizeof(SQ_IMG_RSRC_WORD1)/sizeof(SQ_IMG_RSRC_WORD1[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD2", REG_MMIO, 0x23c6, &SQ_IMG_RSRC_WORD2[0], sizeof(SQ_IMG_RSRC_WORD2)/sizeof(SQ_IMG_RSRC_WORD2[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD3", REG_MMIO, 0x23c7, &SQ_IMG_RSRC_WORD3[0], sizeof(SQ_IMG_RSRC_WORD3)/sizeof(SQ_IMG_RSRC_WORD3[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD4", REG_MMIO, 0x23c8, &SQ_IMG_RSRC_WORD4[0], sizeof(SQ_IMG_RSRC_WORD4)/sizeof(SQ_IMG_RSRC_WORD4[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD5", REG_MMIO, 0x23c9, &SQ_IMG_RSRC_WORD5[0], sizeof(SQ_IMG_RSRC_WORD5)/sizeof(SQ_IMG_RSRC_WORD5[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD6", REG_MMIO, 0x23ca, &SQ_IMG_RSRC_WORD6[0], sizeof(SQ_IMG_RSRC_WORD6)/sizeof(SQ_IMG_RSRC_WORD6[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD7", REG_MMIO, 0x23cb, &SQ_IMG_RSRC_WORD7[0], sizeof(SQ_IMG_RSRC_WORD7)/sizeof(SQ_IMG_RSRC_WORD7[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD0", REG_MMIO, 0x23cc, &SQ_IMG_SAMP_WORD0[0], sizeof(SQ_IMG_SAMP_WORD0)/sizeof(SQ_IMG_SAMP_WORD0[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD1", REG_MMIO, 0x23cd, &SQ_IMG_SAMP_WORD1[0], sizeof(SQ_IMG_SAMP_WORD1)/sizeof(SQ_IMG_SAMP_WORD1[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD2", REG_MMIO, 0x23ce, &SQ_IMG_SAMP_WORD2[0], sizeof(SQ_IMG_SAMP_WORD2)/sizeof(SQ_IMG_SAMP_WORD2[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD3", REG_MMIO, 0x23cf, &SQ_IMG_SAMP_WORD3[0], sizeof(SQ_IMG_SAMP_WORD3)/sizeof(SQ_IMG_SAMP_WORD3[0]), 0, 0 },
	{ "mmSQ_FLAT_SCRATCH_WORD0", REG_MMIO, 0x23d0, &SQ_FLAT_SCRATCH_WORD0[0], sizeof(SQ_FLAT_SCRATCH_WORD0)/sizeof(SQ_FLAT_SCRATCH_WORD0[0]), 0, 0 },
	{ "mmSQ_FLAT_SCRATCH_WORD1", REG_MMIO, 0x23d1, &SQ_FLAT_SCRATCH_WORD1[0], sizeof(SQ_FLAT_SCRATCH_WORD1)/sizeof(SQ_FLAT_SCRATCH_WORD1[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY", REG_MMIO, 0x2414, &SX_DEBUG_BUSY[0], sizeof(SX_DEBUG_BUSY)/sizeof(SX_DEBUG_BUSY[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY_2", REG_MMIO, 0x2415, &SX_DEBUG_BUSY_2[0], sizeof(SX_DEBUG_BUSY_2)/sizeof(SX_DEBUG_BUSY_2[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY_3", REG_MMIO, 0x2416, &SX_DEBUG_BUSY_3[0], sizeof(SX_DEBUG_BUSY_3)/sizeof(SX_DEBUG_BUSY_3[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY_4", REG_MMIO, 0x2417, &SX_DEBUG_BUSY_4[0], sizeof(SX_DEBUG_BUSY_4)/sizeof(SX_DEBUG_BUSY_4[0]), 0, 0 },
	{ "mmSX_DEBUG_1", REG_MMIO, 0x2418, &SX_DEBUG_1[0], sizeof(SX_DEBUG_1)/sizeof(SX_DEBUG_1[0]), 0, 0 },
	{ "mmSPI_PS_MAX_WAVE_ID", REG_MMIO, 0x243a, &SPI_PS_MAX_WAVE_ID[0], sizeof(SPI_PS_MAX_WAVE_ID)/sizeof(SPI_PS_MAX_WAVE_ID[0]), 0, 0 },
	{ "mmSPI_CONFIG_CNTL", REG_MMIO, 0x2440, &SPI_CONFIG_CNTL[0], sizeof(SPI_CONFIG_CNTL)/sizeof(SPI_CONFIG_CNTL[0]), 0, 0 },
	{ "mmSPI_DEBUG_CNTL", REG_MMIO, 0x2441, &SPI_DEBUG_CNTL[0], sizeof(SPI_DEBUG_CNTL)/sizeof(SPI_DEBUG_CNTL[0]), 0, 0 },
	{ "mmSPI_DEBUG_READ", REG_MMIO, 0x2442, &SPI_DEBUG_READ[0], sizeof(SPI_DEBUG_READ)/sizeof(SPI_DEBUG_READ[0]), 0, 0 },
	{ "mmSPI_CONFIG_CNTL_1", REG_MMIO, 0x244f, &SPI_CONFIG_CNTL_1[0], sizeof(SPI_CONFIG_CNTL_1)/sizeof(SPI_CONFIG_CNTL_1[0]), 0, 0 },
	{ "mmSPI_DEBUG_BUSY", REG_MMIO, 0x2450, &SPI_DEBUG_BUSY[0], sizeof(SPI_DEBUG_BUSY)/sizeof(SPI_DEBUG_BUSY[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_CNTL", REG_MMIO, 0x24aa, &SPI_WF_LIFETIME_CNTL[0], sizeof(SPI_WF_LIFETIME_CNTL)/sizeof(SPI_WF_LIFETIME_CNTL[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_0", REG_MMIO, 0x24ab, &SPI_WF_LIFETIME_LIMIT_0[0], sizeof(SPI_WF_LIFETIME_LIMIT_0)/sizeof(SPI_WF_LIFETIME_LIMIT_0[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_1", REG_MMIO, 0x24ac, &SPI_WF_LIFETIME_LIMIT_1[0], sizeof(SPI_WF_LIFETIME_LIMIT_1)/sizeof(SPI_WF_LIFETIME_LIMIT_1[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_2", REG_MMIO, 0x24ad, &SPI_WF_LIFETIME_LIMIT_2[0], sizeof(SPI_WF_LIFETIME_LIMIT_2)/sizeof(SPI_WF_LIFETIME_LIMIT_2[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_3", REG_MMIO, 0x24ae, &SPI_WF_LIFETIME_LIMIT_3[0], sizeof(SPI_WF_LIFETIME_LIMIT_3)/sizeof(SPI_WF_LIFETIME_LIMIT_3[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_4", REG_MMIO, 0x24af, &SPI_WF_LIFETIME_LIMIT_4[0], sizeof(SPI_WF_LIFETIME_LIMIT_4)/sizeof(SPI_WF_LIFETIME_LIMIT_4[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_5", REG_MMIO, 0x24b0, &SPI_WF_LIFETIME_LIMIT_5[0], sizeof(SPI_WF_LIFETIME_LIMIT_5)/sizeof(SPI_WF_LIFETIME_LIMIT_5[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_6", REG_MMIO, 0x24b1, &SPI_WF_LIFETIME_LIMIT_6[0], sizeof(SPI_WF_LIFETIME_LIMIT_6)/sizeof(SPI_WF_LIFETIME_LIMIT_6[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_7", REG_MMIO, 0x24b2, &SPI_WF_LIFETIME_LIMIT_7[0], sizeof(SPI_WF_LIFETIME_LIMIT_7)/sizeof(SPI_WF_LIFETIME_LIMIT_7[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_8", REG_MMIO, 0x24b3, &SPI_WF_LIFETIME_LIMIT_8[0], sizeof(SPI_WF_LIFETIME_LIMIT_8)/sizeof(SPI_WF_LIFETIME_LIMIT_8[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_LIMIT_9", REG_MMIO, 0x24b4, &SPI_WF_LIFETIME_LIMIT_9[0], sizeof(SPI_WF_LIFETIME_LIMIT_9)/sizeof(SPI_WF_LIFETIME_LIMIT_9[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_0", REG_MMIO, 0x24b5, &SPI_WF_LIFETIME_STATUS_0[0], sizeof(SPI_WF_LIFETIME_STATUS_0)/sizeof(SPI_WF_LIFETIME_STATUS_0[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_1", REG_MMIO, 0x24b6, &SPI_WF_LIFETIME_STATUS_1[0], sizeof(SPI_WF_LIFETIME_STATUS_1)/sizeof(SPI_WF_LIFETIME_STATUS_1[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_2", REG_MMIO, 0x24b7, &SPI_WF_LIFETIME_STATUS_2[0], sizeof(SPI_WF_LIFETIME_STATUS_2)/sizeof(SPI_WF_LIFETIME_STATUS_2[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_3", REG_MMIO, 0x24b8, &SPI_WF_LIFETIME_STATUS_3[0], sizeof(SPI_WF_LIFETIME_STATUS_3)/sizeof(SPI_WF_LIFETIME_STATUS_3[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_4", REG_MMIO, 0x24b9, &SPI_WF_LIFETIME_STATUS_4[0], sizeof(SPI_WF_LIFETIME_STATUS_4)/sizeof(SPI_WF_LIFETIME_STATUS_4[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_5", REG_MMIO, 0x24ba, &SPI_WF_LIFETIME_STATUS_5[0], sizeof(SPI_WF_LIFETIME_STATUS_5)/sizeof(SPI_WF_LIFETIME_STATUS_5[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_6", REG_MMIO, 0x24bb, &SPI_WF_LIFETIME_STATUS_6[0], sizeof(SPI_WF_LIFETIME_STATUS_6)/sizeof(SPI_WF_LIFETIME_STATUS_6[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_7", REG_MMIO, 0x24bc, &SPI_WF_LIFETIME_STATUS_7[0], sizeof(SPI_WF_LIFETIME_STATUS_7)/sizeof(SPI_WF_LIFETIME_STATUS_7[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_8", REG_MMIO, 0x24bd, &SPI_WF_LIFETIME_STATUS_8[0], sizeof(SPI_WF_LIFETIME_STATUS_8)/sizeof(SPI_WF_LIFETIME_STATUS_8[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_9", REG_MMIO, 0x24be, &SPI_WF_LIFETIME_STATUS_9[0], sizeof(SPI_WF_LIFETIME_STATUS_9)/sizeof(SPI_WF_LIFETIME_STATUS_9[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_10", REG_MMIO, 0x24bf, &SPI_WF_LIFETIME_STATUS_10[0], sizeof(SPI_WF_LIFETIME_STATUS_10)/sizeof(SPI_WF_LIFETIME_STATUS_10[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_11", REG_MMIO, 0x24c0, &SPI_WF_LIFETIME_STATUS_11[0], sizeof(SPI_WF_LIFETIME_STATUS_11)/sizeof(SPI_WF_LIFETIME_STATUS_11[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_12", REG_MMIO, 0x24c1, &SPI_WF_LIFETIME_STATUS_12[0], sizeof(SPI_WF_LIFETIME_STATUS_12)/sizeof(SPI_WF_LIFETIME_STATUS_12[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_13", REG_MMIO, 0x24c2, &SPI_WF_LIFETIME_STATUS_13[0], sizeof(SPI_WF_LIFETIME_STATUS_13)/sizeof(SPI_WF_LIFETIME_STATUS_13[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_14", REG_MMIO, 0x24c3, &SPI_WF_LIFETIME_STATUS_14[0], sizeof(SPI_WF_LIFETIME_STATUS_14)/sizeof(SPI_WF_LIFETIME_STATUS_14[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_15", REG_MMIO, 0x24c4, &SPI_WF_LIFETIME_STATUS_15[0], sizeof(SPI_WF_LIFETIME_STATUS_15)/sizeof(SPI_WF_LIFETIME_STATUS_15[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_16", REG_MMIO, 0x24c5, &SPI_WF_LIFETIME_STATUS_16[0], sizeof(SPI_WF_LIFETIME_STATUS_16)/sizeof(SPI_WF_LIFETIME_STATUS_16[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_17", REG_MMIO, 0x24c6, &SPI_WF_LIFETIME_STATUS_17[0], sizeof(SPI_WF_LIFETIME_STATUS_17)/sizeof(SPI_WF_LIFETIME_STATUS_17[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_18", REG_MMIO, 0x24c7, &SPI_WF_LIFETIME_STATUS_18[0], sizeof(SPI_WF_LIFETIME_STATUS_18)/sizeof(SPI_WF_LIFETIME_STATUS_18[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_19", REG_MMIO, 0x24c8, &SPI_WF_LIFETIME_STATUS_19[0], sizeof(SPI_WF_LIFETIME_STATUS_19)/sizeof(SPI_WF_LIFETIME_STATUS_19[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_STATUS_20", REG_MMIO, 0x24c9, &SPI_WF_LIFETIME_STATUS_20[0], sizeof(SPI_WF_LIFETIME_STATUS_20)/sizeof(SPI_WF_LIFETIME_STATUS_20[0]), 0, 0 },
	{ "mmSPI_WF_LIFETIME_DEBUG", REG_MMIO, 0x24ca, &SPI_WF_LIFETIME_DEBUG[0], sizeof(SPI_WF_LIFETIME_DEBUG)/sizeof(SPI_WF_LIFETIME_DEBUG[0]), 0, 0 },
	{ "mmSPI_SLAVE_DEBUG_BUSY", REG_MMIO, 0x24d3, &SPI_SLAVE_DEBUG_BUSY[0], sizeof(SPI_SLAVE_DEBUG_BUSY)/sizeof(SPI_SLAVE_DEBUG_BUSY[0]), 0, 0 },
	{ "mmSPI_LB_CTR_CTRL", REG_MMIO, 0x24d4, &SPI_LB_CTR_CTRL[0], sizeof(SPI_LB_CTR_CTRL)/sizeof(SPI_LB_CTR_CTRL[0]), 0, 0 },
	{ "mmSPI_LB_CU_MASK", REG_MMIO, 0x24d5, &SPI_LB_CU_MASK[0], sizeof(SPI_LB_CU_MASK)/sizeof(SPI_LB_CU_MASK[0]), 0, 0 },
	{ "mmSPI_LB_DATA_REG", REG_MMIO, 0x24d6, &SPI_LB_DATA_REG[0], sizeof(SPI_LB_DATA_REG)/sizeof(SPI_LB_DATA_REG[0]), 0, 0 },
	{ "mmSPI_PG_ENABLE_STATIC_CU_MASK", REG_MMIO, 0x24d7, &SPI_PG_ENABLE_STATIC_CU_MASK[0], sizeof(SPI_PG_ENABLE_STATIC_CU_MASK)/sizeof(SPI_PG_ENABLE_STATIC_CU_MASK[0]), 0, 0 },
	{ "mmSPI_GDS_CREDITS", REG_MMIO, 0x24d8, &SPI_GDS_CREDITS[0], sizeof(SPI_GDS_CREDITS)/sizeof(SPI_GDS_CREDITS[0]), 0, 0 },
	{ "mmSPI_SX_EXPORT_BUFFER_SIZES", REG_MMIO, 0x24d9, &SPI_SX_EXPORT_BUFFER_SIZES[0], sizeof(SPI_SX_EXPORT_BUFFER_SIZES)/sizeof(SPI_SX_EXPORT_BUFFER_SIZES[0]), 0, 0 },
	{ "mmSPI_SX_SCOREBOARD_BUFFER_SIZES", REG_MMIO, 0x24da, &SPI_SX_SCOREBOARD_BUFFER_SIZES[0], sizeof(SPI_SX_SCOREBOARD_BUFFER_SIZES)/sizeof(SPI_SX_SCOREBOARD_BUFFER_SIZES[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_STATUS", REG_MMIO, 0x24db, &SPI_CSQ_WF_ACTIVE_STATUS[0], sizeof(SPI_CSQ_WF_ACTIVE_STATUS)/sizeof(SPI_CSQ_WF_ACTIVE_STATUS[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_0", REG_MMIO, 0x24dc, &SPI_CSQ_WF_ACTIVE_COUNT_0[0], sizeof(SPI_CSQ_WF_ACTIVE_COUNT_0)/sizeof(SPI_CSQ_WF_ACTIVE_COUNT_0[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_1", REG_MMIO, 0x24dd, &SPI_CSQ_WF_ACTIVE_COUNT_1[0], sizeof(SPI_CSQ_WF_ACTIVE_COUNT_1)/sizeof(SPI_CSQ_WF_ACTIVE_COUNT_1[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_2", REG_MMIO, 0x24de, &SPI_CSQ_WF_ACTIVE_COUNT_2[0], sizeof(SPI_CSQ_WF_ACTIVE_COUNT_2)/sizeof(SPI_CSQ_WF_ACTIVE_COUNT_2[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_3", REG_MMIO, 0x24df, &SPI_CSQ_WF_ACTIVE_COUNT_3[0], sizeof(SPI_CSQ_WF_ACTIVE_COUNT_3)/sizeof(SPI_CSQ_WF_ACTIVE_COUNT_3[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_4", REG_MMIO, 0x24e0, &SPI_CSQ_WF_ACTIVE_COUNT_4[0], sizeof(SPI_CSQ_WF_ACTIVE_COUNT_4)/sizeof(SPI_CSQ_WF_ACTIVE_COUNT_4[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_5", REG_MMIO, 0x24e1, &SPI_CSQ_WF_ACTIVE_COUNT_5[0], sizeof(SPI_CSQ_WF_ACTIVE_COUNT_5)/sizeof(SPI_CSQ_WF_ACTIVE_COUNT_5[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_6", REG_MMIO, 0x24e2, &SPI_CSQ_WF_ACTIVE_COUNT_6[0], sizeof(SPI_CSQ_WF_ACTIVE_COUNT_6)/sizeof(SPI_CSQ_WF_ACTIVE_COUNT_6[0]), 0, 0 },
	{ "mmSPI_CSQ_WF_ACTIVE_COUNT_7", REG_MMIO, 0x24e3, &SPI_CSQ_WF_ACTIVE_COUNT_7[0], sizeof(SPI_CSQ_WF_ACTIVE_COUNT_7)/sizeof(SPI_CSQ_WF_ACTIVE_COUNT_7[0]), 0, 0 },
	{ "mmBCI_DEBUG_READ", REG_MMIO, 0x24eb, &BCI_DEBUG_READ[0], sizeof(BCI_DEBUG_READ)/sizeof(BCI_DEBUG_READ[0]), 0, 0 },
	{ "mmSPI_P0_TRAP_SCREEN_PSBA_LO", REG_MMIO, 0x24ec, &SPI_P0_TRAP_SCREEN_PSBA_LO[0], sizeof(SPI_P0_TRAP_SCREEN_PSBA_LO)/sizeof(SPI_P0_TRAP_SCREEN_PSBA_LO[0]), 0, 0 },
	{ "mmSPI_P0_TRAP_SCREEN_PSBA_HI", REG_MMIO, 0x24ed, &SPI_P0_TRAP_SCREEN_PSBA_HI[0], sizeof(SPI_P0_TRAP_SCREEN_PSBA_HI)/sizeof(SPI_P0_TRAP_SCREEN_PSBA_HI[0]), 0, 0 },
	{ "mmSPI_P0_TRAP_SCREEN_PSMA_LO", REG_MMIO, 0x24ee, &SPI_P0_TRAP_SCREEN_PSMA_LO[0], sizeof(SPI_P0_TRAP_SCREEN_PSMA_LO)/sizeof(SPI_P0_TRAP_SCREEN_PSMA_LO[0]), 0, 0 },
	{ "mmSPI_P0_TRAP_SCREEN_PSMA_HI", REG_MMIO, 0x24ef, &SPI_P0_TRAP_SCREEN_PSMA_HI[0], sizeof(SPI_P0_TRAP_SCREEN_PSMA_HI)/sizeof(SPI_P0_TRAP_SCREEN_PSMA_HI[0]), 0, 0 },
	{ "mmSPI_P0_TRAP_SCREEN_GPR_MIN", REG_MMIO, 0x24f0, &SPI_P0_TRAP_SCREEN_GPR_MIN[0], sizeof(SPI_P0_TRAP_SCREEN_GPR_MIN)/sizeof(SPI_P0_TRAP_SCREEN_GPR_MIN[0]), 0, 0 },
	{ "mmSPI_P1_TRAP_SCREEN_PSBA_LO", REG_MMIO, 0x24f1, &SPI_P1_TRAP_SCREEN_PSBA_LO[0], sizeof(SPI_P1_TRAP_SCREEN_PSBA_LO)/sizeof(SPI_P1_TRAP_SCREEN_PSBA_LO[0]), 0, 0 },
	{ "mmSPI_P1_TRAP_SCREEN_PSBA_HI", REG_MMIO, 0x24f2, &SPI_P1_TRAP_SCREEN_PSBA_HI[0], sizeof(SPI_P1_TRAP_SCREEN_PSBA_HI)/sizeof(SPI_P1_TRAP_SCREEN_PSBA_HI[0]), 0, 0 },
	{ "mmSPI_P1_TRAP_SCREEN_PSMA_LO", REG_MMIO, 0x24f3, &SPI_P1_TRAP_SCREEN_PSMA_LO[0], sizeof(SPI_P1_TRAP_SCREEN_PSMA_LO)/sizeof(SPI_P1_TRAP_SCREEN_PSMA_LO[0]), 0, 0 },
	{ "mmSPI_P1_TRAP_SCREEN_PSMA_HI", REG_MMIO, 0x24f4, &SPI_P1_TRAP_SCREEN_PSMA_HI[0], sizeof(SPI_P1_TRAP_SCREEN_PSMA_HI)/sizeof(SPI_P1_TRAP_SCREEN_PSMA_HI[0]), 0, 0 },
	{ "mmSPI_P1_TRAP_SCREEN_GPR_MIN", REG_MMIO, 0x24f5, &SPI_P1_TRAP_SCREEN_GPR_MIN[0], sizeof(SPI_P1_TRAP_SCREEN_GPR_MIN)/sizeof(SPI_P1_TRAP_SCREEN_GPR_MIN[0]), 0, 0 },
	{ "mmTD_CNTL", REG_MMIO, 0x2525, &TD_CNTL[0], sizeof(TD_CNTL)/sizeof(TD_CNTL[0]), 0, 0 },
	{ "mmTD_STATUS", REG_MMIO, 0x2526, &TD_STATUS[0], sizeof(TD_STATUS)/sizeof(TD_STATUS[0]), 0, 0 },
	{ "mmTD_DEBUG_INDEX", REG_MMIO, 0x2528, &TD_DEBUG_INDEX[0], sizeof(TD_DEBUG_INDEX)/sizeof(TD_DEBUG_INDEX[0]), 0, 0 },
	{ "mmTD_DEBUG_DATA", REG_MMIO, 0x2529, &TD_DEBUG_DATA[0], sizeof(TD_DEBUG_DATA)/sizeof(TD_DEBUG_DATA[0]), 0, 0 },
	{ "mmTD_SCRATCH", REG_MMIO, 0x2533, &TD_SCRATCH[0], sizeof(TD_SCRATCH)/sizeof(TD_SCRATCH[0]), 0, 0 },
	{ "mmTA_CNTL", REG_MMIO, 0x2541, &TA_CNTL[0], sizeof(TA_CNTL)/sizeof(TA_CNTL[0]), 0, 0 },
	{ "mmTA_CNTL_AUX", REG_MMIO, 0x2542, &TA_CNTL_AUX[0], sizeof(TA_CNTL_AUX)/sizeof(TA_CNTL_AUX[0]), 0, 0 },
	{ "mmTA_RESERVED_010C", REG_MMIO, 0x2543, &TA_RESERVED_010C[0], sizeof(TA_RESERVED_010C)/sizeof(TA_RESERVED_010C[0]), 0, 0 },
	{ "mmTA_STATUS", REG_MMIO, 0x2548, &TA_STATUS[0], sizeof(TA_STATUS)/sizeof(TA_STATUS[0]), 0, 0 },
	{ "mmTA_DEBUG_INDEX", REG_MMIO, 0x254c, &TA_DEBUG_INDEX[0], sizeof(TA_DEBUG_INDEX)/sizeof(TA_DEBUG_INDEX[0]), 0, 0 },
	{ "mmTA_DEBUG_DATA", REG_MMIO, 0x254d, &TA_DEBUG_DATA[0], sizeof(TA_DEBUG_DATA)/sizeof(TA_DEBUG_DATA[0]), 0, 0 },
	{ "mmTA_SCRATCH", REG_MMIO, 0x2564, &TA_SCRATCH[0], sizeof(TA_SCRATCH)/sizeof(TA_SCRATCH[0]), 0, 0 },
	{ "mmSH_HIDDEN_PRIVATE_BASE_VMID", REG_MMIO, 0x2580, &SH_HIDDEN_PRIVATE_BASE_VMID[0], sizeof(SH_HIDDEN_PRIVATE_BASE_VMID)/sizeof(SH_HIDDEN_PRIVATE_BASE_VMID[0]), 0, 0 },
	{ "mmSH_STATIC_MEM_CONFIG", REG_MMIO, 0x2581, &SH_STATIC_MEM_CONFIG[0], sizeof(SH_STATIC_MEM_CONFIG)/sizeof(SH_STATIC_MEM_CONFIG[0]), 0, 0 },
	{ "mmGDS_CONFIG", REG_MMIO, 0x25c0, &GDS_CONFIG[0], sizeof(GDS_CONFIG)/sizeof(GDS_CONFIG[0]), 0, 0 },
	{ "mmGDS_CNTL_STATUS", REG_MMIO, 0x25c1, &GDS_CNTL_STATUS[0], sizeof(GDS_CNTL_STATUS)/sizeof(GDS_CNTL_STATUS[0]), 0, 0 },
	{ "mmGDS_ENHANCE", REG_MMIO, 0x25c2, &GDS_ENHANCE[0], sizeof(GDS_ENHANCE)/sizeof(GDS_ENHANCE[0]), 0, 0 },
	{ "mmGDS_PROTECTION_FAULT", REG_MMIO, 0x25c3, &GDS_PROTECTION_FAULT[0], sizeof(GDS_PROTECTION_FAULT)/sizeof(GDS_PROTECTION_FAULT[0]), 0, 0 },
	{ "mmGDS_VM_PROTECTION_FAULT", REG_MMIO, 0x25c4, &GDS_VM_PROTECTION_FAULT[0], sizeof(GDS_VM_PROTECTION_FAULT)/sizeof(GDS_VM_PROTECTION_FAULT[0]), 0, 0 },
	{ "mmGDS_SECDED_CNT", REG_MMIO, 0x25c5, &GDS_SECDED_CNT[0], sizeof(GDS_SECDED_CNT)/sizeof(GDS_SECDED_CNT[0]), 0, 0 },
	{ "mmGDS_GRBM_SECDED_CNT", REG_MMIO, 0x25c6, &GDS_GRBM_SECDED_CNT[0], sizeof(GDS_GRBM_SECDED_CNT)/sizeof(GDS_GRBM_SECDED_CNT[0]), 0, 0 },
	{ "mmGDS_OA_DED", REG_MMIO, 0x25c7, &GDS_OA_DED[0], sizeof(GDS_OA_DED)/sizeof(GDS_OA_DED[0]), 0, 0 },
	{ "mmGDS_DEBUG_CNTL", REG_MMIO, 0x25c8, &GDS_DEBUG_CNTL[0], sizeof(GDS_DEBUG_CNTL)/sizeof(GDS_DEBUG_CNTL[0]), 0, 0 },
	{ "mmGDS_DEBUG_DATA", REG_MMIO, 0x25c9, &GDS_DEBUG_DATA[0], sizeof(GDS_DEBUG_DATA)/sizeof(GDS_DEBUG_DATA[0]), 0, 0 },
	{ "mmDB_DEBUG", REG_MMIO, 0x260c, &DB_DEBUG[0], sizeof(DB_DEBUG)/sizeof(DB_DEBUG[0]), 0, 0 },
	{ "mmDB_DEBUG2", REG_MMIO, 0x260d, &DB_DEBUG2[0], sizeof(DB_DEBUG2)/sizeof(DB_DEBUG2[0]), 0, 0 },
	{ "mmDB_DEBUG3", REG_MMIO, 0x260e, &DB_DEBUG3[0], sizeof(DB_DEBUG3)/sizeof(DB_DEBUG3[0]), 0, 0 },
	{ "mmDB_DEBUG4", REG_MMIO, 0x260f, &DB_DEBUG4[0], sizeof(DB_DEBUG4)/sizeof(DB_DEBUG4[0]), 0, 0 },
	{ "mmDB_CREDIT_LIMIT", REG_MMIO, 0x2614, &DB_CREDIT_LIMIT[0], sizeof(DB_CREDIT_LIMIT)/sizeof(DB_CREDIT_LIMIT[0]), 0, 0 },
	{ "mmDB_WATERMARKS", REG_MMIO, 0x2615, &DB_WATERMARKS[0], sizeof(DB_WATERMARKS)/sizeof(DB_WATERMARKS[0]), 0, 0 },
	{ "mmDB_SUBTILE_CONTROL", REG_MMIO, 0x2616, &DB_SUBTILE_CONTROL[0], sizeof(DB_SUBTILE_CONTROL)/sizeof(DB_SUBTILE_CONTROL[0]), 0, 0 },
	{ "mmDB_FREE_CACHELINES", REG_MMIO, 0x2617, &DB_FREE_CACHELINES[0], sizeof(DB_FREE_CACHELINES)/sizeof(DB_FREE_CACHELINES[0]), 0, 0 },
	{ "mmDB_FIFO_DEPTH1", REG_MMIO, 0x2618, &DB_FIFO_DEPTH1[0], sizeof(DB_FIFO_DEPTH1)/sizeof(DB_FIFO_DEPTH1[0]), 0, 0 },
	{ "mmDB_FIFO_DEPTH2", REG_MMIO, 0x2619, &DB_FIFO_DEPTH2[0], sizeof(DB_FIFO_DEPTH2)/sizeof(DB_FIFO_DEPTH2[0]), 0, 0 },
	{ "mmDB_RING_CONTROL", REG_MMIO, 0x261b, &DB_RING_CONTROL[0], sizeof(DB_RING_CONTROL)/sizeof(DB_RING_CONTROL[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_0", REG_MMIO, 0x2620, &DB_READ_DEBUG_0[0], sizeof(DB_READ_DEBUG_0)/sizeof(DB_READ_DEBUG_0[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_1", REG_MMIO, 0x2621, &DB_READ_DEBUG_1[0], sizeof(DB_READ_DEBUG_1)/sizeof(DB_READ_DEBUG_1[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_2", REG_MMIO, 0x2622, &DB_READ_DEBUG_2[0], sizeof(DB_READ_DEBUG_2)/sizeof(DB_READ_DEBUG_2[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_3", REG_MMIO, 0x2623, &DB_READ_DEBUG_3[0], sizeof(DB_READ_DEBUG_3)/sizeof(DB_READ_DEBUG_3[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_4", REG_MMIO, 0x2624, &DB_READ_DEBUG_4[0], sizeof(DB_READ_DEBUG_4)/sizeof(DB_READ_DEBUG_4[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_5", REG_MMIO, 0x2625, &DB_READ_DEBUG_5[0], sizeof(DB_READ_DEBUG_5)/sizeof(DB_READ_DEBUG_5[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_6", REG_MMIO, 0x2626, &DB_READ_DEBUG_6[0], sizeof(DB_READ_DEBUG_6)/sizeof(DB_READ_DEBUG_6[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_7", REG_MMIO, 0x2627, &DB_READ_DEBUG_7[0], sizeof(DB_READ_DEBUG_7)/sizeof(DB_READ_DEBUG_7[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_8", REG_MMIO, 0x2628, &DB_READ_DEBUG_8[0], sizeof(DB_READ_DEBUG_8)/sizeof(DB_READ_DEBUG_8[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_9", REG_MMIO, 0x2629, &DB_READ_DEBUG_9[0], sizeof(DB_READ_DEBUG_9)/sizeof(DB_READ_DEBUG_9[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_A", REG_MMIO, 0x262a, &DB_READ_DEBUG_A[0], sizeof(DB_READ_DEBUG_A)/sizeof(DB_READ_DEBUG_A[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_B", REG_MMIO, 0x262b, &DB_READ_DEBUG_B[0], sizeof(DB_READ_DEBUG_B)/sizeof(DB_READ_DEBUG_B[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_C", REG_MMIO, 0x262c, &DB_READ_DEBUG_C[0], sizeof(DB_READ_DEBUG_C)/sizeof(DB_READ_DEBUG_C[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_D", REG_MMIO, 0x262d, &DB_READ_DEBUG_D[0], sizeof(DB_READ_DEBUG_D)/sizeof(DB_READ_DEBUG_D[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_E", REG_MMIO, 0x262e, &DB_READ_DEBUG_E[0], sizeof(DB_READ_DEBUG_E)/sizeof(DB_READ_DEBUG_E[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_F", REG_MMIO, 0x262f, &DB_READ_DEBUG_F[0], sizeof(DB_READ_DEBUG_F)/sizeof(DB_READ_DEBUG_F[0]), 0, 0 },
	{ "mmCC_RB_REDUNDANCY", REG_MMIO, 0x263c, &CC_RB_REDUNDANCY[0], sizeof(CC_RB_REDUNDANCY)/sizeof(CC_RB_REDUNDANCY[0]), 0, 0 },
	{ "mmCC_RB_BACKEND_DISABLE", REG_MMIO, 0x263d, &CC_RB_BACKEND_DISABLE[0], sizeof(CC_RB_BACKEND_DISABLE)/sizeof(CC_RB_BACKEND_DISABLE[0]), 0, 0 },
	{ "mmGB_ADDR_CONFIG", REG_MMIO, 0x263e, &GB_ADDR_CONFIG[0], sizeof(GB_ADDR_CONFIG)/sizeof(GB_ADDR_CONFIG[0]), 0, 0 },
	{ "mmGB_BACKEND_MAP", REG_MMIO, 0x263f, &GB_BACKEND_MAP[0], sizeof(GB_BACKEND_MAP)/sizeof(GB_BACKEND_MAP[0]), 0, 0 },
	{ "mmGB_GPU_ID", REG_MMIO, 0x2640, &GB_GPU_ID[0], sizeof(GB_GPU_ID)/sizeof(GB_GPU_ID[0]), 0, 0 },
	{ "mmCC_RB_DAISY_CHAIN", REG_MMIO, 0x2641, &CC_RB_DAISY_CHAIN[0], sizeof(CC_RB_DAISY_CHAIN)/sizeof(CC_RB_DAISY_CHAIN[0]), 0, 0 },
	{ "mmGB_TILE_MODE0", REG_MMIO, 0x2644, &GB_TILE_MODE0[0], sizeof(GB_TILE_MODE0)/sizeof(GB_TILE_MODE0[0]), 0, 0 },
	{ "mmGB_TILE_MODE1", REG_MMIO, 0x2645, &GB_TILE_MODE1[0], sizeof(GB_TILE_MODE1)/sizeof(GB_TILE_MODE1[0]), 0, 0 },
	{ "mmGB_TILE_MODE2", REG_MMIO, 0x2646, &GB_TILE_MODE2[0], sizeof(GB_TILE_MODE2)/sizeof(GB_TILE_MODE2[0]), 0, 0 },
	{ "mmGB_TILE_MODE3", REG_MMIO, 0x2647, &GB_TILE_MODE3[0], sizeof(GB_TILE_MODE3)/sizeof(GB_TILE_MODE3[0]), 0, 0 },
	{ "mmGB_TILE_MODE4", REG_MMIO, 0x2648, &GB_TILE_MODE4[0], sizeof(GB_TILE_MODE4)/sizeof(GB_TILE_MODE4[0]), 0, 0 },
	{ "mmGB_TILE_MODE5", REG_MMIO, 0x2649, &GB_TILE_MODE5[0], sizeof(GB_TILE_MODE5)/sizeof(GB_TILE_MODE5[0]), 0, 0 },
	{ "mmGB_TILE_MODE6", REG_MMIO, 0x264a, &GB_TILE_MODE6[0], sizeof(GB_TILE_MODE6)/sizeof(GB_TILE_MODE6[0]), 0, 0 },
	{ "mmGB_TILE_MODE7", REG_MMIO, 0x264b, &GB_TILE_MODE7[0], sizeof(GB_TILE_MODE7)/sizeof(GB_TILE_MODE7[0]), 0, 0 },
	{ "mmGB_TILE_MODE8", REG_MMIO, 0x264c, &GB_TILE_MODE8[0], sizeof(GB_TILE_MODE8)/sizeof(GB_TILE_MODE8[0]), 0, 0 },
	{ "mmGB_TILE_MODE9", REG_MMIO, 0x264d, &GB_TILE_MODE9[0], sizeof(GB_TILE_MODE9)/sizeof(GB_TILE_MODE9[0]), 0, 0 },
	{ "mmGB_TILE_MODE10", REG_MMIO, 0x264e, &GB_TILE_MODE10[0], sizeof(GB_TILE_MODE10)/sizeof(GB_TILE_MODE10[0]), 0, 0 },
	{ "mmGB_TILE_MODE11", REG_MMIO, 0x264f, &GB_TILE_MODE11[0], sizeof(GB_TILE_MODE11)/sizeof(GB_TILE_MODE11[0]), 0, 0 },
	{ "mmGB_TILE_MODE12", REG_MMIO, 0x2650, &GB_TILE_MODE12[0], sizeof(GB_TILE_MODE12)/sizeof(GB_TILE_MODE12[0]), 0, 0 },
	{ "mmGB_TILE_MODE13", REG_MMIO, 0x2651, &GB_TILE_MODE13[0], sizeof(GB_TILE_MODE13)/sizeof(GB_TILE_MODE13[0]), 0, 0 },
	{ "mmGB_TILE_MODE14", REG_MMIO, 0x2652, &GB_TILE_MODE14[0], sizeof(GB_TILE_MODE14)/sizeof(GB_TILE_MODE14[0]), 0, 0 },
	{ "mmGB_TILE_MODE15", REG_MMIO, 0x2653, &GB_TILE_MODE15[0], sizeof(GB_TILE_MODE15)/sizeof(GB_TILE_MODE15[0]), 0, 0 },
	{ "mmGB_TILE_MODE16", REG_MMIO, 0x2654, &GB_TILE_MODE16[0], sizeof(GB_TILE_MODE16)/sizeof(GB_TILE_MODE16[0]), 0, 0 },
	{ "mmGB_TILE_MODE17", REG_MMIO, 0x2655, &GB_TILE_MODE17[0], sizeof(GB_TILE_MODE17)/sizeof(GB_TILE_MODE17[0]), 0, 0 },
	{ "mmGB_TILE_MODE18", REG_MMIO, 0x2656, &GB_TILE_MODE18[0], sizeof(GB_TILE_MODE18)/sizeof(GB_TILE_MODE18[0]), 0, 0 },
	{ "mmGB_TILE_MODE19", REG_MMIO, 0x2657, &GB_TILE_MODE19[0], sizeof(GB_TILE_MODE19)/sizeof(GB_TILE_MODE19[0]), 0, 0 },
	{ "mmGB_TILE_MODE20", REG_MMIO, 0x2658, &GB_TILE_MODE20[0], sizeof(GB_TILE_MODE20)/sizeof(GB_TILE_MODE20[0]), 0, 0 },
	{ "mmGB_TILE_MODE21", REG_MMIO, 0x2659, &GB_TILE_MODE21[0], sizeof(GB_TILE_MODE21)/sizeof(GB_TILE_MODE21[0]), 0, 0 },
	{ "mmGB_TILE_MODE22", REG_MMIO, 0x265a, &GB_TILE_MODE22[0], sizeof(GB_TILE_MODE22)/sizeof(GB_TILE_MODE22[0]), 0, 0 },
	{ "mmGB_TILE_MODE23", REG_MMIO, 0x265b, &GB_TILE_MODE23[0], sizeof(GB_TILE_MODE23)/sizeof(GB_TILE_MODE23[0]), 0, 0 },
	{ "mmGB_TILE_MODE24", REG_MMIO, 0x265c, &GB_TILE_MODE24[0], sizeof(GB_TILE_MODE24)/sizeof(GB_TILE_MODE24[0]), 0, 0 },
	{ "mmGB_TILE_MODE25", REG_MMIO, 0x265d, &GB_TILE_MODE25[0], sizeof(GB_TILE_MODE25)/sizeof(GB_TILE_MODE25[0]), 0, 0 },
	{ "mmGB_TILE_MODE26", REG_MMIO, 0x265e, &GB_TILE_MODE26[0], sizeof(GB_TILE_MODE26)/sizeof(GB_TILE_MODE26[0]), 0, 0 },
	{ "mmGB_TILE_MODE27", REG_MMIO, 0x265f, &GB_TILE_MODE27[0], sizeof(GB_TILE_MODE27)/sizeof(GB_TILE_MODE27[0]), 0, 0 },
	{ "mmGB_TILE_MODE28", REG_MMIO, 0x2660, &GB_TILE_MODE28[0], sizeof(GB_TILE_MODE28)/sizeof(GB_TILE_MODE28[0]), 0, 0 },
	{ "mmGB_TILE_MODE29", REG_MMIO, 0x2661, &GB_TILE_MODE29[0], sizeof(GB_TILE_MODE29)/sizeof(GB_TILE_MODE29[0]), 0, 0 },
	{ "mmGB_TILE_MODE30", REG_MMIO, 0x2662, &GB_TILE_MODE30[0], sizeof(GB_TILE_MODE30)/sizeof(GB_TILE_MODE30[0]), 0, 0 },
	{ "mmGB_TILE_MODE31", REG_MMIO, 0x2663, &GB_TILE_MODE31[0], sizeof(GB_TILE_MODE31)/sizeof(GB_TILE_MODE31[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE0", REG_MMIO, 0x2664, &GB_MACROTILE_MODE0[0], sizeof(GB_MACROTILE_MODE0)/sizeof(GB_MACROTILE_MODE0[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE1", REG_MMIO, 0x2665, &GB_MACROTILE_MODE1[0], sizeof(GB_MACROTILE_MODE1)/sizeof(GB_MACROTILE_MODE1[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE2", REG_MMIO, 0x2666, &GB_MACROTILE_MODE2[0], sizeof(GB_MACROTILE_MODE2)/sizeof(GB_MACROTILE_MODE2[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE3", REG_MMIO, 0x2667, &GB_MACROTILE_MODE3[0], sizeof(GB_MACROTILE_MODE3)/sizeof(GB_MACROTILE_MODE3[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE4", REG_MMIO, 0x2668, &GB_MACROTILE_MODE4[0], sizeof(GB_MACROTILE_MODE4)/sizeof(GB_MACROTILE_MODE4[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE5", REG_MMIO, 0x2669, &GB_MACROTILE_MODE5[0], sizeof(GB_MACROTILE_MODE5)/sizeof(GB_MACROTILE_MODE5[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE6", REG_MMIO, 0x266a, &GB_MACROTILE_MODE6[0], sizeof(GB_MACROTILE_MODE6)/sizeof(GB_MACROTILE_MODE6[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE7", REG_MMIO, 0x266b, &GB_MACROTILE_MODE7[0], sizeof(GB_MACROTILE_MODE7)/sizeof(GB_MACROTILE_MODE7[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE8", REG_MMIO, 0x266c, &GB_MACROTILE_MODE8[0], sizeof(GB_MACROTILE_MODE8)/sizeof(GB_MACROTILE_MODE8[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE9", REG_MMIO, 0x266d, &GB_MACROTILE_MODE9[0], sizeof(GB_MACROTILE_MODE9)/sizeof(GB_MACROTILE_MODE9[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE10", REG_MMIO, 0x266e, &GB_MACROTILE_MODE10[0], sizeof(GB_MACROTILE_MODE10)/sizeof(GB_MACROTILE_MODE10[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE11", REG_MMIO, 0x266f, &GB_MACROTILE_MODE11[0], sizeof(GB_MACROTILE_MODE11)/sizeof(GB_MACROTILE_MODE11[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE12", REG_MMIO, 0x2670, &GB_MACROTILE_MODE12[0], sizeof(GB_MACROTILE_MODE12)/sizeof(GB_MACROTILE_MODE12[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE13", REG_MMIO, 0x2671, &GB_MACROTILE_MODE13[0], sizeof(GB_MACROTILE_MODE13)/sizeof(GB_MACROTILE_MODE13[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE14", REG_MMIO, 0x2672, &GB_MACROTILE_MODE14[0], sizeof(GB_MACROTILE_MODE14)/sizeof(GB_MACROTILE_MODE14[0]), 0, 0 },
	{ "mmGB_MACROTILE_MODE15", REG_MMIO, 0x2673, &GB_MACROTILE_MODE15[0], sizeof(GB_MACROTILE_MODE15)/sizeof(GB_MACROTILE_MODE15[0]), 0, 0 },
	{ "mmCB_HW_CONTROL_3", REG_MMIO, 0x2683, &CB_HW_CONTROL_3[0], sizeof(CB_HW_CONTROL_3)/sizeof(CB_HW_CONTROL_3[0]), 0, 0 },
	{ "mmCB_HW_CONTROL", REG_MMIO, 0x2684, &CB_HW_CONTROL[0], sizeof(CB_HW_CONTROL)/sizeof(CB_HW_CONTROL[0]), 0, 0 },
	{ "mmCB_HW_CONTROL_1", REG_MMIO, 0x2685, &CB_HW_CONTROL_1[0], sizeof(CB_HW_CONTROL_1)/sizeof(CB_HW_CONTROL_1[0]), 0, 0 },
	{ "mmCB_HW_CONTROL_2", REG_MMIO, 0x2686, &CB_HW_CONTROL_2[0], sizeof(CB_HW_CONTROL_2)/sizeof(CB_HW_CONTROL_2[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_1", REG_MMIO, 0x2699, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_2", REG_MMIO, 0x269a, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_3", REG_MMIO, 0x269b, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_4", REG_MMIO, 0x269c, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_5", REG_MMIO, 0x269d, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_6", REG_MMIO, 0x269e, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_7", REG_MMIO, 0x269f, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_8", REG_MMIO, 0x26a0, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_9", REG_MMIO, 0x26a1, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_10", REG_MMIO, 0x26a2, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_11", REG_MMIO, 0x26a3, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_12", REG_MMIO, 0x26a4, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_13", REG_MMIO, 0x26a5, &CB_DEBUG_BUS_13[0], sizeof(CB_DEBUG_BUS_13)/sizeof(CB_DEBUG_BUS_13[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_14", REG_MMIO, 0x26a6, &CB_DEBUG_BUS_14[0], sizeof(CB_DEBUG_BUS_14)/sizeof(CB_DEBUG_BUS_14[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_15", REG_MMIO, 0x26a7, &CB_DEBUG_BUS_15[0], sizeof(CB_DEBUG_BUS_15)/sizeof(CB_DEBUG_BUS_15[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_16", REG_MMIO, 0x26a8, &CB_DEBUG_BUS_16[0], sizeof(CB_DEBUG_BUS_16)/sizeof(CB_DEBUG_BUS_16[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_17", REG_MMIO, 0x26a9, &CB_DEBUG_BUS_17[0], sizeof(CB_DEBUG_BUS_17)/sizeof(CB_DEBUG_BUS_17[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_18", REG_MMIO, 0x26aa, &CB_DEBUG_BUS_18[0], sizeof(CB_DEBUG_BUS_18)/sizeof(CB_DEBUG_BUS_18[0]), 0, 0 },
	{ "mmGC_USER_RB_REDUNDANCY", REG_MMIO, 0x26de, &GC_USER_RB_REDUNDANCY[0], sizeof(GC_USER_RB_REDUNDANCY)/sizeof(GC_USER_RB_REDUNDANCY[0]), 0, 0 },
	{ "mmGC_USER_RB_BACKEND_DISABLE", REG_MMIO, 0x26df, &GC_USER_RB_BACKEND_DISABLE[0], sizeof(GC_USER_RB_BACKEND_DISABLE)/sizeof(GC_USER_RB_BACKEND_DISABLE[0]), 0, 0 },
	{ "mmTCP_INVALIDATE", REG_MMIO, 0x2b00, &TCP_INVALIDATE[0], sizeof(TCP_INVALIDATE)/sizeof(TCP_INVALIDATE[0]), 0, 0 },
	{ "mmTCP_STATUS", REG_MMIO, 0x2b01, &TCP_STATUS[0], sizeof(TCP_STATUS)/sizeof(TCP_STATUS[0]), 0, 0 },
	{ "mmTCP_CNTL", REG_MMIO, 0x2b02, &TCP_CNTL[0], sizeof(TCP_CNTL)/sizeof(TCP_CNTL[0]), 0, 0 },
	{ "mmTCP_CHAN_STEER_LO", REG_MMIO, 0x2b03, &TCP_CHAN_STEER_LO[0], sizeof(TCP_CHAN_STEER_LO)/sizeof(TCP_CHAN_STEER_LO[0]), 0, 0 },
	{ "mmTCP_CHAN_STEER_HI", REG_MMIO, 0x2b04, &TCP_CHAN_STEER_HI[0], sizeof(TCP_CHAN_STEER_HI)/sizeof(TCP_CHAN_STEER_HI[0]), 0, 0 },
	{ "mmTCP_ADDR_CONFIG", REG_MMIO, 0x2b05, &TCP_ADDR_CONFIG[0], sizeof(TCP_ADDR_CONFIG)/sizeof(TCP_ADDR_CONFIG[0]), 0, 0 },
	{ "mmTCP_CREDIT", REG_MMIO, 0x2b06, &TCP_CREDIT[0], sizeof(TCP_CREDIT)/sizeof(TCP_CREDIT[0]), 0, 0 },
	{ "mmTCP_BUFFER_ADDR_HASH_CNTL", REG_MMIO, 0x2b16, &TCP_BUFFER_ADDR_HASH_CNTL[0], sizeof(TCP_BUFFER_ADDR_HASH_CNTL)/sizeof(TCP_BUFFER_ADDR_HASH_CNTL[0]), 0, 0 },
	{ "mmTCP_EDC_COUNTER", REG_MMIO, 0x2b17, &TCP_EDC_COUNTER[0], sizeof(TCP_EDC_COUNTER)/sizeof(TCP_EDC_COUNTER[0]), 0, 0 },
	{ "mmTC_CFG_L1_LOAD_POLICY0", REG_MMIO, 0x2b1a, &TC_CFG_L1_LOAD_POLICY0[0], sizeof(TC_CFG_L1_LOAD_POLICY0)/sizeof(TC_CFG_L1_LOAD_POLICY0[0]), 0, 0 },
	{ "mmTC_CFG_L1_LOAD_POLICY1", REG_MMIO, 0x2b1b, &TC_CFG_L1_LOAD_POLICY1[0], sizeof(TC_CFG_L1_LOAD_POLICY1)/sizeof(TC_CFG_L1_LOAD_POLICY1[0]), 0, 0 },
	{ "mmTC_CFG_L1_STORE_POLICY", REG_MMIO, 0x2b1c, &TC_CFG_L1_STORE_POLICY[0], sizeof(TC_CFG_L1_STORE_POLICY)/sizeof(TC_CFG_L1_STORE_POLICY[0]), 0, 0 },
	{ "mmTC_CFG_L2_LOAD_POLICY0", REG_MMIO, 0x2b1d, &TC_CFG_L2_LOAD_POLICY0[0], sizeof(TC_CFG_L2_LOAD_POLICY0)/sizeof(TC_CFG_L2_LOAD_POLICY0[0]), 0, 0 },
	{ "mmTC_CFG_L2_LOAD_POLICY1", REG_MMIO, 0x2b1e, &TC_CFG_L2_LOAD_POLICY1[0], sizeof(TC_CFG_L2_LOAD_POLICY1)/sizeof(TC_CFG_L2_LOAD_POLICY1[0]), 0, 0 },
	{ "mmTC_CFG_L2_STORE_POLICY0", REG_MMIO, 0x2b1f, &TC_CFG_L2_STORE_POLICY0[0], sizeof(TC_CFG_L2_STORE_POLICY0)/sizeof(TC_CFG_L2_STORE_POLICY0[0]), 0, 0 },
	{ "mmTC_CFG_L2_STORE_POLICY1", REG_MMIO, 0x2b20, &TC_CFG_L2_STORE_POLICY1[0], sizeof(TC_CFG_L2_STORE_POLICY1)/sizeof(TC_CFG_L2_STORE_POLICY1[0]), 0, 0 },
	{ "mmTC_CFG_L2_ATOMIC_POLICY", REG_MMIO, 0x2b21, &TC_CFG_L2_ATOMIC_POLICY[0], sizeof(TC_CFG_L2_ATOMIC_POLICY)/sizeof(TC_CFG_L2_ATOMIC_POLICY[0]), 0, 0 },
	{ "mmTC_CFG_L1_VOLATILE", REG_MMIO, 0x2b22, &TC_CFG_L1_VOLATILE[0], sizeof(TC_CFG_L1_VOLATILE)/sizeof(TC_CFG_L1_VOLATILE[0]), 0, 0 },
	{ "mmTC_CFG_L2_VOLATILE", REG_MMIO, 0x2b23, &TC_CFG_L2_VOLATILE[0], sizeof(TC_CFG_L2_VOLATILE)/sizeof(TC_CFG_L2_VOLATILE[0]), 0, 0 },
	{ "mmTCI_STATUS", REG_MMIO, 0x2b61, &TCI_STATUS[0], sizeof(TCI_STATUS)/sizeof(TCI_STATUS[0]), 0, 0 },
	{ "mmTCI_CNTL_1", REG_MMIO, 0x2b62, &TCI_CNTL_1[0], sizeof(TCI_CNTL_1)/sizeof(TCI_CNTL_1[0]), 0, 0 },
	{ "mmTCI_CNTL_2", REG_MMIO, 0x2b63, &TCI_CNTL_2[0], sizeof(TCI_CNTL_2)/sizeof(TCI_CNTL_2[0]), 0, 0 },
	{ "mmTCC_CTRL", REG_MMIO, 0x2b80, &TCC_CTRL[0], sizeof(TCC_CTRL)/sizeof(TCC_CTRL[0]), 0, 0 },
	{ "mmTCC_EDC_COUNTER", REG_MMIO, 0x2b82, &TCC_EDC_COUNTER[0], sizeof(TCC_EDC_COUNTER)/sizeof(TCC_EDC_COUNTER[0]), 0, 0 },
	{ "mmTCC_REDUNDANCY", REG_MMIO, 0x2b83, &TCC_REDUNDANCY[0], sizeof(TCC_REDUNDANCY)/sizeof(TCC_REDUNDANCY[0]), 0, 0 },
	{ "mmTCA_CTRL", REG_MMIO, 0x2bc0, &TCA_CTRL[0], sizeof(TCA_CTRL)/sizeof(TCA_CTRL[0]), 0, 0 },
	{ "mmTCS_CTRL", REG_MMIO, 0x2be0, &TCS_CTRL[0], sizeof(TCS_CTRL)/sizeof(TCS_CTRL[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_PS", REG_MMIO, 0x2c00, &SPI_SHADER_TBA_LO_PS[0], sizeof(SPI_SHADER_TBA_LO_PS)/sizeof(SPI_SHADER_TBA_LO_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_PS", REG_MMIO, 0x2c01, &SPI_SHADER_TBA_HI_PS[0], sizeof(SPI_SHADER_TBA_HI_PS)/sizeof(SPI_SHADER_TBA_HI_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_PS", REG_MMIO, 0x2c02, &SPI_SHADER_TMA_LO_PS[0], sizeof(SPI_SHADER_TMA_LO_PS)/sizeof(SPI_SHADER_TMA_LO_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_PS", REG_MMIO, 0x2c03, &SPI_SHADER_TMA_HI_PS[0], sizeof(SPI_SHADER_TMA_HI_PS)/sizeof(SPI_SHADER_TMA_HI_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC3_PS", REG_MMIO, 0x2c07, &SPI_SHADER_PGM_RSRC3_PS[0], sizeof(SPI_SHADER_PGM_RSRC3_PS)/sizeof(SPI_SHADER_PGM_RSRC3_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_PS", REG_MMIO, 0x2c08, &SPI_SHADER_PGM_LO_PS[0], sizeof(SPI_SHADER_PGM_LO_PS)/sizeof(SPI_SHADER_PGM_LO_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_PS", REG_MMIO, 0x2c09, &SPI_SHADER_PGM_HI_PS[0], sizeof(SPI_SHADER_PGM_HI_PS)/sizeof(SPI_SHADER_PGM_HI_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_PS", REG_MMIO, 0x2c0a, &SPI_SHADER_PGM_RSRC1_PS[0], sizeof(SPI_SHADER_PGM_RSRC1_PS)/sizeof(SPI_SHADER_PGM_RSRC1_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_PS", REG_MMIO, 0x2c0b, &SPI_SHADER_PGM_RSRC2_PS[0], sizeof(SPI_SHADER_PGM_RSRC2_PS)/sizeof(SPI_SHADER_PGM_RSRC2_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_0", REG_MMIO, 0x2c0c, &SPI_SHADER_USER_DATA_PS_0[0], sizeof(SPI_SHADER_USER_DATA_PS_0)/sizeof(SPI_SHADER_USER_DATA_PS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_1", REG_MMIO, 0x2c0d, &SPI_SHADER_USER_DATA_PS_1[0], sizeof(SPI_SHADER_USER_DATA_PS_1)/sizeof(SPI_SHADER_USER_DATA_PS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_2", REG_MMIO, 0x2c0e, &SPI_SHADER_USER_DATA_PS_2[0], sizeof(SPI_SHADER_USER_DATA_PS_2)/sizeof(SPI_SHADER_USER_DATA_PS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_3", REG_MMIO, 0x2c0f, &SPI_SHADER_USER_DATA_PS_3[0], sizeof(SPI_SHADER_USER_DATA_PS_3)/sizeof(SPI_SHADER_USER_DATA_PS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_4", REG_MMIO, 0x2c10, &SPI_SHADER_USER_DATA_PS_4[0], sizeof(SPI_SHADER_USER_DATA_PS_4)/sizeof(SPI_SHADER_USER_DATA_PS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_5", REG_MMIO, 0x2c11, &SPI_SHADER_USER_DATA_PS_5[0], sizeof(SPI_SHADER_USER_DATA_PS_5)/sizeof(SPI_SHADER_USER_DATA_PS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_6", REG_MMIO, 0x2c12, &SPI_SHADER_USER_DATA_PS_6[0], sizeof(SPI_SHADER_USER_DATA_PS_6)/sizeof(SPI_SHADER_USER_DATA_PS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_7", REG_MMIO, 0x2c13, &SPI_SHADER_USER_DATA_PS_7[0], sizeof(SPI_SHADER_USER_DATA_PS_7)/sizeof(SPI_SHADER_USER_DATA_PS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_8", REG_MMIO, 0x2c14, &SPI_SHADER_USER_DATA_PS_8[0], sizeof(SPI_SHADER_USER_DATA_PS_8)/sizeof(SPI_SHADER_USER_DATA_PS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_9", REG_MMIO, 0x2c15, &SPI_SHADER_USER_DATA_PS_9[0], sizeof(SPI_SHADER_USER_DATA_PS_9)/sizeof(SPI_SHADER_USER_DATA_PS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_10", REG_MMIO, 0x2c16, &SPI_SHADER_USER_DATA_PS_10[0], sizeof(SPI_SHADER_USER_DATA_PS_10)/sizeof(SPI_SHADER_USER_DATA_PS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_11", REG_MMIO, 0x2c17, &SPI_SHADER_USER_DATA_PS_11[0], sizeof(SPI_SHADER_USER_DATA_PS_11)/sizeof(SPI_SHADER_USER_DATA_PS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_12", REG_MMIO, 0x2c18, &SPI_SHADER_USER_DATA_PS_12[0], sizeof(SPI_SHADER_USER_DATA_PS_12)/sizeof(SPI_SHADER_USER_DATA_PS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_13", REG_MMIO, 0x2c19, &SPI_SHADER_USER_DATA_PS_13[0], sizeof(SPI_SHADER_USER_DATA_PS_13)/sizeof(SPI_SHADER_USER_DATA_PS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_14", REG_MMIO, 0x2c1a, &SPI_SHADER_USER_DATA_PS_14[0], sizeof(SPI_SHADER_USER_DATA_PS_14)/sizeof(SPI_SHADER_USER_DATA_PS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_15", REG_MMIO, 0x2c1b, &SPI_SHADER_USER_DATA_PS_15[0], sizeof(SPI_SHADER_USER_DATA_PS_15)/sizeof(SPI_SHADER_USER_DATA_PS_15[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_VS", REG_MMIO, 0x2c40, &SPI_SHADER_TBA_LO_VS[0], sizeof(SPI_SHADER_TBA_LO_VS)/sizeof(SPI_SHADER_TBA_LO_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_VS", REG_MMIO, 0x2c41, &SPI_SHADER_TBA_HI_VS[0], sizeof(SPI_SHADER_TBA_HI_VS)/sizeof(SPI_SHADER_TBA_HI_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_VS", REG_MMIO, 0x2c42, &SPI_SHADER_TMA_LO_VS[0], sizeof(SPI_SHADER_TMA_LO_VS)/sizeof(SPI_SHADER_TMA_LO_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_VS", REG_MMIO, 0x2c43, &SPI_SHADER_TMA_HI_VS[0], sizeof(SPI_SHADER_TMA_HI_VS)/sizeof(SPI_SHADER_TMA_HI_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC3_VS", REG_MMIO, 0x2c46, &SPI_SHADER_PGM_RSRC3_VS[0], sizeof(SPI_SHADER_PGM_RSRC3_VS)/sizeof(SPI_SHADER_PGM_RSRC3_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_LATE_ALLOC_VS", REG_MMIO, 0x2c47, &SPI_SHADER_LATE_ALLOC_VS[0], sizeof(SPI_SHADER_LATE_ALLOC_VS)/sizeof(SPI_SHADER_LATE_ALLOC_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_VS", REG_MMIO, 0x2c48, &SPI_SHADER_PGM_LO_VS[0], sizeof(SPI_SHADER_PGM_LO_VS)/sizeof(SPI_SHADER_PGM_LO_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_VS", REG_MMIO, 0x2c49, &SPI_SHADER_PGM_HI_VS[0], sizeof(SPI_SHADER_PGM_HI_VS)/sizeof(SPI_SHADER_PGM_HI_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_VS", REG_MMIO, 0x2c4a, &SPI_SHADER_PGM_RSRC1_VS[0], sizeof(SPI_SHADER_PGM_RSRC1_VS)/sizeof(SPI_SHADER_PGM_RSRC1_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_VS", REG_MMIO, 0x2c4b, &SPI_SHADER_PGM_RSRC2_VS[0], sizeof(SPI_SHADER_PGM_RSRC2_VS)/sizeof(SPI_SHADER_PGM_RSRC2_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_0", REG_MMIO, 0x2c4c, &SPI_SHADER_USER_DATA_VS_0[0], sizeof(SPI_SHADER_USER_DATA_VS_0)/sizeof(SPI_SHADER_USER_DATA_VS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_1", REG_MMIO, 0x2c4d, &SPI_SHADER_USER_DATA_VS_1[0], sizeof(SPI_SHADER_USER_DATA_VS_1)/sizeof(SPI_SHADER_USER_DATA_VS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_2", REG_MMIO, 0x2c4e, &SPI_SHADER_USER_DATA_VS_2[0], sizeof(SPI_SHADER_USER_DATA_VS_2)/sizeof(SPI_SHADER_USER_DATA_VS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_3", REG_MMIO, 0x2c4f, &SPI_SHADER_USER_DATA_VS_3[0], sizeof(SPI_SHADER_USER_DATA_VS_3)/sizeof(SPI_SHADER_USER_DATA_VS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_4", REG_MMIO, 0x2c50, &SPI_SHADER_USER_DATA_VS_4[0], sizeof(SPI_SHADER_USER_DATA_VS_4)/sizeof(SPI_SHADER_USER_DATA_VS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_5", REG_MMIO, 0x2c51, &SPI_SHADER_USER_DATA_VS_5[0], sizeof(SPI_SHADER_USER_DATA_VS_5)/sizeof(SPI_SHADER_USER_DATA_VS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_6", REG_MMIO, 0x2c52, &SPI_SHADER_USER_DATA_VS_6[0], sizeof(SPI_SHADER_USER_DATA_VS_6)/sizeof(SPI_SHADER_USER_DATA_VS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_7", REG_MMIO, 0x2c53, &SPI_SHADER_USER_DATA_VS_7[0], sizeof(SPI_SHADER_USER_DATA_VS_7)/sizeof(SPI_SHADER_USER_DATA_VS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_8", REG_MMIO, 0x2c54, &SPI_SHADER_USER_DATA_VS_8[0], sizeof(SPI_SHADER_USER_DATA_VS_8)/sizeof(SPI_SHADER_USER_DATA_VS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_9", REG_MMIO, 0x2c55, &SPI_SHADER_USER_DATA_VS_9[0], sizeof(SPI_SHADER_USER_DATA_VS_9)/sizeof(SPI_SHADER_USER_DATA_VS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_10", REG_MMIO, 0x2c56, &SPI_SHADER_USER_DATA_VS_10[0], sizeof(SPI_SHADER_USER_DATA_VS_10)/sizeof(SPI_SHADER_USER_DATA_VS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_11", REG_MMIO, 0x2c57, &SPI_SHADER_USER_DATA_VS_11[0], sizeof(SPI_SHADER_USER_DATA_VS_11)/sizeof(SPI_SHADER_USER_DATA_VS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_12", REG_MMIO, 0x2c58, &SPI_SHADER_USER_DATA_VS_12[0], sizeof(SPI_SHADER_USER_DATA_VS_12)/sizeof(SPI_SHADER_USER_DATA_VS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_13", REG_MMIO, 0x2c59, &SPI_SHADER_USER_DATA_VS_13[0], sizeof(SPI_SHADER_USER_DATA_VS_13)/sizeof(SPI_SHADER_USER_DATA_VS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_14", REG_MMIO, 0x2c5a, &SPI_SHADER_USER_DATA_VS_14[0], sizeof(SPI_SHADER_USER_DATA_VS_14)/sizeof(SPI_SHADER_USER_DATA_VS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_15", REG_MMIO, 0x2c5b, &SPI_SHADER_USER_DATA_VS_15[0], sizeof(SPI_SHADER_USER_DATA_VS_15)/sizeof(SPI_SHADER_USER_DATA_VS_15[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_ES_VS", REG_MMIO, 0x2c7c, &SPI_SHADER_PGM_RSRC2_ES_VS[0], sizeof(SPI_SHADER_PGM_RSRC2_ES_VS)/sizeof(SPI_SHADER_PGM_RSRC2_ES_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_LS_VS", REG_MMIO, 0x2c7d, &SPI_SHADER_PGM_RSRC2_LS_VS[0], sizeof(SPI_SHADER_PGM_RSRC2_LS_VS)/sizeof(SPI_SHADER_PGM_RSRC2_LS_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_GS", REG_MMIO, 0x2c80, &SPI_SHADER_TBA_LO_GS[0], sizeof(SPI_SHADER_TBA_LO_GS)/sizeof(SPI_SHADER_TBA_LO_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_GS", REG_MMIO, 0x2c81, &SPI_SHADER_TBA_HI_GS[0], sizeof(SPI_SHADER_TBA_HI_GS)/sizeof(SPI_SHADER_TBA_HI_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_GS", REG_MMIO, 0x2c82, &SPI_SHADER_TMA_LO_GS[0], sizeof(SPI_SHADER_TMA_LO_GS)/sizeof(SPI_SHADER_TMA_LO_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_GS", REG_MMIO, 0x2c83, &SPI_SHADER_TMA_HI_GS[0], sizeof(SPI_SHADER_TMA_HI_GS)/sizeof(SPI_SHADER_TMA_HI_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC3_GS", REG_MMIO, 0x2c87, &SPI_SHADER_PGM_RSRC3_GS[0], sizeof(SPI_SHADER_PGM_RSRC3_GS)/sizeof(SPI_SHADER_PGM_RSRC3_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_GS", REG_MMIO, 0x2c88, &SPI_SHADER_PGM_LO_GS[0], sizeof(SPI_SHADER_PGM_LO_GS)/sizeof(SPI_SHADER_PGM_LO_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_GS", REG_MMIO, 0x2c89, &SPI_SHADER_PGM_HI_GS[0], sizeof(SPI_SHADER_PGM_HI_GS)/sizeof(SPI_SHADER_PGM_HI_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_GS", REG_MMIO, 0x2c8a, &SPI_SHADER_PGM_RSRC1_GS[0], sizeof(SPI_SHADER_PGM_RSRC1_GS)/sizeof(SPI_SHADER_PGM_RSRC1_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_GS", REG_MMIO, 0x2c8b, &SPI_SHADER_PGM_RSRC2_GS[0], sizeof(SPI_SHADER_PGM_RSRC2_GS)/sizeof(SPI_SHADER_PGM_RSRC2_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_0", REG_MMIO, 0x2c8c, &SPI_SHADER_USER_DATA_GS_0[0], sizeof(SPI_SHADER_USER_DATA_GS_0)/sizeof(SPI_SHADER_USER_DATA_GS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_1", REG_MMIO, 0x2c8d, &SPI_SHADER_USER_DATA_GS_1[0], sizeof(SPI_SHADER_USER_DATA_GS_1)/sizeof(SPI_SHADER_USER_DATA_GS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_2", REG_MMIO, 0x2c8e, &SPI_SHADER_USER_DATA_GS_2[0], sizeof(SPI_SHADER_USER_DATA_GS_2)/sizeof(SPI_SHADER_USER_DATA_GS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_3", REG_MMIO, 0x2c8f, &SPI_SHADER_USER_DATA_GS_3[0], sizeof(SPI_SHADER_USER_DATA_GS_3)/sizeof(SPI_SHADER_USER_DATA_GS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_4", REG_MMIO, 0x2c90, &SPI_SHADER_USER_DATA_GS_4[0], sizeof(SPI_SHADER_USER_DATA_GS_4)/sizeof(SPI_SHADER_USER_DATA_GS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_5", REG_MMIO, 0x2c91, &SPI_SHADER_USER_DATA_GS_5[0], sizeof(SPI_SHADER_USER_DATA_GS_5)/sizeof(SPI_SHADER_USER_DATA_GS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_6", REG_MMIO, 0x2c92, &SPI_SHADER_USER_DATA_GS_6[0], sizeof(SPI_SHADER_USER_DATA_GS_6)/sizeof(SPI_SHADER_USER_DATA_GS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_7", REG_MMIO, 0x2c93, &SPI_SHADER_USER_DATA_GS_7[0], sizeof(SPI_SHADER_USER_DATA_GS_7)/sizeof(SPI_SHADER_USER_DATA_GS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_8", REG_MMIO, 0x2c94, &SPI_SHADER_USER_DATA_GS_8[0], sizeof(SPI_SHADER_USER_DATA_GS_8)/sizeof(SPI_SHADER_USER_DATA_GS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_9", REG_MMIO, 0x2c95, &SPI_SHADER_USER_DATA_GS_9[0], sizeof(SPI_SHADER_USER_DATA_GS_9)/sizeof(SPI_SHADER_USER_DATA_GS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_10", REG_MMIO, 0x2c96, &SPI_SHADER_USER_DATA_GS_10[0], sizeof(SPI_SHADER_USER_DATA_GS_10)/sizeof(SPI_SHADER_USER_DATA_GS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_11", REG_MMIO, 0x2c97, &SPI_SHADER_USER_DATA_GS_11[0], sizeof(SPI_SHADER_USER_DATA_GS_11)/sizeof(SPI_SHADER_USER_DATA_GS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_12", REG_MMIO, 0x2c98, &SPI_SHADER_USER_DATA_GS_12[0], sizeof(SPI_SHADER_USER_DATA_GS_12)/sizeof(SPI_SHADER_USER_DATA_GS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_13", REG_MMIO, 0x2c99, &SPI_SHADER_USER_DATA_GS_13[0], sizeof(SPI_SHADER_USER_DATA_GS_13)/sizeof(SPI_SHADER_USER_DATA_GS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_14", REG_MMIO, 0x2c9a, &SPI_SHADER_USER_DATA_GS_14[0], sizeof(SPI_SHADER_USER_DATA_GS_14)/sizeof(SPI_SHADER_USER_DATA_GS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_15", REG_MMIO, 0x2c9b, &SPI_SHADER_USER_DATA_GS_15[0], sizeof(SPI_SHADER_USER_DATA_GS_15)/sizeof(SPI_SHADER_USER_DATA_GS_15[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_ES_GS", REG_MMIO, 0x2cbc, &SPI_SHADER_PGM_RSRC2_ES_GS[0], sizeof(SPI_SHADER_PGM_RSRC2_ES_GS)/sizeof(SPI_SHADER_PGM_RSRC2_ES_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_ES", REG_MMIO, 0x2cc0, &SPI_SHADER_TBA_LO_ES[0], sizeof(SPI_SHADER_TBA_LO_ES)/sizeof(SPI_SHADER_TBA_LO_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_ES", REG_MMIO, 0x2cc1, &SPI_SHADER_TBA_HI_ES[0], sizeof(SPI_SHADER_TBA_HI_ES)/sizeof(SPI_SHADER_TBA_HI_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_ES", REG_MMIO, 0x2cc2, &SPI_SHADER_TMA_LO_ES[0], sizeof(SPI_SHADER_TMA_LO_ES)/sizeof(SPI_SHADER_TMA_LO_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_ES", REG_MMIO, 0x2cc3, &SPI_SHADER_TMA_HI_ES[0], sizeof(SPI_SHADER_TMA_HI_ES)/sizeof(SPI_SHADER_TMA_HI_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC3_ES", REG_MMIO, 0x2cc7, &SPI_SHADER_PGM_RSRC3_ES[0], sizeof(SPI_SHADER_PGM_RSRC3_ES)/sizeof(SPI_SHADER_PGM_RSRC3_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_ES", REG_MMIO, 0x2cc8, &SPI_SHADER_PGM_LO_ES[0], sizeof(SPI_SHADER_PGM_LO_ES)/sizeof(SPI_SHADER_PGM_LO_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_ES", REG_MMIO, 0x2cc9, &SPI_SHADER_PGM_HI_ES[0], sizeof(SPI_SHADER_PGM_HI_ES)/sizeof(SPI_SHADER_PGM_HI_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_ES", REG_MMIO, 0x2cca, &SPI_SHADER_PGM_RSRC1_ES[0], sizeof(SPI_SHADER_PGM_RSRC1_ES)/sizeof(SPI_SHADER_PGM_RSRC1_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_ES", REG_MMIO, 0x2ccb, &SPI_SHADER_PGM_RSRC2_ES[0], sizeof(SPI_SHADER_PGM_RSRC2_ES)/sizeof(SPI_SHADER_PGM_RSRC2_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_0", REG_MMIO, 0x2ccc, &SPI_SHADER_USER_DATA_ES_0[0], sizeof(SPI_SHADER_USER_DATA_ES_0)/sizeof(SPI_SHADER_USER_DATA_ES_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_1", REG_MMIO, 0x2ccd, &SPI_SHADER_USER_DATA_ES_1[0], sizeof(SPI_SHADER_USER_DATA_ES_1)/sizeof(SPI_SHADER_USER_DATA_ES_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_2", REG_MMIO, 0x2cce, &SPI_SHADER_USER_DATA_ES_2[0], sizeof(SPI_SHADER_USER_DATA_ES_2)/sizeof(SPI_SHADER_USER_DATA_ES_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_3", REG_MMIO, 0x2ccf, &SPI_SHADER_USER_DATA_ES_3[0], sizeof(SPI_SHADER_USER_DATA_ES_3)/sizeof(SPI_SHADER_USER_DATA_ES_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_4", REG_MMIO, 0x2cd0, &SPI_SHADER_USER_DATA_ES_4[0], sizeof(SPI_SHADER_USER_DATA_ES_4)/sizeof(SPI_SHADER_USER_DATA_ES_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_5", REG_MMIO, 0x2cd1, &SPI_SHADER_USER_DATA_ES_5[0], sizeof(SPI_SHADER_USER_DATA_ES_5)/sizeof(SPI_SHADER_USER_DATA_ES_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_6", REG_MMIO, 0x2cd2, &SPI_SHADER_USER_DATA_ES_6[0], sizeof(SPI_SHADER_USER_DATA_ES_6)/sizeof(SPI_SHADER_USER_DATA_ES_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_7", REG_MMIO, 0x2cd3, &SPI_SHADER_USER_DATA_ES_7[0], sizeof(SPI_SHADER_USER_DATA_ES_7)/sizeof(SPI_SHADER_USER_DATA_ES_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_8", REG_MMIO, 0x2cd4, &SPI_SHADER_USER_DATA_ES_8[0], sizeof(SPI_SHADER_USER_DATA_ES_8)/sizeof(SPI_SHADER_USER_DATA_ES_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_9", REG_MMIO, 0x2cd5, &SPI_SHADER_USER_DATA_ES_9[0], sizeof(SPI_SHADER_USER_DATA_ES_9)/sizeof(SPI_SHADER_USER_DATA_ES_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_10", REG_MMIO, 0x2cd6, &SPI_SHADER_USER_DATA_ES_10[0], sizeof(SPI_SHADER_USER_DATA_ES_10)/sizeof(SPI_SHADER_USER_DATA_ES_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_11", REG_MMIO, 0x2cd7, &SPI_SHADER_USER_DATA_ES_11[0], sizeof(SPI_SHADER_USER_DATA_ES_11)/sizeof(SPI_SHADER_USER_DATA_ES_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_12", REG_MMIO, 0x2cd8, &SPI_SHADER_USER_DATA_ES_12[0], sizeof(SPI_SHADER_USER_DATA_ES_12)/sizeof(SPI_SHADER_USER_DATA_ES_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_13", REG_MMIO, 0x2cd9, &SPI_SHADER_USER_DATA_ES_13[0], sizeof(SPI_SHADER_USER_DATA_ES_13)/sizeof(SPI_SHADER_USER_DATA_ES_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_14", REG_MMIO, 0x2cda, &SPI_SHADER_USER_DATA_ES_14[0], sizeof(SPI_SHADER_USER_DATA_ES_14)/sizeof(SPI_SHADER_USER_DATA_ES_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_15", REG_MMIO, 0x2cdb, &SPI_SHADER_USER_DATA_ES_15[0], sizeof(SPI_SHADER_USER_DATA_ES_15)/sizeof(SPI_SHADER_USER_DATA_ES_15[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_LS_ES", REG_MMIO, 0x2cfd, &SPI_SHADER_PGM_RSRC2_LS_ES[0], sizeof(SPI_SHADER_PGM_RSRC2_LS_ES)/sizeof(SPI_SHADER_PGM_RSRC2_LS_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_HS", REG_MMIO, 0x2d00, &SPI_SHADER_TBA_LO_HS[0], sizeof(SPI_SHADER_TBA_LO_HS)/sizeof(SPI_SHADER_TBA_LO_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_HS", REG_MMIO, 0x2d01, &SPI_SHADER_TBA_HI_HS[0], sizeof(SPI_SHADER_TBA_HI_HS)/sizeof(SPI_SHADER_TBA_HI_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_HS", REG_MMIO, 0x2d02, &SPI_SHADER_TMA_LO_HS[0], sizeof(SPI_SHADER_TMA_LO_HS)/sizeof(SPI_SHADER_TMA_LO_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_HS", REG_MMIO, 0x2d03, &SPI_SHADER_TMA_HI_HS[0], sizeof(SPI_SHADER_TMA_HI_HS)/sizeof(SPI_SHADER_TMA_HI_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC3_HS", REG_MMIO, 0x2d07, &SPI_SHADER_PGM_RSRC3_HS[0], sizeof(SPI_SHADER_PGM_RSRC3_HS)/sizeof(SPI_SHADER_PGM_RSRC3_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_HS", REG_MMIO, 0x2d08, &SPI_SHADER_PGM_LO_HS[0], sizeof(SPI_SHADER_PGM_LO_HS)/sizeof(SPI_SHADER_PGM_LO_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_HS", REG_MMIO, 0x2d09, &SPI_SHADER_PGM_HI_HS[0], sizeof(SPI_SHADER_PGM_HI_HS)/sizeof(SPI_SHADER_PGM_HI_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_HS", REG_MMIO, 0x2d0a, &SPI_SHADER_PGM_RSRC1_HS[0], sizeof(SPI_SHADER_PGM_RSRC1_HS)/sizeof(SPI_SHADER_PGM_RSRC1_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_HS", REG_MMIO, 0x2d0b, &SPI_SHADER_PGM_RSRC2_HS[0], sizeof(SPI_SHADER_PGM_RSRC2_HS)/sizeof(SPI_SHADER_PGM_RSRC2_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_0", REG_MMIO, 0x2d0c, &SPI_SHADER_USER_DATA_HS_0[0], sizeof(SPI_SHADER_USER_DATA_HS_0)/sizeof(SPI_SHADER_USER_DATA_HS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_1", REG_MMIO, 0x2d0d, &SPI_SHADER_USER_DATA_HS_1[0], sizeof(SPI_SHADER_USER_DATA_HS_1)/sizeof(SPI_SHADER_USER_DATA_HS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_2", REG_MMIO, 0x2d0e, &SPI_SHADER_USER_DATA_HS_2[0], sizeof(SPI_SHADER_USER_DATA_HS_2)/sizeof(SPI_SHADER_USER_DATA_HS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_3", REG_MMIO, 0x2d0f, &SPI_SHADER_USER_DATA_HS_3[0], sizeof(SPI_SHADER_USER_DATA_HS_3)/sizeof(SPI_SHADER_USER_DATA_HS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_4", REG_MMIO, 0x2d10, &SPI_SHADER_USER_DATA_HS_4[0], sizeof(SPI_SHADER_USER_DATA_HS_4)/sizeof(SPI_SHADER_USER_DATA_HS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_5", REG_MMIO, 0x2d11, &SPI_SHADER_USER_DATA_HS_5[0], sizeof(SPI_SHADER_USER_DATA_HS_5)/sizeof(SPI_SHADER_USER_DATA_HS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_6", REG_MMIO, 0x2d12, &SPI_SHADER_USER_DATA_HS_6[0], sizeof(SPI_SHADER_USER_DATA_HS_6)/sizeof(SPI_SHADER_USER_DATA_HS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_7", REG_MMIO, 0x2d13, &SPI_SHADER_USER_DATA_HS_7[0], sizeof(SPI_SHADER_USER_DATA_HS_7)/sizeof(SPI_SHADER_USER_DATA_HS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_8", REG_MMIO, 0x2d14, &SPI_SHADER_USER_DATA_HS_8[0], sizeof(SPI_SHADER_USER_DATA_HS_8)/sizeof(SPI_SHADER_USER_DATA_HS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_9", REG_MMIO, 0x2d15, &SPI_SHADER_USER_DATA_HS_9[0], sizeof(SPI_SHADER_USER_DATA_HS_9)/sizeof(SPI_SHADER_USER_DATA_HS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_10", REG_MMIO, 0x2d16, &SPI_SHADER_USER_DATA_HS_10[0], sizeof(SPI_SHADER_USER_DATA_HS_10)/sizeof(SPI_SHADER_USER_DATA_HS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_11", REG_MMIO, 0x2d17, &SPI_SHADER_USER_DATA_HS_11[0], sizeof(SPI_SHADER_USER_DATA_HS_11)/sizeof(SPI_SHADER_USER_DATA_HS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_12", REG_MMIO, 0x2d18, &SPI_SHADER_USER_DATA_HS_12[0], sizeof(SPI_SHADER_USER_DATA_HS_12)/sizeof(SPI_SHADER_USER_DATA_HS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_13", REG_MMIO, 0x2d19, &SPI_SHADER_USER_DATA_HS_13[0], sizeof(SPI_SHADER_USER_DATA_HS_13)/sizeof(SPI_SHADER_USER_DATA_HS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_14", REG_MMIO, 0x2d1a, &SPI_SHADER_USER_DATA_HS_14[0], sizeof(SPI_SHADER_USER_DATA_HS_14)/sizeof(SPI_SHADER_USER_DATA_HS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_15", REG_MMIO, 0x2d1b, &SPI_SHADER_USER_DATA_HS_15[0], sizeof(SPI_SHADER_USER_DATA_HS_15)/sizeof(SPI_SHADER_USER_DATA_HS_15[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_LS_HS", REG_MMIO, 0x2d3d, &SPI_SHADER_PGM_RSRC2_LS_HS[0], sizeof(SPI_SHADER_PGM_RSRC2_LS_HS)/sizeof(SPI_SHADER_PGM_RSRC2_LS_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_LS", REG_MMIO, 0x2d40, &SPI_SHADER_TBA_LO_LS[0], sizeof(SPI_SHADER_TBA_LO_LS)/sizeof(SPI_SHADER_TBA_LO_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_LS", REG_MMIO, 0x2d41, &SPI_SHADER_TBA_HI_LS[0], sizeof(SPI_SHADER_TBA_HI_LS)/sizeof(SPI_SHADER_TBA_HI_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_LS", REG_MMIO, 0x2d42, &SPI_SHADER_TMA_LO_LS[0], sizeof(SPI_SHADER_TMA_LO_LS)/sizeof(SPI_SHADER_TMA_LO_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_LS", REG_MMIO, 0x2d43, &SPI_SHADER_TMA_HI_LS[0], sizeof(SPI_SHADER_TMA_HI_LS)/sizeof(SPI_SHADER_TMA_HI_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC3_LS", REG_MMIO, 0x2d47, &SPI_SHADER_PGM_RSRC3_LS[0], sizeof(SPI_SHADER_PGM_RSRC3_LS)/sizeof(SPI_SHADER_PGM_RSRC3_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_LS", REG_MMIO, 0x2d48, &SPI_SHADER_PGM_LO_LS[0], sizeof(SPI_SHADER_PGM_LO_LS)/sizeof(SPI_SHADER_PGM_LO_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_LS", REG_MMIO, 0x2d49, &SPI_SHADER_PGM_HI_LS[0], sizeof(SPI_SHADER_PGM_HI_LS)/sizeof(SPI_SHADER_PGM_HI_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_LS", REG_MMIO, 0x2d4a, &SPI_SHADER_PGM_RSRC1_LS[0], sizeof(SPI_SHADER_PGM_RSRC1_LS)/sizeof(SPI_SHADER_PGM_RSRC1_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_LS", REG_MMIO, 0x2d4b, &SPI_SHADER_PGM_RSRC2_LS[0], sizeof(SPI_SHADER_PGM_RSRC2_LS)/sizeof(SPI_SHADER_PGM_RSRC2_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_0", REG_MMIO, 0x2d4c, &SPI_SHADER_USER_DATA_LS_0[0], sizeof(SPI_SHADER_USER_DATA_LS_0)/sizeof(SPI_SHADER_USER_DATA_LS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_1", REG_MMIO, 0x2d4d, &SPI_SHADER_USER_DATA_LS_1[0], sizeof(SPI_SHADER_USER_DATA_LS_1)/sizeof(SPI_SHADER_USER_DATA_LS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_2", REG_MMIO, 0x2d4e, &SPI_SHADER_USER_DATA_LS_2[0], sizeof(SPI_SHADER_USER_DATA_LS_2)/sizeof(SPI_SHADER_USER_DATA_LS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_3", REG_MMIO, 0x2d4f, &SPI_SHADER_USER_DATA_LS_3[0], sizeof(SPI_SHADER_USER_DATA_LS_3)/sizeof(SPI_SHADER_USER_DATA_LS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_4", REG_MMIO, 0x2d50, &SPI_SHADER_USER_DATA_LS_4[0], sizeof(SPI_SHADER_USER_DATA_LS_4)/sizeof(SPI_SHADER_USER_DATA_LS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_5", REG_MMIO, 0x2d51, &SPI_SHADER_USER_DATA_LS_5[0], sizeof(SPI_SHADER_USER_DATA_LS_5)/sizeof(SPI_SHADER_USER_DATA_LS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_6", REG_MMIO, 0x2d52, &SPI_SHADER_USER_DATA_LS_6[0], sizeof(SPI_SHADER_USER_DATA_LS_6)/sizeof(SPI_SHADER_USER_DATA_LS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_7", REG_MMIO, 0x2d53, &SPI_SHADER_USER_DATA_LS_7[0], sizeof(SPI_SHADER_USER_DATA_LS_7)/sizeof(SPI_SHADER_USER_DATA_LS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_8", REG_MMIO, 0x2d54, &SPI_SHADER_USER_DATA_LS_8[0], sizeof(SPI_SHADER_USER_DATA_LS_8)/sizeof(SPI_SHADER_USER_DATA_LS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_9", REG_MMIO, 0x2d55, &SPI_SHADER_USER_DATA_LS_9[0], sizeof(SPI_SHADER_USER_DATA_LS_9)/sizeof(SPI_SHADER_USER_DATA_LS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_10", REG_MMIO, 0x2d56, &SPI_SHADER_USER_DATA_LS_10[0], sizeof(SPI_SHADER_USER_DATA_LS_10)/sizeof(SPI_SHADER_USER_DATA_LS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_11", REG_MMIO, 0x2d57, &SPI_SHADER_USER_DATA_LS_11[0], sizeof(SPI_SHADER_USER_DATA_LS_11)/sizeof(SPI_SHADER_USER_DATA_LS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_12", REG_MMIO, 0x2d58, &SPI_SHADER_USER_DATA_LS_12[0], sizeof(SPI_SHADER_USER_DATA_LS_12)/sizeof(SPI_SHADER_USER_DATA_LS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_13", REG_MMIO, 0x2d59, &SPI_SHADER_USER_DATA_LS_13[0], sizeof(SPI_SHADER_USER_DATA_LS_13)/sizeof(SPI_SHADER_USER_DATA_LS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_14", REG_MMIO, 0x2d5a, &SPI_SHADER_USER_DATA_LS_14[0], sizeof(SPI_SHADER_USER_DATA_LS_14)/sizeof(SPI_SHADER_USER_DATA_LS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_15", REG_MMIO, 0x2d5b, &SPI_SHADER_USER_DATA_LS_15[0], sizeof(SPI_SHADER_USER_DATA_LS_15)/sizeof(SPI_SHADER_USER_DATA_LS_15[0]), 0, 0 },
	{ "mmCOMPUTE_DISPATCH_INITIATOR", REG_MMIO, 0x2e00, &COMPUTE_DISPATCH_INITIATOR[0], sizeof(COMPUTE_DISPATCH_INITIATOR)/sizeof(COMPUTE_DISPATCH_INITIATOR[0]), 0, 0 },
	{ "mmCOMPUTE_DIM_X", REG_MMIO, 0x2e01, &COMPUTE_DIM_X[0], sizeof(COMPUTE_DIM_X)/sizeof(COMPUTE_DIM_X[0]), 0, 0 },
	{ "mmCOMPUTE_DIM_Y", REG_MMIO, 0x2e02, &COMPUTE_DIM_Y[0], sizeof(COMPUTE_DIM_Y)/sizeof(COMPUTE_DIM_Y[0]), 0, 0 },
	{ "mmCOMPUTE_DIM_Z", REG_MMIO, 0x2e03, &COMPUTE_DIM_Z[0], sizeof(COMPUTE_DIM_Z)/sizeof(COMPUTE_DIM_Z[0]), 0, 0 },
	{ "mmCOMPUTE_START_X", REG_MMIO, 0x2e04, &COMPUTE_START_X[0], sizeof(COMPUTE_START_X)/sizeof(COMPUTE_START_X[0]), 0, 0 },
	{ "mmCOMPUTE_START_Y", REG_MMIO, 0x2e05, &COMPUTE_START_Y[0], sizeof(COMPUTE_START_Y)/sizeof(COMPUTE_START_Y[0]), 0, 0 },
	{ "mmCOMPUTE_START_Z", REG_MMIO, 0x2e06, &COMPUTE_START_Z[0], sizeof(COMPUTE_START_Z)/sizeof(COMPUTE_START_Z[0]), 0, 0 },
	{ "mmCOMPUTE_NUM_THREAD_X", REG_MMIO, 0x2e07, &COMPUTE_NUM_THREAD_X[0], sizeof(COMPUTE_NUM_THREAD_X)/sizeof(COMPUTE_NUM_THREAD_X[0]), 0, 0 },
	{ "mmCOMPUTE_NUM_THREAD_Y", REG_MMIO, 0x2e08, &COMPUTE_NUM_THREAD_Y[0], sizeof(COMPUTE_NUM_THREAD_Y)/sizeof(COMPUTE_NUM_THREAD_Y[0]), 0, 0 },
	{ "mmCOMPUTE_NUM_THREAD_Z", REG_MMIO, 0x2e09, &COMPUTE_NUM_THREAD_Z[0], sizeof(COMPUTE_NUM_THREAD_Z)/sizeof(COMPUTE_NUM_THREAD_Z[0]), 0, 0 },
	{ "mmCOMPUTE_PIPELINESTAT_ENABLE", REG_MMIO, 0x2e0a, &COMPUTE_PIPELINESTAT_ENABLE[0], sizeof(COMPUTE_PIPELINESTAT_ENABLE)/sizeof(COMPUTE_PIPELINESTAT_ENABLE[0]), 0, 0 },
	{ "mmCOMPUTE_PERFCOUNT_ENABLE", REG_MMIO, 0x2e0b, &COMPUTE_PERFCOUNT_ENABLE[0], sizeof(COMPUTE_PERFCOUNT_ENABLE)/sizeof(COMPUTE_PERFCOUNT_ENABLE[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_LO", REG_MMIO, 0x2e0c, &COMPUTE_PGM_LO[0], sizeof(COMPUTE_PGM_LO)/sizeof(COMPUTE_PGM_LO[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_HI", REG_MMIO, 0x2e0d, &COMPUTE_PGM_HI[0], sizeof(COMPUTE_PGM_HI)/sizeof(COMPUTE_PGM_HI[0]), 0, 0 },
	{ "mmCOMPUTE_TBA_LO", REG_MMIO, 0x2e0e, &COMPUTE_TBA_LO[0], sizeof(COMPUTE_TBA_LO)/sizeof(COMPUTE_TBA_LO[0]), 0, 0 },
	{ "mmCOMPUTE_TBA_HI", REG_MMIO, 0x2e0f, &COMPUTE_TBA_HI[0], sizeof(COMPUTE_TBA_HI)/sizeof(COMPUTE_TBA_HI[0]), 0, 0 },
	{ "mmCOMPUTE_TMA_LO", REG_MMIO, 0x2e10, &COMPUTE_TMA_LO[0], sizeof(COMPUTE_TMA_LO)/sizeof(COMPUTE_TMA_LO[0]), 0, 0 },
	{ "mmCOMPUTE_TMA_HI", REG_MMIO, 0x2e11, &COMPUTE_TMA_HI[0], sizeof(COMPUTE_TMA_HI)/sizeof(COMPUTE_TMA_HI[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_RSRC1", REG_MMIO, 0x2e12, &COMPUTE_PGM_RSRC1[0], sizeof(COMPUTE_PGM_RSRC1)/sizeof(COMPUTE_PGM_RSRC1[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_RSRC2", REG_MMIO, 0x2e13, &COMPUTE_PGM_RSRC2[0], sizeof(COMPUTE_PGM_RSRC2)/sizeof(COMPUTE_PGM_RSRC2[0]), 0, 0 },
	{ "mmCOMPUTE_VMID", REG_MMIO, 0x2e14, &COMPUTE_VMID[0], sizeof(COMPUTE_VMID)/sizeof(COMPUTE_VMID[0]), 0, 0 },
	{ "mmCOMPUTE_RESOURCE_LIMITS", REG_MMIO, 0x2e15, &COMPUTE_RESOURCE_LIMITS[0], sizeof(COMPUTE_RESOURCE_LIMITS)/sizeof(COMPUTE_RESOURCE_LIMITS[0]), 0, 0 },
	{ "mmCOMPUTE_STATIC_THREAD_MGMT_SE0", REG_MMIO, 0x2e16, &COMPUTE_STATIC_THREAD_MGMT_SE0[0], sizeof(COMPUTE_STATIC_THREAD_MGMT_SE0)/sizeof(COMPUTE_STATIC_THREAD_MGMT_SE0[0]), 0, 0 },
	{ "mmCOMPUTE_STATIC_THREAD_MGMT_SE1", REG_MMIO, 0x2e17, &COMPUTE_STATIC_THREAD_MGMT_SE1[0], sizeof(COMPUTE_STATIC_THREAD_MGMT_SE1)/sizeof(COMPUTE_STATIC_THREAD_MGMT_SE1[0]), 0, 0 },
	{ "mmCOMPUTE_TMPRING_SIZE", REG_MMIO, 0x2e18, &COMPUTE_TMPRING_SIZE[0], sizeof(COMPUTE_TMPRING_SIZE)/sizeof(COMPUTE_TMPRING_SIZE[0]), 0, 0 },
	{ "mmCOMPUTE_STATIC_THREAD_MGMT_SE2", REG_MMIO, 0x2e19, &COMPUTE_STATIC_THREAD_MGMT_SE2[0], sizeof(COMPUTE_STATIC_THREAD_MGMT_SE2)/sizeof(COMPUTE_STATIC_THREAD_MGMT_SE2[0]), 0, 0 },
	{ "mmCOMPUTE_STATIC_THREAD_MGMT_SE3", REG_MMIO, 0x2e1a, &COMPUTE_STATIC_THREAD_MGMT_SE3[0], sizeof(COMPUTE_STATIC_THREAD_MGMT_SE3)/sizeof(COMPUTE_STATIC_THREAD_MGMT_SE3[0]), 0, 0 },
	{ "mmCOMPUTE_RESTART_X", REG_MMIO, 0x2e1b, &COMPUTE_RESTART_X[0], sizeof(COMPUTE_RESTART_X)/sizeof(COMPUTE_RESTART_X[0]), 0, 0 },
	{ "mmCOMPUTE_RESTART_Y", REG_MMIO, 0x2e1c, &COMPUTE_RESTART_Y[0], sizeof(COMPUTE_RESTART_Y)/sizeof(COMPUTE_RESTART_Y[0]), 0, 0 },
	{ "mmCOMPUTE_RESTART_Z", REG_MMIO, 0x2e1d, &COMPUTE_RESTART_Z[0], sizeof(COMPUTE_RESTART_Z)/sizeof(COMPUTE_RESTART_Z[0]), 0, 0 },
	{ "mmCOMPUTE_THREAD_TRACE_ENABLE", REG_MMIO, 0x2e1e, &COMPUTE_THREAD_TRACE_ENABLE[0], sizeof(COMPUTE_THREAD_TRACE_ENABLE)/sizeof(COMPUTE_THREAD_TRACE_ENABLE[0]), 0, 0 },
	{ "mmCOMPUTE_MISC_RESERVED", REG_MMIO, 0x2e1f, &COMPUTE_MISC_RESERVED[0], sizeof(COMPUTE_MISC_RESERVED)/sizeof(COMPUTE_MISC_RESERVED[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_0", REG_MMIO, 0x2e40, &COMPUTE_USER_DATA_0[0], sizeof(COMPUTE_USER_DATA_0)/sizeof(COMPUTE_USER_DATA_0[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_1", REG_MMIO, 0x2e41, &COMPUTE_USER_DATA_1[0], sizeof(COMPUTE_USER_DATA_1)/sizeof(COMPUTE_USER_DATA_1[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_2", REG_MMIO, 0x2e42, &COMPUTE_USER_DATA_2[0], sizeof(COMPUTE_USER_DATA_2)/sizeof(COMPUTE_USER_DATA_2[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_3", REG_MMIO, 0x2e43, &COMPUTE_USER_DATA_3[0], sizeof(COMPUTE_USER_DATA_3)/sizeof(COMPUTE_USER_DATA_3[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_4", REG_MMIO, 0x2e44, &COMPUTE_USER_DATA_4[0], sizeof(COMPUTE_USER_DATA_4)/sizeof(COMPUTE_USER_DATA_4[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_5", REG_MMIO, 0x2e45, &COMPUTE_USER_DATA_5[0], sizeof(COMPUTE_USER_DATA_5)/sizeof(COMPUTE_USER_DATA_5[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_6", REG_MMIO, 0x2e46, &COMPUTE_USER_DATA_6[0], sizeof(COMPUTE_USER_DATA_6)/sizeof(COMPUTE_USER_DATA_6[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_7", REG_MMIO, 0x2e47, &COMPUTE_USER_DATA_7[0], sizeof(COMPUTE_USER_DATA_7)/sizeof(COMPUTE_USER_DATA_7[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_8", REG_MMIO, 0x2e48, &COMPUTE_USER_DATA_8[0], sizeof(COMPUTE_USER_DATA_8)/sizeof(COMPUTE_USER_DATA_8[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_9", REG_MMIO, 0x2e49, &COMPUTE_USER_DATA_9[0], sizeof(COMPUTE_USER_DATA_9)/sizeof(COMPUTE_USER_DATA_9[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_10", REG_MMIO, 0x2e4a, &COMPUTE_USER_DATA_10[0], sizeof(COMPUTE_USER_DATA_10)/sizeof(COMPUTE_USER_DATA_10[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_11", REG_MMIO, 0x2e4b, &COMPUTE_USER_DATA_11[0], sizeof(COMPUTE_USER_DATA_11)/sizeof(COMPUTE_USER_DATA_11[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_12", REG_MMIO, 0x2e4c, &COMPUTE_USER_DATA_12[0], sizeof(COMPUTE_USER_DATA_12)/sizeof(COMPUTE_USER_DATA_12[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_13", REG_MMIO, 0x2e4d, &COMPUTE_USER_DATA_13[0], sizeof(COMPUTE_USER_DATA_13)/sizeof(COMPUTE_USER_DATA_13[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_14", REG_MMIO, 0x2e4e, &COMPUTE_USER_DATA_14[0], sizeof(COMPUTE_USER_DATA_14)/sizeof(COMPUTE_USER_DATA_14[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_15", REG_MMIO, 0x2e4f, &COMPUTE_USER_DATA_15[0], sizeof(COMPUTE_USER_DATA_15)/sizeof(COMPUTE_USER_DATA_15[0]), 0, 0 },
	{ "mmGRBM_CAM_INDEX", REG_MMIO, 0x3000, &GRBM_CAM_INDEX[0], sizeof(GRBM_CAM_INDEX)/sizeof(GRBM_CAM_INDEX[0]), 0, 0 },
	{ "mmGRBM_CAM_DATA", REG_MMIO, 0x3001, &GRBM_CAM_DATA[0], sizeof(GRBM_CAM_DATA)/sizeof(GRBM_CAM_DATA[0]), 0, 0 },
	{ "mmCP_DFY_CNTL", REG_MMIO, 0x3020, &CP_DFY_CNTL[0], sizeof(CP_DFY_CNTL)/sizeof(CP_DFY_CNTL[0]), 0, 0 },
	{ "mmCP_DFY_STAT", REG_MMIO, 0x3021, &CP_DFY_STAT[0], sizeof(CP_DFY_STAT)/sizeof(CP_DFY_STAT[0]), 0, 0 },
	{ "mmCP_DFY_ADDR_HI", REG_MMIO, 0x3022, &CP_DFY_ADDR_HI[0], sizeof(CP_DFY_ADDR_HI)/sizeof(CP_DFY_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DFY_ADDR_LO", REG_MMIO, 0x3023, &CP_DFY_ADDR_LO[0], sizeof(CP_DFY_ADDR_LO)/sizeof(CP_DFY_ADDR_LO[0]), 0, 0 },
	{ "mmCP_DFY_DATA_0", REG_MMIO, 0x3024, &CP_DFY_DATA_0[0], sizeof(CP_DFY_DATA_0)/sizeof(CP_DFY_DATA_0[0]), 0, 0 },
	{ "mmCP_DFY_DATA_1", REG_MMIO, 0x3025, &CP_DFY_DATA_1[0], sizeof(CP_DFY_DATA_1)/sizeof(CP_DFY_DATA_1[0]), 0, 0 },
	{ "mmCP_DFY_DATA_2", REG_MMIO, 0x3026, &CP_DFY_DATA_2[0], sizeof(CP_DFY_DATA_2)/sizeof(CP_DFY_DATA_2[0]), 0, 0 },
	{ "mmCP_DFY_DATA_3", REG_MMIO, 0x3027, &CP_DFY_DATA_3[0], sizeof(CP_DFY_DATA_3)/sizeof(CP_DFY_DATA_3[0]), 0, 0 },
	{ "mmCP_DFY_DATA_4", REG_MMIO, 0x3028, &CP_DFY_DATA_4[0], sizeof(CP_DFY_DATA_4)/sizeof(CP_DFY_DATA_4[0]), 0, 0 },
	{ "mmCP_DFY_DATA_5", REG_MMIO, 0x3029, &CP_DFY_DATA_5[0], sizeof(CP_DFY_DATA_5)/sizeof(CP_DFY_DATA_5[0]), 0, 0 },
	{ "mmCP_DFY_DATA_6", REG_MMIO, 0x302a, &CP_DFY_DATA_6[0], sizeof(CP_DFY_DATA_6)/sizeof(CP_DFY_DATA_6[0]), 0, 0 },
	{ "mmCP_DFY_DATA_7", REG_MMIO, 0x302b, &CP_DFY_DATA_7[0], sizeof(CP_DFY_DATA_7)/sizeof(CP_DFY_DATA_7[0]), 0, 0 },
	{ "mmCP_DFY_DATA_8", REG_MMIO, 0x302c, &CP_DFY_DATA_8[0], sizeof(CP_DFY_DATA_8)/sizeof(CP_DFY_DATA_8[0]), 0, 0 },
	{ "mmCP_DFY_DATA_9", REG_MMIO, 0x302d, &CP_DFY_DATA_9[0], sizeof(CP_DFY_DATA_9)/sizeof(CP_DFY_DATA_9[0]), 0, 0 },
	{ "mmCP_DFY_DATA_10", REG_MMIO, 0x302e, &CP_DFY_DATA_10[0], sizeof(CP_DFY_DATA_10)/sizeof(CP_DFY_DATA_10[0]), 0, 0 },
	{ "mmCP_DFY_DATA_11", REG_MMIO, 0x302f, &CP_DFY_DATA_11[0], sizeof(CP_DFY_DATA_11)/sizeof(CP_DFY_DATA_11[0]), 0, 0 },
	{ "mmCP_DFY_DATA_12", REG_MMIO, 0x3030, &CP_DFY_DATA_12[0], sizeof(CP_DFY_DATA_12)/sizeof(CP_DFY_DATA_12[0]), 0, 0 },
	{ "mmCP_DFY_DATA_13", REG_MMIO, 0x3031, &CP_DFY_DATA_13[0], sizeof(CP_DFY_DATA_13)/sizeof(CP_DFY_DATA_13[0]), 0, 0 },
	{ "mmCP_DFY_DATA_14", REG_MMIO, 0x3032, &CP_DFY_DATA_14[0], sizeof(CP_DFY_DATA_14)/sizeof(CP_DFY_DATA_14[0]), 0, 0 },
	{ "mmCP_DFY_DATA_15", REG_MMIO, 0x3033, &CP_DFY_DATA_15[0], sizeof(CP_DFY_DATA_15)/sizeof(CP_DFY_DATA_15[0]), 0, 0 },
	{ "mmCP_RB0_BASE", REG_MMIO, 0x3040, &CP_RB0_BASE[0], sizeof(CP_RB0_BASE)/sizeof(CP_RB0_BASE[0]), 0, 0 },
	{ "mmCP_RB_BASE", REG_MMIO, 0x3040, &CP_RB_BASE[0], sizeof(CP_RB_BASE)/sizeof(CP_RB_BASE[0]), 0, 0 },
	{ "mmCP_RB0_CNTL", REG_MMIO, 0x3041, &CP_RB0_CNTL[0], sizeof(CP_RB0_CNTL)/sizeof(CP_RB0_CNTL[0]), 0, 0 },
	{ "mmCP_RB_CNTL", REG_MMIO, 0x3041, &CP_RB_CNTL[0], sizeof(CP_RB_CNTL)/sizeof(CP_RB_CNTL[0]), 0, 0 },
	{ "mmCP_RB_RPTR_WR", REG_MMIO, 0x3042, &CP_RB_RPTR_WR[0], sizeof(CP_RB_RPTR_WR)/sizeof(CP_RB_RPTR_WR[0]), 0, 0 },
	{ "mmCP_RB0_RPTR_ADDR", REG_MMIO, 0x3043, &CP_RB0_RPTR_ADDR[0], sizeof(CP_RB0_RPTR_ADDR)/sizeof(CP_RB0_RPTR_ADDR[0]), 0, 0 },
	{ "mmCP_RB_RPTR_ADDR", REG_MMIO, 0x3043, &CP_RB_RPTR_ADDR[0], sizeof(CP_RB_RPTR_ADDR)/sizeof(CP_RB_RPTR_ADDR[0]), 0, 0 },
	{ "mmCP_RB0_RPTR_ADDR_HI", REG_MMIO, 0x3044, &CP_RB0_RPTR_ADDR_HI[0], sizeof(CP_RB0_RPTR_ADDR_HI)/sizeof(CP_RB0_RPTR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB_RPTR_ADDR_HI", REG_MMIO, 0x3044, &CP_RB_RPTR_ADDR_HI[0], sizeof(CP_RB_RPTR_ADDR_HI)/sizeof(CP_RB_RPTR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB0_WPTR", REG_MMIO, 0x3045, &CP_RB0_WPTR[0], sizeof(CP_RB0_WPTR)/sizeof(CP_RB0_WPTR[0]), 0, 0 },
	{ "mmCP_RB_WPTR", REG_MMIO, 0x3045, &CP_RB_WPTR[0], sizeof(CP_RB_WPTR)/sizeof(CP_RB_WPTR[0]), 0, 0 },
	{ "mmCP_RB_WPTR_POLL_ADDR_LO", REG_MMIO, 0x3046, &CP_RB_WPTR_POLL_ADDR_LO[0], sizeof(CP_RB_WPTR_POLL_ADDR_LO)/sizeof(CP_RB_WPTR_POLL_ADDR_LO[0]), 0, 0 },
	{ "mmCP_RB_WPTR_POLL_ADDR_HI", REG_MMIO, 0x3047, &CP_RB_WPTR_POLL_ADDR_HI[0], sizeof(CP_RB_WPTR_POLL_ADDR_HI)/sizeof(CP_RB_WPTR_POLL_ADDR_HI[0]), 0, 0 },
	{ "mmGC_PRIV_MODE", REG_MMIO, 0x3048, NULL, 0, 0, 0 },
	{ "mmCP_INT_CNTL", REG_MMIO, 0x3049, &CP_INT_CNTL[0], sizeof(CP_INT_CNTL)/sizeof(CP_INT_CNTL[0]), 0, 0 },
	{ "mmCP_INT_STATUS", REG_MMIO, 0x304a, &CP_INT_STATUS[0], sizeof(CP_INT_STATUS)/sizeof(CP_INT_STATUS[0]), 0, 0 },
	{ "mmCP_DEVICE_ID", REG_MMIO, 0x304b, &CP_DEVICE_ID[0], sizeof(CP_DEVICE_ID)/sizeof(CP_DEVICE_ID[0]), 0, 0 },
	{ "mmCP_ME0_PIPE_PRIORITY_CNTS", REG_MMIO, 0x304c, &CP_ME0_PIPE_PRIORITY_CNTS[0], sizeof(CP_ME0_PIPE_PRIORITY_CNTS)/sizeof(CP_ME0_PIPE_PRIORITY_CNTS[0]), 0, 0 },
	{ "mmCP_RING_PRIORITY_CNTS", REG_MMIO, 0x304c, &CP_RING_PRIORITY_CNTS[0], sizeof(CP_RING_PRIORITY_CNTS)/sizeof(CP_RING_PRIORITY_CNTS[0]), 0, 0 },
	{ "mmCP_ME0_PIPE0_PRIORITY", REG_MMIO, 0x304d, &CP_ME0_PIPE0_PRIORITY[0], sizeof(CP_ME0_PIPE0_PRIORITY)/sizeof(CP_ME0_PIPE0_PRIORITY[0]), 0, 0 },
	{ "mmCP_RING0_PRIORITY", REG_MMIO, 0x304d, &CP_RING0_PRIORITY[0], sizeof(CP_RING0_PRIORITY)/sizeof(CP_RING0_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME0_PIPE1_PRIORITY", REG_MMIO, 0x304e, &CP_ME0_PIPE1_PRIORITY[0], sizeof(CP_ME0_PIPE1_PRIORITY)/sizeof(CP_ME0_PIPE1_PRIORITY[0]), 0, 0 },
	{ "mmCP_RING1_PRIORITY", REG_MMIO, 0x304e, &CP_RING1_PRIORITY[0], sizeof(CP_RING1_PRIORITY)/sizeof(CP_RING1_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME0_PIPE2_PRIORITY", REG_MMIO, 0x304f, &CP_ME0_PIPE2_PRIORITY[0], sizeof(CP_ME0_PIPE2_PRIORITY)/sizeof(CP_ME0_PIPE2_PRIORITY[0]), 0, 0 },
	{ "mmCP_RING2_PRIORITY", REG_MMIO, 0x304f, &CP_RING2_PRIORITY[0], sizeof(CP_RING2_PRIORITY)/sizeof(CP_RING2_PRIORITY[0]), 0, 0 },
	{ "mmCP_ENDIAN_SWAP", REG_MMIO, 0x3050, &CP_ENDIAN_SWAP[0], sizeof(CP_ENDIAN_SWAP)/sizeof(CP_ENDIAN_SWAP[0]), 0, 0 },
	{ "mmCP_RB_VMID", REG_MMIO, 0x3051, &CP_RB_VMID[0], sizeof(CP_RB_VMID)/sizeof(CP_RB_VMID[0]), 0, 0 },
	{ "mmCP_PFP_UCODE_ADDR", REG_MMIO, 0x3054, &CP_PFP_UCODE_ADDR[0], sizeof(CP_PFP_UCODE_ADDR)/sizeof(CP_PFP_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_PFP_UCODE_DATA", REG_MMIO, 0x3055, &CP_PFP_UCODE_DATA[0], sizeof(CP_PFP_UCODE_DATA)/sizeof(CP_PFP_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_ME_RAM_RADDR", REG_MMIO, 0x3056, &CP_ME_RAM_RADDR[0], sizeof(CP_ME_RAM_RADDR)/sizeof(CP_ME_RAM_RADDR[0]), 0, 0 },
	{ "mmCP_ME_RAM_WADDR", REG_MMIO, 0x3057, &CP_ME_RAM_WADDR[0], sizeof(CP_ME_RAM_WADDR)/sizeof(CP_ME_RAM_WADDR[0]), 0, 0 },
	{ "mmCP_ME_RAM_DATA", REG_MMIO, 0x3058, &CP_ME_RAM_DATA[0], sizeof(CP_ME_RAM_DATA)/sizeof(CP_ME_RAM_DATA[0]), 0, 0 },
	{ "mmCP_CE_UCODE_ADDR", REG_MMIO, 0x305a, &CP_CE_UCODE_ADDR[0], sizeof(CP_CE_UCODE_ADDR)/sizeof(CP_CE_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_CE_UCODE_DATA", REG_MMIO, 0x305b, &CP_CE_UCODE_DATA[0], sizeof(CP_CE_UCODE_DATA)/sizeof(CP_CE_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_MEC_ME1_UCODE_ADDR", REG_MMIO, 0x305c, &CP_MEC_ME1_UCODE_ADDR[0], sizeof(CP_MEC_ME1_UCODE_ADDR)/sizeof(CP_MEC_ME1_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_MEC_ME1_UCODE_DATA", REG_MMIO, 0x305d, &CP_MEC_ME1_UCODE_DATA[0], sizeof(CP_MEC_ME1_UCODE_DATA)/sizeof(CP_MEC_ME1_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_MEC_ME2_UCODE_ADDR", REG_MMIO, 0x305e, &CP_MEC_ME2_UCODE_ADDR[0], sizeof(CP_MEC_ME2_UCODE_ADDR)/sizeof(CP_MEC_ME2_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_MEC_ME2_UCODE_DATA", REG_MMIO, 0x305f, &CP_MEC_ME2_UCODE_DATA[0], sizeof(CP_MEC_ME2_UCODE_DATA)/sizeof(CP_MEC_ME2_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_RB1_BASE", REG_MMIO, 0x3060, &CP_RB1_BASE[0], sizeof(CP_RB1_BASE)/sizeof(CP_RB1_BASE[0]), 0, 0 },
	{ "mmCP_RB1_CNTL", REG_MMIO, 0x3061, &CP_RB1_CNTL[0], sizeof(CP_RB1_CNTL)/sizeof(CP_RB1_CNTL[0]), 0, 0 },
	{ "mmCP_RB1_RPTR_ADDR", REG_MMIO, 0x3062, &CP_RB1_RPTR_ADDR[0], sizeof(CP_RB1_RPTR_ADDR)/sizeof(CP_RB1_RPTR_ADDR[0]), 0, 0 },
	{ "mmCP_RB1_RPTR_ADDR_HI", REG_MMIO, 0x3063, &CP_RB1_RPTR_ADDR_HI[0], sizeof(CP_RB1_RPTR_ADDR_HI)/sizeof(CP_RB1_RPTR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB1_WPTR", REG_MMIO, 0x3064, &CP_RB1_WPTR[0], sizeof(CP_RB1_WPTR)/sizeof(CP_RB1_WPTR[0]), 0, 0 },
	{ "mmCP_RB2_BASE", REG_MMIO, 0x3065, &CP_RB2_BASE[0], sizeof(CP_RB2_BASE)/sizeof(CP_RB2_BASE[0]), 0, 0 },
	{ "mmCP_RB2_CNTL", REG_MMIO, 0x3066, &CP_RB2_CNTL[0], sizeof(CP_RB2_CNTL)/sizeof(CP_RB2_CNTL[0]), 0, 0 },
	{ "mmCP_RB2_RPTR_ADDR", REG_MMIO, 0x3067, &CP_RB2_RPTR_ADDR[0], sizeof(CP_RB2_RPTR_ADDR)/sizeof(CP_RB2_RPTR_ADDR[0]), 0, 0 },
	{ "mmCP_RB2_RPTR_ADDR_HI", REG_MMIO, 0x3068, &CP_RB2_RPTR_ADDR_HI[0], sizeof(CP_RB2_RPTR_ADDR_HI)/sizeof(CP_RB2_RPTR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB2_WPTR", REG_MMIO, 0x3069, &CP_RB2_WPTR[0], sizeof(CP_RB2_WPTR)/sizeof(CP_RB2_WPTR[0]), 0, 0 },
	{ "mmCP_INT_CNTL_RING0", REG_MMIO, 0x306a, &CP_INT_CNTL_RING0[0], sizeof(CP_INT_CNTL_RING0)/sizeof(CP_INT_CNTL_RING0[0]), 0, 0 },
	{ "mmCP_INT_CNTL_RING1", REG_MMIO, 0x306b, &CP_INT_CNTL_RING1[0], sizeof(CP_INT_CNTL_RING1)/sizeof(CP_INT_CNTL_RING1[0]), 0, 0 },
	{ "mmCP_INT_CNTL_RING2", REG_MMIO, 0x306c, &CP_INT_CNTL_RING2[0], sizeof(CP_INT_CNTL_RING2)/sizeof(CP_INT_CNTL_RING2[0]), 0, 0 },
	{ "mmCP_INT_STATUS_RING0", REG_MMIO, 0x306d, &CP_INT_STATUS_RING0[0], sizeof(CP_INT_STATUS_RING0)/sizeof(CP_INT_STATUS_RING0[0]), 0, 0 },
	{ "mmCP_INT_STATUS_RING1", REG_MMIO, 0x306e, &CP_INT_STATUS_RING1[0], sizeof(CP_INT_STATUS_RING1)/sizeof(CP_INT_STATUS_RING1[0]), 0, 0 },
	{ "mmCP_INT_STATUS_RING2", REG_MMIO, 0x306f, &CP_INT_STATUS_RING2[0], sizeof(CP_INT_STATUS_RING2)/sizeof(CP_INT_STATUS_RING2[0]), 0, 0 },
	{ "mmCP_PWR_CNTL", REG_MMIO, 0x3078, &CP_PWR_CNTL[0], sizeof(CP_PWR_CNTL)/sizeof(CP_PWR_CNTL[0]), 0, 0 },
	{ "mmCP_MEM_SLP_CNTL", REG_MMIO, 0x3079, &CP_MEM_SLP_CNTL[0], sizeof(CP_MEM_SLP_CNTL)/sizeof(CP_MEM_SLP_CNTL[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE", REG_MMIO, 0x307a, &CP_ECC_FIRSTOCCURRENCE[0], sizeof(CP_ECC_FIRSTOCCURRENCE)/sizeof(CP_ECC_FIRSTOCCURRENCE[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE_RING0", REG_MMIO, 0x307b, &CP_ECC_FIRSTOCCURRENCE_RING0[0], sizeof(CP_ECC_FIRSTOCCURRENCE_RING0)/sizeof(CP_ECC_FIRSTOCCURRENCE_RING0[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE_RING1", REG_MMIO, 0x307c, &CP_ECC_FIRSTOCCURRENCE_RING1[0], sizeof(CP_ECC_FIRSTOCCURRENCE_RING1)/sizeof(CP_ECC_FIRSTOCCURRENCE_RING1[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE_RING2", REG_MMIO, 0x307d, &CP_ECC_FIRSTOCCURRENCE_RING2[0], sizeof(CP_ECC_FIRSTOCCURRENCE_RING2)/sizeof(CP_ECC_FIRSTOCCURRENCE_RING2[0]), 0, 0 },
	{ "mmGB_EDC_MODE", REG_MMIO, 0x307e, &GB_EDC_MODE[0], sizeof(GB_EDC_MODE)/sizeof(GB_EDC_MODE[0]), 0, 0 },
	{ "mmCP_CPF_DEBUG", REG_MMIO, 0x3080, NULL, 0, 0, 0 },
	{ "mmCP_FETCHER_SOURCE", REG_MMIO, 0x3082, &CP_FETCHER_SOURCE[0], sizeof(CP_FETCHER_SOURCE)/sizeof(CP_FETCHER_SOURCE[0]), 0, 0 },
	{ "mmCP_PQ_WPTR_POLL_CNTL", REG_MMIO, 0x3083, &CP_PQ_WPTR_POLL_CNTL[0], sizeof(CP_PQ_WPTR_POLL_CNTL)/sizeof(CP_PQ_WPTR_POLL_CNTL[0]), 0, 0 },
	{ "mmCP_PQ_WPTR_POLL_CNTL1", REG_MMIO, 0x3084, &CP_PQ_WPTR_POLL_CNTL1[0], sizeof(CP_PQ_WPTR_POLL_CNTL1)/sizeof(CP_PQ_WPTR_POLL_CNTL1[0]), 0, 0 },
	{ "mmCP_ME1_PIPE0_INT_CNTL", REG_MMIO, 0x3085, &CP_ME1_PIPE0_INT_CNTL[0], sizeof(CP_ME1_PIPE0_INT_CNTL)/sizeof(CP_ME1_PIPE0_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME1_PIPE1_INT_CNTL", REG_MMIO, 0x3086, &CP_ME1_PIPE1_INT_CNTL[0], sizeof(CP_ME1_PIPE1_INT_CNTL)/sizeof(CP_ME1_PIPE1_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME1_PIPE2_INT_CNTL", REG_MMIO, 0x3087, &CP_ME1_PIPE2_INT_CNTL[0], sizeof(CP_ME1_PIPE2_INT_CNTL)/sizeof(CP_ME1_PIPE2_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME1_PIPE3_INT_CNTL", REG_MMIO, 0x3088, &CP_ME1_PIPE3_INT_CNTL[0], sizeof(CP_ME1_PIPE3_INT_CNTL)/sizeof(CP_ME1_PIPE3_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME2_PIPE0_INT_CNTL", REG_MMIO, 0x3089, &CP_ME2_PIPE0_INT_CNTL[0], sizeof(CP_ME2_PIPE0_INT_CNTL)/sizeof(CP_ME2_PIPE0_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME2_PIPE1_INT_CNTL", REG_MMIO, 0x308a, &CP_ME2_PIPE1_INT_CNTL[0], sizeof(CP_ME2_PIPE1_INT_CNTL)/sizeof(CP_ME2_PIPE1_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME2_PIPE2_INT_CNTL", REG_MMIO, 0x308b, &CP_ME2_PIPE2_INT_CNTL[0], sizeof(CP_ME2_PIPE2_INT_CNTL)/sizeof(CP_ME2_PIPE2_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME2_PIPE3_INT_CNTL", REG_MMIO, 0x308c, &CP_ME2_PIPE3_INT_CNTL[0], sizeof(CP_ME2_PIPE3_INT_CNTL)/sizeof(CP_ME2_PIPE3_INT_CNTL[0]), 0, 0 },
	{ "mmCP_ME1_PIPE0_INT_STATUS", REG_MMIO, 0x308d, &CP_ME1_PIPE0_INT_STATUS[0], sizeof(CP_ME1_PIPE0_INT_STATUS)/sizeof(CP_ME1_PIPE0_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME1_PIPE1_INT_STATUS", REG_MMIO, 0x308e, &CP_ME1_PIPE1_INT_STATUS[0], sizeof(CP_ME1_PIPE1_INT_STATUS)/sizeof(CP_ME1_PIPE1_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME1_PIPE2_INT_STATUS", REG_MMIO, 0x308f, &CP_ME1_PIPE2_INT_STATUS[0], sizeof(CP_ME1_PIPE2_INT_STATUS)/sizeof(CP_ME1_PIPE2_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME1_PIPE3_INT_STATUS", REG_MMIO, 0x3090, &CP_ME1_PIPE3_INT_STATUS[0], sizeof(CP_ME1_PIPE3_INT_STATUS)/sizeof(CP_ME1_PIPE3_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME2_PIPE0_INT_STATUS", REG_MMIO, 0x3091, &CP_ME2_PIPE0_INT_STATUS[0], sizeof(CP_ME2_PIPE0_INT_STATUS)/sizeof(CP_ME2_PIPE0_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME2_PIPE1_INT_STATUS", REG_MMIO, 0x3092, &CP_ME2_PIPE1_INT_STATUS[0], sizeof(CP_ME2_PIPE1_INT_STATUS)/sizeof(CP_ME2_PIPE1_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME2_PIPE2_INT_STATUS", REG_MMIO, 0x3093, &CP_ME2_PIPE2_INT_STATUS[0], sizeof(CP_ME2_PIPE2_INT_STATUS)/sizeof(CP_ME2_PIPE2_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME2_PIPE3_INT_STATUS", REG_MMIO, 0x3094, &CP_ME2_PIPE3_INT_STATUS[0], sizeof(CP_ME2_PIPE3_INT_STATUS)/sizeof(CP_ME2_PIPE3_INT_STATUS[0]), 0, 0 },
	{ "mmCP_ME1_INT_STAT_DEBUG", REG_MMIO, 0x3095, &CP_ME1_INT_STAT_DEBUG[0], sizeof(CP_ME1_INT_STAT_DEBUG)/sizeof(CP_ME1_INT_STAT_DEBUG[0]), 0, 0 },
	{ "mmCP_ME2_INT_STAT_DEBUG", REG_MMIO, 0x3096, &CP_ME2_INT_STAT_DEBUG[0], sizeof(CP_ME2_INT_STAT_DEBUG)/sizeof(CP_ME2_INT_STAT_DEBUG[0]), 0, 0 },
	{ "mmCC_GC_EDC_CONFIG", REG_MMIO, 0x3098, &CC_GC_EDC_CONFIG[0], sizeof(CC_GC_EDC_CONFIG)/sizeof(CC_GC_EDC_CONFIG[0]), 0, 0 },
	{ "mmCP_ME1_PIPE_PRIORITY_CNTS", REG_MMIO, 0x3099, &CP_ME1_PIPE_PRIORITY_CNTS[0], sizeof(CP_ME1_PIPE_PRIORITY_CNTS)/sizeof(CP_ME1_PIPE_PRIORITY_CNTS[0]), 0, 0 },
	{ "mmCP_ME1_PIPE0_PRIORITY", REG_MMIO, 0x309a, &CP_ME1_PIPE0_PRIORITY[0], sizeof(CP_ME1_PIPE0_PRIORITY)/sizeof(CP_ME1_PIPE0_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME1_PIPE1_PRIORITY", REG_MMIO, 0x309b, &CP_ME1_PIPE1_PRIORITY[0], sizeof(CP_ME1_PIPE1_PRIORITY)/sizeof(CP_ME1_PIPE1_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME1_PIPE2_PRIORITY", REG_MMIO, 0x309c, &CP_ME1_PIPE2_PRIORITY[0], sizeof(CP_ME1_PIPE2_PRIORITY)/sizeof(CP_ME1_PIPE2_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME1_PIPE3_PRIORITY", REG_MMIO, 0x309d, &CP_ME1_PIPE3_PRIORITY[0], sizeof(CP_ME1_PIPE3_PRIORITY)/sizeof(CP_ME1_PIPE3_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME2_PIPE_PRIORITY_CNTS", REG_MMIO, 0x309e, &CP_ME2_PIPE_PRIORITY_CNTS[0], sizeof(CP_ME2_PIPE_PRIORITY_CNTS)/sizeof(CP_ME2_PIPE_PRIORITY_CNTS[0]), 0, 0 },
	{ "mmCP_ME2_PIPE0_PRIORITY", REG_MMIO, 0x309f, &CP_ME2_PIPE0_PRIORITY[0], sizeof(CP_ME2_PIPE0_PRIORITY)/sizeof(CP_ME2_PIPE0_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME2_PIPE1_PRIORITY", REG_MMIO, 0x30a0, &CP_ME2_PIPE1_PRIORITY[0], sizeof(CP_ME2_PIPE1_PRIORITY)/sizeof(CP_ME2_PIPE1_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME2_PIPE2_PRIORITY", REG_MMIO, 0x30a1, &CP_ME2_PIPE2_PRIORITY[0], sizeof(CP_ME2_PIPE2_PRIORITY)/sizeof(CP_ME2_PIPE2_PRIORITY[0]), 0, 0 },
	{ "mmCP_ME2_PIPE3_PRIORITY", REG_MMIO, 0x30a2, &CP_ME2_PIPE3_PRIORITY[0], sizeof(CP_ME2_PIPE3_PRIORITY)/sizeof(CP_ME2_PIPE3_PRIORITY[0]), 0, 0 },
	{ "mmCP_CE_PRGRM_CNTR_START", REG_MMIO, 0x30a3, &CP_CE_PRGRM_CNTR_START[0], sizeof(CP_CE_PRGRM_CNTR_START)/sizeof(CP_CE_PRGRM_CNTR_START[0]), 0, 0 },
	{ "mmCP_PFP_PRGRM_CNTR_START", REG_MMIO, 0x30a4, &CP_PFP_PRGRM_CNTR_START[0], sizeof(CP_PFP_PRGRM_CNTR_START)/sizeof(CP_PFP_PRGRM_CNTR_START[0]), 0, 0 },
	{ "mmCP_ME_PRGRM_CNTR_START", REG_MMIO, 0x30a5, &CP_ME_PRGRM_CNTR_START[0], sizeof(CP_ME_PRGRM_CNTR_START)/sizeof(CP_ME_PRGRM_CNTR_START[0]), 0, 0 },
	{ "mmCP_MEC1_PRGRM_CNTR_START", REG_MMIO, 0x30a6, &CP_MEC1_PRGRM_CNTR_START[0], sizeof(CP_MEC1_PRGRM_CNTR_START)/sizeof(CP_MEC1_PRGRM_CNTR_START[0]), 0, 0 },
	{ "mmCP_MEC2_PRGRM_CNTR_START", REG_MMIO, 0x30a7, &CP_MEC2_PRGRM_CNTR_START[0], sizeof(CP_MEC2_PRGRM_CNTR_START)/sizeof(CP_MEC2_PRGRM_CNTR_START[0]), 0, 0 },
	{ "mmCP_CE_INTR_ROUTINE_START", REG_MMIO, 0x30a8, &CP_CE_INTR_ROUTINE_START[0], sizeof(CP_CE_INTR_ROUTINE_START)/sizeof(CP_CE_INTR_ROUTINE_START[0]), 0, 0 },
	{ "mmCP_PFP_INTR_ROUTINE_START", REG_MMIO, 0x30a9, &CP_PFP_INTR_ROUTINE_START[0], sizeof(CP_PFP_INTR_ROUTINE_START)/sizeof(CP_PFP_INTR_ROUTINE_START[0]), 0, 0 },
	{ "mmCP_ME_INTR_ROUTINE_START", REG_MMIO, 0x30aa, &CP_ME_INTR_ROUTINE_START[0], sizeof(CP_ME_INTR_ROUTINE_START)/sizeof(CP_ME_INTR_ROUTINE_START[0]), 0, 0 },
	{ "mmCP_MEC1_INTR_ROUTINE_START", REG_MMIO, 0x30ab, &CP_MEC1_INTR_ROUTINE_START[0], sizeof(CP_MEC1_INTR_ROUTINE_START)/sizeof(CP_MEC1_INTR_ROUTINE_START[0]), 0, 0 },
	{ "mmCP_MEC2_INTR_ROUTINE_START", REG_MMIO, 0x30ac, &CP_MEC2_INTR_ROUTINE_START[0], sizeof(CP_MEC2_INTR_ROUTINE_START)/sizeof(CP_MEC2_INTR_ROUTINE_START[0]), 0, 0 },
	{ "mmCP_CONTEXT_CNTL", REG_MMIO, 0x30ad, &CP_CONTEXT_CNTL[0], sizeof(CP_CONTEXT_CNTL)/sizeof(CP_CONTEXT_CNTL[0]), 0, 0 },
	{ "mmCP_MAX_CONTEXT", REG_MMIO, 0x30ae, &CP_MAX_CONTEXT[0], sizeof(CP_MAX_CONTEXT)/sizeof(CP_MAX_CONTEXT[0]), 0, 0 },
	{ "mmCP_IQ_WAIT_TIME1", REG_MMIO, 0x30af, &CP_IQ_WAIT_TIME1[0], sizeof(CP_IQ_WAIT_TIME1)/sizeof(CP_IQ_WAIT_TIME1[0]), 0, 0 },
	{ "mmCP_IQ_WAIT_TIME2", REG_MMIO, 0x30b0, &CP_IQ_WAIT_TIME2[0], sizeof(CP_IQ_WAIT_TIME2)/sizeof(CP_IQ_WAIT_TIME2[0]), 0, 0 },
	{ "mmCP_RB0_BASE_HI", REG_MMIO, 0x30b1, &CP_RB0_BASE_HI[0], sizeof(CP_RB0_BASE_HI)/sizeof(CP_RB0_BASE_HI[0]), 0, 0 },
	{ "mmCP_RB1_BASE_HI", REG_MMIO, 0x30b2, &CP_RB1_BASE_HI[0], sizeof(CP_RB1_BASE_HI)/sizeof(CP_RB1_BASE_HI[0]), 0, 0 },
	{ "mmCP_VMID_RESET", REG_MMIO, 0x30b3, &CP_VMID_RESET[0], sizeof(CP_VMID_RESET)/sizeof(CP_VMID_RESET[0]), 0, 0 },
	{ "mmCPC_INT_CNTL", REG_MMIO, 0x30b4, &CPC_INT_CNTL[0], sizeof(CPC_INT_CNTL)/sizeof(CPC_INT_CNTL[0]), 0, 0 },
	{ "mmCPC_INT_STATUS", REG_MMIO, 0x30b5, &CPC_INT_STATUS[0], sizeof(CPC_INT_STATUS)/sizeof(CPC_INT_STATUS[0]), 0, 0 },
	{ "mmCP_VMID_PREEMPT", REG_MMIO, 0x30b6, &CP_VMID_PREEMPT[0], sizeof(CP_VMID_PREEMPT)/sizeof(CP_VMID_PREEMPT[0]), 0, 0 },
	{ "mmCP_PQ_STATUS", REG_MMIO, 0x30b8, &CP_PQ_STATUS[0], sizeof(CP_PQ_STATUS)/sizeof(CP_PQ_STATUS[0]), 0, 0 },
	{ "mmRLC_CNTL", REG_MMIO, 0x30c0, &RLC_CNTL[0], sizeof(RLC_CNTL)/sizeof(RLC_CNTL[0]), 0, 0 },
	{ "mmRLC_DEBUG_SELECT", REG_MMIO, 0x30c1, &RLC_DEBUG_SELECT[0], sizeof(RLC_DEBUG_SELECT)/sizeof(RLC_DEBUG_SELECT[0]), 0, 0 },
	{ "mmRLC_DEBUG", REG_MMIO, 0x30c2, &RLC_DEBUG[0], sizeof(RLC_DEBUG)/sizeof(RLC_DEBUG[0]), 0, 0 },
	{ "mmRLC_MC_CNTL", REG_MMIO, 0x30c3, &RLC_MC_CNTL[0], sizeof(RLC_MC_CNTL)/sizeof(RLC_MC_CNTL[0]), 0, 0 },
	{ "mmRLC_STAT", REG_MMIO, 0x30c4, &RLC_STAT[0], sizeof(RLC_STAT)/sizeof(RLC_STAT[0]), 0, 0 },
	{ "mmRLC_SOFT_RESET_GPU", REG_MMIO, 0x30c5, &RLC_SOFT_RESET_GPU[0], sizeof(RLC_SOFT_RESET_GPU)/sizeof(RLC_SOFT_RESET_GPU[0]), 0, 0 },
	{ "mmRLC_MEM_SLP_CNTL", REG_MMIO, 0x30c6, &RLC_MEM_SLP_CNTL[0], sizeof(RLC_MEM_SLP_CNTL)/sizeof(RLC_MEM_SLP_CNTL[0]), 0, 0 },
	{ "mmRLC_LB_CNTR_MAX", REG_MMIO, 0x30d2, &RLC_LB_CNTR_MAX[0], sizeof(RLC_LB_CNTR_MAX)/sizeof(RLC_LB_CNTR_MAX[0]), 0, 0 },
	{ "mmRLC_LB_CNTL", REG_MMIO, 0x30d9, &RLC_LB_CNTL[0], sizeof(RLC_LB_CNTL)/sizeof(RLC_LB_CNTL[0]), 0, 0 },
	{ "mmRLC_LB_CNTR_INIT", REG_MMIO, 0x30db, &RLC_LB_CNTR_INIT[0], sizeof(RLC_LB_CNTR_INIT)/sizeof(RLC_LB_CNTR_INIT[0]), 0, 0 },
	{ "mmRLC_LOAD_BALANCE_CNTR", REG_MMIO, 0x30dc, &RLC_LOAD_BALANCE_CNTR[0], sizeof(RLC_LOAD_BALANCE_CNTR)/sizeof(RLC_LOAD_BALANCE_CNTR[0]), 0, 0 },
	{ "mmRLC_SAVE_AND_RESTORE_BASE", REG_MMIO, 0x30dd, &RLC_SAVE_AND_RESTORE_BASE[0], sizeof(RLC_SAVE_AND_RESTORE_BASE)/sizeof(RLC_SAVE_AND_RESTORE_BASE[0]), 0, 0 },
	{ "mmRLC_DRIVER_CPDMA_STATUS", REG_MMIO, 0x30de, &RLC_DRIVER_CPDMA_STATUS[0], sizeof(RLC_DRIVER_CPDMA_STATUS)/sizeof(RLC_DRIVER_CPDMA_STATUS[0]), 0, 0 },
	{ "mmRLC_JUMP_TABLE_RESTORE", REG_MMIO, 0x30de, &RLC_JUMP_TABLE_RESTORE[0], sizeof(RLC_JUMP_TABLE_RESTORE)/sizeof(RLC_JUMP_TABLE_RESTORE[0]), 0, 0 },
	{ "mmRLC_PG_DELAY_2", REG_MMIO, 0x30df, &RLC_PG_DELAY_2[0], sizeof(RLC_PG_DELAY_2)/sizeof(RLC_PG_DELAY_2[0]), 0, 0 },
	{ "mmRLC_GPM_DEBUG_SELECT", REG_MMIO, 0x30e0, &RLC_GPM_DEBUG_SELECT[0], sizeof(RLC_GPM_DEBUG_SELECT)/sizeof(RLC_GPM_DEBUG_SELECT[0]), 0, 0 },
	{ "mmRLC_GPM_DEBUG", REG_MMIO, 0x30e1, &RLC_GPM_DEBUG[0], sizeof(RLC_GPM_DEBUG)/sizeof(RLC_GPM_DEBUG[0]), 0, 0 },
	{ "mmRLC_GPM_UCODE_ADDR", REG_MMIO, 0x30e2, &RLC_GPM_UCODE_ADDR[0], sizeof(RLC_GPM_UCODE_ADDR)/sizeof(RLC_GPM_UCODE_ADDR[0]), 0, 0 },
	{ "mmRLC_GPM_UCODE_DATA", REG_MMIO, 0x30e3, &RLC_GPM_UCODE_DATA[0], sizeof(RLC_GPM_UCODE_DATA)/sizeof(RLC_GPM_UCODE_DATA[0]), 0, 0 },
	{ "mmRLC_GPU_CLOCK_COUNT_LSB", REG_MMIO, 0x30e4, &RLC_GPU_CLOCK_COUNT_LSB[0], sizeof(RLC_GPU_CLOCK_COUNT_LSB)/sizeof(RLC_GPU_CLOCK_COUNT_LSB[0]), 0, 0 },
	{ "mmRLC_GPU_CLOCK_COUNT_MSB", REG_MMIO, 0x30e5, &RLC_GPU_CLOCK_COUNT_MSB[0], sizeof(RLC_GPU_CLOCK_COUNT_MSB)/sizeof(RLC_GPU_CLOCK_COUNT_MSB[0]), 0, 0 },
	{ "mmRLC_CAPTURE_GPU_CLOCK_COUNT", REG_MMIO, 0x30e6, &RLC_CAPTURE_GPU_CLOCK_COUNT[0], sizeof(RLC_CAPTURE_GPU_CLOCK_COUNT)/sizeof(RLC_CAPTURE_GPU_CLOCK_COUNT[0]), 0, 0 },
	{ "mmRLC_UCODE_CNTL", REG_MMIO, 0x30e7, &RLC_UCODE_CNTL[0], sizeof(RLC_UCODE_CNTL)/sizeof(RLC_UCODE_CNTL[0]), 0, 0 },
	{ "mmRLC_GPM_STAT", REG_MMIO, 0x3100, &RLC_GPM_STAT[0], sizeof(RLC_GPM_STAT)/sizeof(RLC_GPM_STAT[0]), 0, 0 },
	{ "mmRLC_GPU_CLOCK_32_RES_SEL", REG_MMIO, 0x3101, &RLC_GPU_CLOCK_32_RES_SEL[0], sizeof(RLC_GPU_CLOCK_32_RES_SEL)/sizeof(RLC_GPU_CLOCK_32_RES_SEL[0]), 0, 0 },
	{ "mmRLC_GPU_CLOCK_32", REG_MMIO, 0x3102, &RLC_GPU_CLOCK_32[0], sizeof(RLC_GPU_CLOCK_32)/sizeof(RLC_GPU_CLOCK_32[0]), 0, 0 },
	{ "mmRLC_PG_CNTL", REG_MMIO, 0x3103, &RLC_PG_CNTL[0], sizeof(RLC_PG_CNTL)/sizeof(RLC_PG_CNTL[0]), 0, 0 },
	{ "mmRLC_GPM_THREAD_PRIORITY", REG_MMIO, 0x3104, &RLC_GPM_THREAD_PRIORITY[0], sizeof(RLC_GPM_THREAD_PRIORITY)/sizeof(RLC_GPM_THREAD_PRIORITY[0]), 0, 0 },
	{ "mmRLC_GPM_THREAD_ENABLE", REG_MMIO, 0x3105, &RLC_GPM_THREAD_ENABLE[0], sizeof(RLC_GPM_THREAD_ENABLE)/sizeof(RLC_GPM_THREAD_ENABLE[0]), 0, 0 },
	{ "mmRLC_GPM_VMID_THREAD0", REG_MMIO, 0x3106, &RLC_GPM_VMID_THREAD0[0], sizeof(RLC_GPM_VMID_THREAD0)/sizeof(RLC_GPM_VMID_THREAD0[0]), 0, 0 },
	{ "mmRLC_GPM_VMID_THREAD1", REG_MMIO, 0x3107, &RLC_GPM_VMID_THREAD1[0], sizeof(RLC_GPM_VMID_THREAD1)/sizeof(RLC_GPM_VMID_THREAD1[0]), 0, 0 },
	{ "mmRLC_CGTT_MGCG_OVERRIDE", REG_MMIO, 0x3108, &RLC_CGTT_MGCG_OVERRIDE[0], sizeof(RLC_CGTT_MGCG_OVERRIDE)/sizeof(RLC_CGTT_MGCG_OVERRIDE[0]), 0, 0 },
	{ "mmRLC_CGCG_CGLS_CTRL", REG_MMIO, 0x3109, &RLC_CGCG_CGLS_CTRL[0], sizeof(RLC_CGCG_CGLS_CTRL)/sizeof(RLC_CGCG_CGLS_CTRL[0]), 0, 0 },
	{ "mmRLC_CGCG_RAMP_CTRL", REG_MMIO, 0x310a, &RLC_CGCG_RAMP_CTRL[0], sizeof(RLC_CGCG_RAMP_CTRL)/sizeof(RLC_CGCG_RAMP_CTRL[0]), 0, 0 },
	{ "mmRLC_DYN_PG_STATUS", REG_MMIO, 0x310b, &RLC_DYN_PG_STATUS[0], sizeof(RLC_DYN_PG_STATUS)/sizeof(RLC_DYN_PG_STATUS[0]), 0, 0 },
	{ "mmRLC_DYN_PG_REQUEST", REG_MMIO, 0x310c, &RLC_DYN_PG_REQUEST[0], sizeof(RLC_DYN_PG_REQUEST)/sizeof(RLC_DYN_PG_REQUEST[0]), 0, 0 },
	{ "mmRLC_PG_DELAY", REG_MMIO, 0x310d, &RLC_PG_DELAY[0], sizeof(RLC_PG_DELAY)/sizeof(RLC_PG_DELAY[0]), 0, 0 },
	{ "mmRLC_CU_STATUS", REG_MMIO, 0x310e, &RLC_CU_STATUS[0], sizeof(RLC_CU_STATUS)/sizeof(RLC_CU_STATUS[0]), 0, 0 },
	{ "mmRLC_LB_INIT_CU_MASK", REG_MMIO, 0x310f, &RLC_LB_INIT_CU_MASK[0], sizeof(RLC_LB_INIT_CU_MASK)/sizeof(RLC_LB_INIT_CU_MASK[0]), 0, 0 },
	{ "mmRLC_LB_ALWAYS_ACTIVE_CU_MASK", REG_MMIO, 0x3110, &RLC_LB_ALWAYS_ACTIVE_CU_MASK[0], sizeof(RLC_LB_ALWAYS_ACTIVE_CU_MASK)/sizeof(RLC_LB_ALWAYS_ACTIVE_CU_MASK[0]), 0, 0 },
	{ "mmRLC_LB_PARAMS", REG_MMIO, 0x3111, &RLC_LB_PARAMS[0], sizeof(RLC_LB_PARAMS)/sizeof(RLC_LB_PARAMS[0]), 0, 0 },
	{ "mmRLC_THREAD1_DELAY", REG_MMIO, 0x3112, &RLC_THREAD1_DELAY[0], sizeof(RLC_THREAD1_DELAY)/sizeof(RLC_THREAD1_DELAY[0]), 0, 0 },
	{ "mmRLC_PG_ALWAYS_ON_CU_MASK", REG_MMIO, 0x3113, &RLC_PG_ALWAYS_ON_CU_MASK[0], sizeof(RLC_PG_ALWAYS_ON_CU_MASK)/sizeof(RLC_PG_ALWAYS_ON_CU_MASK[0]), 0, 0 },
	{ "mmRLC_MAX_PG_CU", REG_MMIO, 0x3114, &RLC_MAX_PG_CU[0], sizeof(RLC_MAX_PG_CU)/sizeof(RLC_MAX_PG_CU[0]), 0, 0 },
	{ "mmRLC_AUTO_PG_CTRL", REG_MMIO, 0x3115, &RLC_AUTO_PG_CTRL[0], sizeof(RLC_AUTO_PG_CTRL)/sizeof(RLC_AUTO_PG_CTRL[0]), 0, 0 },
	{ "mmRLC_SMU_GRBM_REG_SAVE_CTRL", REG_MMIO, 0x3116, &RLC_SMU_GRBM_REG_SAVE_CTRL[0], sizeof(RLC_SMU_GRBM_REG_SAVE_CTRL)/sizeof(RLC_SMU_GRBM_REG_SAVE_CTRL[0]), 0, 0 },
	{ "mmRLC_SMU_PG_CTRL", REG_MMIO, 0x3117, &RLC_SMU_PG_CTRL[0], sizeof(RLC_SMU_PG_CTRL)/sizeof(RLC_SMU_PG_CTRL[0]), 0, 0 },
	{ "mmRLC_SMU_PG_WAKE_UP_CTRL", REG_MMIO, 0x3118, &RLC_SMU_PG_WAKE_UP_CTRL[0], sizeof(RLC_SMU_PG_WAKE_UP_CTRL)/sizeof(RLC_SMU_PG_WAKE_UP_CTRL[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_MASTER_INDEX", REG_MMIO, 0x3119, &RLC_SERDES_RD_MASTER_INDEX[0], sizeof(RLC_SERDES_RD_MASTER_INDEX)/sizeof(RLC_SERDES_RD_MASTER_INDEX[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_DATA_0", REG_MMIO, 0x311a, &RLC_SERDES_RD_DATA_0[0], sizeof(RLC_SERDES_RD_DATA_0)/sizeof(RLC_SERDES_RD_DATA_0[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_DATA_1", REG_MMIO, 0x311b, &RLC_SERDES_RD_DATA_1[0], sizeof(RLC_SERDES_RD_DATA_1)/sizeof(RLC_SERDES_RD_DATA_1[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_DATA_2", REG_MMIO, 0x311c, &RLC_SERDES_RD_DATA_2[0], sizeof(RLC_SERDES_RD_DATA_2)/sizeof(RLC_SERDES_RD_DATA_2[0]), 0, 0 },
	{ "mmRLC_SERDES_WR_CU_MASTER_MASK", REG_MMIO, 0x311d, &RLC_SERDES_WR_CU_MASTER_MASK[0], sizeof(RLC_SERDES_WR_CU_MASTER_MASK)/sizeof(RLC_SERDES_WR_CU_MASTER_MASK[0]), 0, 0 },
	{ "mmRLC_SERDES_WR_NONCU_MASTER_MASK", REG_MMIO, 0x311e, &RLC_SERDES_WR_NONCU_MASTER_MASK[0], sizeof(RLC_SERDES_WR_NONCU_MASTER_MASK)/sizeof(RLC_SERDES_WR_NONCU_MASTER_MASK[0]), 0, 0 },
	{ "mmRLC_SERDES_WR_CTRL", REG_MMIO, 0x311f, &RLC_SERDES_WR_CTRL[0], sizeof(RLC_SERDES_WR_CTRL)/sizeof(RLC_SERDES_WR_CTRL[0]), 0, 0 },
	{ "mmRLC_SERDES_WR_DATA", REG_MMIO, 0x3120, &RLC_SERDES_WR_DATA[0], sizeof(RLC_SERDES_WR_DATA)/sizeof(RLC_SERDES_WR_DATA[0]), 0, 0 },
	{ "mmRLC_SERDES_CU_MASTER_BUSY", REG_MMIO, 0x3121, &RLC_SERDES_CU_MASTER_BUSY[0], sizeof(RLC_SERDES_CU_MASTER_BUSY)/sizeof(RLC_SERDES_CU_MASTER_BUSY[0]), 0, 0 },
	{ "mmRLC_SERDES_NONCU_MASTER_BUSY", REG_MMIO, 0x3122, &RLC_SERDES_NONCU_MASTER_BUSY[0], sizeof(RLC_SERDES_NONCU_MASTER_BUSY)/sizeof(RLC_SERDES_NONCU_MASTER_BUSY[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_0", REG_MMIO, 0x3123, &RLC_GPM_GENERAL_0[0], sizeof(RLC_GPM_GENERAL_0)/sizeof(RLC_GPM_GENERAL_0[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_1", REG_MMIO, 0x3124, &RLC_GPM_GENERAL_1[0], sizeof(RLC_GPM_GENERAL_1)/sizeof(RLC_GPM_GENERAL_1[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_2", REG_MMIO, 0x3125, &RLC_GPM_GENERAL_2[0], sizeof(RLC_GPM_GENERAL_2)/sizeof(RLC_GPM_GENERAL_2[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_3", REG_MMIO, 0x3126, &RLC_GPM_GENERAL_3[0], sizeof(RLC_GPM_GENERAL_3)/sizeof(RLC_GPM_GENERAL_3[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_4", REG_MMIO, 0x3127, &RLC_GPM_GENERAL_4[0], sizeof(RLC_GPM_GENERAL_4)/sizeof(RLC_GPM_GENERAL_4[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_5", REG_MMIO, 0x3128, &RLC_GPM_GENERAL_5[0], sizeof(RLC_GPM_GENERAL_5)/sizeof(RLC_GPM_GENERAL_5[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_6", REG_MMIO, 0x3129, &RLC_GPM_GENERAL_6[0], sizeof(RLC_GPM_GENERAL_6)/sizeof(RLC_GPM_GENERAL_6[0]), 0, 0 },
	{ "mmRLC_GPM_GENERAL_7", REG_MMIO, 0x312a, &RLC_GPM_GENERAL_7[0], sizeof(RLC_GPM_GENERAL_7)/sizeof(RLC_GPM_GENERAL_7[0]), 0, 0 },
	{ "mmRLC_GPM_CU_PD_TIMEOUT", REG_MMIO, 0x312b, &RLC_GPM_CU_PD_TIMEOUT[0], sizeof(RLC_GPM_CU_PD_TIMEOUT)/sizeof(RLC_GPM_CU_PD_TIMEOUT[0]), 0, 0 },
	{ "mmRLC_GPM_SCRATCH_ADDR", REG_MMIO, 0x312c, &RLC_GPM_SCRATCH_ADDR[0], sizeof(RLC_GPM_SCRATCH_ADDR)/sizeof(RLC_GPM_SCRATCH_ADDR[0]), 0, 0 },
	{ "mmRLC_GPM_SCRATCH_DATA", REG_MMIO, 0x312d, &RLC_GPM_SCRATCH_DATA[0], sizeof(RLC_GPM_SCRATCH_DATA)/sizeof(RLC_GPM_SCRATCH_DATA[0]), 0, 0 },
	{ "mmRLC_STATIC_PG_STATUS", REG_MMIO, 0x312e, &RLC_STATIC_PG_STATUS[0], sizeof(RLC_STATIC_PG_STATUS)/sizeof(RLC_STATIC_PG_STATUS[0]), 0, 0 },
	{ "mmRLC_GPM_PERF_COUNT_0", REG_MMIO, 0x312f, &RLC_GPM_PERF_COUNT_0[0], sizeof(RLC_GPM_PERF_COUNT_0)/sizeof(RLC_GPM_PERF_COUNT_0[0]), 0, 0 },
	{ "mmRLC_GPM_PERF_COUNT_1", REG_MMIO, 0x3130, &RLC_GPM_PERF_COUNT_1[0], sizeof(RLC_GPM_PERF_COUNT_1)/sizeof(RLC_GPM_PERF_COUNT_1[0]), 0, 0 },
	{ "mmRLC_SPM_VMID", REG_MMIO, 0x3131, &RLC_SPM_VMID[0], sizeof(RLC_SPM_VMID)/sizeof(RLC_SPM_VMID[0]), 0, 0 },
	{ "mmRLC_SPM_INT_CNTL", REG_MMIO, 0x3132, &RLC_SPM_INT_CNTL[0], sizeof(RLC_SPM_INT_CNTL)/sizeof(RLC_SPM_INT_CNTL[0]), 0, 0 },
	{ "mmRLC_SPM_INT_STATUS", REG_MMIO, 0x3133, &RLC_SPM_INT_STATUS[0], sizeof(RLC_SPM_INT_STATUS)/sizeof(RLC_SPM_INT_STATUS[0]), 0, 0 },
	{ "mmRLC_SPM_DEBUG_SELECT", REG_MMIO, 0x3134, &RLC_SPM_DEBUG_SELECT[0], sizeof(RLC_SPM_DEBUG_SELECT)/sizeof(RLC_SPM_DEBUG_SELECT[0]), 0, 0 },
	{ "mmRLC_SPM_DEBUG", REG_MMIO, 0x3135, &RLC_SPM_DEBUG[0], sizeof(RLC_SPM_DEBUG)/sizeof(RLC_SPM_DEBUG[0]), 0, 0 },
	{ "mmRLC_GPM_LOG_ADDR", REG_MMIO, 0x3136, &RLC_GPM_LOG_ADDR[0], sizeof(RLC_GPM_LOG_ADDR)/sizeof(RLC_GPM_LOG_ADDR[0]), 0, 0 },
	{ "mmRLC_GPM_LOG_SIZE", REG_MMIO, 0x3137, &RLC_GPM_LOG_SIZE[0], sizeof(RLC_GPM_LOG_SIZE)/sizeof(RLC_GPM_LOG_SIZE[0]), 0, 0 },
	{ "mmRLC_GPM_LOG_CONT", REG_MMIO, 0x3138, &RLC_GPM_LOG_CONT[0], sizeof(RLC_GPM_LOG_CONT)/sizeof(RLC_GPM_LOG_CONT[0]), 0, 0 },
	{ "mmRLC_GPR_REG1", REG_MMIO, 0x3139, &RLC_GPR_REG1[0], sizeof(RLC_GPR_REG1)/sizeof(RLC_GPR_REG1[0]), 0, 0 },
	{ "mmRLC_SAFE_MODE", REG_MMIO, 0x313a, &RLC_SAFE_MODE[0], sizeof(RLC_SAFE_MODE)/sizeof(RLC_SAFE_MODE[0]), 0, 0 },
	{ "mmRLC_GPR_REG2", REG_MMIO, 0x313a, &RLC_GPR_REG2[0], sizeof(RLC_GPR_REG2)/sizeof(RLC_GPR_REG2[0]), 0, 0 },
	{ "mmSPI_ARB_PRIORITY", REG_MMIO, 0x31c0, &SPI_ARB_PRIORITY[0], sizeof(SPI_ARB_PRIORITY)/sizeof(SPI_ARB_PRIORITY[0]), 0, 0 },
	{ "mmSPI_ARB_CYCLES_0", REG_MMIO, 0x31c1, &SPI_ARB_CYCLES_0[0], sizeof(SPI_ARB_CYCLES_0)/sizeof(SPI_ARB_CYCLES_0[0]), 0, 0 },
	{ "mmSPI_ARB_CYCLES_1", REG_MMIO, 0x31c2, &SPI_ARB_CYCLES_1[0], sizeof(SPI_ARB_CYCLES_1)/sizeof(SPI_ARB_CYCLES_1[0]), 0, 0 },
	{ "mmSPI_CDBG_SYS_GFX", REG_MMIO, 0x31c3, &SPI_CDBG_SYS_GFX[0], sizeof(SPI_CDBG_SYS_GFX)/sizeof(SPI_CDBG_SYS_GFX[0]), 0, 0 },
	{ "mmSPI_CDBG_SYS_HP3D", REG_MMIO, 0x31c4, &SPI_CDBG_SYS_HP3D[0], sizeof(SPI_CDBG_SYS_HP3D)/sizeof(SPI_CDBG_SYS_HP3D[0]), 0, 0 },
	{ "mmSPI_CDBG_SYS_CS0", REG_MMIO, 0x31c5, &SPI_CDBG_SYS_CS0[0], sizeof(SPI_CDBG_SYS_CS0)/sizeof(SPI_CDBG_SYS_CS0[0]), 0, 0 },
	{ "mmSPI_CDBG_SYS_CS1", REG_MMIO, 0x31c6, &SPI_CDBG_SYS_CS1[0], sizeof(SPI_CDBG_SYS_CS1)/sizeof(SPI_CDBG_SYS_CS1[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_GFX", REG_MMIO, 0x31c7, &SPI_WCL_PIPE_PERCENT_GFX[0], sizeof(SPI_WCL_PIPE_PERCENT_GFX)/sizeof(SPI_WCL_PIPE_PERCENT_GFX[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_HP3D", REG_MMIO, 0x31c8, &SPI_WCL_PIPE_PERCENT_HP3D[0], sizeof(SPI_WCL_PIPE_PERCENT_HP3D)/sizeof(SPI_WCL_PIPE_PERCENT_HP3D[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS0", REG_MMIO, 0x31c9, &SPI_WCL_PIPE_PERCENT_CS0[0], sizeof(SPI_WCL_PIPE_PERCENT_CS0)/sizeof(SPI_WCL_PIPE_PERCENT_CS0[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS1", REG_MMIO, 0x31ca, &SPI_WCL_PIPE_PERCENT_CS1[0], sizeof(SPI_WCL_PIPE_PERCENT_CS1)/sizeof(SPI_WCL_PIPE_PERCENT_CS1[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS2", REG_MMIO, 0x31cb, &SPI_WCL_PIPE_PERCENT_CS2[0], sizeof(SPI_WCL_PIPE_PERCENT_CS2)/sizeof(SPI_WCL_PIPE_PERCENT_CS2[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS3", REG_MMIO, 0x31cc, &SPI_WCL_PIPE_PERCENT_CS3[0], sizeof(SPI_WCL_PIPE_PERCENT_CS3)/sizeof(SPI_WCL_PIPE_PERCENT_CS3[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS4", REG_MMIO, 0x31cd, &SPI_WCL_PIPE_PERCENT_CS4[0], sizeof(SPI_WCL_PIPE_PERCENT_CS4)/sizeof(SPI_WCL_PIPE_PERCENT_CS4[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS5", REG_MMIO, 0x31ce, &SPI_WCL_PIPE_PERCENT_CS5[0], sizeof(SPI_WCL_PIPE_PERCENT_CS5)/sizeof(SPI_WCL_PIPE_PERCENT_CS5[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS6", REG_MMIO, 0x31cf, &SPI_WCL_PIPE_PERCENT_CS6[0], sizeof(SPI_WCL_PIPE_PERCENT_CS6)/sizeof(SPI_WCL_PIPE_PERCENT_CS6[0]), 0, 0 },
	{ "mmSPI_WCL_PIPE_PERCENT_CS7", REG_MMIO, 0x31d0, &SPI_WCL_PIPE_PERCENT_CS7[0], sizeof(SPI_WCL_PIPE_PERCENT_CS7)/sizeof(SPI_WCL_PIPE_PERCENT_CS7[0]), 0, 0 },
	{ "mmSPI_GDBG_WAVE_CNTL", REG_MMIO, 0x31d1, &SPI_GDBG_WAVE_CNTL[0], sizeof(SPI_GDBG_WAVE_CNTL)/sizeof(SPI_GDBG_WAVE_CNTL[0]), 0, 0 },
	{ "mmSPI_GDBG_TRAP_CONFIG", REG_MMIO, 0x31d2, &SPI_GDBG_TRAP_CONFIG[0], sizeof(SPI_GDBG_TRAP_CONFIG)/sizeof(SPI_GDBG_TRAP_CONFIG[0]), 0, 0 },
	{ "mmSPI_GDBG_TRAP_MASK", REG_MMIO, 0x31d3, &SPI_GDBG_TRAP_MASK[0], sizeof(SPI_GDBG_TRAP_MASK)/sizeof(SPI_GDBG_TRAP_MASK[0]), 0, 0 },
	{ "mmSPI_GDBG_TBA_LO", REG_MMIO, 0x31d4, &SPI_GDBG_TBA_LO[0], sizeof(SPI_GDBG_TBA_LO)/sizeof(SPI_GDBG_TBA_LO[0]), 0, 0 },
	{ "mmSPI_GDBG_TBA_HI", REG_MMIO, 0x31d5, &SPI_GDBG_TBA_HI[0], sizeof(SPI_GDBG_TBA_HI)/sizeof(SPI_GDBG_TBA_HI[0]), 0, 0 },
	{ "mmSPI_GDBG_TMA_LO", REG_MMIO, 0x31d6, &SPI_GDBG_TMA_LO[0], sizeof(SPI_GDBG_TMA_LO)/sizeof(SPI_GDBG_TMA_LO[0]), 0, 0 },
	{ "mmSPI_GDBG_TMA_HI", REG_MMIO, 0x31d7, &SPI_GDBG_TMA_HI[0], sizeof(SPI_GDBG_TMA_HI)/sizeof(SPI_GDBG_TMA_HI[0]), 0, 0 },
	{ "mmSPI_GDBG_TRAP_DATA0", REG_MMIO, 0x31d8, &SPI_GDBG_TRAP_DATA0[0], sizeof(SPI_GDBG_TRAP_DATA0)/sizeof(SPI_GDBG_TRAP_DATA0[0]), 0, 0 },
	{ "mmSPI_GDBG_TRAP_DATA1", REG_MMIO, 0x31d9, &SPI_GDBG_TRAP_DATA1[0], sizeof(SPI_GDBG_TRAP_DATA1)/sizeof(SPI_GDBG_TRAP_DATA1[0]), 0, 0 },
	{ "mmSPI_RESET_DEBUG", REG_MMIO, 0x31da, &SPI_RESET_DEBUG[0], sizeof(SPI_RESET_DEBUG)/sizeof(SPI_RESET_DEBUG[0]), 0, 0 },
	{ "mmSPI_COMPUTE_QUEUE_RESET", REG_MMIO, 0x31db, &SPI_COMPUTE_QUEUE_RESET[0], sizeof(SPI_COMPUTE_QUEUE_RESET)/sizeof(SPI_COMPUTE_QUEUE_RESET[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_0", REG_MMIO, 0x31dc, &SPI_RESOURCE_RESERVE_CU_0[0], sizeof(SPI_RESOURCE_RESERVE_CU_0)/sizeof(SPI_RESOURCE_RESERVE_CU_0[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_1", REG_MMIO, 0x31dd, &SPI_RESOURCE_RESERVE_CU_1[0], sizeof(SPI_RESOURCE_RESERVE_CU_1)/sizeof(SPI_RESOURCE_RESERVE_CU_1[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_2", REG_MMIO, 0x31de, &SPI_RESOURCE_RESERVE_CU_2[0], sizeof(SPI_RESOURCE_RESERVE_CU_2)/sizeof(SPI_RESOURCE_RESERVE_CU_2[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_3", REG_MMIO, 0x31df, &SPI_RESOURCE_RESERVE_CU_3[0], sizeof(SPI_RESOURCE_RESERVE_CU_3)/sizeof(SPI_RESOURCE_RESERVE_CU_3[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_4", REG_MMIO, 0x31e0, &SPI_RESOURCE_RESERVE_CU_4[0], sizeof(SPI_RESOURCE_RESERVE_CU_4)/sizeof(SPI_RESOURCE_RESERVE_CU_4[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_5", REG_MMIO, 0x31e1, &SPI_RESOURCE_RESERVE_CU_5[0], sizeof(SPI_RESOURCE_RESERVE_CU_5)/sizeof(SPI_RESOURCE_RESERVE_CU_5[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_6", REG_MMIO, 0x31e2, &SPI_RESOURCE_RESERVE_CU_6[0], sizeof(SPI_RESOURCE_RESERVE_CU_6)/sizeof(SPI_RESOURCE_RESERVE_CU_6[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_7", REG_MMIO, 0x31e3, &SPI_RESOURCE_RESERVE_CU_7[0], sizeof(SPI_RESOURCE_RESERVE_CU_7)/sizeof(SPI_RESOURCE_RESERVE_CU_7[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_8", REG_MMIO, 0x31e4, &SPI_RESOURCE_RESERVE_CU_8[0], sizeof(SPI_RESOURCE_RESERVE_CU_8)/sizeof(SPI_RESOURCE_RESERVE_CU_8[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_CU_9", REG_MMIO, 0x31e5, &SPI_RESOURCE_RESERVE_CU_9[0], sizeof(SPI_RESOURCE_RESERVE_CU_9)/sizeof(SPI_RESOURCE_RESERVE_CU_9[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_0", REG_MMIO, 0x31e6, &SPI_RESOURCE_RESERVE_EN_CU_0[0], sizeof(SPI_RESOURCE_RESERVE_EN_CU_0)/sizeof(SPI_RESOURCE_RESERVE_EN_CU_0[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_1", REG_MMIO, 0x31e7, &SPI_RESOURCE_RESERVE_EN_CU_1[0], sizeof(SPI_RESOURCE_RESERVE_EN_CU_1)/sizeof(SPI_RESOURCE_RESERVE_EN_CU_1[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_2", REG_MMIO, 0x31e8, &SPI_RESOURCE_RESERVE_EN_CU_2[0], sizeof(SPI_RESOURCE_RESERVE_EN_CU_2)/sizeof(SPI_RESOURCE_RESERVE_EN_CU_2[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_3", REG_MMIO, 0x31e9, &SPI_RESOURCE_RESERVE_EN_CU_3[0], sizeof(SPI_RESOURCE_RESERVE_EN_CU_3)/sizeof(SPI_RESOURCE_RESERVE_EN_CU_3[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_4", REG_MMIO, 0x31ea, &SPI_RESOURCE_RESERVE_EN_CU_4[0], sizeof(SPI_RESOURCE_RESERVE_EN_CU_4)/sizeof(SPI_RESOURCE_RESERVE_EN_CU_4[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_5", REG_MMIO, 0x31eb, &SPI_RESOURCE_RESERVE_EN_CU_5[0], sizeof(SPI_RESOURCE_RESERVE_EN_CU_5)/sizeof(SPI_RESOURCE_RESERVE_EN_CU_5[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_6", REG_MMIO, 0x31ec, &SPI_RESOURCE_RESERVE_EN_CU_6[0], sizeof(SPI_RESOURCE_RESERVE_EN_CU_6)/sizeof(SPI_RESOURCE_RESERVE_EN_CU_6[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_7", REG_MMIO, 0x31ed, &SPI_RESOURCE_RESERVE_EN_CU_7[0], sizeof(SPI_RESOURCE_RESERVE_EN_CU_7)/sizeof(SPI_RESOURCE_RESERVE_EN_CU_7[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_8", REG_MMIO, 0x31ee, &SPI_RESOURCE_RESERVE_EN_CU_8[0], sizeof(SPI_RESOURCE_RESERVE_EN_CU_8)/sizeof(SPI_RESOURCE_RESERVE_EN_CU_8[0]), 0, 0 },
	{ "mmSPI_RESOURCE_RESERVE_EN_CU_9", REG_MMIO, 0x31ef, &SPI_RESOURCE_RESERVE_EN_CU_9[0], sizeof(SPI_RESOURCE_RESERVE_EN_CU_9)/sizeof(SPI_RESOURCE_RESERVE_EN_CU_9[0]), 0, 0 },
	{ "mmCP_HPD_ROQ_OFFSETS", REG_MMIO, 0x3240, &CP_HPD_ROQ_OFFSETS[0], sizeof(CP_HPD_ROQ_OFFSETS)/sizeof(CP_HPD_ROQ_OFFSETS[0]), 0, 0 },
	{ "mmCP_HPD_EOP_BASE_ADDR", REG_MMIO, 0x3241, &CP_HPD_EOP_BASE_ADDR[0], sizeof(CP_HPD_EOP_BASE_ADDR)/sizeof(CP_HPD_EOP_BASE_ADDR[0]), 0, 0 },
	{ "mmCP_HPD_EOP_BASE_ADDR_HI", REG_MMIO, 0x3242, &CP_HPD_EOP_BASE_ADDR_HI[0], sizeof(CP_HPD_EOP_BASE_ADDR_HI)/sizeof(CP_HPD_EOP_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_HPD_EOP_VMID", REG_MMIO, 0x3243, &CP_HPD_EOP_VMID[0], sizeof(CP_HPD_EOP_VMID)/sizeof(CP_HPD_EOP_VMID[0]), 0, 0 },
	{ "mmCP_HPD_EOP_CONTROL", REG_MMIO, 0x3244, &CP_HPD_EOP_CONTROL[0], sizeof(CP_HPD_EOP_CONTROL)/sizeof(CP_HPD_EOP_CONTROL[0]), 0, 0 },
	{ "mmCP_MQD_BASE_ADDR", REG_MMIO, 0x3245, &CP_MQD_BASE_ADDR[0], sizeof(CP_MQD_BASE_ADDR)/sizeof(CP_MQD_BASE_ADDR[0]), 0, 0 },
	{ "mmCP_MQD_BASE_ADDR_HI", REG_MMIO, 0x3246, &CP_MQD_BASE_ADDR_HI[0], sizeof(CP_MQD_BASE_ADDR_HI)/sizeof(CP_MQD_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_HQD_ACTIVE", REG_MMIO, 0x3247, &CP_HQD_ACTIVE[0], sizeof(CP_HQD_ACTIVE)/sizeof(CP_HQD_ACTIVE[0]), 0, 0 },
	{ "mmCP_HQD_VMID", REG_MMIO, 0x3248, &CP_HQD_VMID[0], sizeof(CP_HQD_VMID)/sizeof(CP_HQD_VMID[0]), 0, 0 },
	{ "mmCP_HQD_PERSISTENT_STATE", REG_MMIO, 0x3249, &CP_HQD_PERSISTENT_STATE[0], sizeof(CP_HQD_PERSISTENT_STATE)/sizeof(CP_HQD_PERSISTENT_STATE[0]), 0, 0 },
	{ "mmCP_HQD_PIPE_PRIORITY", REG_MMIO, 0x324a, &CP_HQD_PIPE_PRIORITY[0], sizeof(CP_HQD_PIPE_PRIORITY)/sizeof(CP_HQD_PIPE_PRIORITY[0]), 0, 0 },
	{ "mmCP_HQD_QUEUE_PRIORITY", REG_MMIO, 0x324b, &CP_HQD_QUEUE_PRIORITY[0], sizeof(CP_HQD_QUEUE_PRIORITY)/sizeof(CP_HQD_QUEUE_PRIORITY[0]), 0, 0 },
	{ "mmCP_HQD_QUANTUM", REG_MMIO, 0x324c, &CP_HQD_QUANTUM[0], sizeof(CP_HQD_QUANTUM)/sizeof(CP_HQD_QUANTUM[0]), 0, 0 },
	{ "mmCP_HQD_PQ_BASE", REG_MMIO, 0x324d, &CP_HQD_PQ_BASE[0], sizeof(CP_HQD_PQ_BASE)/sizeof(CP_HQD_PQ_BASE[0]), 0, 0 },
	{ "mmCP_HQD_PQ_BASE_HI", REG_MMIO, 0x324e, &CP_HQD_PQ_BASE_HI[0], sizeof(CP_HQD_PQ_BASE_HI)/sizeof(CP_HQD_PQ_BASE_HI[0]), 0, 0 },
	{ "mmCP_HQD_PQ_RPTR", REG_MMIO, 0x324f, &CP_HQD_PQ_RPTR[0], sizeof(CP_HQD_PQ_RPTR)/sizeof(CP_HQD_PQ_RPTR[0]), 0, 0 },
	{ "mmCP_HQD_PQ_RPTR_REPORT_ADDR", REG_MMIO, 0x3250, &CP_HQD_PQ_RPTR_REPORT_ADDR[0], sizeof(CP_HQD_PQ_RPTR_REPORT_ADDR)/sizeof(CP_HQD_PQ_RPTR_REPORT_ADDR[0]), 0, 0 },
	{ "mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI", REG_MMIO, 0x3251, &CP_HQD_PQ_RPTR_REPORT_ADDR_HI[0], sizeof(CP_HQD_PQ_RPTR_REPORT_ADDR_HI)/sizeof(CP_HQD_PQ_RPTR_REPORT_ADDR_HI[0]), 0, 0 },
	{ "mmCP_HQD_PQ_WPTR_POLL_ADDR", REG_MMIO, 0x3252, &CP_HQD_PQ_WPTR_POLL_ADDR[0], sizeof(CP_HQD_PQ_WPTR_POLL_ADDR)/sizeof(CP_HQD_PQ_WPTR_POLL_ADDR[0]), 0, 0 },
	{ "mmCP_HQD_PQ_WPTR_POLL_ADDR_HI", REG_MMIO, 0x3253, &CP_HQD_PQ_WPTR_POLL_ADDR_HI[0], sizeof(CP_HQD_PQ_WPTR_POLL_ADDR_HI)/sizeof(CP_HQD_PQ_WPTR_POLL_ADDR_HI[0]), 0, 0 },
	{ "mmCP_HQD_PQ_DOORBELL_CONTROL", REG_MMIO, 0x3254, &CP_HQD_PQ_DOORBELL_CONTROL[0], sizeof(CP_HQD_PQ_DOORBELL_CONTROL)/sizeof(CP_HQD_PQ_DOORBELL_CONTROL[0]), 0, 0 },
	{ "mmCP_HQD_PQ_WPTR", REG_MMIO, 0x3255, &CP_HQD_PQ_WPTR[0], sizeof(CP_HQD_PQ_WPTR)/sizeof(CP_HQD_PQ_WPTR[0]), 0, 0 },
	{ "mmCP_HQD_PQ_CONTROL", REG_MMIO, 0x3256, &CP_HQD_PQ_CONTROL[0], sizeof(CP_HQD_PQ_CONTROL)/sizeof(CP_HQD_PQ_CONTROL[0]), 0, 0 },
	{ "mmCP_HQD_IB_BASE_ADDR", REG_MMIO, 0x3257, &CP_HQD_IB_BASE_ADDR[0], sizeof(CP_HQD_IB_BASE_ADDR)/sizeof(CP_HQD_IB_BASE_ADDR[0]), 0, 0 },
	{ "mmCP_HQD_IB_BASE_ADDR_HI", REG_MMIO, 0x3258, &CP_HQD_IB_BASE_ADDR_HI[0], sizeof(CP_HQD_IB_BASE_ADDR_HI)/sizeof(CP_HQD_IB_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_HQD_IB_RPTR", REG_MMIO, 0x3259, &CP_HQD_IB_RPTR[0], sizeof(CP_HQD_IB_RPTR)/sizeof(CP_HQD_IB_RPTR[0]), 0, 0 },
	{ "mmCP_HQD_IB_CONTROL", REG_MMIO, 0x325a, &CP_HQD_IB_CONTROL[0], sizeof(CP_HQD_IB_CONTROL)/sizeof(CP_HQD_IB_CONTROL[0]), 0, 0 },
	{ "mmCP_HQD_IQ_TIMER", REG_MMIO, 0x325b, &CP_HQD_IQ_TIMER[0], sizeof(CP_HQD_IQ_TIMER)/sizeof(CP_HQD_IQ_TIMER[0]), 0, 0 },
	{ "mmCP_HQD_IQ_RPTR", REG_MMIO, 0x325c, &CP_HQD_IQ_RPTR[0], sizeof(CP_HQD_IQ_RPTR)/sizeof(CP_HQD_IQ_RPTR[0]), 0, 0 },
	{ "mmCP_HQD_DEQUEUE_REQUEST", REG_MMIO, 0x325d, &CP_HQD_DEQUEUE_REQUEST[0], sizeof(CP_HQD_DEQUEUE_REQUEST)/sizeof(CP_HQD_DEQUEUE_REQUEST[0]), 0, 0 },
	{ "mmCP_HQD_DMA_OFFLOAD", REG_MMIO, 0x325e, &CP_HQD_DMA_OFFLOAD[0], sizeof(CP_HQD_DMA_OFFLOAD)/sizeof(CP_HQD_DMA_OFFLOAD[0]), 0, 0 },
	{ "mmCP_HQD_SEMA_CMD", REG_MMIO, 0x325f, &CP_HQD_SEMA_CMD[0], sizeof(CP_HQD_SEMA_CMD)/sizeof(CP_HQD_SEMA_CMD[0]), 0, 0 },
	{ "mmCP_HQD_MSG_TYPE", REG_MMIO, 0x3260, &CP_HQD_MSG_TYPE[0], sizeof(CP_HQD_MSG_TYPE)/sizeof(CP_HQD_MSG_TYPE[0]), 0, 0 },
	{ "mmCP_HQD_ATOMIC0_PREOP_LO", REG_MMIO, 0x3261, &CP_HQD_ATOMIC0_PREOP_LO[0], sizeof(CP_HQD_ATOMIC0_PREOP_LO)/sizeof(CP_HQD_ATOMIC0_PREOP_LO[0]), 0, 0 },
	{ "mmCP_HQD_ATOMIC0_PREOP_HI", REG_MMIO, 0x3262, &CP_HQD_ATOMIC0_PREOP_HI[0], sizeof(CP_HQD_ATOMIC0_PREOP_HI)/sizeof(CP_HQD_ATOMIC0_PREOP_HI[0]), 0, 0 },
	{ "mmCP_HQD_ATOMIC1_PREOP_LO", REG_MMIO, 0x3263, &CP_HQD_ATOMIC1_PREOP_LO[0], sizeof(CP_HQD_ATOMIC1_PREOP_LO)/sizeof(CP_HQD_ATOMIC1_PREOP_LO[0]), 0, 0 },
	{ "mmCP_HQD_ATOMIC1_PREOP_HI", REG_MMIO, 0x3264, &CP_HQD_ATOMIC1_PREOP_HI[0], sizeof(CP_HQD_ATOMIC1_PREOP_HI)/sizeof(CP_HQD_ATOMIC1_PREOP_HI[0]), 0, 0 },
	{ "mmCP_HQD_HQ_SCHEDULER0", REG_MMIO, 0x3265, &CP_HQD_HQ_SCHEDULER0[0], sizeof(CP_HQD_HQ_SCHEDULER0)/sizeof(CP_HQD_HQ_SCHEDULER0[0]), 0, 0 },
	{ "mmCP_HQD_HQ_SCHEDULER1", REG_MMIO, 0x3266, &CP_HQD_HQ_SCHEDULER1[0], sizeof(CP_HQD_HQ_SCHEDULER1)/sizeof(CP_HQD_HQ_SCHEDULER1[0]), 0, 0 },
	{ "mmCP_MQD_CONTROL", REG_MMIO, 0x3267, &CP_MQD_CONTROL[0], sizeof(CP_MQD_CONTROL)/sizeof(CP_MQD_CONTROL[0]), 0, 0 },
	{ "mmDIDT_IND_INDEX", REG_MMIO, 0x3280, &DIDT_IND_INDEX[0], sizeof(DIDT_IND_INDEX)/sizeof(DIDT_IND_INDEX[0]), 0, 0 },
	{ "mmDIDT_IND_DATA", REG_MMIO, 0x3281, &DIDT_IND_DATA[0], sizeof(DIDT_IND_DATA)/sizeof(DIDT_IND_DATA[0]), 0, 0 },
	{ "mmTCP_WATCH0_ADDR_H", REG_MMIO, 0x32a0, &TCP_WATCH0_ADDR_H[0], sizeof(TCP_WATCH0_ADDR_H)/sizeof(TCP_WATCH0_ADDR_H[0]), 0, 0 },
	{ "mmTCP_WATCH0_ADDR_L", REG_MMIO, 0x32a1, &TCP_WATCH0_ADDR_L[0], sizeof(TCP_WATCH0_ADDR_L)/sizeof(TCP_WATCH0_ADDR_L[0]), 0, 0 },
	{ "mmTCP_WATCH0_CNTL", REG_MMIO, 0x32a2, &TCP_WATCH0_CNTL[0], sizeof(TCP_WATCH0_CNTL)/sizeof(TCP_WATCH0_CNTL[0]), 0, 0 },
	{ "mmTCP_WATCH1_ADDR_H", REG_MMIO, 0x32a3, &TCP_WATCH1_ADDR_H[0], sizeof(TCP_WATCH1_ADDR_H)/sizeof(TCP_WATCH1_ADDR_H[0]), 0, 0 },
	{ "mmTCP_WATCH1_ADDR_L", REG_MMIO, 0x32a4, &TCP_WATCH1_ADDR_L[0], sizeof(TCP_WATCH1_ADDR_L)/sizeof(TCP_WATCH1_ADDR_L[0]), 0, 0 },
	{ "mmTCP_WATCH1_CNTL", REG_MMIO, 0x32a5, &TCP_WATCH1_CNTL[0], sizeof(TCP_WATCH1_CNTL)/sizeof(TCP_WATCH1_CNTL[0]), 0, 0 },
	{ "mmTCP_WATCH2_ADDR_H", REG_MMIO, 0x32a6, &TCP_WATCH2_ADDR_H[0], sizeof(TCP_WATCH2_ADDR_H)/sizeof(TCP_WATCH2_ADDR_H[0]), 0, 0 },
	{ "mmTCP_WATCH2_ADDR_L", REG_MMIO, 0x32a7, &TCP_WATCH2_ADDR_L[0], sizeof(TCP_WATCH2_ADDR_L)/sizeof(TCP_WATCH2_ADDR_L[0]), 0, 0 },
	{ "mmTCP_WATCH2_CNTL", REG_MMIO, 0x32a8, &TCP_WATCH2_CNTL[0], sizeof(TCP_WATCH2_CNTL)/sizeof(TCP_WATCH2_CNTL[0]), 0, 0 },
	{ "mmTCP_WATCH3_ADDR_H", REG_MMIO, 0x32a9, &TCP_WATCH3_ADDR_H[0], sizeof(TCP_WATCH3_ADDR_H)/sizeof(TCP_WATCH3_ADDR_H[0]), 0, 0 },
	{ "mmTCP_WATCH3_ADDR_L", REG_MMIO, 0x32aa, &TCP_WATCH3_ADDR_L[0], sizeof(TCP_WATCH3_ADDR_L)/sizeof(TCP_WATCH3_ADDR_L[0]), 0, 0 },
	{ "mmTCP_WATCH3_CNTL", REG_MMIO, 0x32ab, &TCP_WATCH3_CNTL[0], sizeof(TCP_WATCH3_CNTL)/sizeof(TCP_WATCH3_CNTL[0]), 0, 0 },
	{ "mmGDS_VMID0_BASE", REG_MMIO, 0x3300, &GDS_VMID0_BASE[0], sizeof(GDS_VMID0_BASE)/sizeof(GDS_VMID0_BASE[0]), 0, 0 },
	{ "mmGDS_VMID0_SIZE", REG_MMIO, 0x3301, &GDS_VMID0_SIZE[0], sizeof(GDS_VMID0_SIZE)/sizeof(GDS_VMID0_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID1_BASE", REG_MMIO, 0x3302, &GDS_VMID1_BASE[0], sizeof(GDS_VMID1_BASE)/sizeof(GDS_VMID1_BASE[0]), 0, 0 },
	{ "mmGDS_VMID1_SIZE", REG_MMIO, 0x3303, &GDS_VMID1_SIZE[0], sizeof(GDS_VMID1_SIZE)/sizeof(GDS_VMID1_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID2_BASE", REG_MMIO, 0x3304, &GDS_VMID2_BASE[0], sizeof(GDS_VMID2_BASE)/sizeof(GDS_VMID2_BASE[0]), 0, 0 },
	{ "mmGDS_VMID2_SIZE", REG_MMIO, 0x3305, &GDS_VMID2_SIZE[0], sizeof(GDS_VMID2_SIZE)/sizeof(GDS_VMID2_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID3_BASE", REG_MMIO, 0x3306, &GDS_VMID3_BASE[0], sizeof(GDS_VMID3_BASE)/sizeof(GDS_VMID3_BASE[0]), 0, 0 },
	{ "mmGDS_VMID3_SIZE", REG_MMIO, 0x3307, &GDS_VMID3_SIZE[0], sizeof(GDS_VMID3_SIZE)/sizeof(GDS_VMID3_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID4_BASE", REG_MMIO, 0x3308, &GDS_VMID4_BASE[0], sizeof(GDS_VMID4_BASE)/sizeof(GDS_VMID4_BASE[0]), 0, 0 },
	{ "mmGDS_VMID4_SIZE", REG_MMIO, 0x3309, &GDS_VMID4_SIZE[0], sizeof(GDS_VMID4_SIZE)/sizeof(GDS_VMID4_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID5_BASE", REG_MMIO, 0x330a, &GDS_VMID5_BASE[0], sizeof(GDS_VMID5_BASE)/sizeof(GDS_VMID5_BASE[0]), 0, 0 },
	{ "mmGDS_VMID5_SIZE", REG_MMIO, 0x330b, &GDS_VMID5_SIZE[0], sizeof(GDS_VMID5_SIZE)/sizeof(GDS_VMID5_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID6_BASE", REG_MMIO, 0x330c, &GDS_VMID6_BASE[0], sizeof(GDS_VMID6_BASE)/sizeof(GDS_VMID6_BASE[0]), 0, 0 },
	{ "mmGDS_VMID6_SIZE", REG_MMIO, 0x330d, &GDS_VMID6_SIZE[0], sizeof(GDS_VMID6_SIZE)/sizeof(GDS_VMID6_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID7_BASE", REG_MMIO, 0x330e, &GDS_VMID7_BASE[0], sizeof(GDS_VMID7_BASE)/sizeof(GDS_VMID7_BASE[0]), 0, 0 },
	{ "mmGDS_VMID7_SIZE", REG_MMIO, 0x330f, &GDS_VMID7_SIZE[0], sizeof(GDS_VMID7_SIZE)/sizeof(GDS_VMID7_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID8_BASE", REG_MMIO, 0x3310, &GDS_VMID8_BASE[0], sizeof(GDS_VMID8_BASE)/sizeof(GDS_VMID8_BASE[0]), 0, 0 },
	{ "mmGDS_VMID8_SIZE", REG_MMIO, 0x3311, &GDS_VMID8_SIZE[0], sizeof(GDS_VMID8_SIZE)/sizeof(GDS_VMID8_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID9_BASE", REG_MMIO, 0x3312, &GDS_VMID9_BASE[0], sizeof(GDS_VMID9_BASE)/sizeof(GDS_VMID9_BASE[0]), 0, 0 },
	{ "mmGDS_VMID9_SIZE", REG_MMIO, 0x3313, &GDS_VMID9_SIZE[0], sizeof(GDS_VMID9_SIZE)/sizeof(GDS_VMID9_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID10_BASE", REG_MMIO, 0x3314, &GDS_VMID10_BASE[0], sizeof(GDS_VMID10_BASE)/sizeof(GDS_VMID10_BASE[0]), 0, 0 },
	{ "mmGDS_VMID10_SIZE", REG_MMIO, 0x3315, &GDS_VMID10_SIZE[0], sizeof(GDS_VMID10_SIZE)/sizeof(GDS_VMID10_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID11_BASE", REG_MMIO, 0x3316, &GDS_VMID11_BASE[0], sizeof(GDS_VMID11_BASE)/sizeof(GDS_VMID11_BASE[0]), 0, 0 },
	{ "mmGDS_VMID11_SIZE", REG_MMIO, 0x3317, &GDS_VMID11_SIZE[0], sizeof(GDS_VMID11_SIZE)/sizeof(GDS_VMID11_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID12_BASE", REG_MMIO, 0x3318, &GDS_VMID12_BASE[0], sizeof(GDS_VMID12_BASE)/sizeof(GDS_VMID12_BASE[0]), 0, 0 },
	{ "mmGDS_VMID12_SIZE", REG_MMIO, 0x3319, &GDS_VMID12_SIZE[0], sizeof(GDS_VMID12_SIZE)/sizeof(GDS_VMID12_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID13_BASE", REG_MMIO, 0x331a, &GDS_VMID13_BASE[0], sizeof(GDS_VMID13_BASE)/sizeof(GDS_VMID13_BASE[0]), 0, 0 },
	{ "mmGDS_VMID13_SIZE", REG_MMIO, 0x331b, &GDS_VMID13_SIZE[0], sizeof(GDS_VMID13_SIZE)/sizeof(GDS_VMID13_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID14_BASE", REG_MMIO, 0x331c, &GDS_VMID14_BASE[0], sizeof(GDS_VMID14_BASE)/sizeof(GDS_VMID14_BASE[0]), 0, 0 },
	{ "mmGDS_VMID14_SIZE", REG_MMIO, 0x331d, &GDS_VMID14_SIZE[0], sizeof(GDS_VMID14_SIZE)/sizeof(GDS_VMID14_SIZE[0]), 0, 0 },
	{ "mmGDS_VMID15_BASE", REG_MMIO, 0x331e, &GDS_VMID15_BASE[0], sizeof(GDS_VMID15_BASE)/sizeof(GDS_VMID15_BASE[0]), 0, 0 },
	{ "mmGDS_VMID15_SIZE", REG_MMIO, 0x331f, &GDS_VMID15_SIZE[0], sizeof(GDS_VMID15_SIZE)/sizeof(GDS_VMID15_SIZE[0]), 0, 0 },
	{ "mmGDS_GWS_VMID0", REG_MMIO, 0x3320, &GDS_GWS_VMID0[0], sizeof(GDS_GWS_VMID0)/sizeof(GDS_GWS_VMID0[0]), 0, 0 },
	{ "mmGDS_GWS_VMID1", REG_MMIO, 0x3321, &GDS_GWS_VMID1[0], sizeof(GDS_GWS_VMID1)/sizeof(GDS_GWS_VMID1[0]), 0, 0 },
	{ "mmGDS_GWS_VMID2", REG_MMIO, 0x3322, &GDS_GWS_VMID2[0], sizeof(GDS_GWS_VMID2)/sizeof(GDS_GWS_VMID2[0]), 0, 0 },
	{ "mmGDS_GWS_VMID3", REG_MMIO, 0x3323, &GDS_GWS_VMID3[0], sizeof(GDS_GWS_VMID3)/sizeof(GDS_GWS_VMID3[0]), 0, 0 },
	{ "mmGDS_GWS_VMID4", REG_MMIO, 0x3324, &GDS_GWS_VMID4[0], sizeof(GDS_GWS_VMID4)/sizeof(GDS_GWS_VMID4[0]), 0, 0 },
	{ "mmGDS_GWS_VMID5", REG_MMIO, 0x3325, &GDS_GWS_VMID5[0], sizeof(GDS_GWS_VMID5)/sizeof(GDS_GWS_VMID5[0]), 0, 0 },
	{ "mmGDS_GWS_VMID6", REG_MMIO, 0x3326, &GDS_GWS_VMID6[0], sizeof(GDS_GWS_VMID6)/sizeof(GDS_GWS_VMID6[0]), 0, 0 },
	{ "mmGDS_GWS_VMID7", REG_MMIO, 0x3327, &GDS_GWS_VMID7[0], sizeof(GDS_GWS_VMID7)/sizeof(GDS_GWS_VMID7[0]), 0, 0 },
	{ "mmGDS_GWS_VMID8", REG_MMIO, 0x3328, &GDS_GWS_VMID8[0], sizeof(GDS_GWS_VMID8)/sizeof(GDS_GWS_VMID8[0]), 0, 0 },
	{ "mmGDS_GWS_VMID9", REG_MMIO, 0x3329, &GDS_GWS_VMID9[0], sizeof(GDS_GWS_VMID9)/sizeof(GDS_GWS_VMID9[0]), 0, 0 },
	{ "mmGDS_GWS_VMID10", REG_MMIO, 0x332a, &GDS_GWS_VMID10[0], sizeof(GDS_GWS_VMID10)/sizeof(GDS_GWS_VMID10[0]), 0, 0 },
	{ "mmGDS_GWS_VMID11", REG_MMIO, 0x332b, &GDS_GWS_VMID11[0], sizeof(GDS_GWS_VMID11)/sizeof(GDS_GWS_VMID11[0]), 0, 0 },
	{ "mmGDS_GWS_VMID12", REG_MMIO, 0x332c, &GDS_GWS_VMID12[0], sizeof(GDS_GWS_VMID12)/sizeof(GDS_GWS_VMID12[0]), 0, 0 },
	{ "mmGDS_GWS_VMID13", REG_MMIO, 0x332d, &GDS_GWS_VMID13[0], sizeof(GDS_GWS_VMID13)/sizeof(GDS_GWS_VMID13[0]), 0, 0 },
	{ "mmGDS_GWS_VMID14", REG_MMIO, 0x332e, &GDS_GWS_VMID14[0], sizeof(GDS_GWS_VMID14)/sizeof(GDS_GWS_VMID14[0]), 0, 0 },
	{ "mmGDS_GWS_VMID15", REG_MMIO, 0x332f, &GDS_GWS_VMID15[0], sizeof(GDS_GWS_VMID15)/sizeof(GDS_GWS_VMID15[0]), 0, 0 },
	{ "mmGDS_OA_VMID0", REG_MMIO, 0x3330, &GDS_OA_VMID0[0], sizeof(GDS_OA_VMID0)/sizeof(GDS_OA_VMID0[0]), 0, 0 },
	{ "mmGDS_OA_VMID1", REG_MMIO, 0x3331, &GDS_OA_VMID1[0], sizeof(GDS_OA_VMID1)/sizeof(GDS_OA_VMID1[0]), 0, 0 },
	{ "mmGDS_OA_VMID2", REG_MMIO, 0x3332, &GDS_OA_VMID2[0], sizeof(GDS_OA_VMID2)/sizeof(GDS_OA_VMID2[0]), 0, 0 },
	{ "mmGDS_OA_VMID3", REG_MMIO, 0x3333, &GDS_OA_VMID3[0], sizeof(GDS_OA_VMID3)/sizeof(GDS_OA_VMID3[0]), 0, 0 },
	{ "mmGDS_OA_VMID4", REG_MMIO, 0x3334, &GDS_OA_VMID4[0], sizeof(GDS_OA_VMID4)/sizeof(GDS_OA_VMID4[0]), 0, 0 },
	{ "mmGDS_OA_VMID5", REG_MMIO, 0x3335, &GDS_OA_VMID5[0], sizeof(GDS_OA_VMID5)/sizeof(GDS_OA_VMID5[0]), 0, 0 },
	{ "mmGDS_OA_VMID6", REG_MMIO, 0x3336, &GDS_OA_VMID6[0], sizeof(GDS_OA_VMID6)/sizeof(GDS_OA_VMID6[0]), 0, 0 },
	{ "mmGDS_OA_VMID7", REG_MMIO, 0x3337, &GDS_OA_VMID7[0], sizeof(GDS_OA_VMID7)/sizeof(GDS_OA_VMID7[0]), 0, 0 },
	{ "mmGDS_OA_VMID8", REG_MMIO, 0x3338, &GDS_OA_VMID8[0], sizeof(GDS_OA_VMID8)/sizeof(GDS_OA_VMID8[0]), 0, 0 },
	{ "mmGDS_OA_VMID9", REG_MMIO, 0x3339, &GDS_OA_VMID9[0], sizeof(GDS_OA_VMID9)/sizeof(GDS_OA_VMID9[0]), 0, 0 },
	{ "mmGDS_OA_VMID10", REG_MMIO, 0x333a, &GDS_OA_VMID10[0], sizeof(GDS_OA_VMID10)/sizeof(GDS_OA_VMID10[0]), 0, 0 },
	{ "mmGDS_OA_VMID11", REG_MMIO, 0x333b, &GDS_OA_VMID11[0], sizeof(GDS_OA_VMID11)/sizeof(GDS_OA_VMID11[0]), 0, 0 },
	{ "mmGDS_OA_VMID12", REG_MMIO, 0x333c, &GDS_OA_VMID12[0], sizeof(GDS_OA_VMID12)/sizeof(GDS_OA_VMID12[0]), 0, 0 },
	{ "mmGDS_OA_VMID13", REG_MMIO, 0x333d, &GDS_OA_VMID13[0], sizeof(GDS_OA_VMID13)/sizeof(GDS_OA_VMID13[0]), 0, 0 },
	{ "mmGDS_OA_VMID14", REG_MMIO, 0x333e, &GDS_OA_VMID14[0], sizeof(GDS_OA_VMID14)/sizeof(GDS_OA_VMID14[0]), 0, 0 },
	{ "mmGDS_OA_VMID15", REG_MMIO, 0x333f, &GDS_OA_VMID15[0], sizeof(GDS_OA_VMID15)/sizeof(GDS_OA_VMID15[0]), 0, 0 },
	{ "mmGDS_GWS_RESET0", REG_MMIO, 0x3344, &GDS_GWS_RESET0[0], sizeof(GDS_GWS_RESET0)/sizeof(GDS_GWS_RESET0[0]), 0, 0 },
	{ "mmGDS_GWS_RESET1", REG_MMIO, 0x3345, &GDS_GWS_RESET1[0], sizeof(GDS_GWS_RESET1)/sizeof(GDS_GWS_RESET1[0]), 0, 0 },
	{ "mmGDS_GWS_RESOURCE_RESET", REG_MMIO, 0x3346, &GDS_GWS_RESOURCE_RESET[0], sizeof(GDS_GWS_RESOURCE_RESET)/sizeof(GDS_GWS_RESOURCE_RESET[0]), 0, 0 },
	{ "mmGDS_COMPUTE_MAX_WAVE_ID", REG_MMIO, 0x3348, &GDS_COMPUTE_MAX_WAVE_ID[0], sizeof(GDS_COMPUTE_MAX_WAVE_ID)/sizeof(GDS_COMPUTE_MAX_WAVE_ID[0]), 0, 0 },
	{ "mmGDS_OA_RESET_MASK", REG_MMIO, 0x3349, &GDS_OA_RESET_MASK[0], sizeof(GDS_OA_RESET_MASK)/sizeof(GDS_OA_RESET_MASK[0]), 0, 0 },
	{ "mmGDS_OA_RESET", REG_MMIO, 0x334a, &GDS_OA_RESET[0], sizeof(GDS_OA_RESET)/sizeof(GDS_OA_RESET[0]), 0, 0 },
	{ "mmRAS_SIGNATURE_CONTROL", REG_MMIO, 0x3380, &RAS_SIGNATURE_CONTROL[0], sizeof(RAS_SIGNATURE_CONTROL)/sizeof(RAS_SIGNATURE_CONTROL[0]), 0, 0 },
	{ "mmRAS_SIGNATURE_MASK", REG_MMIO, 0x3381, &RAS_SIGNATURE_MASK[0], sizeof(RAS_SIGNATURE_MASK)/sizeof(RAS_SIGNATURE_MASK[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE0", REG_MMIO, 0x3382, &RAS_SX_SIGNATURE0[0], sizeof(RAS_SX_SIGNATURE0)/sizeof(RAS_SX_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE1", REG_MMIO, 0x3383, &RAS_SX_SIGNATURE1[0], sizeof(RAS_SX_SIGNATURE1)/sizeof(RAS_SX_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE2", REG_MMIO, 0x3384, &RAS_SX_SIGNATURE2[0], sizeof(RAS_SX_SIGNATURE2)/sizeof(RAS_SX_SIGNATURE2[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE3", REG_MMIO, 0x3385, &RAS_SX_SIGNATURE3[0], sizeof(RAS_SX_SIGNATURE3)/sizeof(RAS_SX_SIGNATURE3[0]), 0, 0 },
	{ "mmRAS_DB_SIGNATURE0", REG_MMIO, 0x338b, &RAS_DB_SIGNATURE0[0], sizeof(RAS_DB_SIGNATURE0)/sizeof(RAS_DB_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_PA_SIGNATURE0", REG_MMIO, 0x338c, &RAS_PA_SIGNATURE0[0], sizeof(RAS_PA_SIGNATURE0)/sizeof(RAS_PA_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_VGT_SIGNATURE0", REG_MMIO, 0x338d, &RAS_VGT_SIGNATURE0[0], sizeof(RAS_VGT_SIGNATURE0)/sizeof(RAS_VGT_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SQ_SIGNATURE0", REG_MMIO, 0x338e, &RAS_SQ_SIGNATURE0[0], sizeof(RAS_SQ_SIGNATURE0)/sizeof(RAS_SQ_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE0", REG_MMIO, 0x338f, &RAS_SC_SIGNATURE0[0], sizeof(RAS_SC_SIGNATURE0)/sizeof(RAS_SC_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE1", REG_MMIO, 0x3390, &RAS_SC_SIGNATURE1[0], sizeof(RAS_SC_SIGNATURE1)/sizeof(RAS_SC_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE2", REG_MMIO, 0x3391, &RAS_SC_SIGNATURE2[0], sizeof(RAS_SC_SIGNATURE2)/sizeof(RAS_SC_SIGNATURE2[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE3", REG_MMIO, 0x3392, &RAS_SC_SIGNATURE3[0], sizeof(RAS_SC_SIGNATURE3)/sizeof(RAS_SC_SIGNATURE3[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE4", REG_MMIO, 0x3393, &RAS_SC_SIGNATURE4[0], sizeof(RAS_SC_SIGNATURE4)/sizeof(RAS_SC_SIGNATURE4[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE5", REG_MMIO, 0x3394, &RAS_SC_SIGNATURE5[0], sizeof(RAS_SC_SIGNATURE5)/sizeof(RAS_SC_SIGNATURE5[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE6", REG_MMIO, 0x3395, &RAS_SC_SIGNATURE6[0], sizeof(RAS_SC_SIGNATURE6)/sizeof(RAS_SC_SIGNATURE6[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE7", REG_MMIO, 0x3396, &RAS_SC_SIGNATURE7[0], sizeof(RAS_SC_SIGNATURE7)/sizeof(RAS_SC_SIGNATURE7[0]), 0, 0 },
	{ "mmRAS_IA_SIGNATURE0", REG_MMIO, 0x3397, &RAS_IA_SIGNATURE0[0], sizeof(RAS_IA_SIGNATURE0)/sizeof(RAS_IA_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_IA_SIGNATURE1", REG_MMIO, 0x3398, &RAS_IA_SIGNATURE1[0], sizeof(RAS_IA_SIGNATURE1)/sizeof(RAS_IA_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_SPI_SIGNATURE0", REG_MMIO, 0x3399, &RAS_SPI_SIGNATURE0[0], sizeof(RAS_SPI_SIGNATURE0)/sizeof(RAS_SPI_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SPI_SIGNATURE1", REG_MMIO, 0x339a, &RAS_SPI_SIGNATURE1[0], sizeof(RAS_SPI_SIGNATURE1)/sizeof(RAS_SPI_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_TA_SIGNATURE0", REG_MMIO, 0x339b, &RAS_TA_SIGNATURE0[0], sizeof(RAS_TA_SIGNATURE0)/sizeof(RAS_TA_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_TD_SIGNATURE0", REG_MMIO, 0x339c, &RAS_TD_SIGNATURE0[0], sizeof(RAS_TD_SIGNATURE0)/sizeof(RAS_TD_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_CB_SIGNATURE0", REG_MMIO, 0x339d, &RAS_CB_SIGNATURE0[0], sizeof(RAS_CB_SIGNATURE0)/sizeof(RAS_CB_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_BCI_SIGNATURE0", REG_MMIO, 0x339e, &RAS_BCI_SIGNATURE0[0], sizeof(RAS_BCI_SIGNATURE0)/sizeof(RAS_BCI_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_BCI_SIGNATURE1", REG_MMIO, 0x339f, &RAS_BCI_SIGNATURE1[0], sizeof(RAS_BCI_SIGNATURE1)/sizeof(RAS_BCI_SIGNATURE1[0]), 0, 0 },
	{ "mmDB_RENDER_CONTROL", REG_MMIO, 0xa000, &DB_RENDER_CONTROL[0], sizeof(DB_RENDER_CONTROL)/sizeof(DB_RENDER_CONTROL[0]), 0, 0 },
	{ "mmDB_COUNT_CONTROL", REG_MMIO, 0xa001, &DB_COUNT_CONTROL[0], sizeof(DB_COUNT_CONTROL)/sizeof(DB_COUNT_CONTROL[0]), 0, 0 },
	{ "mmDB_DEPTH_VIEW", REG_MMIO, 0xa002, &DB_DEPTH_VIEW[0], sizeof(DB_DEPTH_VIEW)/sizeof(DB_DEPTH_VIEW[0]), 0, 0 },
	{ "mmDB_RENDER_OVERRIDE", REG_MMIO, 0xa003, &DB_RENDER_OVERRIDE[0], sizeof(DB_RENDER_OVERRIDE)/sizeof(DB_RENDER_OVERRIDE[0]), 0, 0 },
	{ "mmDB_RENDER_OVERRIDE2", REG_MMIO, 0xa004, &DB_RENDER_OVERRIDE2[0], sizeof(DB_RENDER_OVERRIDE2)/sizeof(DB_RENDER_OVERRIDE2[0]), 0, 0 },
	{ "mmDB_HTILE_DATA_BASE", REG_MMIO, 0xa005, &DB_HTILE_DATA_BASE[0], sizeof(DB_HTILE_DATA_BASE)/sizeof(DB_HTILE_DATA_BASE[0]), 0, 0 },
	{ "mmDB_DEPTH_BOUNDS_MIN", REG_MMIO, 0xa008, &DB_DEPTH_BOUNDS_MIN[0], sizeof(DB_DEPTH_BOUNDS_MIN)/sizeof(DB_DEPTH_BOUNDS_MIN[0]), 0, 0 },
	{ "mmDB_DEPTH_BOUNDS_MAX", REG_MMIO, 0xa009, &DB_DEPTH_BOUNDS_MAX[0], sizeof(DB_DEPTH_BOUNDS_MAX)/sizeof(DB_DEPTH_BOUNDS_MAX[0]), 0, 0 },
	{ "mmDB_STENCIL_CLEAR", REG_MMIO, 0xa00a, &DB_STENCIL_CLEAR[0], sizeof(DB_STENCIL_CLEAR)/sizeof(DB_STENCIL_CLEAR[0]), 0, 0 },
	{ "mmDB_DEPTH_CLEAR", REG_MMIO, 0xa00b, &DB_DEPTH_CLEAR[0], sizeof(DB_DEPTH_CLEAR)/sizeof(DB_DEPTH_CLEAR[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_SCISSOR_TL", REG_MMIO, 0xa00c, &PA_SC_SCREEN_SCISSOR_TL[0], sizeof(PA_SC_SCREEN_SCISSOR_TL)/sizeof(PA_SC_SCREEN_SCISSOR_TL[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_SCISSOR_BR", REG_MMIO, 0xa00d, &PA_SC_SCREEN_SCISSOR_BR[0], sizeof(PA_SC_SCREEN_SCISSOR_BR)/sizeof(PA_SC_SCREEN_SCISSOR_BR[0]), 0, 0 },
	{ "mmDB_DEPTH_INFO", REG_MMIO, 0xa00f, &DB_DEPTH_INFO[0], sizeof(DB_DEPTH_INFO)/sizeof(DB_DEPTH_INFO[0]), 0, 0 },
	{ "mmDB_Z_INFO", REG_MMIO, 0xa010, &DB_Z_INFO[0], sizeof(DB_Z_INFO)/sizeof(DB_Z_INFO[0]), 0, 0 },
	{ "mmDB_STENCIL_INFO", REG_MMIO, 0xa011, &DB_STENCIL_INFO[0], sizeof(DB_STENCIL_INFO)/sizeof(DB_STENCIL_INFO[0]), 0, 0 },
	{ "mmDB_Z_READ_BASE", REG_MMIO, 0xa012, &DB_Z_READ_BASE[0], sizeof(DB_Z_READ_BASE)/sizeof(DB_Z_READ_BASE[0]), 0, 0 },
	{ "mmDB_STENCIL_READ_BASE", REG_MMIO, 0xa013, &DB_STENCIL_READ_BASE[0], sizeof(DB_STENCIL_READ_BASE)/sizeof(DB_STENCIL_READ_BASE[0]), 0, 0 },
	{ "mmDB_Z_WRITE_BASE", REG_MMIO, 0xa014, &DB_Z_WRITE_BASE[0], sizeof(DB_Z_WRITE_BASE)/sizeof(DB_Z_WRITE_BASE[0]), 0, 0 },
	{ "mmDB_STENCIL_WRITE_BASE", REG_MMIO, 0xa015, &DB_STENCIL_WRITE_BASE[0], sizeof(DB_STENCIL_WRITE_BASE)/sizeof(DB_STENCIL_WRITE_BASE[0]), 0, 0 },
	{ "mmDB_DEPTH_SIZE", REG_MMIO, 0xa016, &DB_DEPTH_SIZE[0], sizeof(DB_DEPTH_SIZE)/sizeof(DB_DEPTH_SIZE[0]), 0, 0 },
	{ "mmDB_DEPTH_SLICE", REG_MMIO, 0xa017, &DB_DEPTH_SLICE[0], sizeof(DB_DEPTH_SLICE)/sizeof(DB_DEPTH_SLICE[0]), 0, 0 },
	{ "mmTA_BC_BASE_ADDR", REG_MMIO, 0xa020, &TA_BC_BASE_ADDR[0], sizeof(TA_BC_BASE_ADDR)/sizeof(TA_BC_BASE_ADDR[0]), 0, 0 },
	{ "mmTA_BC_BASE_ADDR_HI", REG_MMIO, 0xa021, &TA_BC_BASE_ADDR_HI[0], sizeof(TA_BC_BASE_ADDR_HI)/sizeof(TA_BC_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_HI_0", REG_MMIO, 0xa07a, &COHER_DEST_BASE_HI_0[0], sizeof(COHER_DEST_BASE_HI_0)/sizeof(COHER_DEST_BASE_HI_0[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_HI_1", REG_MMIO, 0xa07b, &COHER_DEST_BASE_HI_1[0], sizeof(COHER_DEST_BASE_HI_1)/sizeof(COHER_DEST_BASE_HI_1[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_HI_2", REG_MMIO, 0xa07c, &COHER_DEST_BASE_HI_2[0], sizeof(COHER_DEST_BASE_HI_2)/sizeof(COHER_DEST_BASE_HI_2[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_HI_3", REG_MMIO, 0xa07d, &COHER_DEST_BASE_HI_3[0], sizeof(COHER_DEST_BASE_HI_3)/sizeof(COHER_DEST_BASE_HI_3[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_2", REG_MMIO, 0xa07e, &COHER_DEST_BASE_2[0], sizeof(COHER_DEST_BASE_2)/sizeof(COHER_DEST_BASE_2[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_3", REG_MMIO, 0xa07f, &COHER_DEST_BASE_3[0], sizeof(COHER_DEST_BASE_3)/sizeof(COHER_DEST_BASE_3[0]), 0, 0 },
	{ "mmPA_SC_WINDOW_OFFSET", REG_MMIO, 0xa080, &PA_SC_WINDOW_OFFSET[0], sizeof(PA_SC_WINDOW_OFFSET)/sizeof(PA_SC_WINDOW_OFFSET[0]), 0, 0 },
	{ "mmPA_SC_WINDOW_SCISSOR_TL", REG_MMIO, 0xa081, &PA_SC_WINDOW_SCISSOR_TL[0], sizeof(PA_SC_WINDOW_SCISSOR_TL)/sizeof(PA_SC_WINDOW_SCISSOR_TL[0]), 0, 0 },
	{ "mmPA_SC_WINDOW_SCISSOR_BR", REG_MMIO, 0xa082, &PA_SC_WINDOW_SCISSOR_BR[0], sizeof(PA_SC_WINDOW_SCISSOR_BR)/sizeof(PA_SC_WINDOW_SCISSOR_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_RULE", REG_MMIO, 0xa083, &PA_SC_CLIPRECT_RULE[0], sizeof(PA_SC_CLIPRECT_RULE)/sizeof(PA_SC_CLIPRECT_RULE[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_0_TL", REG_MMIO, 0xa084, &PA_SC_CLIPRECT_0_TL[0], sizeof(PA_SC_CLIPRECT_0_TL)/sizeof(PA_SC_CLIPRECT_0_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_0_BR", REG_MMIO, 0xa085, &PA_SC_CLIPRECT_0_BR[0], sizeof(PA_SC_CLIPRECT_0_BR)/sizeof(PA_SC_CLIPRECT_0_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_1_TL", REG_MMIO, 0xa086, &PA_SC_CLIPRECT_1_TL[0], sizeof(PA_SC_CLIPRECT_1_TL)/sizeof(PA_SC_CLIPRECT_1_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_1_BR", REG_MMIO, 0xa087, &PA_SC_CLIPRECT_1_BR[0], sizeof(PA_SC_CLIPRECT_1_BR)/sizeof(PA_SC_CLIPRECT_1_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_2_TL", REG_MMIO, 0xa088, &PA_SC_CLIPRECT_2_TL[0], sizeof(PA_SC_CLIPRECT_2_TL)/sizeof(PA_SC_CLIPRECT_2_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_2_BR", REG_MMIO, 0xa089, &PA_SC_CLIPRECT_2_BR[0], sizeof(PA_SC_CLIPRECT_2_BR)/sizeof(PA_SC_CLIPRECT_2_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_3_TL", REG_MMIO, 0xa08a, &PA_SC_CLIPRECT_3_TL[0], sizeof(PA_SC_CLIPRECT_3_TL)/sizeof(PA_SC_CLIPRECT_3_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_3_BR", REG_MMIO, 0xa08b, &PA_SC_CLIPRECT_3_BR[0], sizeof(PA_SC_CLIPRECT_3_BR)/sizeof(PA_SC_CLIPRECT_3_BR[0]), 0, 0 },
	{ "mmPA_SC_EDGERULE", REG_MMIO, 0xa08c, &PA_SC_EDGERULE[0], sizeof(PA_SC_EDGERULE)/sizeof(PA_SC_EDGERULE[0]), 0, 0 },
	{ "mmPA_SU_HARDWARE_SCREEN_OFFSET", REG_MMIO, 0xa08d, &PA_SU_HARDWARE_SCREEN_OFFSET[0], sizeof(PA_SU_HARDWARE_SCREEN_OFFSET)/sizeof(PA_SU_HARDWARE_SCREEN_OFFSET[0]), 0, 0 },
	{ "mmCB_TARGET_MASK", REG_MMIO, 0xa08e, &CB_TARGET_MASK[0], sizeof(CB_TARGET_MASK)/sizeof(CB_TARGET_MASK[0]), 0, 0 },
	{ "mmCB_SHADER_MASK", REG_MMIO, 0xa08f, &CB_SHADER_MASK[0], sizeof(CB_SHADER_MASK)/sizeof(CB_SHADER_MASK[0]), 0, 0 },
	{ "mmPA_SC_GENERIC_SCISSOR_TL", REG_MMIO, 0xa090, &PA_SC_GENERIC_SCISSOR_TL[0], sizeof(PA_SC_GENERIC_SCISSOR_TL)/sizeof(PA_SC_GENERIC_SCISSOR_TL[0]), 0, 0 },
	{ "mmPA_SC_GENERIC_SCISSOR_BR", REG_MMIO, 0xa091, &PA_SC_GENERIC_SCISSOR_BR[0], sizeof(PA_SC_GENERIC_SCISSOR_BR)/sizeof(PA_SC_GENERIC_SCISSOR_BR[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_0", REG_MMIO, 0xa092, &COHER_DEST_BASE_0[0], sizeof(COHER_DEST_BASE_0)/sizeof(COHER_DEST_BASE_0[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_1", REG_MMIO, 0xa093, &COHER_DEST_BASE_1[0], sizeof(COHER_DEST_BASE_1)/sizeof(COHER_DEST_BASE_1[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_0_TL", REG_MMIO, 0xa094, &PA_SC_VPORT_SCISSOR_0_TL[0], sizeof(PA_SC_VPORT_SCISSOR_0_TL)/sizeof(PA_SC_VPORT_SCISSOR_0_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_0_BR", REG_MMIO, 0xa095, &PA_SC_VPORT_SCISSOR_0_BR[0], sizeof(PA_SC_VPORT_SCISSOR_0_BR)/sizeof(PA_SC_VPORT_SCISSOR_0_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_1_TL", REG_MMIO, 0xa096, &PA_SC_VPORT_SCISSOR_1_TL[0], sizeof(PA_SC_VPORT_SCISSOR_1_TL)/sizeof(PA_SC_VPORT_SCISSOR_1_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_1_BR", REG_MMIO, 0xa097, &PA_SC_VPORT_SCISSOR_1_BR[0], sizeof(PA_SC_VPORT_SCISSOR_1_BR)/sizeof(PA_SC_VPORT_SCISSOR_1_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_2_TL", REG_MMIO, 0xa098, &PA_SC_VPORT_SCISSOR_2_TL[0], sizeof(PA_SC_VPORT_SCISSOR_2_TL)/sizeof(PA_SC_VPORT_SCISSOR_2_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_2_BR", REG_MMIO, 0xa099, &PA_SC_VPORT_SCISSOR_2_BR[0], sizeof(PA_SC_VPORT_SCISSOR_2_BR)/sizeof(PA_SC_VPORT_SCISSOR_2_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_3_TL", REG_MMIO, 0xa09a, &PA_SC_VPORT_SCISSOR_3_TL[0], sizeof(PA_SC_VPORT_SCISSOR_3_TL)/sizeof(PA_SC_VPORT_SCISSOR_3_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_3_BR", REG_MMIO, 0xa09b, &PA_SC_VPORT_SCISSOR_3_BR[0], sizeof(PA_SC_VPORT_SCISSOR_3_BR)/sizeof(PA_SC_VPORT_SCISSOR_3_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_4_TL", REG_MMIO, 0xa09c, &PA_SC_VPORT_SCISSOR_4_TL[0], sizeof(PA_SC_VPORT_SCISSOR_4_TL)/sizeof(PA_SC_VPORT_SCISSOR_4_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_4_BR", REG_MMIO, 0xa09d, &PA_SC_VPORT_SCISSOR_4_BR[0], sizeof(PA_SC_VPORT_SCISSOR_4_BR)/sizeof(PA_SC_VPORT_SCISSOR_4_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_5_TL", REG_MMIO, 0xa09e, &PA_SC_VPORT_SCISSOR_5_TL[0], sizeof(PA_SC_VPORT_SCISSOR_5_TL)/sizeof(PA_SC_VPORT_SCISSOR_5_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_5_BR", REG_MMIO, 0xa09f, &PA_SC_VPORT_SCISSOR_5_BR[0], sizeof(PA_SC_VPORT_SCISSOR_5_BR)/sizeof(PA_SC_VPORT_SCISSOR_5_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_6_TL", REG_MMIO, 0xa0a0, &PA_SC_VPORT_SCISSOR_6_TL[0], sizeof(PA_SC_VPORT_SCISSOR_6_TL)/sizeof(PA_SC_VPORT_SCISSOR_6_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_6_BR", REG_MMIO, 0xa0a1, &PA_SC_VPORT_SCISSOR_6_BR[0], sizeof(PA_SC_VPORT_SCISSOR_6_BR)/sizeof(PA_SC_VPORT_SCISSOR_6_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_7_TL", REG_MMIO, 0xa0a2, &PA_SC_VPORT_SCISSOR_7_TL[0], sizeof(PA_SC_VPORT_SCISSOR_7_TL)/sizeof(PA_SC_VPORT_SCISSOR_7_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_7_BR", REG_MMIO, 0xa0a3, &PA_SC_VPORT_SCISSOR_7_BR[0], sizeof(PA_SC_VPORT_SCISSOR_7_BR)/sizeof(PA_SC_VPORT_SCISSOR_7_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_8_TL", REG_MMIO, 0xa0a4, &PA_SC_VPORT_SCISSOR_8_TL[0], sizeof(PA_SC_VPORT_SCISSOR_8_TL)/sizeof(PA_SC_VPORT_SCISSOR_8_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_8_BR", REG_MMIO, 0xa0a5, &PA_SC_VPORT_SCISSOR_8_BR[0], sizeof(PA_SC_VPORT_SCISSOR_8_BR)/sizeof(PA_SC_VPORT_SCISSOR_8_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_9_TL", REG_MMIO, 0xa0a6, &PA_SC_VPORT_SCISSOR_9_TL[0], sizeof(PA_SC_VPORT_SCISSOR_9_TL)/sizeof(PA_SC_VPORT_SCISSOR_9_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_9_BR", REG_MMIO, 0xa0a7, &PA_SC_VPORT_SCISSOR_9_BR[0], sizeof(PA_SC_VPORT_SCISSOR_9_BR)/sizeof(PA_SC_VPORT_SCISSOR_9_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_10_TL", REG_MMIO, 0xa0a8, &PA_SC_VPORT_SCISSOR_10_TL[0], sizeof(PA_SC_VPORT_SCISSOR_10_TL)/sizeof(PA_SC_VPORT_SCISSOR_10_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_10_BR", REG_MMIO, 0xa0a9, &PA_SC_VPORT_SCISSOR_10_BR[0], sizeof(PA_SC_VPORT_SCISSOR_10_BR)/sizeof(PA_SC_VPORT_SCISSOR_10_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_11_TL", REG_MMIO, 0xa0aa, &PA_SC_VPORT_SCISSOR_11_TL[0], sizeof(PA_SC_VPORT_SCISSOR_11_TL)/sizeof(PA_SC_VPORT_SCISSOR_11_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_11_BR", REG_MMIO, 0xa0ab, &PA_SC_VPORT_SCISSOR_11_BR[0], sizeof(PA_SC_VPORT_SCISSOR_11_BR)/sizeof(PA_SC_VPORT_SCISSOR_11_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_12_TL", REG_MMIO, 0xa0ac, &PA_SC_VPORT_SCISSOR_12_TL[0], sizeof(PA_SC_VPORT_SCISSOR_12_TL)/sizeof(PA_SC_VPORT_SCISSOR_12_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_12_BR", REG_MMIO, 0xa0ad, &PA_SC_VPORT_SCISSOR_12_BR[0], sizeof(PA_SC_VPORT_SCISSOR_12_BR)/sizeof(PA_SC_VPORT_SCISSOR_12_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_13_TL", REG_MMIO, 0xa0ae, &PA_SC_VPORT_SCISSOR_13_TL[0], sizeof(PA_SC_VPORT_SCISSOR_13_TL)/sizeof(PA_SC_VPORT_SCISSOR_13_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_13_BR", REG_MMIO, 0xa0af, &PA_SC_VPORT_SCISSOR_13_BR[0], sizeof(PA_SC_VPORT_SCISSOR_13_BR)/sizeof(PA_SC_VPORT_SCISSOR_13_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_14_TL", REG_MMIO, 0xa0b0, &PA_SC_VPORT_SCISSOR_14_TL[0], sizeof(PA_SC_VPORT_SCISSOR_14_TL)/sizeof(PA_SC_VPORT_SCISSOR_14_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_14_BR", REG_MMIO, 0xa0b1, &PA_SC_VPORT_SCISSOR_14_BR[0], sizeof(PA_SC_VPORT_SCISSOR_14_BR)/sizeof(PA_SC_VPORT_SCISSOR_14_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_15_TL", REG_MMIO, 0xa0b2, &PA_SC_VPORT_SCISSOR_15_TL[0], sizeof(PA_SC_VPORT_SCISSOR_15_TL)/sizeof(PA_SC_VPORT_SCISSOR_15_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_15_BR", REG_MMIO, 0xa0b3, &PA_SC_VPORT_SCISSOR_15_BR[0], sizeof(PA_SC_VPORT_SCISSOR_15_BR)/sizeof(PA_SC_VPORT_SCISSOR_15_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_0", REG_MMIO, 0xa0b4, &PA_SC_VPORT_ZMIN_0[0], sizeof(PA_SC_VPORT_ZMIN_0)/sizeof(PA_SC_VPORT_ZMIN_0[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_0", REG_MMIO, 0xa0b5, &PA_SC_VPORT_ZMAX_0[0], sizeof(PA_SC_VPORT_ZMAX_0)/sizeof(PA_SC_VPORT_ZMAX_0[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_1", REG_MMIO, 0xa0b6, &PA_SC_VPORT_ZMIN_1[0], sizeof(PA_SC_VPORT_ZMIN_1)/sizeof(PA_SC_VPORT_ZMIN_1[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_1", REG_MMIO, 0xa0b7, &PA_SC_VPORT_ZMAX_1[0], sizeof(PA_SC_VPORT_ZMAX_1)/sizeof(PA_SC_VPORT_ZMAX_1[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_2", REG_MMIO, 0xa0b8, &PA_SC_VPORT_ZMIN_2[0], sizeof(PA_SC_VPORT_ZMIN_2)/sizeof(PA_SC_VPORT_ZMIN_2[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_2", REG_MMIO, 0xa0b9, &PA_SC_VPORT_ZMAX_2[0], sizeof(PA_SC_VPORT_ZMAX_2)/sizeof(PA_SC_VPORT_ZMAX_2[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_3", REG_MMIO, 0xa0ba, &PA_SC_VPORT_ZMIN_3[0], sizeof(PA_SC_VPORT_ZMIN_3)/sizeof(PA_SC_VPORT_ZMIN_3[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_3", REG_MMIO, 0xa0bb, &PA_SC_VPORT_ZMAX_3[0], sizeof(PA_SC_VPORT_ZMAX_3)/sizeof(PA_SC_VPORT_ZMAX_3[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_4", REG_MMIO, 0xa0bc, &PA_SC_VPORT_ZMIN_4[0], sizeof(PA_SC_VPORT_ZMIN_4)/sizeof(PA_SC_VPORT_ZMIN_4[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_4", REG_MMIO, 0xa0bd, &PA_SC_VPORT_ZMAX_4[0], sizeof(PA_SC_VPORT_ZMAX_4)/sizeof(PA_SC_VPORT_ZMAX_4[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_5", REG_MMIO, 0xa0be, &PA_SC_VPORT_ZMIN_5[0], sizeof(PA_SC_VPORT_ZMIN_5)/sizeof(PA_SC_VPORT_ZMIN_5[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_5", REG_MMIO, 0xa0bf, &PA_SC_VPORT_ZMAX_5[0], sizeof(PA_SC_VPORT_ZMAX_5)/sizeof(PA_SC_VPORT_ZMAX_5[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_6", REG_MMIO, 0xa0c0, &PA_SC_VPORT_ZMIN_6[0], sizeof(PA_SC_VPORT_ZMIN_6)/sizeof(PA_SC_VPORT_ZMIN_6[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_6", REG_MMIO, 0xa0c1, &PA_SC_VPORT_ZMAX_6[0], sizeof(PA_SC_VPORT_ZMAX_6)/sizeof(PA_SC_VPORT_ZMAX_6[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_7", REG_MMIO, 0xa0c2, &PA_SC_VPORT_ZMIN_7[0], sizeof(PA_SC_VPORT_ZMIN_7)/sizeof(PA_SC_VPORT_ZMIN_7[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_7", REG_MMIO, 0xa0c3, &PA_SC_VPORT_ZMAX_7[0], sizeof(PA_SC_VPORT_ZMAX_7)/sizeof(PA_SC_VPORT_ZMAX_7[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_8", REG_MMIO, 0xa0c4, &PA_SC_VPORT_ZMIN_8[0], sizeof(PA_SC_VPORT_ZMIN_8)/sizeof(PA_SC_VPORT_ZMIN_8[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_8", REG_MMIO, 0xa0c5, &PA_SC_VPORT_ZMAX_8[0], sizeof(PA_SC_VPORT_ZMAX_8)/sizeof(PA_SC_VPORT_ZMAX_8[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_9", REG_MMIO, 0xa0c6, &PA_SC_VPORT_ZMIN_9[0], sizeof(PA_SC_VPORT_ZMIN_9)/sizeof(PA_SC_VPORT_ZMIN_9[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_9", REG_MMIO, 0xa0c7, &PA_SC_VPORT_ZMAX_9[0], sizeof(PA_SC_VPORT_ZMAX_9)/sizeof(PA_SC_VPORT_ZMAX_9[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_10", REG_MMIO, 0xa0c8, &PA_SC_VPORT_ZMIN_10[0], sizeof(PA_SC_VPORT_ZMIN_10)/sizeof(PA_SC_VPORT_ZMIN_10[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_10", REG_MMIO, 0xa0c9, &PA_SC_VPORT_ZMAX_10[0], sizeof(PA_SC_VPORT_ZMAX_10)/sizeof(PA_SC_VPORT_ZMAX_10[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_11", REG_MMIO, 0xa0ca, &PA_SC_VPORT_ZMIN_11[0], sizeof(PA_SC_VPORT_ZMIN_11)/sizeof(PA_SC_VPORT_ZMIN_11[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_11", REG_MMIO, 0xa0cb, &PA_SC_VPORT_ZMAX_11[0], sizeof(PA_SC_VPORT_ZMAX_11)/sizeof(PA_SC_VPORT_ZMAX_11[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_12", REG_MMIO, 0xa0cc, &PA_SC_VPORT_ZMIN_12[0], sizeof(PA_SC_VPORT_ZMIN_12)/sizeof(PA_SC_VPORT_ZMIN_12[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_12", REG_MMIO, 0xa0cd, &PA_SC_VPORT_ZMAX_12[0], sizeof(PA_SC_VPORT_ZMAX_12)/sizeof(PA_SC_VPORT_ZMAX_12[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_13", REG_MMIO, 0xa0ce, &PA_SC_VPORT_ZMIN_13[0], sizeof(PA_SC_VPORT_ZMIN_13)/sizeof(PA_SC_VPORT_ZMIN_13[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_13", REG_MMIO, 0xa0cf, &PA_SC_VPORT_ZMAX_13[0], sizeof(PA_SC_VPORT_ZMAX_13)/sizeof(PA_SC_VPORT_ZMAX_13[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_14", REG_MMIO, 0xa0d0, &PA_SC_VPORT_ZMIN_14[0], sizeof(PA_SC_VPORT_ZMIN_14)/sizeof(PA_SC_VPORT_ZMIN_14[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_14", REG_MMIO, 0xa0d1, &PA_SC_VPORT_ZMAX_14[0], sizeof(PA_SC_VPORT_ZMAX_14)/sizeof(PA_SC_VPORT_ZMAX_14[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_15", REG_MMIO, 0xa0d2, &PA_SC_VPORT_ZMIN_15[0], sizeof(PA_SC_VPORT_ZMIN_15)/sizeof(PA_SC_VPORT_ZMIN_15[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_15", REG_MMIO, 0xa0d3, &PA_SC_VPORT_ZMAX_15[0], sizeof(PA_SC_VPORT_ZMAX_15)/sizeof(PA_SC_VPORT_ZMAX_15[0]), 0, 0 },
	{ "mmPA_SC_RASTER_CONFIG", REG_MMIO, 0xa0d4, &PA_SC_RASTER_CONFIG[0], sizeof(PA_SC_RASTER_CONFIG)/sizeof(PA_SC_RASTER_CONFIG[0]), 0, 0 },
	{ "mmPA_SC_RASTER_CONFIG_1", REG_MMIO, 0xa0d5, &PA_SC_RASTER_CONFIG_1[0], sizeof(PA_SC_RASTER_CONFIG_1)/sizeof(PA_SC_RASTER_CONFIG_1[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_EXTENT_CONTROL", REG_MMIO, 0xa0d6, &PA_SC_SCREEN_EXTENT_CONTROL[0], sizeof(PA_SC_SCREEN_EXTENT_CONTROL)/sizeof(PA_SC_SCREEN_EXTENT_CONTROL[0]), 0, 0 },
	{ "mmCP_PERFMON_CNTX_CNTL", REG_MMIO, 0xa0d8, &CP_PERFMON_CNTX_CNTL[0], sizeof(CP_PERFMON_CNTX_CNTL)/sizeof(CP_PERFMON_CNTX_CNTL[0]), 0, 0 },
	{ "mmCP_RINGID", REG_MMIO, 0xa0d9, &CP_RINGID[0], sizeof(CP_RINGID)/sizeof(CP_RINGID[0]), 0, 0 },
	{ "mmCP_VMID", REG_MMIO, 0xa0da, &CP_VMID[0], sizeof(CP_VMID)/sizeof(CP_VMID[0]), 0, 0 },
	{ "mmVGT_MAX_VTX_INDX", REG_MMIO, 0xa100, &VGT_MAX_VTX_INDX[0], sizeof(VGT_MAX_VTX_INDX)/sizeof(VGT_MAX_VTX_INDX[0]), 0, 0 },
	{ "mmVGT_MIN_VTX_INDX", REG_MMIO, 0xa101, &VGT_MIN_VTX_INDX[0], sizeof(VGT_MIN_VTX_INDX)/sizeof(VGT_MIN_VTX_INDX[0]), 0, 0 },
	{ "mmVGT_INDX_OFFSET", REG_MMIO, 0xa102, &VGT_INDX_OFFSET[0], sizeof(VGT_INDX_OFFSET)/sizeof(VGT_INDX_OFFSET[0]), 0, 0 },
	{ "mmVGT_MULTI_PRIM_IB_RESET_INDX", REG_MMIO, 0xa103, &VGT_MULTI_PRIM_IB_RESET_INDX[0], sizeof(VGT_MULTI_PRIM_IB_RESET_INDX)/sizeof(VGT_MULTI_PRIM_IB_RESET_INDX[0]), 0, 0 },
	{ "mmCB_BLEND_RED", REG_MMIO, 0xa105, &CB_BLEND_RED[0], sizeof(CB_BLEND_RED)/sizeof(CB_BLEND_RED[0]), 0, 0 },
	{ "mmCB_BLEND_GREEN", REG_MMIO, 0xa106, &CB_BLEND_GREEN[0], sizeof(CB_BLEND_GREEN)/sizeof(CB_BLEND_GREEN[0]), 0, 0 },
	{ "mmCB_BLEND_BLUE", REG_MMIO, 0xa107, &CB_BLEND_BLUE[0], sizeof(CB_BLEND_BLUE)/sizeof(CB_BLEND_BLUE[0]), 0, 0 },
	{ "mmCB_BLEND_ALPHA", REG_MMIO, 0xa108, &CB_BLEND_ALPHA[0], sizeof(CB_BLEND_ALPHA)/sizeof(CB_BLEND_ALPHA[0]), 0, 0 },
	{ "mmDB_STENCIL_CONTROL", REG_MMIO, 0xa10b, &DB_STENCIL_CONTROL[0], sizeof(DB_STENCIL_CONTROL)/sizeof(DB_STENCIL_CONTROL[0]), 0, 0 },
	{ "mmDB_STENCILREFMASK", REG_MMIO, 0xa10c, &DB_STENCILREFMASK[0], sizeof(DB_STENCILREFMASK)/sizeof(DB_STENCILREFMASK[0]), 0, 0 },
	{ "mmDB_STENCILREFMASK_BF", REG_MMIO, 0xa10d, &DB_STENCILREFMASK_BF[0], sizeof(DB_STENCILREFMASK_BF)/sizeof(DB_STENCILREFMASK_BF[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE", REG_MMIO, 0xa10f, &PA_CL_VPORT_XSCALE[0], sizeof(PA_CL_VPORT_XSCALE)/sizeof(PA_CL_VPORT_XSCALE[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET", REG_MMIO, 0xa110, &PA_CL_VPORT_XOFFSET[0], sizeof(PA_CL_VPORT_XOFFSET)/sizeof(PA_CL_VPORT_XOFFSET[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE", REG_MMIO, 0xa111, &PA_CL_VPORT_YSCALE[0], sizeof(PA_CL_VPORT_YSCALE)/sizeof(PA_CL_VPORT_YSCALE[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET", REG_MMIO, 0xa112, &PA_CL_VPORT_YOFFSET[0], sizeof(PA_CL_VPORT_YOFFSET)/sizeof(PA_CL_VPORT_YOFFSET[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE", REG_MMIO, 0xa113, &PA_CL_VPORT_ZSCALE[0], sizeof(PA_CL_VPORT_ZSCALE)/sizeof(PA_CL_VPORT_ZSCALE[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET", REG_MMIO, 0xa114, &PA_CL_VPORT_ZOFFSET[0], sizeof(PA_CL_VPORT_ZOFFSET)/sizeof(PA_CL_VPORT_ZOFFSET[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_1", REG_MMIO, 0xa115, &PA_CL_VPORT_XSCALE_1[0], sizeof(PA_CL_VPORT_XSCALE_1)/sizeof(PA_CL_VPORT_XSCALE_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_1", REG_MMIO, 0xa116, &PA_CL_VPORT_XOFFSET_1[0], sizeof(PA_CL_VPORT_XOFFSET_1)/sizeof(PA_CL_VPORT_XOFFSET_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_1", REG_MMIO, 0xa117, &PA_CL_VPORT_YSCALE_1[0], sizeof(PA_CL_VPORT_YSCALE_1)/sizeof(PA_CL_VPORT_YSCALE_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_1", REG_MMIO, 0xa118, &PA_CL_VPORT_YOFFSET_1[0], sizeof(PA_CL_VPORT_YOFFSET_1)/sizeof(PA_CL_VPORT_YOFFSET_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_1", REG_MMIO, 0xa119, &PA_CL_VPORT_ZSCALE_1[0], sizeof(PA_CL_VPORT_ZSCALE_1)/sizeof(PA_CL_VPORT_ZSCALE_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_1", REG_MMIO, 0xa11a, &PA_CL_VPORT_ZOFFSET_1[0], sizeof(PA_CL_VPORT_ZOFFSET_1)/sizeof(PA_CL_VPORT_ZOFFSET_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_2", REG_MMIO, 0xa11b, &PA_CL_VPORT_XSCALE_2[0], sizeof(PA_CL_VPORT_XSCALE_2)/sizeof(PA_CL_VPORT_XSCALE_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_2", REG_MMIO, 0xa11c, &PA_CL_VPORT_XOFFSET_2[0], sizeof(PA_CL_VPORT_XOFFSET_2)/sizeof(PA_CL_VPORT_XOFFSET_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_2", REG_MMIO, 0xa11d, &PA_CL_VPORT_YSCALE_2[0], sizeof(PA_CL_VPORT_YSCALE_2)/sizeof(PA_CL_VPORT_YSCALE_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_2", REG_MMIO, 0xa11e, &PA_CL_VPORT_YOFFSET_2[0], sizeof(PA_CL_VPORT_YOFFSET_2)/sizeof(PA_CL_VPORT_YOFFSET_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_2", REG_MMIO, 0xa11f, &PA_CL_VPORT_ZSCALE_2[0], sizeof(PA_CL_VPORT_ZSCALE_2)/sizeof(PA_CL_VPORT_ZSCALE_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_2", REG_MMIO, 0xa120, &PA_CL_VPORT_ZOFFSET_2[0], sizeof(PA_CL_VPORT_ZOFFSET_2)/sizeof(PA_CL_VPORT_ZOFFSET_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_3", REG_MMIO, 0xa121, &PA_CL_VPORT_XSCALE_3[0], sizeof(PA_CL_VPORT_XSCALE_3)/sizeof(PA_CL_VPORT_XSCALE_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_3", REG_MMIO, 0xa122, &PA_CL_VPORT_XOFFSET_3[0], sizeof(PA_CL_VPORT_XOFFSET_3)/sizeof(PA_CL_VPORT_XOFFSET_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_3", REG_MMIO, 0xa123, &PA_CL_VPORT_YSCALE_3[0], sizeof(PA_CL_VPORT_YSCALE_3)/sizeof(PA_CL_VPORT_YSCALE_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_3", REG_MMIO, 0xa124, &PA_CL_VPORT_YOFFSET_3[0], sizeof(PA_CL_VPORT_YOFFSET_3)/sizeof(PA_CL_VPORT_YOFFSET_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_3", REG_MMIO, 0xa125, &PA_CL_VPORT_ZSCALE_3[0], sizeof(PA_CL_VPORT_ZSCALE_3)/sizeof(PA_CL_VPORT_ZSCALE_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_3", REG_MMIO, 0xa126, &PA_CL_VPORT_ZOFFSET_3[0], sizeof(PA_CL_VPORT_ZOFFSET_3)/sizeof(PA_CL_VPORT_ZOFFSET_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_4", REG_MMIO, 0xa127, &PA_CL_VPORT_XSCALE_4[0], sizeof(PA_CL_VPORT_XSCALE_4)/sizeof(PA_CL_VPORT_XSCALE_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_4", REG_MMIO, 0xa128, &PA_CL_VPORT_XOFFSET_4[0], sizeof(PA_CL_VPORT_XOFFSET_4)/sizeof(PA_CL_VPORT_XOFFSET_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_4", REG_MMIO, 0xa129, &PA_CL_VPORT_YSCALE_4[0], sizeof(PA_CL_VPORT_YSCALE_4)/sizeof(PA_CL_VPORT_YSCALE_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_4", REG_MMIO, 0xa12a, &PA_CL_VPORT_YOFFSET_4[0], sizeof(PA_CL_VPORT_YOFFSET_4)/sizeof(PA_CL_VPORT_YOFFSET_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_4", REG_MMIO, 0xa12b, &PA_CL_VPORT_ZSCALE_4[0], sizeof(PA_CL_VPORT_ZSCALE_4)/sizeof(PA_CL_VPORT_ZSCALE_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_4", REG_MMIO, 0xa12c, &PA_CL_VPORT_ZOFFSET_4[0], sizeof(PA_CL_VPORT_ZOFFSET_4)/sizeof(PA_CL_VPORT_ZOFFSET_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_5", REG_MMIO, 0xa12d, &PA_CL_VPORT_XSCALE_5[0], sizeof(PA_CL_VPORT_XSCALE_5)/sizeof(PA_CL_VPORT_XSCALE_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_5", REG_MMIO, 0xa12e, &PA_CL_VPORT_XOFFSET_5[0], sizeof(PA_CL_VPORT_XOFFSET_5)/sizeof(PA_CL_VPORT_XOFFSET_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_5", REG_MMIO, 0xa12f, &PA_CL_VPORT_YSCALE_5[0], sizeof(PA_CL_VPORT_YSCALE_5)/sizeof(PA_CL_VPORT_YSCALE_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_5", REG_MMIO, 0xa130, &PA_CL_VPORT_YOFFSET_5[0], sizeof(PA_CL_VPORT_YOFFSET_5)/sizeof(PA_CL_VPORT_YOFFSET_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_5", REG_MMIO, 0xa131, &PA_CL_VPORT_ZSCALE_5[0], sizeof(PA_CL_VPORT_ZSCALE_5)/sizeof(PA_CL_VPORT_ZSCALE_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_5", REG_MMIO, 0xa132, &PA_CL_VPORT_ZOFFSET_5[0], sizeof(PA_CL_VPORT_ZOFFSET_5)/sizeof(PA_CL_VPORT_ZOFFSET_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_6", REG_MMIO, 0xa133, &PA_CL_VPORT_XSCALE_6[0], sizeof(PA_CL_VPORT_XSCALE_6)/sizeof(PA_CL_VPORT_XSCALE_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_6", REG_MMIO, 0xa134, &PA_CL_VPORT_XOFFSET_6[0], sizeof(PA_CL_VPORT_XOFFSET_6)/sizeof(PA_CL_VPORT_XOFFSET_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_6", REG_MMIO, 0xa135, &PA_CL_VPORT_YSCALE_6[0], sizeof(PA_CL_VPORT_YSCALE_6)/sizeof(PA_CL_VPORT_YSCALE_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_6", REG_MMIO, 0xa136, &PA_CL_VPORT_YOFFSET_6[0], sizeof(PA_CL_VPORT_YOFFSET_6)/sizeof(PA_CL_VPORT_YOFFSET_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_6", REG_MMIO, 0xa137, &PA_CL_VPORT_ZSCALE_6[0], sizeof(PA_CL_VPORT_ZSCALE_6)/sizeof(PA_CL_VPORT_ZSCALE_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_6", REG_MMIO, 0xa138, &PA_CL_VPORT_ZOFFSET_6[0], sizeof(PA_CL_VPORT_ZOFFSET_6)/sizeof(PA_CL_VPORT_ZOFFSET_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_7", REG_MMIO, 0xa139, &PA_CL_VPORT_XSCALE_7[0], sizeof(PA_CL_VPORT_XSCALE_7)/sizeof(PA_CL_VPORT_XSCALE_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_7", REG_MMIO, 0xa13a, &PA_CL_VPORT_XOFFSET_7[0], sizeof(PA_CL_VPORT_XOFFSET_7)/sizeof(PA_CL_VPORT_XOFFSET_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_7", REG_MMIO, 0xa13b, &PA_CL_VPORT_YSCALE_7[0], sizeof(PA_CL_VPORT_YSCALE_7)/sizeof(PA_CL_VPORT_YSCALE_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_7", REG_MMIO, 0xa13c, &PA_CL_VPORT_YOFFSET_7[0], sizeof(PA_CL_VPORT_YOFFSET_7)/sizeof(PA_CL_VPORT_YOFFSET_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_7", REG_MMIO, 0xa13d, &PA_CL_VPORT_ZSCALE_7[0], sizeof(PA_CL_VPORT_ZSCALE_7)/sizeof(PA_CL_VPORT_ZSCALE_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_7", REG_MMIO, 0xa13e, &PA_CL_VPORT_ZOFFSET_7[0], sizeof(PA_CL_VPORT_ZOFFSET_7)/sizeof(PA_CL_VPORT_ZOFFSET_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_8", REG_MMIO, 0xa13f, &PA_CL_VPORT_XSCALE_8[0], sizeof(PA_CL_VPORT_XSCALE_8)/sizeof(PA_CL_VPORT_XSCALE_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_8", REG_MMIO, 0xa140, &PA_CL_VPORT_XOFFSET_8[0], sizeof(PA_CL_VPORT_XOFFSET_8)/sizeof(PA_CL_VPORT_XOFFSET_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_8", REG_MMIO, 0xa141, &PA_CL_VPORT_YSCALE_8[0], sizeof(PA_CL_VPORT_YSCALE_8)/sizeof(PA_CL_VPORT_YSCALE_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_8", REG_MMIO, 0xa142, &PA_CL_VPORT_YOFFSET_8[0], sizeof(PA_CL_VPORT_YOFFSET_8)/sizeof(PA_CL_VPORT_YOFFSET_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_8", REG_MMIO, 0xa143, &PA_CL_VPORT_ZSCALE_8[0], sizeof(PA_CL_VPORT_ZSCALE_8)/sizeof(PA_CL_VPORT_ZSCALE_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_8", REG_MMIO, 0xa144, &PA_CL_VPORT_ZOFFSET_8[0], sizeof(PA_CL_VPORT_ZOFFSET_8)/sizeof(PA_CL_VPORT_ZOFFSET_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_9", REG_MMIO, 0xa145, &PA_CL_VPORT_XSCALE_9[0], sizeof(PA_CL_VPORT_XSCALE_9)/sizeof(PA_CL_VPORT_XSCALE_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_9", REG_MMIO, 0xa146, &PA_CL_VPORT_XOFFSET_9[0], sizeof(PA_CL_VPORT_XOFFSET_9)/sizeof(PA_CL_VPORT_XOFFSET_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_9", REG_MMIO, 0xa147, &PA_CL_VPORT_YSCALE_9[0], sizeof(PA_CL_VPORT_YSCALE_9)/sizeof(PA_CL_VPORT_YSCALE_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_9", REG_MMIO, 0xa148, &PA_CL_VPORT_YOFFSET_9[0], sizeof(PA_CL_VPORT_YOFFSET_9)/sizeof(PA_CL_VPORT_YOFFSET_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_9", REG_MMIO, 0xa149, &PA_CL_VPORT_ZSCALE_9[0], sizeof(PA_CL_VPORT_ZSCALE_9)/sizeof(PA_CL_VPORT_ZSCALE_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_9", REG_MMIO, 0xa14a, &PA_CL_VPORT_ZOFFSET_9[0], sizeof(PA_CL_VPORT_ZOFFSET_9)/sizeof(PA_CL_VPORT_ZOFFSET_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_10", REG_MMIO, 0xa14b, &PA_CL_VPORT_XSCALE_10[0], sizeof(PA_CL_VPORT_XSCALE_10)/sizeof(PA_CL_VPORT_XSCALE_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_10", REG_MMIO, 0xa14c, &PA_CL_VPORT_XOFFSET_10[0], sizeof(PA_CL_VPORT_XOFFSET_10)/sizeof(PA_CL_VPORT_XOFFSET_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_10", REG_MMIO, 0xa14d, &PA_CL_VPORT_YSCALE_10[0], sizeof(PA_CL_VPORT_YSCALE_10)/sizeof(PA_CL_VPORT_YSCALE_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_10", REG_MMIO, 0xa14e, &PA_CL_VPORT_YOFFSET_10[0], sizeof(PA_CL_VPORT_YOFFSET_10)/sizeof(PA_CL_VPORT_YOFFSET_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_10", REG_MMIO, 0xa14f, &PA_CL_VPORT_ZSCALE_10[0], sizeof(PA_CL_VPORT_ZSCALE_10)/sizeof(PA_CL_VPORT_ZSCALE_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_10", REG_MMIO, 0xa150, &PA_CL_VPORT_ZOFFSET_10[0], sizeof(PA_CL_VPORT_ZOFFSET_10)/sizeof(PA_CL_VPORT_ZOFFSET_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_11", REG_MMIO, 0xa151, &PA_CL_VPORT_XSCALE_11[0], sizeof(PA_CL_VPORT_XSCALE_11)/sizeof(PA_CL_VPORT_XSCALE_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_11", REG_MMIO, 0xa152, &PA_CL_VPORT_XOFFSET_11[0], sizeof(PA_CL_VPORT_XOFFSET_11)/sizeof(PA_CL_VPORT_XOFFSET_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_11", REG_MMIO, 0xa153, &PA_CL_VPORT_YSCALE_11[0], sizeof(PA_CL_VPORT_YSCALE_11)/sizeof(PA_CL_VPORT_YSCALE_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_11", REG_MMIO, 0xa154, &PA_CL_VPORT_YOFFSET_11[0], sizeof(PA_CL_VPORT_YOFFSET_11)/sizeof(PA_CL_VPORT_YOFFSET_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_11", REG_MMIO, 0xa155, &PA_CL_VPORT_ZSCALE_11[0], sizeof(PA_CL_VPORT_ZSCALE_11)/sizeof(PA_CL_VPORT_ZSCALE_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_11", REG_MMIO, 0xa156, &PA_CL_VPORT_ZOFFSET_11[0], sizeof(PA_CL_VPORT_ZOFFSET_11)/sizeof(PA_CL_VPORT_ZOFFSET_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_12", REG_MMIO, 0xa157, &PA_CL_VPORT_XSCALE_12[0], sizeof(PA_CL_VPORT_XSCALE_12)/sizeof(PA_CL_VPORT_XSCALE_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_12", REG_MMIO, 0xa158, &PA_CL_VPORT_XOFFSET_12[0], sizeof(PA_CL_VPORT_XOFFSET_12)/sizeof(PA_CL_VPORT_XOFFSET_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_12", REG_MMIO, 0xa159, &PA_CL_VPORT_YSCALE_12[0], sizeof(PA_CL_VPORT_YSCALE_12)/sizeof(PA_CL_VPORT_YSCALE_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_12", REG_MMIO, 0xa15a, &PA_CL_VPORT_YOFFSET_12[0], sizeof(PA_CL_VPORT_YOFFSET_12)/sizeof(PA_CL_VPORT_YOFFSET_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_12", REG_MMIO, 0xa15b, &PA_CL_VPORT_ZSCALE_12[0], sizeof(PA_CL_VPORT_ZSCALE_12)/sizeof(PA_CL_VPORT_ZSCALE_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_12", REG_MMIO, 0xa15c, &PA_CL_VPORT_ZOFFSET_12[0], sizeof(PA_CL_VPORT_ZOFFSET_12)/sizeof(PA_CL_VPORT_ZOFFSET_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_13", REG_MMIO, 0xa15d, &PA_CL_VPORT_XSCALE_13[0], sizeof(PA_CL_VPORT_XSCALE_13)/sizeof(PA_CL_VPORT_XSCALE_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_13", REG_MMIO, 0xa15e, &PA_CL_VPORT_XOFFSET_13[0], sizeof(PA_CL_VPORT_XOFFSET_13)/sizeof(PA_CL_VPORT_XOFFSET_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_13", REG_MMIO, 0xa15f, &PA_CL_VPORT_YSCALE_13[0], sizeof(PA_CL_VPORT_YSCALE_13)/sizeof(PA_CL_VPORT_YSCALE_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_13", REG_MMIO, 0xa160, &PA_CL_VPORT_YOFFSET_13[0], sizeof(PA_CL_VPORT_YOFFSET_13)/sizeof(PA_CL_VPORT_YOFFSET_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_13", REG_MMIO, 0xa161, &PA_CL_VPORT_ZSCALE_13[0], sizeof(PA_CL_VPORT_ZSCALE_13)/sizeof(PA_CL_VPORT_ZSCALE_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_13", REG_MMIO, 0xa162, &PA_CL_VPORT_ZOFFSET_13[0], sizeof(PA_CL_VPORT_ZOFFSET_13)/sizeof(PA_CL_VPORT_ZOFFSET_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_14", REG_MMIO, 0xa163, &PA_CL_VPORT_XSCALE_14[0], sizeof(PA_CL_VPORT_XSCALE_14)/sizeof(PA_CL_VPORT_XSCALE_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_14", REG_MMIO, 0xa164, &PA_CL_VPORT_XOFFSET_14[0], sizeof(PA_CL_VPORT_XOFFSET_14)/sizeof(PA_CL_VPORT_XOFFSET_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_14", REG_MMIO, 0xa165, &PA_CL_VPORT_YSCALE_14[0], sizeof(PA_CL_VPORT_YSCALE_14)/sizeof(PA_CL_VPORT_YSCALE_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_14", REG_MMIO, 0xa166, &PA_CL_VPORT_YOFFSET_14[0], sizeof(PA_CL_VPORT_YOFFSET_14)/sizeof(PA_CL_VPORT_YOFFSET_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_14", REG_MMIO, 0xa167, &PA_CL_VPORT_ZSCALE_14[0], sizeof(PA_CL_VPORT_ZSCALE_14)/sizeof(PA_CL_VPORT_ZSCALE_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_14", REG_MMIO, 0xa168, &PA_CL_VPORT_ZOFFSET_14[0], sizeof(PA_CL_VPORT_ZOFFSET_14)/sizeof(PA_CL_VPORT_ZOFFSET_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_15", REG_MMIO, 0xa169, &PA_CL_VPORT_XSCALE_15[0], sizeof(PA_CL_VPORT_XSCALE_15)/sizeof(PA_CL_VPORT_XSCALE_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_15", REG_MMIO, 0xa16a, &PA_CL_VPORT_XOFFSET_15[0], sizeof(PA_CL_VPORT_XOFFSET_15)/sizeof(PA_CL_VPORT_XOFFSET_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_15", REG_MMIO, 0xa16b, &PA_CL_VPORT_YSCALE_15[0], sizeof(PA_CL_VPORT_YSCALE_15)/sizeof(PA_CL_VPORT_YSCALE_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_15", REG_MMIO, 0xa16c, &PA_CL_VPORT_YOFFSET_15[0], sizeof(PA_CL_VPORT_YOFFSET_15)/sizeof(PA_CL_VPORT_YOFFSET_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_15", REG_MMIO, 0xa16d, &PA_CL_VPORT_ZSCALE_15[0], sizeof(PA_CL_VPORT_ZSCALE_15)/sizeof(PA_CL_VPORT_ZSCALE_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_15", REG_MMIO, 0xa16e, &PA_CL_VPORT_ZOFFSET_15[0], sizeof(PA_CL_VPORT_ZOFFSET_15)/sizeof(PA_CL_VPORT_ZOFFSET_15[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_X", REG_MMIO, 0xa16f, &PA_CL_UCP_0_X[0], sizeof(PA_CL_UCP_0_X)/sizeof(PA_CL_UCP_0_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_Y", REG_MMIO, 0xa170, &PA_CL_UCP_0_Y[0], sizeof(PA_CL_UCP_0_Y)/sizeof(PA_CL_UCP_0_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_Z", REG_MMIO, 0xa171, &PA_CL_UCP_0_Z[0], sizeof(PA_CL_UCP_0_Z)/sizeof(PA_CL_UCP_0_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_W", REG_MMIO, 0xa172, &PA_CL_UCP_0_W[0], sizeof(PA_CL_UCP_0_W)/sizeof(PA_CL_UCP_0_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_X", REG_MMIO, 0xa173, &PA_CL_UCP_1_X[0], sizeof(PA_CL_UCP_1_X)/sizeof(PA_CL_UCP_1_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_Y", REG_MMIO, 0xa174, &PA_CL_UCP_1_Y[0], sizeof(PA_CL_UCP_1_Y)/sizeof(PA_CL_UCP_1_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_Z", REG_MMIO, 0xa175, &PA_CL_UCP_1_Z[0], sizeof(PA_CL_UCP_1_Z)/sizeof(PA_CL_UCP_1_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_W", REG_MMIO, 0xa176, &PA_CL_UCP_1_W[0], sizeof(PA_CL_UCP_1_W)/sizeof(PA_CL_UCP_1_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_X", REG_MMIO, 0xa177, &PA_CL_UCP_2_X[0], sizeof(PA_CL_UCP_2_X)/sizeof(PA_CL_UCP_2_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_Y", REG_MMIO, 0xa178, &PA_CL_UCP_2_Y[0], sizeof(PA_CL_UCP_2_Y)/sizeof(PA_CL_UCP_2_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_Z", REG_MMIO, 0xa179, &PA_CL_UCP_2_Z[0], sizeof(PA_CL_UCP_2_Z)/sizeof(PA_CL_UCP_2_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_W", REG_MMIO, 0xa17a, &PA_CL_UCP_2_W[0], sizeof(PA_CL_UCP_2_W)/sizeof(PA_CL_UCP_2_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_X", REG_MMIO, 0xa17b, &PA_CL_UCP_3_X[0], sizeof(PA_CL_UCP_3_X)/sizeof(PA_CL_UCP_3_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_Y", REG_MMIO, 0xa17c, &PA_CL_UCP_3_Y[0], sizeof(PA_CL_UCP_3_Y)/sizeof(PA_CL_UCP_3_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_Z", REG_MMIO, 0xa17d, &PA_CL_UCP_3_Z[0], sizeof(PA_CL_UCP_3_Z)/sizeof(PA_CL_UCP_3_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_W", REG_MMIO, 0xa17e, &PA_CL_UCP_3_W[0], sizeof(PA_CL_UCP_3_W)/sizeof(PA_CL_UCP_3_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_X", REG_MMIO, 0xa17f, &PA_CL_UCP_4_X[0], sizeof(PA_CL_UCP_4_X)/sizeof(PA_CL_UCP_4_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_Y", REG_MMIO, 0xa180, &PA_CL_UCP_4_Y[0], sizeof(PA_CL_UCP_4_Y)/sizeof(PA_CL_UCP_4_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_Z", REG_MMIO, 0xa181, &PA_CL_UCP_4_Z[0], sizeof(PA_CL_UCP_4_Z)/sizeof(PA_CL_UCP_4_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_W", REG_MMIO, 0xa182, &PA_CL_UCP_4_W[0], sizeof(PA_CL_UCP_4_W)/sizeof(PA_CL_UCP_4_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_X", REG_MMIO, 0xa183, &PA_CL_UCP_5_X[0], sizeof(PA_CL_UCP_5_X)/sizeof(PA_CL_UCP_5_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_Y", REG_MMIO, 0xa184, &PA_CL_UCP_5_Y[0], sizeof(PA_CL_UCP_5_Y)/sizeof(PA_CL_UCP_5_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_Z", REG_MMIO, 0xa185, &PA_CL_UCP_5_Z[0], sizeof(PA_CL_UCP_5_Z)/sizeof(PA_CL_UCP_5_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_W", REG_MMIO, 0xa186, &PA_CL_UCP_5_W[0], sizeof(PA_CL_UCP_5_W)/sizeof(PA_CL_UCP_5_W[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_0", REG_MMIO, 0xa191, &SPI_PS_INPUT_CNTL_0[0], sizeof(SPI_PS_INPUT_CNTL_0)/sizeof(SPI_PS_INPUT_CNTL_0[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_1", REG_MMIO, 0xa192, &SPI_PS_INPUT_CNTL_1[0], sizeof(SPI_PS_INPUT_CNTL_1)/sizeof(SPI_PS_INPUT_CNTL_1[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_2", REG_MMIO, 0xa193, &SPI_PS_INPUT_CNTL_2[0], sizeof(SPI_PS_INPUT_CNTL_2)/sizeof(SPI_PS_INPUT_CNTL_2[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_3", REG_MMIO, 0xa194, &SPI_PS_INPUT_CNTL_3[0], sizeof(SPI_PS_INPUT_CNTL_3)/sizeof(SPI_PS_INPUT_CNTL_3[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_4", REG_MMIO, 0xa195, &SPI_PS_INPUT_CNTL_4[0], sizeof(SPI_PS_INPUT_CNTL_4)/sizeof(SPI_PS_INPUT_CNTL_4[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_5", REG_MMIO, 0xa196, &SPI_PS_INPUT_CNTL_5[0], sizeof(SPI_PS_INPUT_CNTL_5)/sizeof(SPI_PS_INPUT_CNTL_5[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_6", REG_MMIO, 0xa197, &SPI_PS_INPUT_CNTL_6[0], sizeof(SPI_PS_INPUT_CNTL_6)/sizeof(SPI_PS_INPUT_CNTL_6[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_7", REG_MMIO, 0xa198, &SPI_PS_INPUT_CNTL_7[0], sizeof(SPI_PS_INPUT_CNTL_7)/sizeof(SPI_PS_INPUT_CNTL_7[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_8", REG_MMIO, 0xa199, &SPI_PS_INPUT_CNTL_8[0], sizeof(SPI_PS_INPUT_CNTL_8)/sizeof(SPI_PS_INPUT_CNTL_8[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_9", REG_MMIO, 0xa19a, &SPI_PS_INPUT_CNTL_9[0], sizeof(SPI_PS_INPUT_CNTL_9)/sizeof(SPI_PS_INPUT_CNTL_9[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_10", REG_MMIO, 0xa19b, &SPI_PS_INPUT_CNTL_10[0], sizeof(SPI_PS_INPUT_CNTL_10)/sizeof(SPI_PS_INPUT_CNTL_10[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_11", REG_MMIO, 0xa19c, &SPI_PS_INPUT_CNTL_11[0], sizeof(SPI_PS_INPUT_CNTL_11)/sizeof(SPI_PS_INPUT_CNTL_11[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_12", REG_MMIO, 0xa19d, &SPI_PS_INPUT_CNTL_12[0], sizeof(SPI_PS_INPUT_CNTL_12)/sizeof(SPI_PS_INPUT_CNTL_12[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_13", REG_MMIO, 0xa19e, &SPI_PS_INPUT_CNTL_13[0], sizeof(SPI_PS_INPUT_CNTL_13)/sizeof(SPI_PS_INPUT_CNTL_13[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_14", REG_MMIO, 0xa19f, &SPI_PS_INPUT_CNTL_14[0], sizeof(SPI_PS_INPUT_CNTL_14)/sizeof(SPI_PS_INPUT_CNTL_14[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_15", REG_MMIO, 0xa1a0, &SPI_PS_INPUT_CNTL_15[0], sizeof(SPI_PS_INPUT_CNTL_15)/sizeof(SPI_PS_INPUT_CNTL_15[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_16", REG_MMIO, 0xa1a1, &SPI_PS_INPUT_CNTL_16[0], sizeof(SPI_PS_INPUT_CNTL_16)/sizeof(SPI_PS_INPUT_CNTL_16[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_17", REG_MMIO, 0xa1a2, &SPI_PS_INPUT_CNTL_17[0], sizeof(SPI_PS_INPUT_CNTL_17)/sizeof(SPI_PS_INPUT_CNTL_17[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_18", REG_MMIO, 0xa1a3, &SPI_PS_INPUT_CNTL_18[0], sizeof(SPI_PS_INPUT_CNTL_18)/sizeof(SPI_PS_INPUT_CNTL_18[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_19", REG_MMIO, 0xa1a4, &SPI_PS_INPUT_CNTL_19[0], sizeof(SPI_PS_INPUT_CNTL_19)/sizeof(SPI_PS_INPUT_CNTL_19[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_20", REG_MMIO, 0xa1a5, &SPI_PS_INPUT_CNTL_20[0], sizeof(SPI_PS_INPUT_CNTL_20)/sizeof(SPI_PS_INPUT_CNTL_20[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_21", REG_MMIO, 0xa1a6, &SPI_PS_INPUT_CNTL_21[0], sizeof(SPI_PS_INPUT_CNTL_21)/sizeof(SPI_PS_INPUT_CNTL_21[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_22", REG_MMIO, 0xa1a7, &SPI_PS_INPUT_CNTL_22[0], sizeof(SPI_PS_INPUT_CNTL_22)/sizeof(SPI_PS_INPUT_CNTL_22[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_23", REG_MMIO, 0xa1a8, &SPI_PS_INPUT_CNTL_23[0], sizeof(SPI_PS_INPUT_CNTL_23)/sizeof(SPI_PS_INPUT_CNTL_23[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_24", REG_MMIO, 0xa1a9, &SPI_PS_INPUT_CNTL_24[0], sizeof(SPI_PS_INPUT_CNTL_24)/sizeof(SPI_PS_INPUT_CNTL_24[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_25", REG_MMIO, 0xa1aa, &SPI_PS_INPUT_CNTL_25[0], sizeof(SPI_PS_INPUT_CNTL_25)/sizeof(SPI_PS_INPUT_CNTL_25[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_26", REG_MMIO, 0xa1ab, &SPI_PS_INPUT_CNTL_26[0], sizeof(SPI_PS_INPUT_CNTL_26)/sizeof(SPI_PS_INPUT_CNTL_26[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_27", REG_MMIO, 0xa1ac, &SPI_PS_INPUT_CNTL_27[0], sizeof(SPI_PS_INPUT_CNTL_27)/sizeof(SPI_PS_INPUT_CNTL_27[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_28", REG_MMIO, 0xa1ad, &SPI_PS_INPUT_CNTL_28[0], sizeof(SPI_PS_INPUT_CNTL_28)/sizeof(SPI_PS_INPUT_CNTL_28[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_29", REG_MMIO, 0xa1ae, &SPI_PS_INPUT_CNTL_29[0], sizeof(SPI_PS_INPUT_CNTL_29)/sizeof(SPI_PS_INPUT_CNTL_29[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_30", REG_MMIO, 0xa1af, &SPI_PS_INPUT_CNTL_30[0], sizeof(SPI_PS_INPUT_CNTL_30)/sizeof(SPI_PS_INPUT_CNTL_30[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_31", REG_MMIO, 0xa1b0, &SPI_PS_INPUT_CNTL_31[0], sizeof(SPI_PS_INPUT_CNTL_31)/sizeof(SPI_PS_INPUT_CNTL_31[0]), 0, 0 },
	{ "mmSPI_VS_OUT_CONFIG", REG_MMIO, 0xa1b1, &SPI_VS_OUT_CONFIG[0], sizeof(SPI_VS_OUT_CONFIG)/sizeof(SPI_VS_OUT_CONFIG[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_ENA", REG_MMIO, 0xa1b3, &SPI_PS_INPUT_ENA[0], sizeof(SPI_PS_INPUT_ENA)/sizeof(SPI_PS_INPUT_ENA[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_ADDR", REG_MMIO, 0xa1b4, &SPI_PS_INPUT_ADDR[0], sizeof(SPI_PS_INPUT_ADDR)/sizeof(SPI_PS_INPUT_ADDR[0]), 0, 0 },
	{ "mmSPI_INTERP_CONTROL_0", REG_MMIO, 0xa1b5, &SPI_INTERP_CONTROL_0[0], sizeof(SPI_INTERP_CONTROL_0)/sizeof(SPI_INTERP_CONTROL_0[0]), 0, 0 },
	{ "mmSPI_PS_IN_CONTROL", REG_MMIO, 0xa1b6, &SPI_PS_IN_CONTROL[0], sizeof(SPI_PS_IN_CONTROL)/sizeof(SPI_PS_IN_CONTROL[0]), 0, 0 },
	{ "mmSPI_BARYC_CNTL", REG_MMIO, 0xa1b8, &SPI_BARYC_CNTL[0], sizeof(SPI_BARYC_CNTL)/sizeof(SPI_BARYC_CNTL[0]), 0, 0 },
	{ "mmSPI_TMPRING_SIZE", REG_MMIO, 0xa1ba, &SPI_TMPRING_SIZE[0], sizeof(SPI_TMPRING_SIZE)/sizeof(SPI_TMPRING_SIZE[0]), 0, 0 },
	{ "mmSPI_SHADER_POS_FORMAT", REG_MMIO, 0xa1c3, &SPI_SHADER_POS_FORMAT[0], sizeof(SPI_SHADER_POS_FORMAT)/sizeof(SPI_SHADER_POS_FORMAT[0]), 0, 0 },
	{ "mmSPI_SHADER_Z_FORMAT", REG_MMIO, 0xa1c4, &SPI_SHADER_Z_FORMAT[0], sizeof(SPI_SHADER_Z_FORMAT)/sizeof(SPI_SHADER_Z_FORMAT[0]), 0, 0 },
	{ "mmSPI_SHADER_COL_FORMAT", REG_MMIO, 0xa1c5, &SPI_SHADER_COL_FORMAT[0], sizeof(SPI_SHADER_COL_FORMAT)/sizeof(SPI_SHADER_COL_FORMAT[0]), 0, 0 },
	{ "mmCB_BLEND0_CONTROL", REG_MMIO, 0xa1e0, &CB_BLEND0_CONTROL[0], sizeof(CB_BLEND0_CONTROL)/sizeof(CB_BLEND0_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND1_CONTROL", REG_MMIO, 0xa1e1, &CB_BLEND1_CONTROL[0], sizeof(CB_BLEND1_CONTROL)/sizeof(CB_BLEND1_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND2_CONTROL", REG_MMIO, 0xa1e2, &CB_BLEND2_CONTROL[0], sizeof(CB_BLEND2_CONTROL)/sizeof(CB_BLEND2_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND3_CONTROL", REG_MMIO, 0xa1e3, &CB_BLEND3_CONTROL[0], sizeof(CB_BLEND3_CONTROL)/sizeof(CB_BLEND3_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND4_CONTROL", REG_MMIO, 0xa1e4, &CB_BLEND4_CONTROL[0], sizeof(CB_BLEND4_CONTROL)/sizeof(CB_BLEND4_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND5_CONTROL", REG_MMIO, 0xa1e5, &CB_BLEND5_CONTROL[0], sizeof(CB_BLEND5_CONTROL)/sizeof(CB_BLEND5_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND6_CONTROL", REG_MMIO, 0xa1e6, &CB_BLEND6_CONTROL[0], sizeof(CB_BLEND6_CONTROL)/sizeof(CB_BLEND6_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND7_CONTROL", REG_MMIO, 0xa1e7, &CB_BLEND7_CONTROL[0], sizeof(CB_BLEND7_CONTROL)/sizeof(CB_BLEND7_CONTROL[0]), 0, 0 },
	{ "mmCS_COPY_STATE", REG_MMIO, 0xa1f3, &CS_COPY_STATE[0], sizeof(CS_COPY_STATE)/sizeof(CS_COPY_STATE[0]), 0, 0 },
	{ "mmGFX_COPY_STATE", REG_MMIO, 0xa1f4, &GFX_COPY_STATE[0], sizeof(GFX_COPY_STATE)/sizeof(GFX_COPY_STATE[0]), 0, 0 },
	{ "mmPA_CL_POINT_X_RAD", REG_MMIO, 0xa1f5, &PA_CL_POINT_X_RAD[0], sizeof(PA_CL_POINT_X_RAD)/sizeof(PA_CL_POINT_X_RAD[0]), 0, 0 },
	{ "mmPA_CL_POINT_Y_RAD", REG_MMIO, 0xa1f6, &PA_CL_POINT_Y_RAD[0], sizeof(PA_CL_POINT_Y_RAD)/sizeof(PA_CL_POINT_Y_RAD[0]), 0, 0 },
	{ "mmPA_CL_POINT_SIZE", REG_MMIO, 0xa1f7, &PA_CL_POINT_SIZE[0], sizeof(PA_CL_POINT_SIZE)/sizeof(PA_CL_POINT_SIZE[0]), 0, 0 },
	{ "mmPA_CL_POINT_CULL_RAD", REG_MMIO, 0xa1f8, &PA_CL_POINT_CULL_RAD[0], sizeof(PA_CL_POINT_CULL_RAD)/sizeof(PA_CL_POINT_CULL_RAD[0]), 0, 0 },
	{ "mmVGT_DMA_BASE_HI", REG_MMIO, 0xa1f9, &VGT_DMA_BASE_HI[0], sizeof(VGT_DMA_BASE_HI)/sizeof(VGT_DMA_BASE_HI[0]), 0, 0 },
	{ "mmVGT_DMA_BASE", REG_MMIO, 0xa1fa, &VGT_DMA_BASE[0], sizeof(VGT_DMA_BASE)/sizeof(VGT_DMA_BASE[0]), 0, 0 },
	{ "mmVGT_DRAW_INITIATOR", REG_MMIO, 0xa1fc, &VGT_DRAW_INITIATOR[0], sizeof(VGT_DRAW_INITIATOR)/sizeof(VGT_DRAW_INITIATOR[0]), 0, 0 },
	{ "mmVGT_IMMED_DATA", REG_MMIO, 0xa1fd, &VGT_IMMED_DATA[0], sizeof(VGT_IMMED_DATA)/sizeof(VGT_IMMED_DATA[0]), 0, 0 },
	{ "mmVGT_EVENT_ADDRESS_REG", REG_MMIO, 0xa1fe, &VGT_EVENT_ADDRESS_REG[0], sizeof(VGT_EVENT_ADDRESS_REG)/sizeof(VGT_EVENT_ADDRESS_REG[0]), 0, 0 },
	{ "mmDB_DEPTH_CONTROL", REG_MMIO, 0xa200, &DB_DEPTH_CONTROL[0], sizeof(DB_DEPTH_CONTROL)/sizeof(DB_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmDB_EQAA", REG_MMIO, 0xa201, &DB_EQAA[0], sizeof(DB_EQAA)/sizeof(DB_EQAA[0]), 0, 0 },
	{ "mmCB_COLOR_CONTROL", REG_MMIO, 0xa202, &CB_COLOR_CONTROL[0], sizeof(CB_COLOR_CONTROL)/sizeof(CB_COLOR_CONTROL[0]), 0, 0 },
	{ "mmDB_SHADER_CONTROL", REG_MMIO, 0xa203, &DB_SHADER_CONTROL[0], sizeof(DB_SHADER_CONTROL)/sizeof(DB_SHADER_CONTROL[0]), 0, 0 },
	{ "mmPA_CL_CLIP_CNTL", REG_MMIO, 0xa204, &PA_CL_CLIP_CNTL[0], sizeof(PA_CL_CLIP_CNTL)/sizeof(PA_CL_CLIP_CNTL[0]), 0, 0 },
	{ "mmPA_SU_SC_MODE_CNTL", REG_MMIO, 0xa205, &PA_SU_SC_MODE_CNTL[0], sizeof(PA_SU_SC_MODE_CNTL)/sizeof(PA_SU_SC_MODE_CNTL[0]), 0, 0 },
	{ "mmPA_CL_VTE_CNTL", REG_MMIO, 0xa206, &PA_CL_VTE_CNTL[0], sizeof(PA_CL_VTE_CNTL)/sizeof(PA_CL_VTE_CNTL[0]), 0, 0 },
	{ "mmPA_CL_VS_OUT_CNTL", REG_MMIO, 0xa207, &PA_CL_VS_OUT_CNTL[0], sizeof(PA_CL_VS_OUT_CNTL)/sizeof(PA_CL_VS_OUT_CNTL[0]), 0, 0 },
	{ "mmPA_CL_NANINF_CNTL", REG_MMIO, 0xa208, &PA_CL_NANINF_CNTL[0], sizeof(PA_CL_NANINF_CNTL)/sizeof(PA_CL_NANINF_CNTL[0]), 0, 0 },
	{ "mmPA_SU_LINE_STIPPLE_CNTL", REG_MMIO, 0xa209, &PA_SU_LINE_STIPPLE_CNTL[0], sizeof(PA_SU_LINE_STIPPLE_CNTL)/sizeof(PA_SU_LINE_STIPPLE_CNTL[0]), 0, 0 },
	{ "mmPA_SU_LINE_STIPPLE_SCALE", REG_MMIO, 0xa20a, &PA_SU_LINE_STIPPLE_SCALE[0], sizeof(PA_SU_LINE_STIPPLE_SCALE)/sizeof(PA_SU_LINE_STIPPLE_SCALE[0]), 0, 0 },
	{ "mmPA_SU_PRIM_FILTER_CNTL", REG_MMIO, 0xa20b, &PA_SU_PRIM_FILTER_CNTL[0], sizeof(PA_SU_PRIM_FILTER_CNTL)/sizeof(PA_SU_PRIM_FILTER_CNTL[0]), 0, 0 },
	{ "mmPA_SU_POINT_SIZE", REG_MMIO, 0xa280, &PA_SU_POINT_SIZE[0], sizeof(PA_SU_POINT_SIZE)/sizeof(PA_SU_POINT_SIZE[0]), 0, 0 },
	{ "mmPA_SU_POINT_MINMAX", REG_MMIO, 0xa281, &PA_SU_POINT_MINMAX[0], sizeof(PA_SU_POINT_MINMAX)/sizeof(PA_SU_POINT_MINMAX[0]), 0, 0 },
	{ "mmPA_SU_LINE_CNTL", REG_MMIO, 0xa282, &PA_SU_LINE_CNTL[0], sizeof(PA_SU_LINE_CNTL)/sizeof(PA_SU_LINE_CNTL[0]), 0, 0 },
	{ "mmPA_SC_LINE_STIPPLE", REG_MMIO, 0xa283, &PA_SC_LINE_STIPPLE[0], sizeof(PA_SC_LINE_STIPPLE)/sizeof(PA_SC_LINE_STIPPLE[0]), 0, 0 },
	{ "mmVGT_OUTPUT_PATH_CNTL", REG_MMIO, 0xa284, &VGT_OUTPUT_PATH_CNTL[0], sizeof(VGT_OUTPUT_PATH_CNTL)/sizeof(VGT_OUTPUT_PATH_CNTL[0]), 0, 0 },
	{ "mmVGT_HOS_CNTL", REG_MMIO, 0xa285, &VGT_HOS_CNTL[0], sizeof(VGT_HOS_CNTL)/sizeof(VGT_HOS_CNTL[0]), 0, 0 },
	{ "mmVGT_HOS_MAX_TESS_LEVEL", REG_MMIO, 0xa286, &VGT_HOS_MAX_TESS_LEVEL[0], sizeof(VGT_HOS_MAX_TESS_LEVEL)/sizeof(VGT_HOS_MAX_TESS_LEVEL[0]), 0, 0 },
	{ "mmVGT_HOS_MIN_TESS_LEVEL", REG_MMIO, 0xa287, &VGT_HOS_MIN_TESS_LEVEL[0], sizeof(VGT_HOS_MIN_TESS_LEVEL)/sizeof(VGT_HOS_MIN_TESS_LEVEL[0]), 0, 0 },
	{ "mmVGT_HOS_REUSE_DEPTH", REG_MMIO, 0xa288, &VGT_HOS_REUSE_DEPTH[0], sizeof(VGT_HOS_REUSE_DEPTH)/sizeof(VGT_HOS_REUSE_DEPTH[0]), 0, 0 },
	{ "mmVGT_GROUP_PRIM_TYPE", REG_MMIO, 0xa289, &VGT_GROUP_PRIM_TYPE[0], sizeof(VGT_GROUP_PRIM_TYPE)/sizeof(VGT_GROUP_PRIM_TYPE[0]), 0, 0 },
	{ "mmVGT_GROUP_FIRST_DECR", REG_MMIO, 0xa28a, &VGT_GROUP_FIRST_DECR[0], sizeof(VGT_GROUP_FIRST_DECR)/sizeof(VGT_GROUP_FIRST_DECR[0]), 0, 0 },
	{ "mmVGT_GROUP_DECR", REG_MMIO, 0xa28b, &VGT_GROUP_DECR[0], sizeof(VGT_GROUP_DECR)/sizeof(VGT_GROUP_DECR[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_0_CNTL", REG_MMIO, 0xa28c, &VGT_GROUP_VECT_0_CNTL[0], sizeof(VGT_GROUP_VECT_0_CNTL)/sizeof(VGT_GROUP_VECT_0_CNTL[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_1_CNTL", REG_MMIO, 0xa28d, &VGT_GROUP_VECT_1_CNTL[0], sizeof(VGT_GROUP_VECT_1_CNTL)/sizeof(VGT_GROUP_VECT_1_CNTL[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_0_FMT_CNTL", REG_MMIO, 0xa28e, &VGT_GROUP_VECT_0_FMT_CNTL[0], sizeof(VGT_GROUP_VECT_0_FMT_CNTL)/sizeof(VGT_GROUP_VECT_0_FMT_CNTL[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_1_FMT_CNTL", REG_MMIO, 0xa28f, &VGT_GROUP_VECT_1_FMT_CNTL[0], sizeof(VGT_GROUP_VECT_1_FMT_CNTL)/sizeof(VGT_GROUP_VECT_1_FMT_CNTL[0]), 0, 0 },
	{ "mmVGT_GS_MODE", REG_MMIO, 0xa290, &VGT_GS_MODE[0], sizeof(VGT_GS_MODE)/sizeof(VGT_GS_MODE[0]), 0, 0 },
	{ "mmVGT_GS_ONCHIP_CNTL", REG_MMIO, 0xa291, &VGT_GS_ONCHIP_CNTL[0], sizeof(VGT_GS_ONCHIP_CNTL)/sizeof(VGT_GS_ONCHIP_CNTL[0]), 0, 0 },
	{ "mmPA_SC_MODE_CNTL_0", REG_MMIO, 0xa292, &PA_SC_MODE_CNTL_0[0], sizeof(PA_SC_MODE_CNTL_0)/sizeof(PA_SC_MODE_CNTL_0[0]), 0, 0 },
	{ "mmPA_SC_MODE_CNTL_1", REG_MMIO, 0xa293, &PA_SC_MODE_CNTL_1[0], sizeof(PA_SC_MODE_CNTL_1)/sizeof(PA_SC_MODE_CNTL_1[0]), 0, 0 },
	{ "mmVGT_ENHANCE", REG_MMIO, 0xa294, &VGT_ENHANCE[0], sizeof(VGT_ENHANCE)/sizeof(VGT_ENHANCE[0]), 0, 0 },
	{ "mmVGT_GS_PER_ES", REG_MMIO, 0xa295, &VGT_GS_PER_ES[0], sizeof(VGT_GS_PER_ES)/sizeof(VGT_GS_PER_ES[0]), 0, 0 },
	{ "mmVGT_ES_PER_GS", REG_MMIO, 0xa296, &VGT_ES_PER_GS[0], sizeof(VGT_ES_PER_GS)/sizeof(VGT_ES_PER_GS[0]), 0, 0 },
	{ "mmVGT_GS_PER_VS", REG_MMIO, 0xa297, &VGT_GS_PER_VS[0], sizeof(VGT_GS_PER_VS)/sizeof(VGT_GS_PER_VS[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_OFFSET_1", REG_MMIO, 0xa298, &VGT_GSVS_RING_OFFSET_1[0], sizeof(VGT_GSVS_RING_OFFSET_1)/sizeof(VGT_GSVS_RING_OFFSET_1[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_OFFSET_2", REG_MMIO, 0xa299, &VGT_GSVS_RING_OFFSET_2[0], sizeof(VGT_GSVS_RING_OFFSET_2)/sizeof(VGT_GSVS_RING_OFFSET_2[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_OFFSET_3", REG_MMIO, 0xa29a, &VGT_GSVS_RING_OFFSET_3[0], sizeof(VGT_GSVS_RING_OFFSET_3)/sizeof(VGT_GSVS_RING_OFFSET_3[0]), 0, 0 },
	{ "mmVGT_GS_OUT_PRIM_TYPE", REG_MMIO, 0xa29b, &VGT_GS_OUT_PRIM_TYPE[0], sizeof(VGT_GS_OUT_PRIM_TYPE)/sizeof(VGT_GS_OUT_PRIM_TYPE[0]), 0, 0 },
	{ "mmIA_ENHANCE", REG_MMIO, 0xa29c, &IA_ENHANCE[0], sizeof(IA_ENHANCE)/sizeof(IA_ENHANCE[0]), 0, 0 },
	{ "mmVGT_DMA_SIZE", REG_MMIO, 0xa29d, &VGT_DMA_SIZE[0], sizeof(VGT_DMA_SIZE)/sizeof(VGT_DMA_SIZE[0]), 0, 0 },
	{ "mmVGT_DMA_MAX_SIZE", REG_MMIO, 0xa29e, &VGT_DMA_MAX_SIZE[0], sizeof(VGT_DMA_MAX_SIZE)/sizeof(VGT_DMA_MAX_SIZE[0]), 0, 0 },
	{ "mmVGT_DMA_INDEX_TYPE", REG_MMIO, 0xa29f, &VGT_DMA_INDEX_TYPE[0], sizeof(VGT_DMA_INDEX_TYPE)/sizeof(VGT_DMA_INDEX_TYPE[0]), 0, 0 },
	{ "mmWD_ENHANCE", REG_MMIO, 0xa2a0, &WD_ENHANCE[0], sizeof(WD_ENHANCE)/sizeof(WD_ENHANCE[0]), 0, 0 },
	{ "mmVGT_PRIMITIVEID_EN", REG_MMIO, 0xa2a1, &VGT_PRIMITIVEID_EN[0], sizeof(VGT_PRIMITIVEID_EN)/sizeof(VGT_PRIMITIVEID_EN[0]), 0, 0 },
	{ "mmVGT_DMA_NUM_INSTANCES", REG_MMIO, 0xa2a2, &VGT_DMA_NUM_INSTANCES[0], sizeof(VGT_DMA_NUM_INSTANCES)/sizeof(VGT_DMA_NUM_INSTANCES[0]), 0, 0 },
	{ "mmVGT_PRIMITIVEID_RESET", REG_MMIO, 0xa2a3, &VGT_PRIMITIVEID_RESET[0], sizeof(VGT_PRIMITIVEID_RESET)/sizeof(VGT_PRIMITIVEID_RESET[0]), 0, 0 },
	{ "mmVGT_EVENT_INITIATOR", REG_MMIO, 0xa2a4, &VGT_EVENT_INITIATOR[0], sizeof(VGT_EVENT_INITIATOR)/sizeof(VGT_EVENT_INITIATOR[0]), 0, 0 },
	{ "mmVGT_MULTI_PRIM_IB_RESET_EN", REG_MMIO, 0xa2a5, &VGT_MULTI_PRIM_IB_RESET_EN[0], sizeof(VGT_MULTI_PRIM_IB_RESET_EN)/sizeof(VGT_MULTI_PRIM_IB_RESET_EN[0]), 0, 0 },
	{ "mmVGT_INSTANCE_STEP_RATE_0", REG_MMIO, 0xa2a8, &VGT_INSTANCE_STEP_RATE_0[0], sizeof(VGT_INSTANCE_STEP_RATE_0)/sizeof(VGT_INSTANCE_STEP_RATE_0[0]), 0, 0 },
	{ "mmVGT_INSTANCE_STEP_RATE_1", REG_MMIO, 0xa2a9, &VGT_INSTANCE_STEP_RATE_1[0], sizeof(VGT_INSTANCE_STEP_RATE_1)/sizeof(VGT_INSTANCE_STEP_RATE_1[0]), 0, 0 },
	{ "mmIA_MULTI_VGT_PARAM", REG_MMIO, 0xa2aa, &IA_MULTI_VGT_PARAM[0], sizeof(IA_MULTI_VGT_PARAM)/sizeof(IA_MULTI_VGT_PARAM[0]), 0, 0 },
	{ "mmVGT_ESGS_RING_ITEMSIZE", REG_MMIO, 0xa2ab, &VGT_ESGS_RING_ITEMSIZE[0], sizeof(VGT_ESGS_RING_ITEMSIZE)/sizeof(VGT_ESGS_RING_ITEMSIZE[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_ITEMSIZE", REG_MMIO, 0xa2ac, &VGT_GSVS_RING_ITEMSIZE[0], sizeof(VGT_GSVS_RING_ITEMSIZE)/sizeof(VGT_GSVS_RING_ITEMSIZE[0]), 0, 0 },
	{ "mmVGT_REUSE_OFF", REG_MMIO, 0xa2ad, &VGT_REUSE_OFF[0], sizeof(VGT_REUSE_OFF)/sizeof(VGT_REUSE_OFF[0]), 0, 0 },
	{ "mmVGT_VTX_CNT_EN", REG_MMIO, 0xa2ae, &VGT_VTX_CNT_EN[0], sizeof(VGT_VTX_CNT_EN)/sizeof(VGT_VTX_CNT_EN[0]), 0, 0 },
	{ "mmDB_HTILE_SURFACE", REG_MMIO, 0xa2af, &DB_HTILE_SURFACE[0], sizeof(DB_HTILE_SURFACE)/sizeof(DB_HTILE_SURFACE[0]), 0, 0 },
	{ "mmDB_SRESULTS_COMPARE_STATE0", REG_MMIO, 0xa2b0, &DB_SRESULTS_COMPARE_STATE0[0], sizeof(DB_SRESULTS_COMPARE_STATE0)/sizeof(DB_SRESULTS_COMPARE_STATE0[0]), 0, 0 },
	{ "mmDB_SRESULTS_COMPARE_STATE1", REG_MMIO, 0xa2b1, &DB_SRESULTS_COMPARE_STATE1[0], sizeof(DB_SRESULTS_COMPARE_STATE1)/sizeof(DB_SRESULTS_COMPARE_STATE1[0]), 0, 0 },
	{ "mmDB_PRELOAD_CONTROL", REG_MMIO, 0xa2b2, &DB_PRELOAD_CONTROL[0], sizeof(DB_PRELOAD_CONTROL)/sizeof(DB_PRELOAD_CONTROL[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_0", REG_MMIO, 0xa2b4, &VGT_STRMOUT_BUFFER_SIZE_0[0], sizeof(VGT_STRMOUT_BUFFER_SIZE_0)/sizeof(VGT_STRMOUT_BUFFER_SIZE_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_0", REG_MMIO, 0xa2b5, &VGT_STRMOUT_VTX_STRIDE_0[0], sizeof(VGT_STRMOUT_VTX_STRIDE_0)/sizeof(VGT_STRMOUT_VTX_STRIDE_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_0", REG_MMIO, 0xa2b7, &VGT_STRMOUT_BUFFER_OFFSET_0[0], sizeof(VGT_STRMOUT_BUFFER_OFFSET_0)/sizeof(VGT_STRMOUT_BUFFER_OFFSET_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_1", REG_MMIO, 0xa2b8, &VGT_STRMOUT_BUFFER_SIZE_1[0], sizeof(VGT_STRMOUT_BUFFER_SIZE_1)/sizeof(VGT_STRMOUT_BUFFER_SIZE_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_1", REG_MMIO, 0xa2b9, &VGT_STRMOUT_VTX_STRIDE_1[0], sizeof(VGT_STRMOUT_VTX_STRIDE_1)/sizeof(VGT_STRMOUT_VTX_STRIDE_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_1", REG_MMIO, 0xa2bb, &VGT_STRMOUT_BUFFER_OFFSET_1[0], sizeof(VGT_STRMOUT_BUFFER_OFFSET_1)/sizeof(VGT_STRMOUT_BUFFER_OFFSET_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_2", REG_MMIO, 0xa2bc, &VGT_STRMOUT_BUFFER_SIZE_2[0], sizeof(VGT_STRMOUT_BUFFER_SIZE_2)/sizeof(VGT_STRMOUT_BUFFER_SIZE_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_2", REG_MMIO, 0xa2bd, &VGT_STRMOUT_VTX_STRIDE_2[0], sizeof(VGT_STRMOUT_VTX_STRIDE_2)/sizeof(VGT_STRMOUT_VTX_STRIDE_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_2", REG_MMIO, 0xa2bf, &VGT_STRMOUT_BUFFER_OFFSET_2[0], sizeof(VGT_STRMOUT_BUFFER_OFFSET_2)/sizeof(VGT_STRMOUT_BUFFER_OFFSET_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_3", REG_MMIO, 0xa2c0, &VGT_STRMOUT_BUFFER_SIZE_3[0], sizeof(VGT_STRMOUT_BUFFER_SIZE_3)/sizeof(VGT_STRMOUT_BUFFER_SIZE_3[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_3", REG_MMIO, 0xa2c1, &VGT_STRMOUT_VTX_STRIDE_3[0], sizeof(VGT_STRMOUT_VTX_STRIDE_3)/sizeof(VGT_STRMOUT_VTX_STRIDE_3[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_3", REG_MMIO, 0xa2c3, &VGT_STRMOUT_BUFFER_OFFSET_3[0], sizeof(VGT_STRMOUT_BUFFER_OFFSET_3)/sizeof(VGT_STRMOUT_BUFFER_OFFSET_3[0]), 0, 0 },
	{ "mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET", REG_MMIO, 0xa2ca, &VGT_STRMOUT_DRAW_OPAQUE_OFFSET[0], sizeof(VGT_STRMOUT_DRAW_OPAQUE_OFFSET)/sizeof(VGT_STRMOUT_DRAW_OPAQUE_OFFSET[0]), 0, 0 },
	{ "mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE", REG_MMIO, 0xa2cb, &VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE[0], sizeof(VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE)/sizeof(VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE[0]), 0, 0 },
	{ "mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE", REG_MMIO, 0xa2cc, &VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE[0], sizeof(VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE)/sizeof(VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE[0]), 0, 0 },
	{ "mmVGT_GS_MAX_VERT_OUT", REG_MMIO, 0xa2ce, &VGT_GS_MAX_VERT_OUT[0], sizeof(VGT_GS_MAX_VERT_OUT)/sizeof(VGT_GS_MAX_VERT_OUT[0]), 0, 0 },
	{ "mmVGT_SHADER_STAGES_EN", REG_MMIO, 0xa2d5, &VGT_SHADER_STAGES_EN[0], sizeof(VGT_SHADER_STAGES_EN)/sizeof(VGT_SHADER_STAGES_EN[0]), 0, 0 },
	{ "mmVGT_LS_HS_CONFIG", REG_MMIO, 0xa2d6, &VGT_LS_HS_CONFIG[0], sizeof(VGT_LS_HS_CONFIG)/sizeof(VGT_LS_HS_CONFIG[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE", REG_MMIO, 0xa2d7, &VGT_GS_VERT_ITEMSIZE[0], sizeof(VGT_GS_VERT_ITEMSIZE)/sizeof(VGT_GS_VERT_ITEMSIZE[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE_1", REG_MMIO, 0xa2d8, &VGT_GS_VERT_ITEMSIZE_1[0], sizeof(VGT_GS_VERT_ITEMSIZE_1)/sizeof(VGT_GS_VERT_ITEMSIZE_1[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE_2", REG_MMIO, 0xa2d9, &VGT_GS_VERT_ITEMSIZE_2[0], sizeof(VGT_GS_VERT_ITEMSIZE_2)/sizeof(VGT_GS_VERT_ITEMSIZE_2[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE_3", REG_MMIO, 0xa2da, &VGT_GS_VERT_ITEMSIZE_3[0], sizeof(VGT_GS_VERT_ITEMSIZE_3)/sizeof(VGT_GS_VERT_ITEMSIZE_3[0]), 0, 0 },
	{ "mmVGT_TF_PARAM", REG_MMIO, 0xa2db, &VGT_TF_PARAM[0], sizeof(VGT_TF_PARAM)/sizeof(VGT_TF_PARAM[0]), 0, 0 },
	{ "mmDB_ALPHA_TO_MASK", REG_MMIO, 0xa2dc, &DB_ALPHA_TO_MASK[0], sizeof(DB_ALPHA_TO_MASK)/sizeof(DB_ALPHA_TO_MASK[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_DB_FMT_CNTL", REG_MMIO, 0xa2de, &PA_SU_POLY_OFFSET_DB_FMT_CNTL[0], sizeof(PA_SU_POLY_OFFSET_DB_FMT_CNTL)/sizeof(PA_SU_POLY_OFFSET_DB_FMT_CNTL[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_CLAMP", REG_MMIO, 0xa2df, &PA_SU_POLY_OFFSET_CLAMP[0], sizeof(PA_SU_POLY_OFFSET_CLAMP)/sizeof(PA_SU_POLY_OFFSET_CLAMP[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_FRONT_SCALE", REG_MMIO, 0xa2e0, &PA_SU_POLY_OFFSET_FRONT_SCALE[0], sizeof(PA_SU_POLY_OFFSET_FRONT_SCALE)/sizeof(PA_SU_POLY_OFFSET_FRONT_SCALE[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_FRONT_OFFSET", REG_MMIO, 0xa2e1, &PA_SU_POLY_OFFSET_FRONT_OFFSET[0], sizeof(PA_SU_POLY_OFFSET_FRONT_OFFSET)/sizeof(PA_SU_POLY_OFFSET_FRONT_OFFSET[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_BACK_SCALE", REG_MMIO, 0xa2e2, &PA_SU_POLY_OFFSET_BACK_SCALE[0], sizeof(PA_SU_POLY_OFFSET_BACK_SCALE)/sizeof(PA_SU_POLY_OFFSET_BACK_SCALE[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_BACK_OFFSET", REG_MMIO, 0xa2e3, &PA_SU_POLY_OFFSET_BACK_OFFSET[0], sizeof(PA_SU_POLY_OFFSET_BACK_OFFSET)/sizeof(PA_SU_POLY_OFFSET_BACK_OFFSET[0]), 0, 0 },
	{ "mmVGT_GS_INSTANCE_CNT", REG_MMIO, 0xa2e4, &VGT_GS_INSTANCE_CNT[0], sizeof(VGT_GS_INSTANCE_CNT)/sizeof(VGT_GS_INSTANCE_CNT[0]), 0, 0 },
	{ "mmVGT_STRMOUT_CONFIG", REG_MMIO, 0xa2e5, &VGT_STRMOUT_CONFIG[0], sizeof(VGT_STRMOUT_CONFIG)/sizeof(VGT_STRMOUT_CONFIG[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_CONFIG", REG_MMIO, 0xa2e6, &VGT_STRMOUT_BUFFER_CONFIG[0], sizeof(VGT_STRMOUT_BUFFER_CONFIG)/sizeof(VGT_STRMOUT_BUFFER_CONFIG[0]), 0, 0 },
	{ "mmPA_SC_CENTROID_PRIORITY_0", REG_MMIO, 0xa2f5, &PA_SC_CENTROID_PRIORITY_0[0], sizeof(PA_SC_CENTROID_PRIORITY_0)/sizeof(PA_SC_CENTROID_PRIORITY_0[0]), 0, 0 },
	{ "mmPA_SC_CENTROID_PRIORITY_1", REG_MMIO, 0xa2f6, &PA_SC_CENTROID_PRIORITY_1[0], sizeof(PA_SC_CENTROID_PRIORITY_1)/sizeof(PA_SC_CENTROID_PRIORITY_1[0]), 0, 0 },
	{ "mmPA_SC_LINE_CNTL", REG_MMIO, 0xa2f7, &PA_SC_LINE_CNTL[0], sizeof(PA_SC_LINE_CNTL)/sizeof(PA_SC_LINE_CNTL[0]), 0, 0 },
	{ "mmPA_SC_AA_CONFIG", REG_MMIO, 0xa2f8, &PA_SC_AA_CONFIG[0], sizeof(PA_SC_AA_CONFIG)/sizeof(PA_SC_AA_CONFIG[0]), 0, 0 },
	{ "mmPA_SU_VTX_CNTL", REG_MMIO, 0xa2f9, &PA_SU_VTX_CNTL[0], sizeof(PA_SU_VTX_CNTL)/sizeof(PA_SU_VTX_CNTL[0]), 0, 0 },
	{ "mmPA_CL_GB_VERT_CLIP_ADJ", REG_MMIO, 0xa2fa, &PA_CL_GB_VERT_CLIP_ADJ[0], sizeof(PA_CL_GB_VERT_CLIP_ADJ)/sizeof(PA_CL_GB_VERT_CLIP_ADJ[0]), 0, 0 },
	{ "mmPA_CL_GB_VERT_DISC_ADJ", REG_MMIO, 0xa2fb, &PA_CL_GB_VERT_DISC_ADJ[0], sizeof(PA_CL_GB_VERT_DISC_ADJ)/sizeof(PA_CL_GB_VERT_DISC_ADJ[0]), 0, 0 },
	{ "mmPA_CL_GB_HORZ_CLIP_ADJ", REG_MMIO, 0xa2fc, &PA_CL_GB_HORZ_CLIP_ADJ[0], sizeof(PA_CL_GB_HORZ_CLIP_ADJ)/sizeof(PA_CL_GB_HORZ_CLIP_ADJ[0]), 0, 0 },
	{ "mmPA_CL_GB_HORZ_DISC_ADJ", REG_MMIO, 0xa2fd, &PA_CL_GB_HORZ_DISC_ADJ[0], sizeof(PA_CL_GB_HORZ_DISC_ADJ)/sizeof(PA_CL_GB_HORZ_DISC_ADJ[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0", REG_MMIO, 0xa2fe, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1", REG_MMIO, 0xa2ff, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2", REG_MMIO, 0xa300, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3", REG_MMIO, 0xa301, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0", REG_MMIO, 0xa302, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1", REG_MMIO, 0xa303, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2", REG_MMIO, 0xa304, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3", REG_MMIO, 0xa305, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0", REG_MMIO, 0xa306, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1", REG_MMIO, 0xa307, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2", REG_MMIO, 0xa308, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3", REG_MMIO, 0xa309, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0", REG_MMIO, 0xa30a, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1", REG_MMIO, 0xa30b, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2", REG_MMIO, 0xa30c, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3", REG_MMIO, 0xa30d, &PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3[0], sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3)/sizeof(PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3[0]), 0, 0 },
	{ "mmPA_SC_AA_MASK_X0Y0_X1Y0", REG_MMIO, 0xa30e, &PA_SC_AA_MASK_X0Y0_X1Y0[0], sizeof(PA_SC_AA_MASK_X0Y0_X1Y0)/sizeof(PA_SC_AA_MASK_X0Y0_X1Y0[0]), 0, 0 },
	{ "mmPA_SC_AA_MASK_X0Y1_X1Y1", REG_MMIO, 0xa30f, &PA_SC_AA_MASK_X0Y1_X1Y1[0], sizeof(PA_SC_AA_MASK_X0Y1_X1Y1)/sizeof(PA_SC_AA_MASK_X0Y1_X1Y1[0]), 0, 0 },
	{ "mmVGT_VERTEX_REUSE_BLOCK_CNTL", REG_MMIO, 0xa316, &VGT_VERTEX_REUSE_BLOCK_CNTL[0], sizeof(VGT_VERTEX_REUSE_BLOCK_CNTL)/sizeof(VGT_VERTEX_REUSE_BLOCK_CNTL[0]), 0, 0 },
	{ "mmVGT_OUT_DEALLOC_CNTL", REG_MMIO, 0xa317, &VGT_OUT_DEALLOC_CNTL[0], sizeof(VGT_OUT_DEALLOC_CNTL)/sizeof(VGT_OUT_DEALLOC_CNTL[0]), 0, 0 },
	{ "mmCB_COLOR0_BASE", REG_MMIO, 0xa318, &CB_COLOR0_BASE[0], sizeof(CB_COLOR0_BASE)/sizeof(CB_COLOR0_BASE[0]), 0, 0 },
	{ "mmCB_COLOR0_PITCH", REG_MMIO, 0xa319, &CB_COLOR0_PITCH[0], sizeof(CB_COLOR0_PITCH)/sizeof(CB_COLOR0_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR0_SLICE", REG_MMIO, 0xa31a, &CB_COLOR0_SLICE[0], sizeof(CB_COLOR0_SLICE)/sizeof(CB_COLOR0_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR0_VIEW", REG_MMIO, 0xa31b, &CB_COLOR0_VIEW[0], sizeof(CB_COLOR0_VIEW)/sizeof(CB_COLOR0_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR0_INFO", REG_MMIO, 0xa31c, &CB_COLOR0_INFO[0], sizeof(CB_COLOR0_INFO)/sizeof(CB_COLOR0_INFO[0]), 0, 0 },
	{ "mmCB_COLOR0_ATTRIB", REG_MMIO, 0xa31d, &CB_COLOR0_ATTRIB[0], sizeof(CB_COLOR0_ATTRIB)/sizeof(CB_COLOR0_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR0_CMASK", REG_MMIO, 0xa31f, &CB_COLOR0_CMASK[0], sizeof(CB_COLOR0_CMASK)/sizeof(CB_COLOR0_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR0_CMASK_SLICE", REG_MMIO, 0xa320, &CB_COLOR0_CMASK_SLICE[0], sizeof(CB_COLOR0_CMASK_SLICE)/sizeof(CB_COLOR0_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR0_FMASK", REG_MMIO, 0xa321, &CB_COLOR0_FMASK[0], sizeof(CB_COLOR0_FMASK)/sizeof(CB_COLOR0_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR0_FMASK_SLICE", REG_MMIO, 0xa322, &CB_COLOR0_FMASK_SLICE[0], sizeof(CB_COLOR0_FMASK_SLICE)/sizeof(CB_COLOR0_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR0_CLEAR_WORD0", REG_MMIO, 0xa323, &CB_COLOR0_CLEAR_WORD0[0], sizeof(CB_COLOR0_CLEAR_WORD0)/sizeof(CB_COLOR0_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR0_CLEAR_WORD1", REG_MMIO, 0xa324, &CB_COLOR0_CLEAR_WORD1[0], sizeof(CB_COLOR0_CLEAR_WORD1)/sizeof(CB_COLOR0_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR1_BASE", REG_MMIO, 0xa327, &CB_COLOR1_BASE[0], sizeof(CB_COLOR1_BASE)/sizeof(CB_COLOR1_BASE[0]), 0, 0 },
	{ "mmCB_COLOR1_PITCH", REG_MMIO, 0xa328, &CB_COLOR1_PITCH[0], sizeof(CB_COLOR1_PITCH)/sizeof(CB_COLOR1_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR1_SLICE", REG_MMIO, 0xa329, &CB_COLOR1_SLICE[0], sizeof(CB_COLOR1_SLICE)/sizeof(CB_COLOR1_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR1_VIEW", REG_MMIO, 0xa32a, &CB_COLOR1_VIEW[0], sizeof(CB_COLOR1_VIEW)/sizeof(CB_COLOR1_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR1_INFO", REG_MMIO, 0xa32b, &CB_COLOR1_INFO[0], sizeof(CB_COLOR1_INFO)/sizeof(CB_COLOR1_INFO[0]), 0, 0 },
	{ "mmCB_COLOR1_ATTRIB", REG_MMIO, 0xa32c, &CB_COLOR1_ATTRIB[0], sizeof(CB_COLOR1_ATTRIB)/sizeof(CB_COLOR1_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR1_CMASK", REG_MMIO, 0xa32e, &CB_COLOR1_CMASK[0], sizeof(CB_COLOR1_CMASK)/sizeof(CB_COLOR1_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR1_CMASK_SLICE", REG_MMIO, 0xa32f, &CB_COLOR1_CMASK_SLICE[0], sizeof(CB_COLOR1_CMASK_SLICE)/sizeof(CB_COLOR1_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR1_FMASK", REG_MMIO, 0xa330, &CB_COLOR1_FMASK[0], sizeof(CB_COLOR1_FMASK)/sizeof(CB_COLOR1_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR1_FMASK_SLICE", REG_MMIO, 0xa331, &CB_COLOR1_FMASK_SLICE[0], sizeof(CB_COLOR1_FMASK_SLICE)/sizeof(CB_COLOR1_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR1_CLEAR_WORD0", REG_MMIO, 0xa332, &CB_COLOR1_CLEAR_WORD0[0], sizeof(CB_COLOR1_CLEAR_WORD0)/sizeof(CB_COLOR1_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR1_CLEAR_WORD1", REG_MMIO, 0xa333, &CB_COLOR1_CLEAR_WORD1[0], sizeof(CB_COLOR1_CLEAR_WORD1)/sizeof(CB_COLOR1_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR2_BASE", REG_MMIO, 0xa336, &CB_COLOR2_BASE[0], sizeof(CB_COLOR2_BASE)/sizeof(CB_COLOR2_BASE[0]), 0, 0 },
	{ "mmCB_COLOR2_PITCH", REG_MMIO, 0xa337, &CB_COLOR2_PITCH[0], sizeof(CB_COLOR2_PITCH)/sizeof(CB_COLOR2_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR2_SLICE", REG_MMIO, 0xa338, &CB_COLOR2_SLICE[0], sizeof(CB_COLOR2_SLICE)/sizeof(CB_COLOR2_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR2_VIEW", REG_MMIO, 0xa339, &CB_COLOR2_VIEW[0], sizeof(CB_COLOR2_VIEW)/sizeof(CB_COLOR2_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR2_INFO", REG_MMIO, 0xa33a, &CB_COLOR2_INFO[0], sizeof(CB_COLOR2_INFO)/sizeof(CB_COLOR2_INFO[0]), 0, 0 },
	{ "mmCB_COLOR2_ATTRIB", REG_MMIO, 0xa33b, &CB_COLOR2_ATTRIB[0], sizeof(CB_COLOR2_ATTRIB)/sizeof(CB_COLOR2_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR2_CMASK", REG_MMIO, 0xa33d, &CB_COLOR2_CMASK[0], sizeof(CB_COLOR2_CMASK)/sizeof(CB_COLOR2_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR2_CMASK_SLICE", REG_MMIO, 0xa33e, &CB_COLOR2_CMASK_SLICE[0], sizeof(CB_COLOR2_CMASK_SLICE)/sizeof(CB_COLOR2_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR2_FMASK", REG_MMIO, 0xa33f, &CB_COLOR2_FMASK[0], sizeof(CB_COLOR2_FMASK)/sizeof(CB_COLOR2_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR2_FMASK_SLICE", REG_MMIO, 0xa340, &CB_COLOR2_FMASK_SLICE[0], sizeof(CB_COLOR2_FMASK_SLICE)/sizeof(CB_COLOR2_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR2_CLEAR_WORD0", REG_MMIO, 0xa341, &CB_COLOR2_CLEAR_WORD0[0], sizeof(CB_COLOR2_CLEAR_WORD0)/sizeof(CB_COLOR2_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR2_CLEAR_WORD1", REG_MMIO, 0xa342, &CB_COLOR2_CLEAR_WORD1[0], sizeof(CB_COLOR2_CLEAR_WORD1)/sizeof(CB_COLOR2_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR3_BASE", REG_MMIO, 0xa345, &CB_COLOR3_BASE[0], sizeof(CB_COLOR3_BASE)/sizeof(CB_COLOR3_BASE[0]), 0, 0 },
	{ "mmCB_COLOR3_PITCH", REG_MMIO, 0xa346, &CB_COLOR3_PITCH[0], sizeof(CB_COLOR3_PITCH)/sizeof(CB_COLOR3_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR3_SLICE", REG_MMIO, 0xa347, &CB_COLOR3_SLICE[0], sizeof(CB_COLOR3_SLICE)/sizeof(CB_COLOR3_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR3_VIEW", REG_MMIO, 0xa348, &CB_COLOR3_VIEW[0], sizeof(CB_COLOR3_VIEW)/sizeof(CB_COLOR3_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR3_INFO", REG_MMIO, 0xa349, &CB_COLOR3_INFO[0], sizeof(CB_COLOR3_INFO)/sizeof(CB_COLOR3_INFO[0]), 0, 0 },
	{ "mmCB_COLOR3_ATTRIB", REG_MMIO, 0xa34a, &CB_COLOR3_ATTRIB[0], sizeof(CB_COLOR3_ATTRIB)/sizeof(CB_COLOR3_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR3_CMASK", REG_MMIO, 0xa34c, &CB_COLOR3_CMASK[0], sizeof(CB_COLOR3_CMASK)/sizeof(CB_COLOR3_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR3_CMASK_SLICE", REG_MMIO, 0xa34d, &CB_COLOR3_CMASK_SLICE[0], sizeof(CB_COLOR3_CMASK_SLICE)/sizeof(CB_COLOR3_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR3_FMASK", REG_MMIO, 0xa34e, &CB_COLOR3_FMASK[0], sizeof(CB_COLOR3_FMASK)/sizeof(CB_COLOR3_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR3_FMASK_SLICE", REG_MMIO, 0xa34f, &CB_COLOR3_FMASK_SLICE[0], sizeof(CB_COLOR3_FMASK_SLICE)/sizeof(CB_COLOR3_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR3_CLEAR_WORD0", REG_MMIO, 0xa350, &CB_COLOR3_CLEAR_WORD0[0], sizeof(CB_COLOR3_CLEAR_WORD0)/sizeof(CB_COLOR3_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR3_CLEAR_WORD1", REG_MMIO, 0xa351, &CB_COLOR3_CLEAR_WORD1[0], sizeof(CB_COLOR3_CLEAR_WORD1)/sizeof(CB_COLOR3_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR4_BASE", REG_MMIO, 0xa354, &CB_COLOR4_BASE[0], sizeof(CB_COLOR4_BASE)/sizeof(CB_COLOR4_BASE[0]), 0, 0 },
	{ "mmCB_COLOR4_PITCH", REG_MMIO, 0xa355, &CB_COLOR4_PITCH[0], sizeof(CB_COLOR4_PITCH)/sizeof(CB_COLOR4_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR4_SLICE", REG_MMIO, 0xa356, &CB_COLOR4_SLICE[0], sizeof(CB_COLOR4_SLICE)/sizeof(CB_COLOR4_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR4_VIEW", REG_MMIO, 0xa357, &CB_COLOR4_VIEW[0], sizeof(CB_COLOR4_VIEW)/sizeof(CB_COLOR4_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR4_INFO", REG_MMIO, 0xa358, &CB_COLOR4_INFO[0], sizeof(CB_COLOR4_INFO)/sizeof(CB_COLOR4_INFO[0]), 0, 0 },
	{ "mmCB_COLOR4_ATTRIB", REG_MMIO, 0xa359, &CB_COLOR4_ATTRIB[0], sizeof(CB_COLOR4_ATTRIB)/sizeof(CB_COLOR4_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR4_CMASK", REG_MMIO, 0xa35b, &CB_COLOR4_CMASK[0], sizeof(CB_COLOR4_CMASK)/sizeof(CB_COLOR4_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR4_CMASK_SLICE", REG_MMIO, 0xa35c, &CB_COLOR4_CMASK_SLICE[0], sizeof(CB_COLOR4_CMASK_SLICE)/sizeof(CB_COLOR4_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR4_FMASK", REG_MMIO, 0xa35d, &CB_COLOR4_FMASK[0], sizeof(CB_COLOR4_FMASK)/sizeof(CB_COLOR4_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR4_FMASK_SLICE", REG_MMIO, 0xa35e, &CB_COLOR4_FMASK_SLICE[0], sizeof(CB_COLOR4_FMASK_SLICE)/sizeof(CB_COLOR4_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR4_CLEAR_WORD0", REG_MMIO, 0xa35f, &CB_COLOR4_CLEAR_WORD0[0], sizeof(CB_COLOR4_CLEAR_WORD0)/sizeof(CB_COLOR4_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR4_CLEAR_WORD1", REG_MMIO, 0xa360, &CB_COLOR4_CLEAR_WORD1[0], sizeof(CB_COLOR4_CLEAR_WORD1)/sizeof(CB_COLOR4_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR5_BASE", REG_MMIO, 0xa363, &CB_COLOR5_BASE[0], sizeof(CB_COLOR5_BASE)/sizeof(CB_COLOR5_BASE[0]), 0, 0 },
	{ "mmCB_COLOR5_PITCH", REG_MMIO, 0xa364, &CB_COLOR5_PITCH[0], sizeof(CB_COLOR5_PITCH)/sizeof(CB_COLOR5_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR5_SLICE", REG_MMIO, 0xa365, &CB_COLOR5_SLICE[0], sizeof(CB_COLOR5_SLICE)/sizeof(CB_COLOR5_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR5_VIEW", REG_MMIO, 0xa366, &CB_COLOR5_VIEW[0], sizeof(CB_COLOR5_VIEW)/sizeof(CB_COLOR5_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR5_INFO", REG_MMIO, 0xa367, &CB_COLOR5_INFO[0], sizeof(CB_COLOR5_INFO)/sizeof(CB_COLOR5_INFO[0]), 0, 0 },
	{ "mmCB_COLOR5_ATTRIB", REG_MMIO, 0xa368, &CB_COLOR5_ATTRIB[0], sizeof(CB_COLOR5_ATTRIB)/sizeof(CB_COLOR5_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR5_CMASK", REG_MMIO, 0xa36a, &CB_COLOR5_CMASK[0], sizeof(CB_COLOR5_CMASK)/sizeof(CB_COLOR5_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR5_CMASK_SLICE", REG_MMIO, 0xa36b, &CB_COLOR5_CMASK_SLICE[0], sizeof(CB_COLOR5_CMASK_SLICE)/sizeof(CB_COLOR5_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR5_FMASK", REG_MMIO, 0xa36c, &CB_COLOR5_FMASK[0], sizeof(CB_COLOR5_FMASK)/sizeof(CB_COLOR5_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR5_FMASK_SLICE", REG_MMIO, 0xa36d, &CB_COLOR5_FMASK_SLICE[0], sizeof(CB_COLOR5_FMASK_SLICE)/sizeof(CB_COLOR5_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR5_CLEAR_WORD0", REG_MMIO, 0xa36e, &CB_COLOR5_CLEAR_WORD0[0], sizeof(CB_COLOR5_CLEAR_WORD0)/sizeof(CB_COLOR5_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR5_CLEAR_WORD1", REG_MMIO, 0xa36f, &CB_COLOR5_CLEAR_WORD1[0], sizeof(CB_COLOR5_CLEAR_WORD1)/sizeof(CB_COLOR5_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR6_BASE", REG_MMIO, 0xa372, &CB_COLOR6_BASE[0], sizeof(CB_COLOR6_BASE)/sizeof(CB_COLOR6_BASE[0]), 0, 0 },
	{ "mmCB_COLOR6_PITCH", REG_MMIO, 0xa373, &CB_COLOR6_PITCH[0], sizeof(CB_COLOR6_PITCH)/sizeof(CB_COLOR6_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR6_SLICE", REG_MMIO, 0xa374, &CB_COLOR6_SLICE[0], sizeof(CB_COLOR6_SLICE)/sizeof(CB_COLOR6_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR6_VIEW", REG_MMIO, 0xa375, &CB_COLOR6_VIEW[0], sizeof(CB_COLOR6_VIEW)/sizeof(CB_COLOR6_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR6_INFO", REG_MMIO, 0xa376, &CB_COLOR6_INFO[0], sizeof(CB_COLOR6_INFO)/sizeof(CB_COLOR6_INFO[0]), 0, 0 },
	{ "mmCB_COLOR6_ATTRIB", REG_MMIO, 0xa377, &CB_COLOR6_ATTRIB[0], sizeof(CB_COLOR6_ATTRIB)/sizeof(CB_COLOR6_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR6_CMASK", REG_MMIO, 0xa379, &CB_COLOR6_CMASK[0], sizeof(CB_COLOR6_CMASK)/sizeof(CB_COLOR6_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR6_CMASK_SLICE", REG_MMIO, 0xa37a, &CB_COLOR6_CMASK_SLICE[0], sizeof(CB_COLOR6_CMASK_SLICE)/sizeof(CB_COLOR6_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR6_FMASK", REG_MMIO, 0xa37b, &CB_COLOR6_FMASK[0], sizeof(CB_COLOR6_FMASK)/sizeof(CB_COLOR6_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR6_FMASK_SLICE", REG_MMIO, 0xa37c, &CB_COLOR6_FMASK_SLICE[0], sizeof(CB_COLOR6_FMASK_SLICE)/sizeof(CB_COLOR6_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR6_CLEAR_WORD0", REG_MMIO, 0xa37d, &CB_COLOR6_CLEAR_WORD0[0], sizeof(CB_COLOR6_CLEAR_WORD0)/sizeof(CB_COLOR6_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR6_CLEAR_WORD1", REG_MMIO, 0xa37e, &CB_COLOR6_CLEAR_WORD1[0], sizeof(CB_COLOR6_CLEAR_WORD1)/sizeof(CB_COLOR6_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR7_BASE", REG_MMIO, 0xa381, &CB_COLOR7_BASE[0], sizeof(CB_COLOR7_BASE)/sizeof(CB_COLOR7_BASE[0]), 0, 0 },
	{ "mmCB_COLOR7_PITCH", REG_MMIO, 0xa382, &CB_COLOR7_PITCH[0], sizeof(CB_COLOR7_PITCH)/sizeof(CB_COLOR7_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR7_SLICE", REG_MMIO, 0xa383, &CB_COLOR7_SLICE[0], sizeof(CB_COLOR7_SLICE)/sizeof(CB_COLOR7_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR7_VIEW", REG_MMIO, 0xa384, &CB_COLOR7_VIEW[0], sizeof(CB_COLOR7_VIEW)/sizeof(CB_COLOR7_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR7_INFO", REG_MMIO, 0xa385, &CB_COLOR7_INFO[0], sizeof(CB_COLOR7_INFO)/sizeof(CB_COLOR7_INFO[0]), 0, 0 },
	{ "mmCB_COLOR7_ATTRIB", REG_MMIO, 0xa386, &CB_COLOR7_ATTRIB[0], sizeof(CB_COLOR7_ATTRIB)/sizeof(CB_COLOR7_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR7_CMASK", REG_MMIO, 0xa388, &CB_COLOR7_CMASK[0], sizeof(CB_COLOR7_CMASK)/sizeof(CB_COLOR7_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR7_CMASK_SLICE", REG_MMIO, 0xa389, &CB_COLOR7_CMASK_SLICE[0], sizeof(CB_COLOR7_CMASK_SLICE)/sizeof(CB_COLOR7_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR7_FMASK", REG_MMIO, 0xa38a, &CB_COLOR7_FMASK[0], sizeof(CB_COLOR7_FMASK)/sizeof(CB_COLOR7_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR7_FMASK_SLICE", REG_MMIO, 0xa38b, &CB_COLOR7_FMASK_SLICE[0], sizeof(CB_COLOR7_FMASK_SLICE)/sizeof(CB_COLOR7_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR7_CLEAR_WORD0", REG_MMIO, 0xa38c, &CB_COLOR7_CLEAR_WORD0[0], sizeof(CB_COLOR7_CLEAR_WORD0)/sizeof(CB_COLOR7_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR7_CLEAR_WORD1", REG_MMIO, 0xa38d, &CB_COLOR7_CLEAR_WORD1[0], sizeof(CB_COLOR7_CLEAR_WORD1)/sizeof(CB_COLOR7_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCP_EOP_DONE_ADDR_LO", REG_MMIO, 0xc000, &CP_EOP_DONE_ADDR_LO[0], sizeof(CP_EOP_DONE_ADDR_LO)/sizeof(CP_EOP_DONE_ADDR_LO[0]), 0, 0 },
	{ "mmCP_EOP_DONE_ADDR_HI", REG_MMIO, 0xc001, &CP_EOP_DONE_ADDR_HI[0], sizeof(CP_EOP_DONE_ADDR_HI)/sizeof(CP_EOP_DONE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_EOP_DONE_DATA_LO", REG_MMIO, 0xc002, &CP_EOP_DONE_DATA_LO[0], sizeof(CP_EOP_DONE_DATA_LO)/sizeof(CP_EOP_DONE_DATA_LO[0]), 0, 0 },
	{ "mmCP_EOP_DONE_DATA_HI", REG_MMIO, 0xc003, &CP_EOP_DONE_DATA_HI[0], sizeof(CP_EOP_DONE_DATA_HI)/sizeof(CP_EOP_DONE_DATA_HI[0]), 0, 0 },
	{ "mmCP_EOP_LAST_FENCE_LO", REG_MMIO, 0xc004, &CP_EOP_LAST_FENCE_LO[0], sizeof(CP_EOP_LAST_FENCE_LO)/sizeof(CP_EOP_LAST_FENCE_LO[0]), 0, 0 },
	{ "mmCP_EOP_LAST_FENCE_HI", REG_MMIO, 0xc005, &CP_EOP_LAST_FENCE_HI[0], sizeof(CP_EOP_LAST_FENCE_HI)/sizeof(CP_EOP_LAST_FENCE_HI[0]), 0, 0 },
	{ "mmCP_STREAM_OUT_ADDR_LO", REG_MMIO, 0xc006, &CP_STREAM_OUT_ADDR_LO[0], sizeof(CP_STREAM_OUT_ADDR_LO)/sizeof(CP_STREAM_OUT_ADDR_LO[0]), 0, 0 },
	{ "mmCP_STREAM_OUT_ADDR_HI", REG_MMIO, 0xc007, &CP_STREAM_OUT_ADDR_HI[0], sizeof(CP_STREAM_OUT_ADDR_HI)/sizeof(CP_STREAM_OUT_ADDR_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT0_LO", REG_MMIO, 0xc008, &CP_NUM_PRIM_WRITTEN_COUNT0_LO[0], sizeof(CP_NUM_PRIM_WRITTEN_COUNT0_LO)/sizeof(CP_NUM_PRIM_WRITTEN_COUNT0_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT0_HI", REG_MMIO, 0xc009, &CP_NUM_PRIM_WRITTEN_COUNT0_HI[0], sizeof(CP_NUM_PRIM_WRITTEN_COUNT0_HI)/sizeof(CP_NUM_PRIM_WRITTEN_COUNT0_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT0_LO", REG_MMIO, 0xc00a, &CP_NUM_PRIM_NEEDED_COUNT0_LO[0], sizeof(CP_NUM_PRIM_NEEDED_COUNT0_LO)/sizeof(CP_NUM_PRIM_NEEDED_COUNT0_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT0_HI", REG_MMIO, 0xc00b, &CP_NUM_PRIM_NEEDED_COUNT0_HI[0], sizeof(CP_NUM_PRIM_NEEDED_COUNT0_HI)/sizeof(CP_NUM_PRIM_NEEDED_COUNT0_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT1_LO", REG_MMIO, 0xc00c, &CP_NUM_PRIM_WRITTEN_COUNT1_LO[0], sizeof(CP_NUM_PRIM_WRITTEN_COUNT1_LO)/sizeof(CP_NUM_PRIM_WRITTEN_COUNT1_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT1_HI", REG_MMIO, 0xc00d, &CP_NUM_PRIM_WRITTEN_COUNT1_HI[0], sizeof(CP_NUM_PRIM_WRITTEN_COUNT1_HI)/sizeof(CP_NUM_PRIM_WRITTEN_COUNT1_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT1_LO", REG_MMIO, 0xc00e, &CP_NUM_PRIM_NEEDED_COUNT1_LO[0], sizeof(CP_NUM_PRIM_NEEDED_COUNT1_LO)/sizeof(CP_NUM_PRIM_NEEDED_COUNT1_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT1_HI", REG_MMIO, 0xc00f, &CP_NUM_PRIM_NEEDED_COUNT1_HI[0], sizeof(CP_NUM_PRIM_NEEDED_COUNT1_HI)/sizeof(CP_NUM_PRIM_NEEDED_COUNT1_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT2_LO", REG_MMIO, 0xc010, &CP_NUM_PRIM_WRITTEN_COUNT2_LO[0], sizeof(CP_NUM_PRIM_WRITTEN_COUNT2_LO)/sizeof(CP_NUM_PRIM_WRITTEN_COUNT2_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT2_HI", REG_MMIO, 0xc011, &CP_NUM_PRIM_WRITTEN_COUNT2_HI[0], sizeof(CP_NUM_PRIM_WRITTEN_COUNT2_HI)/sizeof(CP_NUM_PRIM_WRITTEN_COUNT2_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT2_LO", REG_MMIO, 0xc012, &CP_NUM_PRIM_NEEDED_COUNT2_LO[0], sizeof(CP_NUM_PRIM_NEEDED_COUNT2_LO)/sizeof(CP_NUM_PRIM_NEEDED_COUNT2_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT2_HI", REG_MMIO, 0xc013, &CP_NUM_PRIM_NEEDED_COUNT2_HI[0], sizeof(CP_NUM_PRIM_NEEDED_COUNT2_HI)/sizeof(CP_NUM_PRIM_NEEDED_COUNT2_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT3_LO", REG_MMIO, 0xc014, &CP_NUM_PRIM_WRITTEN_COUNT3_LO[0], sizeof(CP_NUM_PRIM_WRITTEN_COUNT3_LO)/sizeof(CP_NUM_PRIM_WRITTEN_COUNT3_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT3_HI", REG_MMIO, 0xc015, &CP_NUM_PRIM_WRITTEN_COUNT3_HI[0], sizeof(CP_NUM_PRIM_WRITTEN_COUNT3_HI)/sizeof(CP_NUM_PRIM_WRITTEN_COUNT3_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT3_LO", REG_MMIO, 0xc016, &CP_NUM_PRIM_NEEDED_COUNT3_LO[0], sizeof(CP_NUM_PRIM_NEEDED_COUNT3_LO)/sizeof(CP_NUM_PRIM_NEEDED_COUNT3_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT3_HI", REG_MMIO, 0xc017, &CP_NUM_PRIM_NEEDED_COUNT3_HI[0], sizeof(CP_NUM_PRIM_NEEDED_COUNT3_HI)/sizeof(CP_NUM_PRIM_NEEDED_COUNT3_HI[0]), 0, 0 },
	{ "mmCP_PIPE_STATS_ADDR_LO", REG_MMIO, 0xc018, &CP_PIPE_STATS_ADDR_LO[0], sizeof(CP_PIPE_STATS_ADDR_LO)/sizeof(CP_PIPE_STATS_ADDR_LO[0]), 0, 0 },
	{ "mmCP_PIPE_STATS_ADDR_HI", REG_MMIO, 0xc019, &CP_PIPE_STATS_ADDR_HI[0], sizeof(CP_PIPE_STATS_ADDR_HI)/sizeof(CP_PIPE_STATS_ADDR_HI[0]), 0, 0 },
	{ "mmCP_VGT_IAVERT_COUNT_LO", REG_MMIO, 0xc01a, &CP_VGT_IAVERT_COUNT_LO[0], sizeof(CP_VGT_IAVERT_COUNT_LO)/sizeof(CP_VGT_IAVERT_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_IAVERT_COUNT_HI", REG_MMIO, 0xc01b, &CP_VGT_IAVERT_COUNT_HI[0], sizeof(CP_VGT_IAVERT_COUNT_HI)/sizeof(CP_VGT_IAVERT_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_IAPRIM_COUNT_LO", REG_MMIO, 0xc01c, &CP_VGT_IAPRIM_COUNT_LO[0], sizeof(CP_VGT_IAPRIM_COUNT_LO)/sizeof(CP_VGT_IAPRIM_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_IAPRIM_COUNT_HI", REG_MMIO, 0xc01d, &CP_VGT_IAPRIM_COUNT_HI[0], sizeof(CP_VGT_IAPRIM_COUNT_HI)/sizeof(CP_VGT_IAPRIM_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_GSPRIM_COUNT_LO", REG_MMIO, 0xc01e, &CP_VGT_GSPRIM_COUNT_LO[0], sizeof(CP_VGT_GSPRIM_COUNT_LO)/sizeof(CP_VGT_GSPRIM_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_GSPRIM_COUNT_HI", REG_MMIO, 0xc01f, &CP_VGT_GSPRIM_COUNT_HI[0], sizeof(CP_VGT_GSPRIM_COUNT_HI)/sizeof(CP_VGT_GSPRIM_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_VSINVOC_COUNT_LO", REG_MMIO, 0xc020, &CP_VGT_VSINVOC_COUNT_LO[0], sizeof(CP_VGT_VSINVOC_COUNT_LO)/sizeof(CP_VGT_VSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_VSINVOC_COUNT_HI", REG_MMIO, 0xc021, &CP_VGT_VSINVOC_COUNT_HI[0], sizeof(CP_VGT_VSINVOC_COUNT_HI)/sizeof(CP_VGT_VSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_GSINVOC_COUNT_LO", REG_MMIO, 0xc022, &CP_VGT_GSINVOC_COUNT_LO[0], sizeof(CP_VGT_GSINVOC_COUNT_LO)/sizeof(CP_VGT_GSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_GSINVOC_COUNT_HI", REG_MMIO, 0xc023, &CP_VGT_GSINVOC_COUNT_HI[0], sizeof(CP_VGT_GSINVOC_COUNT_HI)/sizeof(CP_VGT_GSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_HSINVOC_COUNT_LO", REG_MMIO, 0xc024, &CP_VGT_HSINVOC_COUNT_LO[0], sizeof(CP_VGT_HSINVOC_COUNT_LO)/sizeof(CP_VGT_HSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_HSINVOC_COUNT_HI", REG_MMIO, 0xc025, &CP_VGT_HSINVOC_COUNT_HI[0], sizeof(CP_VGT_HSINVOC_COUNT_HI)/sizeof(CP_VGT_HSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_DSINVOC_COUNT_LO", REG_MMIO, 0xc026, &CP_VGT_DSINVOC_COUNT_LO[0], sizeof(CP_VGT_DSINVOC_COUNT_LO)/sizeof(CP_VGT_DSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_DSINVOC_COUNT_HI", REG_MMIO, 0xc027, &CP_VGT_DSINVOC_COUNT_HI[0], sizeof(CP_VGT_DSINVOC_COUNT_HI)/sizeof(CP_VGT_DSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_PA_CINVOC_COUNT_LO", REG_MMIO, 0xc028, &CP_PA_CINVOC_COUNT_LO[0], sizeof(CP_PA_CINVOC_COUNT_LO)/sizeof(CP_PA_CINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_PA_CINVOC_COUNT_HI", REG_MMIO, 0xc029, &CP_PA_CINVOC_COUNT_HI[0], sizeof(CP_PA_CINVOC_COUNT_HI)/sizeof(CP_PA_CINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_PA_CPRIM_COUNT_LO", REG_MMIO, 0xc02a, &CP_PA_CPRIM_COUNT_LO[0], sizeof(CP_PA_CPRIM_COUNT_LO)/sizeof(CP_PA_CPRIM_COUNT_LO[0]), 0, 0 },
	{ "mmCP_PA_CPRIM_COUNT_HI", REG_MMIO, 0xc02b, &CP_PA_CPRIM_COUNT_HI[0], sizeof(CP_PA_CPRIM_COUNT_HI)/sizeof(CP_PA_CPRIM_COUNT_HI[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT0_LO", REG_MMIO, 0xc02c, &CP_SC_PSINVOC_COUNT0_LO[0], sizeof(CP_SC_PSINVOC_COUNT0_LO)/sizeof(CP_SC_PSINVOC_COUNT0_LO[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT0_HI", REG_MMIO, 0xc02d, &CP_SC_PSINVOC_COUNT0_HI[0], sizeof(CP_SC_PSINVOC_COUNT0_HI)/sizeof(CP_SC_PSINVOC_COUNT0_HI[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT1_LO", REG_MMIO, 0xc02e, &CP_SC_PSINVOC_COUNT1_LO[0], sizeof(CP_SC_PSINVOC_COUNT1_LO)/sizeof(CP_SC_PSINVOC_COUNT1_LO[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT1_HI", REG_MMIO, 0xc02f, &CP_SC_PSINVOC_COUNT1_HI[0], sizeof(CP_SC_PSINVOC_COUNT1_HI)/sizeof(CP_SC_PSINVOC_COUNT1_HI[0]), 0, 0 },
	{ "mmCP_VGT_CSINVOC_COUNT_LO", REG_MMIO, 0xc030, &CP_VGT_CSINVOC_COUNT_LO[0], sizeof(CP_VGT_CSINVOC_COUNT_LO)/sizeof(CP_VGT_CSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_CSINVOC_COUNT_HI", REG_MMIO, 0xc031, &CP_VGT_CSINVOC_COUNT_HI[0], sizeof(CP_VGT_CSINVOC_COUNT_HI)/sizeof(CP_VGT_CSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_STRMOUT_CNTL", REG_MMIO, 0xc03f, &CP_STRMOUT_CNTL[0], sizeof(CP_STRMOUT_CNTL)/sizeof(CP_STRMOUT_CNTL[0]), 0, 0 },
	{ "mmSCRATCH_REG0", REG_MMIO, 0xc040, &SCRATCH_REG0[0], sizeof(SCRATCH_REG0)/sizeof(SCRATCH_REG0[0]), 0, 0 },
	{ "mmSCRATCH_REG1", REG_MMIO, 0xc041, &SCRATCH_REG1[0], sizeof(SCRATCH_REG1)/sizeof(SCRATCH_REG1[0]), 0, 0 },
	{ "mmSCRATCH_REG2", REG_MMIO, 0xc042, &SCRATCH_REG2[0], sizeof(SCRATCH_REG2)/sizeof(SCRATCH_REG2[0]), 0, 0 },
	{ "mmSCRATCH_REG3", REG_MMIO, 0xc043, &SCRATCH_REG3[0], sizeof(SCRATCH_REG3)/sizeof(SCRATCH_REG3[0]), 0, 0 },
	{ "mmSCRATCH_REG4", REG_MMIO, 0xc044, &SCRATCH_REG4[0], sizeof(SCRATCH_REG4)/sizeof(SCRATCH_REG4[0]), 0, 0 },
	{ "mmSCRATCH_REG5", REG_MMIO, 0xc045, &SCRATCH_REG5[0], sizeof(SCRATCH_REG5)/sizeof(SCRATCH_REG5[0]), 0, 0 },
	{ "mmSCRATCH_REG6", REG_MMIO, 0xc046, &SCRATCH_REG6[0], sizeof(SCRATCH_REG6)/sizeof(SCRATCH_REG6[0]), 0, 0 },
	{ "mmSCRATCH_REG7", REG_MMIO, 0xc047, &SCRATCH_REG7[0], sizeof(SCRATCH_REG7)/sizeof(SCRATCH_REG7[0]), 0, 0 },
	{ "mmSCRATCH_UMSK", REG_MMIO, 0xc050, &SCRATCH_UMSK[0], sizeof(SCRATCH_UMSK)/sizeof(SCRATCH_UMSK[0]), 0, 0 },
	{ "mmSCRATCH_ADDR", REG_MMIO, 0xc051, &SCRATCH_ADDR[0], sizeof(SCRATCH_ADDR)/sizeof(SCRATCH_ADDR[0]), 0, 0 },
	{ "mmCP_PFP_ATOMIC_PREOP_LO", REG_MMIO, 0xc052, &CP_PFP_ATOMIC_PREOP_LO[0], sizeof(CP_PFP_ATOMIC_PREOP_LO)/sizeof(CP_PFP_ATOMIC_PREOP_LO[0]), 0, 0 },
	{ "mmCP_PFP_ATOMIC_PREOP_HI", REG_MMIO, 0xc053, &CP_PFP_ATOMIC_PREOP_HI[0], sizeof(CP_PFP_ATOMIC_PREOP_HI)/sizeof(CP_PFP_ATOMIC_PREOP_HI[0]), 0, 0 },
	{ "mmCP_PFP_GDS_ATOMIC0_PREOP_LO", REG_MMIO, 0xc054, &CP_PFP_GDS_ATOMIC0_PREOP_LO[0], sizeof(CP_PFP_GDS_ATOMIC0_PREOP_LO)/sizeof(CP_PFP_GDS_ATOMIC0_PREOP_LO[0]), 0, 0 },
	{ "mmCP_PFP_GDS_ATOMIC0_PREOP_HI", REG_MMIO, 0xc055, &CP_PFP_GDS_ATOMIC0_PREOP_HI[0], sizeof(CP_PFP_GDS_ATOMIC0_PREOP_HI)/sizeof(CP_PFP_GDS_ATOMIC0_PREOP_HI[0]), 0, 0 },
	{ "mmCP_PFP_GDS_ATOMIC1_PREOP_LO", REG_MMIO, 0xc056, &CP_PFP_GDS_ATOMIC1_PREOP_LO[0], sizeof(CP_PFP_GDS_ATOMIC1_PREOP_LO)/sizeof(CP_PFP_GDS_ATOMIC1_PREOP_LO[0]), 0, 0 },
	{ "mmCP_PFP_GDS_ATOMIC1_PREOP_HI", REG_MMIO, 0xc057, &CP_PFP_GDS_ATOMIC1_PREOP_HI[0], sizeof(CP_PFP_GDS_ATOMIC1_PREOP_HI)/sizeof(CP_PFP_GDS_ATOMIC1_PREOP_HI[0]), 0, 0 },
	{ "mmCP_APPEND_ADDR_LO", REG_MMIO, 0xc058, &CP_APPEND_ADDR_LO[0], sizeof(CP_APPEND_ADDR_LO)/sizeof(CP_APPEND_ADDR_LO[0]), 0, 0 },
	{ "mmCP_APPEND_ADDR_HI", REG_MMIO, 0xc059, &CP_APPEND_ADDR_HI[0], sizeof(CP_APPEND_ADDR_HI)/sizeof(CP_APPEND_ADDR_HI[0]), 0, 0 },
	{ "mmCP_APPEND_DATA", REG_MMIO, 0xc05a, &CP_APPEND_DATA[0], sizeof(CP_APPEND_DATA)/sizeof(CP_APPEND_DATA[0]), 0, 0 },
	{ "mmCP_APPEND_LAST_CS_FENCE", REG_MMIO, 0xc05b, &CP_APPEND_LAST_CS_FENCE[0], sizeof(CP_APPEND_LAST_CS_FENCE)/sizeof(CP_APPEND_LAST_CS_FENCE[0]), 0, 0 },
	{ "mmCP_APPEND_LAST_PS_FENCE", REG_MMIO, 0xc05c, &CP_APPEND_LAST_PS_FENCE[0], sizeof(CP_APPEND_LAST_PS_FENCE)/sizeof(CP_APPEND_LAST_PS_FENCE[0]), 0, 0 },
	{ "mmCP_ME_ATOMIC_PREOP_LO", REG_MMIO, 0xc05d, &CP_ME_ATOMIC_PREOP_LO[0], sizeof(CP_ME_ATOMIC_PREOP_LO)/sizeof(CP_ME_ATOMIC_PREOP_LO[0]), 0, 0 },
	{ "mmCP_ATOMIC_PREOP_LO", REG_MMIO, 0xc05d, &CP_ATOMIC_PREOP_LO[0], sizeof(CP_ATOMIC_PREOP_LO)/sizeof(CP_ATOMIC_PREOP_LO[0]), 0, 0 },
	{ "mmCP_ME_ATOMIC_PREOP_HI", REG_MMIO, 0xc05e, &CP_ME_ATOMIC_PREOP_HI[0], sizeof(CP_ME_ATOMIC_PREOP_HI)/sizeof(CP_ME_ATOMIC_PREOP_HI[0]), 0, 0 },
	{ "mmCP_ATOMIC_PREOP_HI", REG_MMIO, 0xc05e, &CP_ATOMIC_PREOP_HI[0], sizeof(CP_ATOMIC_PREOP_HI)/sizeof(CP_ATOMIC_PREOP_HI[0]), 0, 0 },
	{ "mmCP_ME_GDS_ATOMIC0_PREOP_LO", REG_MMIO, 0xc05f, &CP_ME_GDS_ATOMIC0_PREOP_LO[0], sizeof(CP_ME_GDS_ATOMIC0_PREOP_LO)/sizeof(CP_ME_GDS_ATOMIC0_PREOP_LO[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC0_PREOP_LO", REG_MMIO, 0xc05f, &CP_GDS_ATOMIC0_PREOP_LO[0], sizeof(CP_GDS_ATOMIC0_PREOP_LO)/sizeof(CP_GDS_ATOMIC0_PREOP_LO[0]), 0, 0 },
	{ "mmCP_ME_GDS_ATOMIC0_PREOP_HI", REG_MMIO, 0xc060, &CP_ME_GDS_ATOMIC0_PREOP_HI[0], sizeof(CP_ME_GDS_ATOMIC0_PREOP_HI)/sizeof(CP_ME_GDS_ATOMIC0_PREOP_HI[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC0_PREOP_HI", REG_MMIO, 0xc060, &CP_GDS_ATOMIC0_PREOP_HI[0], sizeof(CP_GDS_ATOMIC0_PREOP_HI)/sizeof(CP_GDS_ATOMIC0_PREOP_HI[0]), 0, 0 },
	{ "mmCP_ME_GDS_ATOMIC1_PREOP_LO", REG_MMIO, 0xc061, &CP_ME_GDS_ATOMIC1_PREOP_LO[0], sizeof(CP_ME_GDS_ATOMIC1_PREOP_LO)/sizeof(CP_ME_GDS_ATOMIC1_PREOP_LO[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC1_PREOP_LO", REG_MMIO, 0xc061, &CP_GDS_ATOMIC1_PREOP_LO[0], sizeof(CP_GDS_ATOMIC1_PREOP_LO)/sizeof(CP_GDS_ATOMIC1_PREOP_LO[0]), 0, 0 },
	{ "mmCP_ME_GDS_ATOMIC1_PREOP_HI", REG_MMIO, 0xc062, &CP_ME_GDS_ATOMIC1_PREOP_HI[0], sizeof(CP_ME_GDS_ATOMIC1_PREOP_HI)/sizeof(CP_ME_GDS_ATOMIC1_PREOP_HI[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC1_PREOP_HI", REG_MMIO, 0xc062, &CP_GDS_ATOMIC1_PREOP_HI[0], sizeof(CP_GDS_ATOMIC1_PREOP_HI)/sizeof(CP_GDS_ATOMIC1_PREOP_HI[0]), 0, 0 },
	{ "mmCP_ME_MC_WADDR_LO", REG_MMIO, 0xc069, &CP_ME_MC_WADDR_LO[0], sizeof(CP_ME_MC_WADDR_LO)/sizeof(CP_ME_MC_WADDR_LO[0]), 0, 0 },
	{ "mmCP_ME_MC_WADDR_HI", REG_MMIO, 0xc06a, &CP_ME_MC_WADDR_HI[0], sizeof(CP_ME_MC_WADDR_HI)/sizeof(CP_ME_MC_WADDR_HI[0]), 0, 0 },
	{ "mmCP_ME_MC_WDATA_LO", REG_MMIO, 0xc06b, &CP_ME_MC_WDATA_LO[0], sizeof(CP_ME_MC_WDATA_LO)/sizeof(CP_ME_MC_WDATA_LO[0]), 0, 0 },
	{ "mmCP_ME_MC_WDATA_HI", REG_MMIO, 0xc06c, &CP_ME_MC_WDATA_HI[0], sizeof(CP_ME_MC_WDATA_HI)/sizeof(CP_ME_MC_WDATA_HI[0]), 0, 0 },
	{ "mmCP_ME_MC_RADDR_LO", REG_MMIO, 0xc06d, &CP_ME_MC_RADDR_LO[0], sizeof(CP_ME_MC_RADDR_LO)/sizeof(CP_ME_MC_RADDR_LO[0]), 0, 0 },
	{ "mmCP_ME_MC_RADDR_HI", REG_MMIO, 0xc06e, &CP_ME_MC_RADDR_HI[0], sizeof(CP_ME_MC_RADDR_HI)/sizeof(CP_ME_MC_RADDR_HI[0]), 0, 0 },
	{ "mmCP_SEM_WAIT_TIMER", REG_MMIO, 0xc06f, &CP_SEM_WAIT_TIMER[0], sizeof(CP_SEM_WAIT_TIMER)/sizeof(CP_SEM_WAIT_TIMER[0]), 0, 0 },
	{ "mmCP_SIG_SEM_ADDR_LO", REG_MMIO, 0xc070, &CP_SIG_SEM_ADDR_LO[0], sizeof(CP_SIG_SEM_ADDR_LO)/sizeof(CP_SIG_SEM_ADDR_LO[0]), 0, 0 },
	{ "mmCP_SIG_SEM_ADDR_HI", REG_MMIO, 0xc071, &CP_SIG_SEM_ADDR_HI[0], sizeof(CP_SIG_SEM_ADDR_HI)/sizeof(CP_SIG_SEM_ADDR_HI[0]), 0, 0 },
	{ "mmCP_SEM_INCOMPLETE_TIMER_CNTL", REG_MMIO, 0xc072, NULL, 0, 0, 0 },
	{ "mmCP_WAIT_SEM_STATUS", REG_MMIO, 0xc073, NULL, 0, 0, 0 },
	{ "mmCP_WAIT_REG_MEM_TIMEOUT", REG_MMIO, 0xc074, &CP_WAIT_REG_MEM_TIMEOUT[0], sizeof(CP_WAIT_REG_MEM_TIMEOUT)/sizeof(CP_WAIT_REG_MEM_TIMEOUT[0]), 0, 0 },
	{ "mmCP_WAIT_SEM_ADDR_LO", REG_MMIO, 0xc075, &CP_WAIT_SEM_ADDR_LO[0], sizeof(CP_WAIT_SEM_ADDR_LO)/sizeof(CP_WAIT_SEM_ADDR_LO[0]), 0, 0 },
	{ "mmCP_WAIT_SEM_ADDR_HI", REG_MMIO, 0xc076, &CP_WAIT_SEM_ADDR_HI[0], sizeof(CP_WAIT_SEM_ADDR_HI)/sizeof(CP_WAIT_SEM_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_PFP_CONTROL", REG_MMIO, 0xc077, &CP_DMA_PFP_CONTROL[0], sizeof(CP_DMA_PFP_CONTROL)/sizeof(CP_DMA_PFP_CONTROL[0]), 0, 0 },
	{ "mmCP_DMA_ME_CONTROL", REG_MMIO, 0xc078, &CP_DMA_ME_CONTROL[0], sizeof(CP_DMA_ME_CONTROL)/sizeof(CP_DMA_ME_CONTROL[0]), 0, 0 },
	{ "mmCP_COHER_BASE_HI", REG_MMIO, 0xc079, &CP_COHER_BASE_HI[0], sizeof(CP_COHER_BASE_HI)/sizeof(CP_COHER_BASE_HI[0]), 0, 0 },
	{ "mmCP_COHER_START_DELAY", REG_MMIO, 0xc07b, &CP_COHER_START_DELAY[0], sizeof(CP_COHER_START_DELAY)/sizeof(CP_COHER_START_DELAY[0]), 0, 0 },
	{ "mmCP_COHER_CNTL", REG_MMIO, 0xc07c, &CP_COHER_CNTL[0], sizeof(CP_COHER_CNTL)/sizeof(CP_COHER_CNTL[0]), 0, 0 },
	{ "mmCP_COHER_SIZE", REG_MMIO, 0xc07d, &CP_COHER_SIZE[0], sizeof(CP_COHER_SIZE)/sizeof(CP_COHER_SIZE[0]), 0, 0 },
	{ "mmCP_COHER_BASE", REG_MMIO, 0xc07e, &CP_COHER_BASE[0], sizeof(CP_COHER_BASE)/sizeof(CP_COHER_BASE[0]), 0, 0 },
	{ "mmCP_COHER_STATUS", REG_MMIO, 0xc07f, &CP_COHER_STATUS[0], sizeof(CP_COHER_STATUS)/sizeof(CP_COHER_STATUS[0]), 0, 0 },
	{ "mmCP_DMA_ME_SRC_ADDR", REG_MMIO, 0xc080, &CP_DMA_ME_SRC_ADDR[0], sizeof(CP_DMA_ME_SRC_ADDR)/sizeof(CP_DMA_ME_SRC_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_ME_SRC_ADDR_HI", REG_MMIO, 0xc081, &CP_DMA_ME_SRC_ADDR_HI[0], sizeof(CP_DMA_ME_SRC_ADDR_HI)/sizeof(CP_DMA_ME_SRC_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_ME_DST_ADDR", REG_MMIO, 0xc082, &CP_DMA_ME_DST_ADDR[0], sizeof(CP_DMA_ME_DST_ADDR)/sizeof(CP_DMA_ME_DST_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_ME_DST_ADDR_HI", REG_MMIO, 0xc083, &CP_DMA_ME_DST_ADDR_HI[0], sizeof(CP_DMA_ME_DST_ADDR_HI)/sizeof(CP_DMA_ME_DST_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_ME_COMMAND", REG_MMIO, 0xc084, &CP_DMA_ME_COMMAND[0], sizeof(CP_DMA_ME_COMMAND)/sizeof(CP_DMA_ME_COMMAND[0]), 0, 0 },
	{ "mmCP_DMA_PFP_SRC_ADDR", REG_MMIO, 0xc085, &CP_DMA_PFP_SRC_ADDR[0], sizeof(CP_DMA_PFP_SRC_ADDR)/sizeof(CP_DMA_PFP_SRC_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_PFP_SRC_ADDR_HI", REG_MMIO, 0xc086, &CP_DMA_PFP_SRC_ADDR_HI[0], sizeof(CP_DMA_PFP_SRC_ADDR_HI)/sizeof(CP_DMA_PFP_SRC_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_PFP_DST_ADDR", REG_MMIO, 0xc087, &CP_DMA_PFP_DST_ADDR[0], sizeof(CP_DMA_PFP_DST_ADDR)/sizeof(CP_DMA_PFP_DST_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_PFP_DST_ADDR_HI", REG_MMIO, 0xc088, &CP_DMA_PFP_DST_ADDR_HI[0], sizeof(CP_DMA_PFP_DST_ADDR_HI)/sizeof(CP_DMA_PFP_DST_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_PFP_COMMAND", REG_MMIO, 0xc089, &CP_DMA_PFP_COMMAND[0], sizeof(CP_DMA_PFP_COMMAND)/sizeof(CP_DMA_PFP_COMMAND[0]), 0, 0 },
	{ "mmCP_DMA_CNTL", REG_MMIO, 0xc08a, &CP_DMA_CNTL[0], sizeof(CP_DMA_CNTL)/sizeof(CP_DMA_CNTL[0]), 0, 0 },
	{ "mmCP_DMA_READ_TAGS", REG_MMIO, 0xc08b, &CP_DMA_READ_TAGS[0], sizeof(CP_DMA_READ_TAGS)/sizeof(CP_DMA_READ_TAGS[0]), 0, 0 },
	{ "mmCP_COHER_SIZE_HI", REG_MMIO, 0xc08c, &CP_COHER_SIZE_HI[0], sizeof(CP_COHER_SIZE_HI)/sizeof(CP_COHER_SIZE_HI[0]), 0, 0 },
	{ "mmCP_PFP_IB_CONTROL", REG_MMIO, 0xc08d, &CP_PFP_IB_CONTROL[0], sizeof(CP_PFP_IB_CONTROL)/sizeof(CP_PFP_IB_CONTROL[0]), 0, 0 },
	{ "mmCP_PFP_LOAD_CONTROL", REG_MMIO, 0xc08e, &CP_PFP_LOAD_CONTROL[0], sizeof(CP_PFP_LOAD_CONTROL)/sizeof(CP_PFP_LOAD_CONTROL[0]), 0, 0 },
	{ "mmCP_SCRATCH_INDEX", REG_MMIO, 0xc08f, &CP_SCRATCH_INDEX[0], sizeof(CP_SCRATCH_INDEX)/sizeof(CP_SCRATCH_INDEX[0]), 0, 0 },
	{ "mmCP_SCRATCH_DATA", REG_MMIO, 0xc090, &CP_SCRATCH_DATA[0], sizeof(CP_SCRATCH_DATA)/sizeof(CP_SCRATCH_DATA[0]), 0, 0 },
	{ "mmCP_RB_OFFSET", REG_MMIO, 0xc091, &CP_RB_OFFSET[0], sizeof(CP_RB_OFFSET)/sizeof(CP_RB_OFFSET[0]), 0, 0 },
	{ "mmCP_IB1_OFFSET", REG_MMIO, 0xc092, &CP_IB1_OFFSET[0], sizeof(CP_IB1_OFFSET)/sizeof(CP_IB1_OFFSET[0]), 0, 0 },
	{ "mmCP_IB2_OFFSET", REG_MMIO, 0xc093, &CP_IB2_OFFSET[0], sizeof(CP_IB2_OFFSET)/sizeof(CP_IB2_OFFSET[0]), 0, 0 },
	{ "mmCP_IB1_PREAMBLE_BEGIN", REG_MMIO, 0xc094, &CP_IB1_PREAMBLE_BEGIN[0], sizeof(CP_IB1_PREAMBLE_BEGIN)/sizeof(CP_IB1_PREAMBLE_BEGIN[0]), 0, 0 },
	{ "mmCP_IB1_PREAMBLE_END", REG_MMIO, 0xc095, &CP_IB1_PREAMBLE_END[0], sizeof(CP_IB1_PREAMBLE_END)/sizeof(CP_IB1_PREAMBLE_END[0]), 0, 0 },
	{ "mmCP_IB2_PREAMBLE_BEGIN", REG_MMIO, 0xc096, &CP_IB2_PREAMBLE_BEGIN[0], sizeof(CP_IB2_PREAMBLE_BEGIN)/sizeof(CP_IB2_PREAMBLE_BEGIN[0]), 0, 0 },
	{ "mmCP_IB2_PREAMBLE_END", REG_MMIO, 0xc097, &CP_IB2_PREAMBLE_END[0], sizeof(CP_IB2_PREAMBLE_END)/sizeof(CP_IB2_PREAMBLE_END[0]), 0, 0 },
	{ "mmCP_CE_INIT_BASE_LO", REG_MMIO, 0xc0c3, &CP_CE_INIT_BASE_LO[0], sizeof(CP_CE_INIT_BASE_LO)/sizeof(CP_CE_INIT_BASE_LO[0]), 0, 0 },
	{ "mmCP_CE_INIT_BASE_HI", REG_MMIO, 0xc0c4, &CP_CE_INIT_BASE_HI[0], sizeof(CP_CE_INIT_BASE_HI)/sizeof(CP_CE_INIT_BASE_HI[0]), 0, 0 },
	{ "mmCP_CE_INIT_BUFSZ", REG_MMIO, 0xc0c5, &CP_CE_INIT_BUFSZ[0], sizeof(CP_CE_INIT_BUFSZ)/sizeof(CP_CE_INIT_BUFSZ[0]), 0, 0 },
	{ "mmCP_CE_IB1_BASE_LO", REG_MMIO, 0xc0c6, &CP_CE_IB1_BASE_LO[0], sizeof(CP_CE_IB1_BASE_LO)/sizeof(CP_CE_IB1_BASE_LO[0]), 0, 0 },
	{ "mmCP_CE_IB1_BASE_HI", REG_MMIO, 0xc0c7, &CP_CE_IB1_BASE_HI[0], sizeof(CP_CE_IB1_BASE_HI)/sizeof(CP_CE_IB1_BASE_HI[0]), 0, 0 },
	{ "mmCP_CE_IB1_BUFSZ", REG_MMIO, 0xc0c8, &CP_CE_IB1_BUFSZ[0], sizeof(CP_CE_IB1_BUFSZ)/sizeof(CP_CE_IB1_BUFSZ[0]), 0, 0 },
	{ "mmCP_CE_IB2_BASE_LO", REG_MMIO, 0xc0c9, &CP_CE_IB2_BASE_LO[0], sizeof(CP_CE_IB2_BASE_LO)/sizeof(CP_CE_IB2_BASE_LO[0]), 0, 0 },
	{ "mmCP_CE_IB2_BASE_HI", REG_MMIO, 0xc0ca, &CP_CE_IB2_BASE_HI[0], sizeof(CP_CE_IB2_BASE_HI)/sizeof(CP_CE_IB2_BASE_HI[0]), 0, 0 },
	{ "mmCP_CE_IB2_BUFSZ", REG_MMIO, 0xc0cb, &CP_CE_IB2_BUFSZ[0], sizeof(CP_CE_IB2_BUFSZ)/sizeof(CP_CE_IB2_BUFSZ[0]), 0, 0 },
	{ "mmCP_IB1_BASE_LO", REG_MMIO, 0xc0cc, &CP_IB1_BASE_LO[0], sizeof(CP_IB1_BASE_LO)/sizeof(CP_IB1_BASE_LO[0]), 0, 0 },
	{ "mmCP_IB1_BASE_HI", REG_MMIO, 0xc0cd, &CP_IB1_BASE_HI[0], sizeof(CP_IB1_BASE_HI)/sizeof(CP_IB1_BASE_HI[0]), 0, 0 },
	{ "mmCP_IB1_BUFSZ", REG_MMIO, 0xc0ce, &CP_IB1_BUFSZ[0], sizeof(CP_IB1_BUFSZ)/sizeof(CP_IB1_BUFSZ[0]), 0, 0 },
	{ "mmCP_IB2_BASE_LO", REG_MMIO, 0xc0cf, &CP_IB2_BASE_LO[0], sizeof(CP_IB2_BASE_LO)/sizeof(CP_IB2_BASE_LO[0]), 0, 0 },
	{ "mmCP_IB2_BASE_HI", REG_MMIO, 0xc0d0, &CP_IB2_BASE_HI[0], sizeof(CP_IB2_BASE_HI)/sizeof(CP_IB2_BASE_HI[0]), 0, 0 },
	{ "mmCP_IB2_BUFSZ", REG_MMIO, 0xc0d1, &CP_IB2_BUFSZ[0], sizeof(CP_IB2_BUFSZ)/sizeof(CP_IB2_BUFSZ[0]), 0, 0 },
	{ "mmCP_ST_BASE_LO", REG_MMIO, 0xc0d2, &CP_ST_BASE_LO[0], sizeof(CP_ST_BASE_LO)/sizeof(CP_ST_BASE_LO[0]), 0, 0 },
	{ "mmCP_ST_BASE_HI", REG_MMIO, 0xc0d3, &CP_ST_BASE_HI[0], sizeof(CP_ST_BASE_HI)/sizeof(CP_ST_BASE_HI[0]), 0, 0 },
	{ "mmCP_ST_BUFSZ", REG_MMIO, 0xc0d4, &CP_ST_BUFSZ[0], sizeof(CP_ST_BUFSZ)/sizeof(CP_ST_BUFSZ[0]), 0, 0 },
	{ "mmCP_EOP_DONE_EVENT_CNTL", REG_MMIO, 0xc0d5, &CP_EOP_DONE_EVENT_CNTL[0], sizeof(CP_EOP_DONE_EVENT_CNTL)/sizeof(CP_EOP_DONE_EVENT_CNTL[0]), 0, 0 },
	{ "mmCP_EOP_DONE_DATA_CNTL", REG_MMIO, 0xc0d6, &CP_EOP_DONE_DATA_CNTL[0], sizeof(CP_EOP_DONE_DATA_CNTL)/sizeof(CP_EOP_DONE_DATA_CNTL[0]), 0, 0 },
	{ "mmGRBM_GFX_INDEX", REG_MMIO, 0xc200, &GRBM_GFX_INDEX[0], sizeof(GRBM_GFX_INDEX)/sizeof(GRBM_GFX_INDEX[0]), 0, 0 },
	{ "mmVGT_ESGS_RING_SIZE", REG_MMIO, 0xc240, &VGT_ESGS_RING_SIZE[0], sizeof(VGT_ESGS_RING_SIZE)/sizeof(VGT_ESGS_RING_SIZE[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_SIZE", REG_MMIO, 0xc241, &VGT_GSVS_RING_SIZE[0], sizeof(VGT_GSVS_RING_SIZE)/sizeof(VGT_GSVS_RING_SIZE[0]), 0, 0 },
	{ "mmVGT_PRIMITIVE_TYPE", REG_MMIO, 0xc242, &VGT_PRIMITIVE_TYPE[0], sizeof(VGT_PRIMITIVE_TYPE)/sizeof(VGT_PRIMITIVE_TYPE[0]), 0, 0 },
	{ "mmVGT_INDEX_TYPE", REG_MMIO, 0xc243, &VGT_INDEX_TYPE[0], sizeof(VGT_INDEX_TYPE)/sizeof(VGT_INDEX_TYPE[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0", REG_MMIO, 0xc244, &VGT_STRMOUT_BUFFER_FILLED_SIZE_0[0], sizeof(VGT_STRMOUT_BUFFER_FILLED_SIZE_0)/sizeof(VGT_STRMOUT_BUFFER_FILLED_SIZE_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1", REG_MMIO, 0xc245, &VGT_STRMOUT_BUFFER_FILLED_SIZE_1[0], sizeof(VGT_STRMOUT_BUFFER_FILLED_SIZE_1)/sizeof(VGT_STRMOUT_BUFFER_FILLED_SIZE_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2", REG_MMIO, 0xc246, &VGT_STRMOUT_BUFFER_FILLED_SIZE_2[0], sizeof(VGT_STRMOUT_BUFFER_FILLED_SIZE_2)/sizeof(VGT_STRMOUT_BUFFER_FILLED_SIZE_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3", REG_MMIO, 0xc247, &VGT_STRMOUT_BUFFER_FILLED_SIZE_3[0], sizeof(VGT_STRMOUT_BUFFER_FILLED_SIZE_3)/sizeof(VGT_STRMOUT_BUFFER_FILLED_SIZE_3[0]), 0, 0 },
	{ "mmVGT_NUM_INDICES", REG_MMIO, 0xc24c, &VGT_NUM_INDICES[0], sizeof(VGT_NUM_INDICES)/sizeof(VGT_NUM_INDICES[0]), 0, 0 },
	{ "mmVGT_NUM_INSTANCES", REG_MMIO, 0xc24d, &VGT_NUM_INSTANCES[0], sizeof(VGT_NUM_INSTANCES)/sizeof(VGT_NUM_INSTANCES[0]), 0, 0 },
	{ "mmVGT_TF_RING_SIZE", REG_MMIO, 0xc24e, &VGT_TF_RING_SIZE[0], sizeof(VGT_TF_RING_SIZE)/sizeof(VGT_TF_RING_SIZE[0]), 0, 0 },
	{ "mmVGT_HS_OFFCHIP_PARAM", REG_MMIO, 0xc24f, &VGT_HS_OFFCHIP_PARAM[0], sizeof(VGT_HS_OFFCHIP_PARAM)/sizeof(VGT_HS_OFFCHIP_PARAM[0]), 0, 0 },
	{ "mmVGT_TF_MEMORY_BASE", REG_MMIO, 0xc250, &VGT_TF_MEMORY_BASE[0], sizeof(VGT_TF_MEMORY_BASE)/sizeof(VGT_TF_MEMORY_BASE[0]), 0, 0 },
	{ "mmPA_SU_LINE_STIPPLE_VALUE", REG_MMIO, 0xc280, &PA_SU_LINE_STIPPLE_VALUE[0], sizeof(PA_SU_LINE_STIPPLE_VALUE)/sizeof(PA_SU_LINE_STIPPLE_VALUE[0]), 0, 0 },
	{ "mmPA_SC_LINE_STIPPLE_STATE", REG_MMIO, 0xc281, &PA_SC_LINE_STIPPLE_STATE[0], sizeof(PA_SC_LINE_STIPPLE_STATE)/sizeof(PA_SC_LINE_STIPPLE_STATE[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_EXTENT_MIN_0", REG_MMIO, 0xc284, &PA_SC_SCREEN_EXTENT_MIN_0[0], sizeof(PA_SC_SCREEN_EXTENT_MIN_0)/sizeof(PA_SC_SCREEN_EXTENT_MIN_0[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_EXTENT_MAX_0", REG_MMIO, 0xc285, &PA_SC_SCREEN_EXTENT_MAX_0[0], sizeof(PA_SC_SCREEN_EXTENT_MAX_0)/sizeof(PA_SC_SCREEN_EXTENT_MAX_0[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_EXTENT_MIN_1", REG_MMIO, 0xc286, &PA_SC_SCREEN_EXTENT_MIN_1[0], sizeof(PA_SC_SCREEN_EXTENT_MIN_1)/sizeof(PA_SC_SCREEN_EXTENT_MIN_1[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_EXTENT_MAX_1", REG_MMIO, 0xc28b, &PA_SC_SCREEN_EXTENT_MAX_1[0], sizeof(PA_SC_SCREEN_EXTENT_MAX_1)/sizeof(PA_SC_SCREEN_EXTENT_MAX_1[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_HV_EN", REG_MMIO, 0xc2a0, &PA_SC_P3D_TRAP_SCREEN_HV_EN[0], sizeof(PA_SC_P3D_TRAP_SCREEN_HV_EN)/sizeof(PA_SC_P3D_TRAP_SCREEN_HV_EN[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_H", REG_MMIO, 0xc2a1, &PA_SC_P3D_TRAP_SCREEN_H[0], sizeof(PA_SC_P3D_TRAP_SCREEN_H)/sizeof(PA_SC_P3D_TRAP_SCREEN_H[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_V", REG_MMIO, 0xc2a2, &PA_SC_P3D_TRAP_SCREEN_V[0], sizeof(PA_SC_P3D_TRAP_SCREEN_V)/sizeof(PA_SC_P3D_TRAP_SCREEN_V[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE", REG_MMIO, 0xc2a3, &PA_SC_P3D_TRAP_SCREEN_OCCURRENCE[0], sizeof(PA_SC_P3D_TRAP_SCREEN_OCCURRENCE)/sizeof(PA_SC_P3D_TRAP_SCREEN_OCCURRENCE[0]), 0, 0 },
	{ "mmPA_SC_P3D_TRAP_SCREEN_COUNT", REG_MMIO, 0xc2a4, &PA_SC_P3D_TRAP_SCREEN_COUNT[0], sizeof(PA_SC_P3D_TRAP_SCREEN_COUNT)/sizeof(PA_SC_P3D_TRAP_SCREEN_COUNT[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_HV_EN", REG_MMIO, 0xc2a8, &PA_SC_HP3D_TRAP_SCREEN_HV_EN[0], sizeof(PA_SC_HP3D_TRAP_SCREEN_HV_EN)/sizeof(PA_SC_HP3D_TRAP_SCREEN_HV_EN[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_H", REG_MMIO, 0xc2a9, &PA_SC_HP3D_TRAP_SCREEN_H[0], sizeof(PA_SC_HP3D_TRAP_SCREEN_H)/sizeof(PA_SC_HP3D_TRAP_SCREEN_H[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_V", REG_MMIO, 0xc2aa, &PA_SC_HP3D_TRAP_SCREEN_V[0], sizeof(PA_SC_HP3D_TRAP_SCREEN_V)/sizeof(PA_SC_HP3D_TRAP_SCREEN_V[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE", REG_MMIO, 0xc2ab, &PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE[0], sizeof(PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE)/sizeof(PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE[0]), 0, 0 },
	{ "mmPA_SC_HP3D_TRAP_SCREEN_COUNT", REG_MMIO, 0xc2ac, &PA_SC_HP3D_TRAP_SCREEN_COUNT[0], sizeof(PA_SC_HP3D_TRAP_SCREEN_COUNT)/sizeof(PA_SC_HP3D_TRAP_SCREEN_COUNT[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_HV_EN", REG_MMIO, 0xc2b0, &PA_SC_TRAP_SCREEN_HV_EN[0], sizeof(PA_SC_TRAP_SCREEN_HV_EN)/sizeof(PA_SC_TRAP_SCREEN_HV_EN[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_H", REG_MMIO, 0xc2b1, &PA_SC_TRAP_SCREEN_H[0], sizeof(PA_SC_TRAP_SCREEN_H)/sizeof(PA_SC_TRAP_SCREEN_H[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_V", REG_MMIO, 0xc2b2, &PA_SC_TRAP_SCREEN_V[0], sizeof(PA_SC_TRAP_SCREEN_V)/sizeof(PA_SC_TRAP_SCREEN_V[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_OCCURRENCE", REG_MMIO, 0xc2b3, &PA_SC_TRAP_SCREEN_OCCURRENCE[0], sizeof(PA_SC_TRAP_SCREEN_OCCURRENCE)/sizeof(PA_SC_TRAP_SCREEN_OCCURRENCE[0]), 0, 0 },
	{ "mmPA_SC_TRAP_SCREEN_COUNT", REG_MMIO, 0xc2b4, &PA_SC_TRAP_SCREEN_COUNT[0], sizeof(PA_SC_TRAP_SCREEN_COUNT)/sizeof(PA_SC_TRAP_SCREEN_COUNT[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_0", REG_MMIO, 0xc340, &SQ_THREAD_TRACE_USERDATA_0[0], sizeof(SQ_THREAD_TRACE_USERDATA_0)/sizeof(SQ_THREAD_TRACE_USERDATA_0[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_1", REG_MMIO, 0xc341, &SQ_THREAD_TRACE_USERDATA_1[0], sizeof(SQ_THREAD_TRACE_USERDATA_1)/sizeof(SQ_THREAD_TRACE_USERDATA_1[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_2", REG_MMIO, 0xc342, &SQ_THREAD_TRACE_USERDATA_2[0], sizeof(SQ_THREAD_TRACE_USERDATA_2)/sizeof(SQ_THREAD_TRACE_USERDATA_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_3", REG_MMIO, 0xc343, &SQ_THREAD_TRACE_USERDATA_3[0], sizeof(SQ_THREAD_TRACE_USERDATA_3)/sizeof(SQ_THREAD_TRACE_USERDATA_3[0]), 0, 0 },
	{ "mmSQC_CACHES", REG_MMIO, 0xc348, &SQC_CACHES[0], sizeof(SQC_CACHES)/sizeof(SQC_CACHES[0]), 0, 0 },
	{ "mmTA_CS_BC_BASE_ADDR", REG_MMIO, 0xc380, &TA_CS_BC_BASE_ADDR[0], sizeof(TA_CS_BC_BASE_ADDR)/sizeof(TA_CS_BC_BASE_ADDR[0]), 0, 0 },
	{ "mmTA_CS_BC_BASE_ADDR_HI", REG_MMIO, 0xc381, &TA_CS_BC_BASE_ADDR_HI[0], sizeof(TA_CS_BC_BASE_ADDR_HI)/sizeof(TA_CS_BC_BASE_ADDR_HI[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT0_LOW", REG_MMIO, 0xc3c0, &DB_OCCLUSION_COUNT0_LOW[0], sizeof(DB_OCCLUSION_COUNT0_LOW)/sizeof(DB_OCCLUSION_COUNT0_LOW[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT0_HI", REG_MMIO, 0xc3c1, &DB_OCCLUSION_COUNT0_HI[0], sizeof(DB_OCCLUSION_COUNT0_HI)/sizeof(DB_OCCLUSION_COUNT0_HI[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT1_LOW", REG_MMIO, 0xc3c2, &DB_OCCLUSION_COUNT1_LOW[0], sizeof(DB_OCCLUSION_COUNT1_LOW)/sizeof(DB_OCCLUSION_COUNT1_LOW[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT1_HI", REG_MMIO, 0xc3c3, &DB_OCCLUSION_COUNT1_HI[0], sizeof(DB_OCCLUSION_COUNT1_HI)/sizeof(DB_OCCLUSION_COUNT1_HI[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT2_LOW", REG_MMIO, 0xc3c4, &DB_OCCLUSION_COUNT2_LOW[0], sizeof(DB_OCCLUSION_COUNT2_LOW)/sizeof(DB_OCCLUSION_COUNT2_LOW[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT2_HI", REG_MMIO, 0xc3c5, &DB_OCCLUSION_COUNT2_HI[0], sizeof(DB_OCCLUSION_COUNT2_HI)/sizeof(DB_OCCLUSION_COUNT2_HI[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT3_LOW", REG_MMIO, 0xc3c6, &DB_OCCLUSION_COUNT3_LOW[0], sizeof(DB_OCCLUSION_COUNT3_LOW)/sizeof(DB_OCCLUSION_COUNT3_LOW[0]), 0, 0 },
	{ "mmDB_OCCLUSION_COUNT3_HI", REG_MMIO, 0xc3c7, &DB_OCCLUSION_COUNT3_HI[0], sizeof(DB_OCCLUSION_COUNT3_HI)/sizeof(DB_OCCLUSION_COUNT3_HI[0]), 0, 0 },
	{ "mmDB_ZPASS_COUNT_LOW", REG_MMIO, 0xc3fe, &DB_ZPASS_COUNT_LOW[0], sizeof(DB_ZPASS_COUNT_LOW)/sizeof(DB_ZPASS_COUNT_LOW[0]), 0, 0 },
	{ "mmDB_ZPASS_COUNT_HI", REG_MMIO, 0xc3ff, &DB_ZPASS_COUNT_HI[0], sizeof(DB_ZPASS_COUNT_HI)/sizeof(DB_ZPASS_COUNT_HI[0]), 0, 0 },
	{ "mmGDS_RD_ADDR", REG_MMIO, 0xc400, &GDS_RD_ADDR[0], sizeof(GDS_RD_ADDR)/sizeof(GDS_RD_ADDR[0]), 0, 0 },
	{ "mmGDS_RD_DATA", REG_MMIO, 0xc401, &GDS_RD_DATA[0], sizeof(GDS_RD_DATA)/sizeof(GDS_RD_DATA[0]), 0, 0 },
	{ "mmGDS_RD_BURST_ADDR", REG_MMIO, 0xc402, &GDS_RD_BURST_ADDR[0], sizeof(GDS_RD_BURST_ADDR)/sizeof(GDS_RD_BURST_ADDR[0]), 0, 0 },
	{ "mmGDS_RD_BURST_COUNT", REG_MMIO, 0xc403, &GDS_RD_BURST_COUNT[0], sizeof(GDS_RD_BURST_COUNT)/sizeof(GDS_RD_BURST_COUNT[0]), 0, 0 },
	{ "mmGDS_RD_BURST_DATA", REG_MMIO, 0xc404, &GDS_RD_BURST_DATA[0], sizeof(GDS_RD_BURST_DATA)/sizeof(GDS_RD_BURST_DATA[0]), 0, 0 },
	{ "mmGDS_WR_ADDR", REG_MMIO, 0xc405, &GDS_WR_ADDR[0], sizeof(GDS_WR_ADDR)/sizeof(GDS_WR_ADDR[0]), 0, 0 },
	{ "mmGDS_WR_DATA", REG_MMIO, 0xc406, &GDS_WR_DATA[0], sizeof(GDS_WR_DATA)/sizeof(GDS_WR_DATA[0]), 0, 0 },
	{ "mmGDS_WR_BURST_ADDR", REG_MMIO, 0xc407, &GDS_WR_BURST_ADDR[0], sizeof(GDS_WR_BURST_ADDR)/sizeof(GDS_WR_BURST_ADDR[0]), 0, 0 },
	{ "mmGDS_WR_BURST_DATA", REG_MMIO, 0xc408, &GDS_WR_BURST_DATA[0], sizeof(GDS_WR_BURST_DATA)/sizeof(GDS_WR_BURST_DATA[0]), 0, 0 },
	{ "mmGDS_WRITE_COMPLETE", REG_MMIO, 0xc409, &GDS_WRITE_COMPLETE[0], sizeof(GDS_WRITE_COMPLETE)/sizeof(GDS_WRITE_COMPLETE[0]), 0, 0 },
	{ "mmGDS_ATOM_CNTL", REG_MMIO, 0xc40a, &GDS_ATOM_CNTL[0], sizeof(GDS_ATOM_CNTL)/sizeof(GDS_ATOM_CNTL[0]), 0, 0 },
	{ "mmGDS_ATOM_COMPLETE", REG_MMIO, 0xc40b, &GDS_ATOM_COMPLETE[0], sizeof(GDS_ATOM_COMPLETE)/sizeof(GDS_ATOM_COMPLETE[0]), 0, 0 },
	{ "mmGDS_ATOM_BASE", REG_MMIO, 0xc40c, &GDS_ATOM_BASE[0], sizeof(GDS_ATOM_BASE)/sizeof(GDS_ATOM_BASE[0]), 0, 0 },
	{ "mmGDS_ATOM_SIZE", REG_MMIO, 0xc40d, &GDS_ATOM_SIZE[0], sizeof(GDS_ATOM_SIZE)/sizeof(GDS_ATOM_SIZE[0]), 0, 0 },
	{ "mmGDS_ATOM_OFFSET0", REG_MMIO, 0xc40e, &GDS_ATOM_OFFSET0[0], sizeof(GDS_ATOM_OFFSET0)/sizeof(GDS_ATOM_OFFSET0[0]), 0, 0 },
	{ "mmGDS_ATOM_OFFSET1", REG_MMIO, 0xc40f, &GDS_ATOM_OFFSET1[0], sizeof(GDS_ATOM_OFFSET1)/sizeof(GDS_ATOM_OFFSET1[0]), 0, 0 },
	{ "mmGDS_ATOM_DST", REG_MMIO, 0xc410, &GDS_ATOM_DST[0], sizeof(GDS_ATOM_DST)/sizeof(GDS_ATOM_DST[0]), 0, 0 },
	{ "mmGDS_ATOM_OP", REG_MMIO, 0xc411, &GDS_ATOM_OP[0], sizeof(GDS_ATOM_OP)/sizeof(GDS_ATOM_OP[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC0", REG_MMIO, 0xc412, &GDS_ATOM_SRC0[0], sizeof(GDS_ATOM_SRC0)/sizeof(GDS_ATOM_SRC0[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC0_U", REG_MMIO, 0xc413, &GDS_ATOM_SRC0_U[0], sizeof(GDS_ATOM_SRC0_U)/sizeof(GDS_ATOM_SRC0_U[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC1", REG_MMIO, 0xc414, &GDS_ATOM_SRC1[0], sizeof(GDS_ATOM_SRC1)/sizeof(GDS_ATOM_SRC1[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC1_U", REG_MMIO, 0xc415, &GDS_ATOM_SRC1_U[0], sizeof(GDS_ATOM_SRC1_U)/sizeof(GDS_ATOM_SRC1_U[0]), 0, 0 },
	{ "mmGDS_ATOM_READ0", REG_MMIO, 0xc416, &GDS_ATOM_READ0[0], sizeof(GDS_ATOM_READ0)/sizeof(GDS_ATOM_READ0[0]), 0, 0 },
	{ "mmGDS_ATOM_READ0_U", REG_MMIO, 0xc417, &GDS_ATOM_READ0_U[0], sizeof(GDS_ATOM_READ0_U)/sizeof(GDS_ATOM_READ0_U[0]), 0, 0 },
	{ "mmGDS_ATOM_READ1", REG_MMIO, 0xc418, &GDS_ATOM_READ1[0], sizeof(GDS_ATOM_READ1)/sizeof(GDS_ATOM_READ1[0]), 0, 0 },
	{ "mmGDS_ATOM_READ1_U", REG_MMIO, 0xc419, &GDS_ATOM_READ1_U[0], sizeof(GDS_ATOM_READ1_U)/sizeof(GDS_ATOM_READ1_U[0]), 0, 0 },
	{ "mmGDS_GWS_RESOURCE_CNTL", REG_MMIO, 0xc41a, &GDS_GWS_RESOURCE_CNTL[0], sizeof(GDS_GWS_RESOURCE_CNTL)/sizeof(GDS_GWS_RESOURCE_CNTL[0]), 0, 0 },
	{ "mmGDS_GWS_RESOURCE", REG_MMIO, 0xc41b, &GDS_GWS_RESOURCE[0], sizeof(GDS_GWS_RESOURCE)/sizeof(GDS_GWS_RESOURCE[0]), 0, 0 },
	{ "mmGDS_GWS_RESOURCE_CNT", REG_MMIO, 0xc41c, &GDS_GWS_RESOURCE_CNT[0], sizeof(GDS_GWS_RESOURCE_CNT)/sizeof(GDS_GWS_RESOURCE_CNT[0]), 0, 0 },
	{ "mmGDS_OA_CNTL", REG_MMIO, 0xc41d, &GDS_OA_CNTL[0], sizeof(GDS_OA_CNTL)/sizeof(GDS_OA_CNTL[0]), 0, 0 },
	{ "mmGDS_OA_COUNTER", REG_MMIO, 0xc41e, &GDS_OA_COUNTER[0], sizeof(GDS_OA_COUNTER)/sizeof(GDS_OA_COUNTER[0]), 0, 0 },
	{ "mmGDS_OA_ADDRESS", REG_MMIO, 0xc41f, &GDS_OA_ADDRESS[0], sizeof(GDS_OA_ADDRESS)/sizeof(GDS_OA_ADDRESS[0]), 0, 0 },
	{ "mmGDS_OA_INCDEC", REG_MMIO, 0xc420, &GDS_OA_INCDEC[0], sizeof(GDS_OA_INCDEC)/sizeof(GDS_OA_INCDEC[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER1_LO", REG_MMIO, 0xd000, &CPG_PERFCOUNTER1_LO[0], sizeof(CPG_PERFCOUNTER1_LO)/sizeof(CPG_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER1_HI", REG_MMIO, 0xd001, &CPG_PERFCOUNTER1_HI[0], sizeof(CPG_PERFCOUNTER1_HI)/sizeof(CPG_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER0_LO", REG_MMIO, 0xd002, &CPG_PERFCOUNTER0_LO[0], sizeof(CPG_PERFCOUNTER0_LO)/sizeof(CPG_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER0_HI", REG_MMIO, 0xd003, &CPG_PERFCOUNTER0_HI[0], sizeof(CPG_PERFCOUNTER0_HI)/sizeof(CPG_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER1_LO", REG_MMIO, 0xd004, &CPC_PERFCOUNTER1_LO[0], sizeof(CPC_PERFCOUNTER1_LO)/sizeof(CPC_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER1_HI", REG_MMIO, 0xd005, &CPC_PERFCOUNTER1_HI[0], sizeof(CPC_PERFCOUNTER1_HI)/sizeof(CPC_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER0_LO", REG_MMIO, 0xd006, &CPC_PERFCOUNTER0_LO[0], sizeof(CPC_PERFCOUNTER0_LO)/sizeof(CPC_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER0_HI", REG_MMIO, 0xd007, &CPC_PERFCOUNTER0_HI[0], sizeof(CPC_PERFCOUNTER0_HI)/sizeof(CPC_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER1_LO", REG_MMIO, 0xd008, &CPF_PERFCOUNTER1_LO[0], sizeof(CPF_PERFCOUNTER1_LO)/sizeof(CPF_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER1_HI", REG_MMIO, 0xd009, &CPF_PERFCOUNTER1_HI[0], sizeof(CPF_PERFCOUNTER1_HI)/sizeof(CPF_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER0_LO", REG_MMIO, 0xd00a, &CPF_PERFCOUNTER0_LO[0], sizeof(CPF_PERFCOUNTER0_LO)/sizeof(CPF_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER0_HI", REG_MMIO, 0xd00b, &CPF_PERFCOUNTER0_HI[0], sizeof(CPF_PERFCOUNTER0_HI)/sizeof(CPF_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER0_LO", REG_MMIO, 0xd040, &GRBM_PERFCOUNTER0_LO[0], sizeof(GRBM_PERFCOUNTER0_LO)/sizeof(GRBM_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER0_HI", REG_MMIO, 0xd041, &GRBM_PERFCOUNTER0_HI[0], sizeof(GRBM_PERFCOUNTER0_HI)/sizeof(GRBM_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER1_LO", REG_MMIO, 0xd043, &GRBM_PERFCOUNTER1_LO[0], sizeof(GRBM_PERFCOUNTER1_LO)/sizeof(GRBM_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER1_HI", REG_MMIO, 0xd044, &GRBM_PERFCOUNTER1_HI[0], sizeof(GRBM_PERFCOUNTER1_HI)/sizeof(GRBM_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmGRBM_SE0_PERFCOUNTER_LO", REG_MMIO, 0xd045, &GRBM_SE0_PERFCOUNTER_LO[0], sizeof(GRBM_SE0_PERFCOUNTER_LO)/sizeof(GRBM_SE0_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmGRBM_SE0_PERFCOUNTER_HI", REG_MMIO, 0xd046, &GRBM_SE0_PERFCOUNTER_HI[0], sizeof(GRBM_SE0_PERFCOUNTER_HI)/sizeof(GRBM_SE0_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmGRBM_SE1_PERFCOUNTER_LO", REG_MMIO, 0xd047, &GRBM_SE1_PERFCOUNTER_LO[0], sizeof(GRBM_SE1_PERFCOUNTER_LO)/sizeof(GRBM_SE1_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmGRBM_SE1_PERFCOUNTER_HI", REG_MMIO, 0xd048, &GRBM_SE1_PERFCOUNTER_HI[0], sizeof(GRBM_SE1_PERFCOUNTER_HI)/sizeof(GRBM_SE1_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmGRBM_SE2_PERFCOUNTER_LO", REG_MMIO, 0xd049, &GRBM_SE2_PERFCOUNTER_LO[0], sizeof(GRBM_SE2_PERFCOUNTER_LO)/sizeof(GRBM_SE2_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmGRBM_SE2_PERFCOUNTER_HI", REG_MMIO, 0xd04a, &GRBM_SE2_PERFCOUNTER_HI[0], sizeof(GRBM_SE2_PERFCOUNTER_HI)/sizeof(GRBM_SE2_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmGRBM_SE3_PERFCOUNTER_LO", REG_MMIO, 0xd04b, &GRBM_SE3_PERFCOUNTER_LO[0], sizeof(GRBM_SE3_PERFCOUNTER_LO)/sizeof(GRBM_SE3_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmGRBM_SE3_PERFCOUNTER_HI", REG_MMIO, 0xd04c, &GRBM_SE3_PERFCOUNTER_HI[0], sizeof(GRBM_SE3_PERFCOUNTER_HI)/sizeof(GRBM_SE3_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER0_LO", REG_MMIO, 0xd080, &WD_PERFCOUNTER0_LO[0], sizeof(WD_PERFCOUNTER0_LO)/sizeof(WD_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER0_HI", REG_MMIO, 0xd081, &WD_PERFCOUNTER0_HI[0], sizeof(WD_PERFCOUNTER0_HI)/sizeof(WD_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER1_LO", REG_MMIO, 0xd082, &WD_PERFCOUNTER1_LO[0], sizeof(WD_PERFCOUNTER1_LO)/sizeof(WD_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER1_HI", REG_MMIO, 0xd083, &WD_PERFCOUNTER1_HI[0], sizeof(WD_PERFCOUNTER1_HI)/sizeof(WD_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER2_LO", REG_MMIO, 0xd084, &WD_PERFCOUNTER2_LO[0], sizeof(WD_PERFCOUNTER2_LO)/sizeof(WD_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER2_HI", REG_MMIO, 0xd085, &WD_PERFCOUNTER2_HI[0], sizeof(WD_PERFCOUNTER2_HI)/sizeof(WD_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER3_LO", REG_MMIO, 0xd086, &WD_PERFCOUNTER3_LO[0], sizeof(WD_PERFCOUNTER3_LO)/sizeof(WD_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER3_HI", REG_MMIO, 0xd087, &WD_PERFCOUNTER3_HI[0], sizeof(WD_PERFCOUNTER3_HI)/sizeof(WD_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER0_LO", REG_MMIO, 0xd088, &IA_PERFCOUNTER0_LO[0], sizeof(IA_PERFCOUNTER0_LO)/sizeof(IA_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER0_HI", REG_MMIO, 0xd089, &IA_PERFCOUNTER0_HI[0], sizeof(IA_PERFCOUNTER0_HI)/sizeof(IA_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER1_LO", REG_MMIO, 0xd08a, &IA_PERFCOUNTER1_LO[0], sizeof(IA_PERFCOUNTER1_LO)/sizeof(IA_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER1_HI", REG_MMIO, 0xd08b, &IA_PERFCOUNTER1_HI[0], sizeof(IA_PERFCOUNTER1_HI)/sizeof(IA_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER2_LO", REG_MMIO, 0xd08c, &IA_PERFCOUNTER2_LO[0], sizeof(IA_PERFCOUNTER2_LO)/sizeof(IA_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER2_HI", REG_MMIO, 0xd08d, &IA_PERFCOUNTER2_HI[0], sizeof(IA_PERFCOUNTER2_HI)/sizeof(IA_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER3_LO", REG_MMIO, 0xd08e, &IA_PERFCOUNTER3_LO[0], sizeof(IA_PERFCOUNTER3_LO)/sizeof(IA_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER3_HI", REG_MMIO, 0xd08f, &IA_PERFCOUNTER3_HI[0], sizeof(IA_PERFCOUNTER3_HI)/sizeof(IA_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER0_LO", REG_MMIO, 0xd090, &VGT_PERFCOUNTER0_LO[0], sizeof(VGT_PERFCOUNTER0_LO)/sizeof(VGT_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER0_HI", REG_MMIO, 0xd091, &VGT_PERFCOUNTER0_HI[0], sizeof(VGT_PERFCOUNTER0_HI)/sizeof(VGT_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER1_LO", REG_MMIO, 0xd092, &VGT_PERFCOUNTER1_LO[0], sizeof(VGT_PERFCOUNTER1_LO)/sizeof(VGT_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER1_HI", REG_MMIO, 0xd093, &VGT_PERFCOUNTER1_HI[0], sizeof(VGT_PERFCOUNTER1_HI)/sizeof(VGT_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER2_LO", REG_MMIO, 0xd094, &VGT_PERFCOUNTER2_LO[0], sizeof(VGT_PERFCOUNTER2_LO)/sizeof(VGT_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER2_HI", REG_MMIO, 0xd095, &VGT_PERFCOUNTER2_HI[0], sizeof(VGT_PERFCOUNTER2_HI)/sizeof(VGT_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER3_LO", REG_MMIO, 0xd096, &VGT_PERFCOUNTER3_LO[0], sizeof(VGT_PERFCOUNTER3_LO)/sizeof(VGT_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER3_HI", REG_MMIO, 0xd097, &VGT_PERFCOUNTER3_HI[0], sizeof(VGT_PERFCOUNTER3_HI)/sizeof(VGT_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER0_LO", REG_MMIO, 0xd100, &PA_SU_PERFCOUNTER0_LO[0], sizeof(PA_SU_PERFCOUNTER0_LO)/sizeof(PA_SU_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER0_HI", REG_MMIO, 0xd101, &PA_SU_PERFCOUNTER0_HI[0], sizeof(PA_SU_PERFCOUNTER0_HI)/sizeof(PA_SU_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER1_LO", REG_MMIO, 0xd102, &PA_SU_PERFCOUNTER1_LO[0], sizeof(PA_SU_PERFCOUNTER1_LO)/sizeof(PA_SU_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER1_HI", REG_MMIO, 0xd103, &PA_SU_PERFCOUNTER1_HI[0], sizeof(PA_SU_PERFCOUNTER1_HI)/sizeof(PA_SU_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER2_LO", REG_MMIO, 0xd104, &PA_SU_PERFCOUNTER2_LO[0], sizeof(PA_SU_PERFCOUNTER2_LO)/sizeof(PA_SU_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER2_HI", REG_MMIO, 0xd105, &PA_SU_PERFCOUNTER2_HI[0], sizeof(PA_SU_PERFCOUNTER2_HI)/sizeof(PA_SU_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER3_LO", REG_MMIO, 0xd106, &PA_SU_PERFCOUNTER3_LO[0], sizeof(PA_SU_PERFCOUNTER3_LO)/sizeof(PA_SU_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER3_HI", REG_MMIO, 0xd107, &PA_SU_PERFCOUNTER3_HI[0], sizeof(PA_SU_PERFCOUNTER3_HI)/sizeof(PA_SU_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER0_LO", REG_MMIO, 0xd140, &PA_SC_PERFCOUNTER0_LO[0], sizeof(PA_SC_PERFCOUNTER0_LO)/sizeof(PA_SC_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER0_HI", REG_MMIO, 0xd141, &PA_SC_PERFCOUNTER0_HI[0], sizeof(PA_SC_PERFCOUNTER0_HI)/sizeof(PA_SC_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER1_LO", REG_MMIO, 0xd142, &PA_SC_PERFCOUNTER1_LO[0], sizeof(PA_SC_PERFCOUNTER1_LO)/sizeof(PA_SC_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER1_HI", REG_MMIO, 0xd143, &PA_SC_PERFCOUNTER1_HI[0], sizeof(PA_SC_PERFCOUNTER1_HI)/sizeof(PA_SC_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER2_LO", REG_MMIO, 0xd144, &PA_SC_PERFCOUNTER2_LO[0], sizeof(PA_SC_PERFCOUNTER2_LO)/sizeof(PA_SC_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER2_HI", REG_MMIO, 0xd145, &PA_SC_PERFCOUNTER2_HI[0], sizeof(PA_SC_PERFCOUNTER2_HI)/sizeof(PA_SC_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER3_LO", REG_MMIO, 0xd146, &PA_SC_PERFCOUNTER3_LO[0], sizeof(PA_SC_PERFCOUNTER3_LO)/sizeof(PA_SC_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER3_HI", REG_MMIO, 0xd147, &PA_SC_PERFCOUNTER3_HI[0], sizeof(PA_SC_PERFCOUNTER3_HI)/sizeof(PA_SC_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER4_LO", REG_MMIO, 0xd148, &PA_SC_PERFCOUNTER4_LO[0], sizeof(PA_SC_PERFCOUNTER4_LO)/sizeof(PA_SC_PERFCOUNTER4_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER4_HI", REG_MMIO, 0xd149, &PA_SC_PERFCOUNTER4_HI[0], sizeof(PA_SC_PERFCOUNTER4_HI)/sizeof(PA_SC_PERFCOUNTER4_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER5_LO", REG_MMIO, 0xd14a, &PA_SC_PERFCOUNTER5_LO[0], sizeof(PA_SC_PERFCOUNTER5_LO)/sizeof(PA_SC_PERFCOUNTER5_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER5_HI", REG_MMIO, 0xd14b, &PA_SC_PERFCOUNTER5_HI[0], sizeof(PA_SC_PERFCOUNTER5_HI)/sizeof(PA_SC_PERFCOUNTER5_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER6_LO", REG_MMIO, 0xd14c, &PA_SC_PERFCOUNTER6_LO[0], sizeof(PA_SC_PERFCOUNTER6_LO)/sizeof(PA_SC_PERFCOUNTER6_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER6_HI", REG_MMIO, 0xd14d, &PA_SC_PERFCOUNTER6_HI[0], sizeof(PA_SC_PERFCOUNTER6_HI)/sizeof(PA_SC_PERFCOUNTER6_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER7_LO", REG_MMIO, 0xd14e, &PA_SC_PERFCOUNTER7_LO[0], sizeof(PA_SC_PERFCOUNTER7_LO)/sizeof(PA_SC_PERFCOUNTER7_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER7_HI", REG_MMIO, 0xd14f, &PA_SC_PERFCOUNTER7_HI[0], sizeof(PA_SC_PERFCOUNTER7_HI)/sizeof(PA_SC_PERFCOUNTER7_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER0_HI", REG_MMIO, 0xd180, &SPI_PERFCOUNTER0_HI[0], sizeof(SPI_PERFCOUNTER0_HI)/sizeof(SPI_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER0_LO", REG_MMIO, 0xd181, &SPI_PERFCOUNTER0_LO[0], sizeof(SPI_PERFCOUNTER0_LO)/sizeof(SPI_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER1_HI", REG_MMIO, 0xd182, &SPI_PERFCOUNTER1_HI[0], sizeof(SPI_PERFCOUNTER1_HI)/sizeof(SPI_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER1_LO", REG_MMIO, 0xd183, &SPI_PERFCOUNTER1_LO[0], sizeof(SPI_PERFCOUNTER1_LO)/sizeof(SPI_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER2_HI", REG_MMIO, 0xd184, &SPI_PERFCOUNTER2_HI[0], sizeof(SPI_PERFCOUNTER2_HI)/sizeof(SPI_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER2_LO", REG_MMIO, 0xd185, &SPI_PERFCOUNTER2_LO[0], sizeof(SPI_PERFCOUNTER2_LO)/sizeof(SPI_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER3_HI", REG_MMIO, 0xd186, &SPI_PERFCOUNTER3_HI[0], sizeof(SPI_PERFCOUNTER3_HI)/sizeof(SPI_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER3_LO", REG_MMIO, 0xd187, &SPI_PERFCOUNTER3_LO[0], sizeof(SPI_PERFCOUNTER3_LO)/sizeof(SPI_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER4_HI", REG_MMIO, 0xd188, &SPI_PERFCOUNTER4_HI[0], sizeof(SPI_PERFCOUNTER4_HI)/sizeof(SPI_PERFCOUNTER4_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER4_LO", REG_MMIO, 0xd189, &SPI_PERFCOUNTER4_LO[0], sizeof(SPI_PERFCOUNTER4_LO)/sizeof(SPI_PERFCOUNTER4_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER5_HI", REG_MMIO, 0xd18a, &SPI_PERFCOUNTER5_HI[0], sizeof(SPI_PERFCOUNTER5_HI)/sizeof(SPI_PERFCOUNTER5_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER5_LO", REG_MMIO, 0xd18b, &SPI_PERFCOUNTER5_LO[0], sizeof(SPI_PERFCOUNTER5_LO)/sizeof(SPI_PERFCOUNTER5_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER0_LO", REG_MMIO, 0xd1c0, &SQ_PERFCOUNTER0_LO[0], sizeof(SQ_PERFCOUNTER0_LO)/sizeof(SQ_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER0_HI", REG_MMIO, 0xd1c1, &SQ_PERFCOUNTER0_HI[0], sizeof(SQ_PERFCOUNTER0_HI)/sizeof(SQ_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER1_LO", REG_MMIO, 0xd1c2, &SQ_PERFCOUNTER1_LO[0], sizeof(SQ_PERFCOUNTER1_LO)/sizeof(SQ_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER1_HI", REG_MMIO, 0xd1c3, &SQ_PERFCOUNTER1_HI[0], sizeof(SQ_PERFCOUNTER1_HI)/sizeof(SQ_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER2_LO", REG_MMIO, 0xd1c4, &SQ_PERFCOUNTER2_LO[0], sizeof(SQ_PERFCOUNTER2_LO)/sizeof(SQ_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER2_HI", REG_MMIO, 0xd1c5, &SQ_PERFCOUNTER2_HI[0], sizeof(SQ_PERFCOUNTER2_HI)/sizeof(SQ_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER3_LO", REG_MMIO, 0xd1c6, &SQ_PERFCOUNTER3_LO[0], sizeof(SQ_PERFCOUNTER3_LO)/sizeof(SQ_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER3_HI", REG_MMIO, 0xd1c7, &SQ_PERFCOUNTER3_HI[0], sizeof(SQ_PERFCOUNTER3_HI)/sizeof(SQ_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER4_LO", REG_MMIO, 0xd1c8, &SQ_PERFCOUNTER4_LO[0], sizeof(SQ_PERFCOUNTER4_LO)/sizeof(SQ_PERFCOUNTER4_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER4_HI", REG_MMIO, 0xd1c9, &SQ_PERFCOUNTER4_HI[0], sizeof(SQ_PERFCOUNTER4_HI)/sizeof(SQ_PERFCOUNTER4_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER5_LO", REG_MMIO, 0xd1ca, &SQ_PERFCOUNTER5_LO[0], sizeof(SQ_PERFCOUNTER5_LO)/sizeof(SQ_PERFCOUNTER5_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER5_HI", REG_MMIO, 0xd1cb, &SQ_PERFCOUNTER5_HI[0], sizeof(SQ_PERFCOUNTER5_HI)/sizeof(SQ_PERFCOUNTER5_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER6_LO", REG_MMIO, 0xd1cc, &SQ_PERFCOUNTER6_LO[0], sizeof(SQ_PERFCOUNTER6_LO)/sizeof(SQ_PERFCOUNTER6_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER6_HI", REG_MMIO, 0xd1cd, &SQ_PERFCOUNTER6_HI[0], sizeof(SQ_PERFCOUNTER6_HI)/sizeof(SQ_PERFCOUNTER6_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER7_LO", REG_MMIO, 0xd1ce, &SQ_PERFCOUNTER7_LO[0], sizeof(SQ_PERFCOUNTER7_LO)/sizeof(SQ_PERFCOUNTER7_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER7_HI", REG_MMIO, 0xd1cf, &SQ_PERFCOUNTER7_HI[0], sizeof(SQ_PERFCOUNTER7_HI)/sizeof(SQ_PERFCOUNTER7_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER8_LO", REG_MMIO, 0xd1d0, &SQ_PERFCOUNTER8_LO[0], sizeof(SQ_PERFCOUNTER8_LO)/sizeof(SQ_PERFCOUNTER8_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER8_HI", REG_MMIO, 0xd1d1, &SQ_PERFCOUNTER8_HI[0], sizeof(SQ_PERFCOUNTER8_HI)/sizeof(SQ_PERFCOUNTER8_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER9_LO", REG_MMIO, 0xd1d2, &SQ_PERFCOUNTER9_LO[0], sizeof(SQ_PERFCOUNTER9_LO)/sizeof(SQ_PERFCOUNTER9_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER9_HI", REG_MMIO, 0xd1d3, &SQ_PERFCOUNTER9_HI[0], sizeof(SQ_PERFCOUNTER9_HI)/sizeof(SQ_PERFCOUNTER9_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER10_LO", REG_MMIO, 0xd1d4, &SQ_PERFCOUNTER10_LO[0], sizeof(SQ_PERFCOUNTER10_LO)/sizeof(SQ_PERFCOUNTER10_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER10_HI", REG_MMIO, 0xd1d5, &SQ_PERFCOUNTER10_HI[0], sizeof(SQ_PERFCOUNTER10_HI)/sizeof(SQ_PERFCOUNTER10_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER11_LO", REG_MMIO, 0xd1d6, &SQ_PERFCOUNTER11_LO[0], sizeof(SQ_PERFCOUNTER11_LO)/sizeof(SQ_PERFCOUNTER11_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER11_HI", REG_MMIO, 0xd1d7, &SQ_PERFCOUNTER11_HI[0], sizeof(SQ_PERFCOUNTER11_HI)/sizeof(SQ_PERFCOUNTER11_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER12_LO", REG_MMIO, 0xd1d8, &SQ_PERFCOUNTER12_LO[0], sizeof(SQ_PERFCOUNTER12_LO)/sizeof(SQ_PERFCOUNTER12_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER12_HI", REG_MMIO, 0xd1d9, &SQ_PERFCOUNTER12_HI[0], sizeof(SQ_PERFCOUNTER12_HI)/sizeof(SQ_PERFCOUNTER12_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER13_LO", REG_MMIO, 0xd1da, &SQ_PERFCOUNTER13_LO[0], sizeof(SQ_PERFCOUNTER13_LO)/sizeof(SQ_PERFCOUNTER13_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER13_HI", REG_MMIO, 0xd1db, &SQ_PERFCOUNTER13_HI[0], sizeof(SQ_PERFCOUNTER13_HI)/sizeof(SQ_PERFCOUNTER13_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER14_LO", REG_MMIO, 0xd1dc, &SQ_PERFCOUNTER14_LO[0], sizeof(SQ_PERFCOUNTER14_LO)/sizeof(SQ_PERFCOUNTER14_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER14_HI", REG_MMIO, 0xd1dd, &SQ_PERFCOUNTER14_HI[0], sizeof(SQ_PERFCOUNTER14_HI)/sizeof(SQ_PERFCOUNTER14_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER15_LO", REG_MMIO, 0xd1de, &SQ_PERFCOUNTER15_LO[0], sizeof(SQ_PERFCOUNTER15_LO)/sizeof(SQ_PERFCOUNTER15_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER15_HI", REG_MMIO, 0xd1df, &SQ_PERFCOUNTER15_HI[0], sizeof(SQ_PERFCOUNTER15_HI)/sizeof(SQ_PERFCOUNTER15_HI[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER0_LO", REG_MMIO, 0xd240, &SX_PERFCOUNTER0_LO[0], sizeof(SX_PERFCOUNTER0_LO)/sizeof(SX_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER0_HI", REG_MMIO, 0xd241, &SX_PERFCOUNTER0_HI[0], sizeof(SX_PERFCOUNTER0_HI)/sizeof(SX_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER1_LO", REG_MMIO, 0xd242, &SX_PERFCOUNTER1_LO[0], sizeof(SX_PERFCOUNTER1_LO)/sizeof(SX_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER1_HI", REG_MMIO, 0xd243, &SX_PERFCOUNTER1_HI[0], sizeof(SX_PERFCOUNTER1_HI)/sizeof(SX_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER2_LO", REG_MMIO, 0xd244, &SX_PERFCOUNTER2_LO[0], sizeof(SX_PERFCOUNTER2_LO)/sizeof(SX_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER2_HI", REG_MMIO, 0xd245, &SX_PERFCOUNTER2_HI[0], sizeof(SX_PERFCOUNTER2_HI)/sizeof(SX_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER3_LO", REG_MMIO, 0xd246, &SX_PERFCOUNTER3_LO[0], sizeof(SX_PERFCOUNTER3_LO)/sizeof(SX_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER3_HI", REG_MMIO, 0xd247, &SX_PERFCOUNTER3_HI[0], sizeof(SX_PERFCOUNTER3_HI)/sizeof(SX_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER0_LO", REG_MMIO, 0xd280, &GDS_PERFCOUNTER0_LO[0], sizeof(GDS_PERFCOUNTER0_LO)/sizeof(GDS_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER0_HI", REG_MMIO, 0xd281, &GDS_PERFCOUNTER0_HI[0], sizeof(GDS_PERFCOUNTER0_HI)/sizeof(GDS_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER1_LO", REG_MMIO, 0xd282, &GDS_PERFCOUNTER1_LO[0], sizeof(GDS_PERFCOUNTER1_LO)/sizeof(GDS_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER1_HI", REG_MMIO, 0xd283, &GDS_PERFCOUNTER1_HI[0], sizeof(GDS_PERFCOUNTER1_HI)/sizeof(GDS_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER2_LO", REG_MMIO, 0xd284, &GDS_PERFCOUNTER2_LO[0], sizeof(GDS_PERFCOUNTER2_LO)/sizeof(GDS_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER2_HI", REG_MMIO, 0xd285, &GDS_PERFCOUNTER2_HI[0], sizeof(GDS_PERFCOUNTER2_HI)/sizeof(GDS_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER3_LO", REG_MMIO, 0xd286, &GDS_PERFCOUNTER3_LO[0], sizeof(GDS_PERFCOUNTER3_LO)/sizeof(GDS_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER3_HI", REG_MMIO, 0xd287, &GDS_PERFCOUNTER3_HI[0], sizeof(GDS_PERFCOUNTER3_HI)/sizeof(GDS_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER0_LO", REG_MMIO, 0xd2c0, &TA_PERFCOUNTER0_LO[0], sizeof(TA_PERFCOUNTER0_LO)/sizeof(TA_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER0_HI", REG_MMIO, 0xd2c1, &TA_PERFCOUNTER0_HI[0], sizeof(TA_PERFCOUNTER0_HI)/sizeof(TA_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER1_LO", REG_MMIO, 0xd2c2, &TA_PERFCOUNTER1_LO[0], sizeof(TA_PERFCOUNTER1_LO)/sizeof(TA_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER1_HI", REG_MMIO, 0xd2c3, &TA_PERFCOUNTER1_HI[0], sizeof(TA_PERFCOUNTER1_HI)/sizeof(TA_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER0_LO", REG_MMIO, 0xd300, &TD_PERFCOUNTER0_LO[0], sizeof(TD_PERFCOUNTER0_LO)/sizeof(TD_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER0_HI", REG_MMIO, 0xd301, &TD_PERFCOUNTER0_HI[0], sizeof(TD_PERFCOUNTER0_HI)/sizeof(TD_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER1_LO", REG_MMIO, 0xd302, &TD_PERFCOUNTER1_LO[0], sizeof(TD_PERFCOUNTER1_LO)/sizeof(TD_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER1_HI", REG_MMIO, 0xd303, &TD_PERFCOUNTER1_HI[0], sizeof(TD_PERFCOUNTER1_HI)/sizeof(TD_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER0_LO", REG_MMIO, 0xd340, &TCP_PERFCOUNTER0_LO[0], sizeof(TCP_PERFCOUNTER0_LO)/sizeof(TCP_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER0_HI", REG_MMIO, 0xd341, &TCP_PERFCOUNTER0_HI[0], sizeof(TCP_PERFCOUNTER0_HI)/sizeof(TCP_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER1_LO", REG_MMIO, 0xd342, &TCP_PERFCOUNTER1_LO[0], sizeof(TCP_PERFCOUNTER1_LO)/sizeof(TCP_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER1_HI", REG_MMIO, 0xd343, &TCP_PERFCOUNTER1_HI[0], sizeof(TCP_PERFCOUNTER1_HI)/sizeof(TCP_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER2_LO", REG_MMIO, 0xd344, &TCP_PERFCOUNTER2_LO[0], sizeof(TCP_PERFCOUNTER2_LO)/sizeof(TCP_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER2_HI", REG_MMIO, 0xd345, &TCP_PERFCOUNTER2_HI[0], sizeof(TCP_PERFCOUNTER2_HI)/sizeof(TCP_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER3_LO", REG_MMIO, 0xd346, &TCP_PERFCOUNTER3_LO[0], sizeof(TCP_PERFCOUNTER3_LO)/sizeof(TCP_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER3_HI", REG_MMIO, 0xd347, &TCP_PERFCOUNTER3_HI[0], sizeof(TCP_PERFCOUNTER3_HI)/sizeof(TCP_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER0_LO", REG_MMIO, 0xd380, &TCC_PERFCOUNTER0_LO[0], sizeof(TCC_PERFCOUNTER0_LO)/sizeof(TCC_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER0_HI", REG_MMIO, 0xd381, &TCC_PERFCOUNTER0_HI[0], sizeof(TCC_PERFCOUNTER0_HI)/sizeof(TCC_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER1_LO", REG_MMIO, 0xd382, &TCC_PERFCOUNTER1_LO[0], sizeof(TCC_PERFCOUNTER1_LO)/sizeof(TCC_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER1_HI", REG_MMIO, 0xd383, &TCC_PERFCOUNTER1_HI[0], sizeof(TCC_PERFCOUNTER1_HI)/sizeof(TCC_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER2_LO", REG_MMIO, 0xd384, &TCC_PERFCOUNTER2_LO[0], sizeof(TCC_PERFCOUNTER2_LO)/sizeof(TCC_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER2_HI", REG_MMIO, 0xd385, &TCC_PERFCOUNTER2_HI[0], sizeof(TCC_PERFCOUNTER2_HI)/sizeof(TCC_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER3_LO", REG_MMIO, 0xd386, &TCC_PERFCOUNTER3_LO[0], sizeof(TCC_PERFCOUNTER3_LO)/sizeof(TCC_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER3_HI", REG_MMIO, 0xd387, &TCC_PERFCOUNTER3_HI[0], sizeof(TCC_PERFCOUNTER3_HI)/sizeof(TCC_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER0_LO", REG_MMIO, 0xd390, &TCA_PERFCOUNTER0_LO[0], sizeof(TCA_PERFCOUNTER0_LO)/sizeof(TCA_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER0_HI", REG_MMIO, 0xd391, &TCA_PERFCOUNTER0_HI[0], sizeof(TCA_PERFCOUNTER0_HI)/sizeof(TCA_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER1_LO", REG_MMIO, 0xd392, &TCA_PERFCOUNTER1_LO[0], sizeof(TCA_PERFCOUNTER1_LO)/sizeof(TCA_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER1_HI", REG_MMIO, 0xd393, &TCA_PERFCOUNTER1_HI[0], sizeof(TCA_PERFCOUNTER1_HI)/sizeof(TCA_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER2_LO", REG_MMIO, 0xd394, &TCA_PERFCOUNTER2_LO[0], sizeof(TCA_PERFCOUNTER2_LO)/sizeof(TCA_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER2_HI", REG_MMIO, 0xd395, &TCA_PERFCOUNTER2_HI[0], sizeof(TCA_PERFCOUNTER2_HI)/sizeof(TCA_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER3_LO", REG_MMIO, 0xd396, &TCA_PERFCOUNTER3_LO[0], sizeof(TCA_PERFCOUNTER3_LO)/sizeof(TCA_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER3_HI", REG_MMIO, 0xd397, &TCA_PERFCOUNTER3_HI[0], sizeof(TCA_PERFCOUNTER3_HI)/sizeof(TCA_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER0_LO", REG_MMIO, 0xd3a0, &TCS_PERFCOUNTER0_LO[0], sizeof(TCS_PERFCOUNTER0_LO)/sizeof(TCS_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER0_HI", REG_MMIO, 0xd3a1, &TCS_PERFCOUNTER0_HI[0], sizeof(TCS_PERFCOUNTER0_HI)/sizeof(TCS_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER1_LO", REG_MMIO, 0xd3a2, &TCS_PERFCOUNTER1_LO[0], sizeof(TCS_PERFCOUNTER1_LO)/sizeof(TCS_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER1_HI", REG_MMIO, 0xd3a3, &TCS_PERFCOUNTER1_HI[0], sizeof(TCS_PERFCOUNTER1_HI)/sizeof(TCS_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER2_LO", REG_MMIO, 0xd3a4, &TCS_PERFCOUNTER2_LO[0], sizeof(TCS_PERFCOUNTER2_LO)/sizeof(TCS_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER2_HI", REG_MMIO, 0xd3a5, &TCS_PERFCOUNTER2_HI[0], sizeof(TCS_PERFCOUNTER2_HI)/sizeof(TCS_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER3_LO", REG_MMIO, 0xd3a6, &TCS_PERFCOUNTER3_LO[0], sizeof(TCS_PERFCOUNTER3_LO)/sizeof(TCS_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER3_HI", REG_MMIO, 0xd3a7, &TCS_PERFCOUNTER3_HI[0], sizeof(TCS_PERFCOUNTER3_HI)/sizeof(TCS_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER0_LO", REG_MMIO, 0xd406, &CB_PERFCOUNTER0_LO[0], sizeof(CB_PERFCOUNTER0_LO)/sizeof(CB_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER0_HI", REG_MMIO, 0xd407, &CB_PERFCOUNTER0_HI[0], sizeof(CB_PERFCOUNTER0_HI)/sizeof(CB_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER1_LO", REG_MMIO, 0xd408, &CB_PERFCOUNTER1_LO[0], sizeof(CB_PERFCOUNTER1_LO)/sizeof(CB_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER1_HI", REG_MMIO, 0xd409, &CB_PERFCOUNTER1_HI[0], sizeof(CB_PERFCOUNTER1_HI)/sizeof(CB_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER2_LO", REG_MMIO, 0xd40a, &CB_PERFCOUNTER2_LO[0], sizeof(CB_PERFCOUNTER2_LO)/sizeof(CB_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER2_HI", REG_MMIO, 0xd40b, &CB_PERFCOUNTER2_HI[0], sizeof(CB_PERFCOUNTER2_HI)/sizeof(CB_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER3_LO", REG_MMIO, 0xd40c, &CB_PERFCOUNTER3_LO[0], sizeof(CB_PERFCOUNTER3_LO)/sizeof(CB_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER3_HI", REG_MMIO, 0xd40d, &CB_PERFCOUNTER3_HI[0], sizeof(CB_PERFCOUNTER3_HI)/sizeof(CB_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER0_LO", REG_MMIO, 0xd440, &DB_PERFCOUNTER0_LO[0], sizeof(DB_PERFCOUNTER0_LO)/sizeof(DB_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER0_HI", REG_MMIO, 0xd441, &DB_PERFCOUNTER0_HI[0], sizeof(DB_PERFCOUNTER0_HI)/sizeof(DB_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER1_LO", REG_MMIO, 0xd442, &DB_PERFCOUNTER1_LO[0], sizeof(DB_PERFCOUNTER1_LO)/sizeof(DB_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER1_HI", REG_MMIO, 0xd443, &DB_PERFCOUNTER1_HI[0], sizeof(DB_PERFCOUNTER1_HI)/sizeof(DB_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER2_LO", REG_MMIO, 0xd444, &DB_PERFCOUNTER2_LO[0], sizeof(DB_PERFCOUNTER2_LO)/sizeof(DB_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER2_HI", REG_MMIO, 0xd445, &DB_PERFCOUNTER2_HI[0], sizeof(DB_PERFCOUNTER2_HI)/sizeof(DB_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER3_LO", REG_MMIO, 0xd446, &DB_PERFCOUNTER3_LO[0], sizeof(DB_PERFCOUNTER3_LO)/sizeof(DB_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER3_HI", REG_MMIO, 0xd447, &DB_PERFCOUNTER3_HI[0], sizeof(DB_PERFCOUNTER3_HI)/sizeof(DB_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER0_LO", REG_MMIO, 0xd480, &RLC_PERFCOUNTER0_LO[0], sizeof(RLC_PERFCOUNTER0_LO)/sizeof(RLC_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER0_HI", REG_MMIO, 0xd481, &RLC_PERFCOUNTER0_HI[0], sizeof(RLC_PERFCOUNTER0_HI)/sizeof(RLC_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER1_LO", REG_MMIO, 0xd482, &RLC_PERFCOUNTER1_LO[0], sizeof(RLC_PERFCOUNTER1_LO)/sizeof(RLC_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER1_HI", REG_MMIO, 0xd483, &RLC_PERFCOUNTER1_HI[0], sizeof(RLC_PERFCOUNTER1_HI)/sizeof(RLC_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER1_SELECT", REG_MMIO, 0xd800, &CPG_PERFCOUNTER1_SELECT[0], sizeof(CPG_PERFCOUNTER1_SELECT)/sizeof(CPG_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER0_SELECT1", REG_MMIO, 0xd801, &CPG_PERFCOUNTER0_SELECT1[0], sizeof(CPG_PERFCOUNTER0_SELECT1)/sizeof(CPG_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmCPG_PERFCOUNTER0_SELECT", REG_MMIO, 0xd802, &CPG_PERFCOUNTER0_SELECT[0], sizeof(CPG_PERFCOUNTER0_SELECT)/sizeof(CPG_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER1_SELECT", REG_MMIO, 0xd803, &CPC_PERFCOUNTER1_SELECT[0], sizeof(CPC_PERFCOUNTER1_SELECT)/sizeof(CPC_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER0_SELECT1", REG_MMIO, 0xd804, &CPC_PERFCOUNTER0_SELECT1[0], sizeof(CPC_PERFCOUNTER0_SELECT1)/sizeof(CPC_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER1_SELECT", REG_MMIO, 0xd805, &CPF_PERFCOUNTER1_SELECT[0], sizeof(CPF_PERFCOUNTER1_SELECT)/sizeof(CPF_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER0_SELECT1", REG_MMIO, 0xd806, &CPF_PERFCOUNTER0_SELECT1[0], sizeof(CPF_PERFCOUNTER0_SELECT1)/sizeof(CPF_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmCPF_PERFCOUNTER0_SELECT", REG_MMIO, 0xd807, &CPF_PERFCOUNTER0_SELECT[0], sizeof(CPF_PERFCOUNTER0_SELECT)/sizeof(CPF_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmCP_PERFMON_CNTL", REG_MMIO, 0xd808, &CP_PERFMON_CNTL[0], sizeof(CP_PERFMON_CNTL)/sizeof(CP_PERFMON_CNTL[0]), 0, 0 },
	{ "mmCPC_PERFCOUNTER0_SELECT", REG_MMIO, 0xd809, &CPC_PERFCOUNTER0_SELECT[0], sizeof(CPC_PERFCOUNTER0_SELECT)/sizeof(CPC_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER0_SELECT", REG_MMIO, 0xd840, &GRBM_PERFCOUNTER0_SELECT[0], sizeof(GRBM_PERFCOUNTER0_SELECT)/sizeof(GRBM_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER1_SELECT", REG_MMIO, 0xd841, &GRBM_PERFCOUNTER1_SELECT[0], sizeof(GRBM_PERFCOUNTER1_SELECT)/sizeof(GRBM_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmGRBM_SE0_PERFCOUNTER_SELECT", REG_MMIO, 0xd842, &GRBM_SE0_PERFCOUNTER_SELECT[0], sizeof(GRBM_SE0_PERFCOUNTER_SELECT)/sizeof(GRBM_SE0_PERFCOUNTER_SELECT[0]), 0, 0 },
	{ "mmGRBM_SE1_PERFCOUNTER_SELECT", REG_MMIO, 0xd843, &GRBM_SE1_PERFCOUNTER_SELECT[0], sizeof(GRBM_SE1_PERFCOUNTER_SELECT)/sizeof(GRBM_SE1_PERFCOUNTER_SELECT[0]), 0, 0 },
	{ "mmGRBM_SE2_PERFCOUNTER_SELECT", REG_MMIO, 0xd844, &GRBM_SE2_PERFCOUNTER_SELECT[0], sizeof(GRBM_SE2_PERFCOUNTER_SELECT)/sizeof(GRBM_SE2_PERFCOUNTER_SELECT[0]), 0, 0 },
	{ "mmGRBM_SE3_PERFCOUNTER_SELECT", REG_MMIO, 0xd845, &GRBM_SE3_PERFCOUNTER_SELECT[0], sizeof(GRBM_SE3_PERFCOUNTER_SELECT)/sizeof(GRBM_SE3_PERFCOUNTER_SELECT[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER0_SELECT", REG_MMIO, 0xd880, &WD_PERFCOUNTER0_SELECT[0], sizeof(WD_PERFCOUNTER0_SELECT)/sizeof(WD_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER1_SELECT", REG_MMIO, 0xd881, &WD_PERFCOUNTER1_SELECT[0], sizeof(WD_PERFCOUNTER1_SELECT)/sizeof(WD_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER2_SELECT", REG_MMIO, 0xd882, &WD_PERFCOUNTER2_SELECT[0], sizeof(WD_PERFCOUNTER2_SELECT)/sizeof(WD_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmWD_PERFCOUNTER3_SELECT", REG_MMIO, 0xd883, &WD_PERFCOUNTER3_SELECT[0], sizeof(WD_PERFCOUNTER3_SELECT)/sizeof(WD_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER0_SELECT", REG_MMIO, 0xd884, &IA_PERFCOUNTER0_SELECT[0], sizeof(IA_PERFCOUNTER0_SELECT)/sizeof(IA_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER1_SELECT", REG_MMIO, 0xd885, &IA_PERFCOUNTER1_SELECT[0], sizeof(IA_PERFCOUNTER1_SELECT)/sizeof(IA_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER2_SELECT", REG_MMIO, 0xd886, &IA_PERFCOUNTER2_SELECT[0], sizeof(IA_PERFCOUNTER2_SELECT)/sizeof(IA_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER3_SELECT", REG_MMIO, 0xd887, &IA_PERFCOUNTER3_SELECT[0], sizeof(IA_PERFCOUNTER3_SELECT)/sizeof(IA_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER0_SELECT1", REG_MMIO, 0xd888, &IA_PERFCOUNTER0_SELECT1[0], sizeof(IA_PERFCOUNTER0_SELECT1)/sizeof(IA_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER0_SELECT", REG_MMIO, 0xd88c, &VGT_PERFCOUNTER0_SELECT[0], sizeof(VGT_PERFCOUNTER0_SELECT)/sizeof(VGT_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER1_SELECT", REG_MMIO, 0xd88d, &VGT_PERFCOUNTER1_SELECT[0], sizeof(VGT_PERFCOUNTER1_SELECT)/sizeof(VGT_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER2_SELECT", REG_MMIO, 0xd88e, &VGT_PERFCOUNTER2_SELECT[0], sizeof(VGT_PERFCOUNTER2_SELECT)/sizeof(VGT_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER3_SELECT", REG_MMIO, 0xd88f, &VGT_PERFCOUNTER3_SELECT[0], sizeof(VGT_PERFCOUNTER3_SELECT)/sizeof(VGT_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER0_SELECT1", REG_MMIO, 0xd890, &VGT_PERFCOUNTER0_SELECT1[0], sizeof(VGT_PERFCOUNTER0_SELECT1)/sizeof(VGT_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER1_SELECT1", REG_MMIO, 0xd891, &VGT_PERFCOUNTER1_SELECT1[0], sizeof(VGT_PERFCOUNTER1_SELECT1)/sizeof(VGT_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER_SEID_MASK", REG_MMIO, 0xd894, &VGT_PERFCOUNTER_SEID_MASK[0], sizeof(VGT_PERFCOUNTER_SEID_MASK)/sizeof(VGT_PERFCOUNTER_SEID_MASK[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER0_SELECT", REG_MMIO, 0xd900, &PA_SU_PERFCOUNTER0_SELECT[0], sizeof(PA_SU_PERFCOUNTER0_SELECT)/sizeof(PA_SU_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER0_SELECT1", REG_MMIO, 0xd901, &PA_SU_PERFCOUNTER0_SELECT1[0], sizeof(PA_SU_PERFCOUNTER0_SELECT1)/sizeof(PA_SU_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER1_SELECT", REG_MMIO, 0xd902, &PA_SU_PERFCOUNTER1_SELECT[0], sizeof(PA_SU_PERFCOUNTER1_SELECT)/sizeof(PA_SU_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER1_SELECT1", REG_MMIO, 0xd903, &PA_SU_PERFCOUNTER1_SELECT1[0], sizeof(PA_SU_PERFCOUNTER1_SELECT1)/sizeof(PA_SU_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER2_SELECT", REG_MMIO, 0xd904, &PA_SU_PERFCOUNTER2_SELECT[0], sizeof(PA_SU_PERFCOUNTER2_SELECT)/sizeof(PA_SU_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER3_SELECT", REG_MMIO, 0xd905, &PA_SU_PERFCOUNTER3_SELECT[0], sizeof(PA_SU_PERFCOUNTER3_SELECT)/sizeof(PA_SU_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER0_SELECT", REG_MMIO, 0xd940, &PA_SC_PERFCOUNTER0_SELECT[0], sizeof(PA_SC_PERFCOUNTER0_SELECT)/sizeof(PA_SC_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER0_SELECT1", REG_MMIO, 0xd941, &PA_SC_PERFCOUNTER0_SELECT1[0], sizeof(PA_SC_PERFCOUNTER0_SELECT1)/sizeof(PA_SC_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER1_SELECT", REG_MMIO, 0xd942, &PA_SC_PERFCOUNTER1_SELECT[0], sizeof(PA_SC_PERFCOUNTER1_SELECT)/sizeof(PA_SC_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER2_SELECT", REG_MMIO, 0xd943, &PA_SC_PERFCOUNTER2_SELECT[0], sizeof(PA_SC_PERFCOUNTER2_SELECT)/sizeof(PA_SC_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER3_SELECT", REG_MMIO, 0xd944, &PA_SC_PERFCOUNTER3_SELECT[0], sizeof(PA_SC_PERFCOUNTER3_SELECT)/sizeof(PA_SC_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER4_SELECT", REG_MMIO, 0xd945, &PA_SC_PERFCOUNTER4_SELECT[0], sizeof(PA_SC_PERFCOUNTER4_SELECT)/sizeof(PA_SC_PERFCOUNTER4_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER5_SELECT", REG_MMIO, 0xd946, &PA_SC_PERFCOUNTER5_SELECT[0], sizeof(PA_SC_PERFCOUNTER5_SELECT)/sizeof(PA_SC_PERFCOUNTER5_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER6_SELECT", REG_MMIO, 0xd947, &PA_SC_PERFCOUNTER6_SELECT[0], sizeof(PA_SC_PERFCOUNTER6_SELECT)/sizeof(PA_SC_PERFCOUNTER6_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER7_SELECT", REG_MMIO, 0xd948, &PA_SC_PERFCOUNTER7_SELECT[0], sizeof(PA_SC_PERFCOUNTER7_SELECT)/sizeof(PA_SC_PERFCOUNTER7_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER0_SELECT", REG_MMIO, 0xd980, &SPI_PERFCOUNTER0_SELECT[0], sizeof(SPI_PERFCOUNTER0_SELECT)/sizeof(SPI_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER1_SELECT", REG_MMIO, 0xd981, &SPI_PERFCOUNTER1_SELECT[0], sizeof(SPI_PERFCOUNTER1_SELECT)/sizeof(SPI_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER2_SELECT", REG_MMIO, 0xd982, &SPI_PERFCOUNTER2_SELECT[0], sizeof(SPI_PERFCOUNTER2_SELECT)/sizeof(SPI_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER3_SELECT", REG_MMIO, 0xd983, &SPI_PERFCOUNTER3_SELECT[0], sizeof(SPI_PERFCOUNTER3_SELECT)/sizeof(SPI_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER0_SELECT1", REG_MMIO, 0xd984, &SPI_PERFCOUNTER0_SELECT1[0], sizeof(SPI_PERFCOUNTER0_SELECT1)/sizeof(SPI_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER1_SELECT1", REG_MMIO, 0xd985, &SPI_PERFCOUNTER1_SELECT1[0], sizeof(SPI_PERFCOUNTER1_SELECT1)/sizeof(SPI_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER2_SELECT1", REG_MMIO, 0xd986, &SPI_PERFCOUNTER2_SELECT1[0], sizeof(SPI_PERFCOUNTER2_SELECT1)/sizeof(SPI_PERFCOUNTER2_SELECT1[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER3_SELECT1", REG_MMIO, 0xd987, &SPI_PERFCOUNTER3_SELECT1[0], sizeof(SPI_PERFCOUNTER3_SELECT1)/sizeof(SPI_PERFCOUNTER3_SELECT1[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER4_SELECT", REG_MMIO, 0xd988, &SPI_PERFCOUNTER4_SELECT[0], sizeof(SPI_PERFCOUNTER4_SELECT)/sizeof(SPI_PERFCOUNTER4_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER5_SELECT", REG_MMIO, 0xd989, &SPI_PERFCOUNTER5_SELECT[0], sizeof(SPI_PERFCOUNTER5_SELECT)/sizeof(SPI_PERFCOUNTER5_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER_BINS", REG_MMIO, 0xd98a, &SPI_PERFCOUNTER_BINS[0], sizeof(SPI_PERFCOUNTER_BINS)/sizeof(SPI_PERFCOUNTER_BINS[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER0_SELECT", REG_MMIO, 0xd9c0, &SQ_PERFCOUNTER0_SELECT[0], sizeof(SQ_PERFCOUNTER0_SELECT)/sizeof(SQ_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER1_SELECT", REG_MMIO, 0xd9c1, &SQ_PERFCOUNTER1_SELECT[0], sizeof(SQ_PERFCOUNTER1_SELECT)/sizeof(SQ_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER2_SELECT", REG_MMIO, 0xd9c2, &SQ_PERFCOUNTER2_SELECT[0], sizeof(SQ_PERFCOUNTER2_SELECT)/sizeof(SQ_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER3_SELECT", REG_MMIO, 0xd9c3, &SQ_PERFCOUNTER3_SELECT[0], sizeof(SQ_PERFCOUNTER3_SELECT)/sizeof(SQ_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER4_SELECT", REG_MMIO, 0xd9c4, &SQ_PERFCOUNTER4_SELECT[0], sizeof(SQ_PERFCOUNTER4_SELECT)/sizeof(SQ_PERFCOUNTER4_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER5_SELECT", REG_MMIO, 0xd9c5, &SQ_PERFCOUNTER5_SELECT[0], sizeof(SQ_PERFCOUNTER5_SELECT)/sizeof(SQ_PERFCOUNTER5_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER6_SELECT", REG_MMIO, 0xd9c6, &SQ_PERFCOUNTER6_SELECT[0], sizeof(SQ_PERFCOUNTER6_SELECT)/sizeof(SQ_PERFCOUNTER6_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER7_SELECT", REG_MMIO, 0xd9c7, &SQ_PERFCOUNTER7_SELECT[0], sizeof(SQ_PERFCOUNTER7_SELECT)/sizeof(SQ_PERFCOUNTER7_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER8_SELECT", REG_MMIO, 0xd9c8, &SQ_PERFCOUNTER8_SELECT[0], sizeof(SQ_PERFCOUNTER8_SELECT)/sizeof(SQ_PERFCOUNTER8_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER9_SELECT", REG_MMIO, 0xd9c9, &SQ_PERFCOUNTER9_SELECT[0], sizeof(SQ_PERFCOUNTER9_SELECT)/sizeof(SQ_PERFCOUNTER9_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER10_SELECT", REG_MMIO, 0xd9ca, &SQ_PERFCOUNTER10_SELECT[0], sizeof(SQ_PERFCOUNTER10_SELECT)/sizeof(SQ_PERFCOUNTER10_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER11_SELECT", REG_MMIO, 0xd9cb, &SQ_PERFCOUNTER11_SELECT[0], sizeof(SQ_PERFCOUNTER11_SELECT)/sizeof(SQ_PERFCOUNTER11_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER12_SELECT", REG_MMIO, 0xd9cc, &SQ_PERFCOUNTER12_SELECT[0], sizeof(SQ_PERFCOUNTER12_SELECT)/sizeof(SQ_PERFCOUNTER12_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER13_SELECT", REG_MMIO, 0xd9cd, &SQ_PERFCOUNTER13_SELECT[0], sizeof(SQ_PERFCOUNTER13_SELECT)/sizeof(SQ_PERFCOUNTER13_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER14_SELECT", REG_MMIO, 0xd9ce, &SQ_PERFCOUNTER14_SELECT[0], sizeof(SQ_PERFCOUNTER14_SELECT)/sizeof(SQ_PERFCOUNTER14_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER15_SELECT", REG_MMIO, 0xd9cf, &SQ_PERFCOUNTER15_SELECT[0], sizeof(SQ_PERFCOUNTER15_SELECT)/sizeof(SQ_PERFCOUNTER15_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER_CTRL", REG_MMIO, 0xd9e0, &SQ_PERFCOUNTER_CTRL[0], sizeof(SQ_PERFCOUNTER_CTRL)/sizeof(SQ_PERFCOUNTER_CTRL[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER_MASK", REG_MMIO, 0xd9e1, &SQ_PERFCOUNTER_MASK[0], sizeof(SQ_PERFCOUNTER_MASK)/sizeof(SQ_PERFCOUNTER_MASK[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER_CTRL2", REG_MMIO, 0xd9e2, &SQ_PERFCOUNTER_CTRL2[0], sizeof(SQ_PERFCOUNTER_CTRL2)/sizeof(SQ_PERFCOUNTER_CTRL2[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER0_SELECT", REG_MMIO, 0xda40, &SX_PERFCOUNTER0_SELECT[0], sizeof(SX_PERFCOUNTER0_SELECT)/sizeof(SX_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER1_SELECT", REG_MMIO, 0xda41, &SX_PERFCOUNTER1_SELECT[0], sizeof(SX_PERFCOUNTER1_SELECT)/sizeof(SX_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER2_SELECT", REG_MMIO, 0xda42, &SX_PERFCOUNTER2_SELECT[0], sizeof(SX_PERFCOUNTER2_SELECT)/sizeof(SX_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER3_SELECT", REG_MMIO, 0xda43, &SX_PERFCOUNTER3_SELECT[0], sizeof(SX_PERFCOUNTER3_SELECT)/sizeof(SX_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER0_SELECT1", REG_MMIO, 0xda44, &SX_PERFCOUNTER0_SELECT1[0], sizeof(SX_PERFCOUNTER0_SELECT1)/sizeof(SX_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER1_SELECT1", REG_MMIO, 0xda45, &SX_PERFCOUNTER1_SELECT1[0], sizeof(SX_PERFCOUNTER1_SELECT1)/sizeof(SX_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER0_SELECT", REG_MMIO, 0xda80, &GDS_PERFCOUNTER0_SELECT[0], sizeof(GDS_PERFCOUNTER0_SELECT)/sizeof(GDS_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER1_SELECT", REG_MMIO, 0xda81, &GDS_PERFCOUNTER1_SELECT[0], sizeof(GDS_PERFCOUNTER1_SELECT)/sizeof(GDS_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER2_SELECT", REG_MMIO, 0xda82, &GDS_PERFCOUNTER2_SELECT[0], sizeof(GDS_PERFCOUNTER2_SELECT)/sizeof(GDS_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER3_SELECT", REG_MMIO, 0xda83, &GDS_PERFCOUNTER3_SELECT[0], sizeof(GDS_PERFCOUNTER3_SELECT)/sizeof(GDS_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER0_SELECT1", REG_MMIO, 0xda84, &GDS_PERFCOUNTER0_SELECT1[0], sizeof(GDS_PERFCOUNTER0_SELECT1)/sizeof(GDS_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER0_SELECT", REG_MMIO, 0xdac0, &TA_PERFCOUNTER0_SELECT[0], sizeof(TA_PERFCOUNTER0_SELECT)/sizeof(TA_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER0_SELECT1", REG_MMIO, 0xdac1, &TA_PERFCOUNTER0_SELECT1[0], sizeof(TA_PERFCOUNTER0_SELECT1)/sizeof(TA_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER1_SELECT", REG_MMIO, 0xdac2, &TA_PERFCOUNTER1_SELECT[0], sizeof(TA_PERFCOUNTER1_SELECT)/sizeof(TA_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER0_SELECT", REG_MMIO, 0xdb00, &TD_PERFCOUNTER0_SELECT[0], sizeof(TD_PERFCOUNTER0_SELECT)/sizeof(TD_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER0_SELECT1", REG_MMIO, 0xdb01, &TD_PERFCOUNTER0_SELECT1[0], sizeof(TD_PERFCOUNTER0_SELECT1)/sizeof(TD_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER1_SELECT", REG_MMIO, 0xdb02, &TD_PERFCOUNTER1_SELECT[0], sizeof(TD_PERFCOUNTER1_SELECT)/sizeof(TD_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER0_SELECT", REG_MMIO, 0xdb40, &TCP_PERFCOUNTER0_SELECT[0], sizeof(TCP_PERFCOUNTER0_SELECT)/sizeof(TCP_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER0_SELECT1", REG_MMIO, 0xdb41, &TCP_PERFCOUNTER0_SELECT1[0], sizeof(TCP_PERFCOUNTER0_SELECT1)/sizeof(TCP_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER1_SELECT", REG_MMIO, 0xdb42, &TCP_PERFCOUNTER1_SELECT[0], sizeof(TCP_PERFCOUNTER1_SELECT)/sizeof(TCP_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER1_SELECT1", REG_MMIO, 0xdb43, &TCP_PERFCOUNTER1_SELECT1[0], sizeof(TCP_PERFCOUNTER1_SELECT1)/sizeof(TCP_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER2_SELECT", REG_MMIO, 0xdb44, &TCP_PERFCOUNTER2_SELECT[0], sizeof(TCP_PERFCOUNTER2_SELECT)/sizeof(TCP_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER3_SELECT", REG_MMIO, 0xdb45, &TCP_PERFCOUNTER3_SELECT[0], sizeof(TCP_PERFCOUNTER3_SELECT)/sizeof(TCP_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER0_SELECT", REG_MMIO, 0xdb80, &TCC_PERFCOUNTER0_SELECT[0], sizeof(TCC_PERFCOUNTER0_SELECT)/sizeof(TCC_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER0_SELECT1", REG_MMIO, 0xdb81, &TCC_PERFCOUNTER0_SELECT1[0], sizeof(TCC_PERFCOUNTER0_SELECT1)/sizeof(TCC_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER1_SELECT", REG_MMIO, 0xdb82, &TCC_PERFCOUNTER1_SELECT[0], sizeof(TCC_PERFCOUNTER1_SELECT)/sizeof(TCC_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER1_SELECT1", REG_MMIO, 0xdb83, &TCC_PERFCOUNTER1_SELECT1[0], sizeof(TCC_PERFCOUNTER1_SELECT1)/sizeof(TCC_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER2_SELECT", REG_MMIO, 0xdb84, &TCC_PERFCOUNTER2_SELECT[0], sizeof(TCC_PERFCOUNTER2_SELECT)/sizeof(TCC_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER3_SELECT", REG_MMIO, 0xdb85, &TCC_PERFCOUNTER3_SELECT[0], sizeof(TCC_PERFCOUNTER3_SELECT)/sizeof(TCC_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER0_SELECT", REG_MMIO, 0xdb90, &TCA_PERFCOUNTER0_SELECT[0], sizeof(TCA_PERFCOUNTER0_SELECT)/sizeof(TCA_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER0_SELECT1", REG_MMIO, 0xdb91, &TCA_PERFCOUNTER0_SELECT1[0], sizeof(TCA_PERFCOUNTER0_SELECT1)/sizeof(TCA_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER1_SELECT", REG_MMIO, 0xdb92, &TCA_PERFCOUNTER1_SELECT[0], sizeof(TCA_PERFCOUNTER1_SELECT)/sizeof(TCA_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER1_SELECT1", REG_MMIO, 0xdb93, &TCA_PERFCOUNTER1_SELECT1[0], sizeof(TCA_PERFCOUNTER1_SELECT1)/sizeof(TCA_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER2_SELECT", REG_MMIO, 0xdb94, &TCA_PERFCOUNTER2_SELECT[0], sizeof(TCA_PERFCOUNTER2_SELECT)/sizeof(TCA_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER3_SELECT", REG_MMIO, 0xdb95, &TCA_PERFCOUNTER3_SELECT[0], sizeof(TCA_PERFCOUNTER3_SELECT)/sizeof(TCA_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER0_SELECT", REG_MMIO, 0xdba0, &TCS_PERFCOUNTER0_SELECT[0], sizeof(TCS_PERFCOUNTER0_SELECT)/sizeof(TCS_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER0_SELECT1", REG_MMIO, 0xdba1, &TCS_PERFCOUNTER0_SELECT1[0], sizeof(TCS_PERFCOUNTER0_SELECT1)/sizeof(TCS_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER1_SELECT", REG_MMIO, 0xdba2, &TCS_PERFCOUNTER1_SELECT[0], sizeof(TCS_PERFCOUNTER1_SELECT)/sizeof(TCS_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER2_SELECT", REG_MMIO, 0xdba3, &TCS_PERFCOUNTER2_SELECT[0], sizeof(TCS_PERFCOUNTER2_SELECT)/sizeof(TCS_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmTCS_PERFCOUNTER3_SELECT", REG_MMIO, 0xdba4, &TCS_PERFCOUNTER3_SELECT[0], sizeof(TCS_PERFCOUNTER3_SELECT)/sizeof(TCS_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER_FILTER", REG_MMIO, 0xdc00, &CB_PERFCOUNTER_FILTER[0], sizeof(CB_PERFCOUNTER_FILTER)/sizeof(CB_PERFCOUNTER_FILTER[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER0_SELECT", REG_MMIO, 0xdc01, &CB_PERFCOUNTER0_SELECT[0], sizeof(CB_PERFCOUNTER0_SELECT)/sizeof(CB_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER0_SELECT1", REG_MMIO, 0xdc02, &CB_PERFCOUNTER0_SELECT1[0], sizeof(CB_PERFCOUNTER0_SELECT1)/sizeof(CB_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER1_SELECT", REG_MMIO, 0xdc03, &CB_PERFCOUNTER1_SELECT[0], sizeof(CB_PERFCOUNTER1_SELECT)/sizeof(CB_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER2_SELECT", REG_MMIO, 0xdc04, &CB_PERFCOUNTER2_SELECT[0], sizeof(CB_PERFCOUNTER2_SELECT)/sizeof(CB_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER3_SELECT", REG_MMIO, 0xdc05, &CB_PERFCOUNTER3_SELECT[0], sizeof(CB_PERFCOUNTER3_SELECT)/sizeof(CB_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER0_SELECT", REG_MMIO, 0xdc40, &DB_PERFCOUNTER0_SELECT[0], sizeof(DB_PERFCOUNTER0_SELECT)/sizeof(DB_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER0_SELECT1", REG_MMIO, 0xdc41, &DB_PERFCOUNTER0_SELECT1[0], sizeof(DB_PERFCOUNTER0_SELECT1)/sizeof(DB_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER1_SELECT", REG_MMIO, 0xdc42, &DB_PERFCOUNTER1_SELECT[0], sizeof(DB_PERFCOUNTER1_SELECT)/sizeof(DB_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER1_SELECT1", REG_MMIO, 0xdc43, &DB_PERFCOUNTER1_SELECT1[0], sizeof(DB_PERFCOUNTER1_SELECT1)/sizeof(DB_PERFCOUNTER1_SELECT1[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER2_SELECT", REG_MMIO, 0xdc44, &DB_PERFCOUNTER2_SELECT[0], sizeof(DB_PERFCOUNTER2_SELECT)/sizeof(DB_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER3_SELECT", REG_MMIO, 0xdc46, &DB_PERFCOUNTER3_SELECT[0], sizeof(DB_PERFCOUNTER3_SELECT)/sizeof(DB_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmRLC_SPM_PERFMON_CNTL", REG_MMIO, 0xdc80, &RLC_SPM_PERFMON_CNTL[0], sizeof(RLC_SPM_PERFMON_CNTL)/sizeof(RLC_SPM_PERFMON_CNTL[0]), 0, 0 },
	{ "mmRLC_SPM_PERFMON_RING_BASE_LO", REG_MMIO, 0xdc81, &RLC_SPM_PERFMON_RING_BASE_LO[0], sizeof(RLC_SPM_PERFMON_RING_BASE_LO)/sizeof(RLC_SPM_PERFMON_RING_BASE_LO[0]), 0, 0 },
	{ "mmRLC_SPM_PERFMON_RING_BASE_HI", REG_MMIO, 0xdc82, &RLC_SPM_PERFMON_RING_BASE_HI[0], sizeof(RLC_SPM_PERFMON_RING_BASE_HI)/sizeof(RLC_SPM_PERFMON_RING_BASE_HI[0]), 0, 0 },
	{ "mmRLC_SPM_PERFMON_RING_SIZE", REG_MMIO, 0xdc83, &RLC_SPM_PERFMON_RING_SIZE[0], sizeof(RLC_SPM_PERFMON_RING_SIZE)/sizeof(RLC_SPM_PERFMON_RING_SIZE[0]), 0, 0 },
	{ "mmRLC_SPM_PERFMON_SEGMENT_SIZE", REG_MMIO, 0xdc84, &RLC_SPM_PERFMON_SEGMENT_SIZE[0], sizeof(RLC_SPM_PERFMON_SEGMENT_SIZE)/sizeof(RLC_SPM_PERFMON_SEGMENT_SIZE[0]), 0, 0 },
	{ "mmRLC_SPM_SE_MUXSEL_ADDR", REG_MMIO, 0xdc85, &RLC_SPM_SE_MUXSEL_ADDR[0], sizeof(RLC_SPM_SE_MUXSEL_ADDR)/sizeof(RLC_SPM_SE_MUXSEL_ADDR[0]), 0, 0 },
	{ "mmRLC_SPM_SE_MUXSEL_DATA", REG_MMIO, 0xdc86, &RLC_SPM_SE_MUXSEL_DATA[0], sizeof(RLC_SPM_SE_MUXSEL_DATA)/sizeof(RLC_SPM_SE_MUXSEL_DATA[0]), 0, 0 },
	{ "mmRLC_SPM_CPG_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc87, &RLC_SPM_CPG_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_CPG_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_CPG_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_CPC_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc88, &RLC_SPM_CPC_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_CPC_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_CPC_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_CPF_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc89, &RLC_SPM_CPF_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_CPF_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_CPF_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_CB_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc8a, &RLC_SPM_CB_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_CB_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_CB_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_DB_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc8b, &RLC_SPM_DB_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_DB_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_DB_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_PA_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc8c, &RLC_SPM_PA_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_PA_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_PA_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_GDS_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc8d, &RLC_SPM_GDS_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_GDS_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_GDS_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_IA_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc8e, &RLC_SPM_IA_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_IA_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_IA_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_SC_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc90, &RLC_SPM_SC_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_SC_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_SC_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_TCC_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc91, &RLC_SPM_TCC_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_TCC_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_TCC_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_TCA_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc92, &RLC_SPM_TCA_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_TCA_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_TCA_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_TCP_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc93, &RLC_SPM_TCP_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_TCP_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_TCP_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_TA_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc94, &RLC_SPM_TA_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_TA_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_TA_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_TD_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc95, &RLC_SPM_TD_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_TD_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_TD_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_VGT_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc96, &RLC_SPM_VGT_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_VGT_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_VGT_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_SPI_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc97, &RLC_SPM_SPI_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_SPI_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_SPI_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_SQG_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc98, &RLC_SPM_SQG_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_SQG_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_SQG_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_TCS_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc99, &RLC_SPM_TCS_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_TCS_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_TCS_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_SX_PERFMON_SAMPLE_DELAY", REG_MMIO, 0xdc9a, &RLC_SPM_SX_PERFMON_SAMPLE_DELAY[0], sizeof(RLC_SPM_SX_PERFMON_SAMPLE_DELAY)/sizeof(RLC_SPM_SX_PERFMON_SAMPLE_DELAY[0]), 0, 0 },
	{ "mmRLC_SPM_GLOBAL_MUXSEL_ADDR", REG_MMIO, 0xdc9b, &RLC_SPM_GLOBAL_MUXSEL_ADDR[0], sizeof(RLC_SPM_GLOBAL_MUXSEL_ADDR)/sizeof(RLC_SPM_GLOBAL_MUXSEL_ADDR[0]), 0, 0 },
	{ "mmRLC_SPM_GLOBAL_MUXSEL_DATA", REG_MMIO, 0xdc9c, &RLC_SPM_GLOBAL_MUXSEL_DATA[0], sizeof(RLC_SPM_GLOBAL_MUXSEL_DATA)/sizeof(RLC_SPM_GLOBAL_MUXSEL_DATA[0]), 0, 0 },
	{ "mmRLC_SPM_RING_RDPTR", REG_MMIO, 0xdc9d, &RLC_SPM_RING_RDPTR[0], sizeof(RLC_SPM_RING_RDPTR)/sizeof(RLC_SPM_RING_RDPTR[0]), 0, 0 },
	{ "mmRLC_SPM_SEGMENT_THRESHOLD", REG_MMIO, 0xdc9e, &RLC_SPM_SEGMENT_THRESHOLD[0], sizeof(RLC_SPM_SEGMENT_THRESHOLD)/sizeof(RLC_SPM_SEGMENT_THRESHOLD[0]), 0, 0 },
	{ "mmRLC_PERFMON_CNTL", REG_MMIO, 0xdcc0, &RLC_PERFMON_CNTL[0], sizeof(RLC_PERFMON_CNTL)/sizeof(RLC_PERFMON_CNTL[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER0_SELECT", REG_MMIO, 0xdcc1, &RLC_PERFCOUNTER0_SELECT[0], sizeof(RLC_PERFCOUNTER0_SELECT)/sizeof(RLC_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER1_SELECT", REG_MMIO, 0xdcc2, &RLC_PERFCOUNTER1_SELECT[0], sizeof(RLC_PERFCOUNTER1_SELECT)/sizeof(RLC_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmCGTS_SM_CTRL_REG", REG_MMIO, 0xf000, &CGTS_SM_CTRL_REG[0], sizeof(CGTS_SM_CTRL_REG)/sizeof(CGTS_SM_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_RD_CTRL_REG", REG_MMIO, 0xf001, &CGTS_RD_CTRL_REG[0], sizeof(CGTS_RD_CTRL_REG)/sizeof(CGTS_RD_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_RD_REG", REG_MMIO, 0xf002, &CGTS_RD_REG[0], sizeof(CGTS_RD_REG)/sizeof(CGTS_RD_REG[0]), 0, 0 },
	{ "mmCGTS_TCC_DISABLE", REG_MMIO, 0xf003, &CGTS_TCC_DISABLE[0], sizeof(CGTS_TCC_DISABLE)/sizeof(CGTS_TCC_DISABLE[0]), 0, 0 },
	{ "mmCGTS_USER_TCC_DISABLE", REG_MMIO, 0xf004, &CGTS_USER_TCC_DISABLE[0], sizeof(CGTS_USER_TCC_DISABLE)/sizeof(CGTS_USER_TCC_DISABLE[0]), 0, 0 },
	{ "mmCGTS_CU0_SP0_CTRL_REG", REG_MMIO, 0xf008, &CGTS_CU0_SP0_CTRL_REG[0], sizeof(CGTS_CU0_SP0_CTRL_REG)/sizeof(CGTS_CU0_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU0_LDS_SQ_CTRL_REG", REG_MMIO, 0xf009, &CGTS_CU0_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU0_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU0_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU0_TA_SQC_CTRL_REG", REG_MMIO, 0xf00a, &CGTS_CU0_TA_SQC_CTRL_REG[0], sizeof(CGTS_CU0_TA_SQC_CTRL_REG)/sizeof(CGTS_CU0_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU0_SP1_CTRL_REG", REG_MMIO, 0xf00b, &CGTS_CU0_SP1_CTRL_REG[0], sizeof(CGTS_CU0_SP1_CTRL_REG)/sizeof(CGTS_CU0_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU0_TD_TCP_CTRL_REG", REG_MMIO, 0xf00c, &CGTS_CU0_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU0_TD_TCP_CTRL_REG)/sizeof(CGTS_CU0_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU1_SP0_CTRL_REG", REG_MMIO, 0xf00d, &CGTS_CU1_SP0_CTRL_REG[0], sizeof(CGTS_CU1_SP0_CTRL_REG)/sizeof(CGTS_CU1_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU1_LDS_SQ_CTRL_REG", REG_MMIO, 0xf00e, &CGTS_CU1_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU1_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU1_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU1_TA_CTRL_REG", REG_MMIO, 0xf00f, &CGTS_CU1_TA_CTRL_REG[0], sizeof(CGTS_CU1_TA_CTRL_REG)/sizeof(CGTS_CU1_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU1_SP1_CTRL_REG", REG_MMIO, 0xf010, &CGTS_CU1_SP1_CTRL_REG[0], sizeof(CGTS_CU1_SP1_CTRL_REG)/sizeof(CGTS_CU1_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU1_TD_TCP_CTRL_REG", REG_MMIO, 0xf011, &CGTS_CU1_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU1_TD_TCP_CTRL_REG)/sizeof(CGTS_CU1_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU2_SP0_CTRL_REG", REG_MMIO, 0xf012, &CGTS_CU2_SP0_CTRL_REG[0], sizeof(CGTS_CU2_SP0_CTRL_REG)/sizeof(CGTS_CU2_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU2_LDS_SQ_CTRL_REG", REG_MMIO, 0xf013, &CGTS_CU2_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU2_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU2_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU2_TA_CTRL_REG", REG_MMIO, 0xf014, &CGTS_CU2_TA_CTRL_REG[0], sizeof(CGTS_CU2_TA_CTRL_REG)/sizeof(CGTS_CU2_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU2_SP1_CTRL_REG", REG_MMIO, 0xf015, &CGTS_CU2_SP1_CTRL_REG[0], sizeof(CGTS_CU2_SP1_CTRL_REG)/sizeof(CGTS_CU2_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU2_TD_TCP_CTRL_REG", REG_MMIO, 0xf016, &CGTS_CU2_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU2_TD_TCP_CTRL_REG)/sizeof(CGTS_CU2_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU3_SP0_CTRL_REG", REG_MMIO, 0xf017, &CGTS_CU3_SP0_CTRL_REG[0], sizeof(CGTS_CU3_SP0_CTRL_REG)/sizeof(CGTS_CU3_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU3_LDS_SQ_CTRL_REG", REG_MMIO, 0xf018, &CGTS_CU3_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU3_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU3_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU3_TA_CTRL_REG", REG_MMIO, 0xf019, &CGTS_CU3_TA_CTRL_REG[0], sizeof(CGTS_CU3_TA_CTRL_REG)/sizeof(CGTS_CU3_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU3_SP1_CTRL_REG", REG_MMIO, 0xf01a, &CGTS_CU3_SP1_CTRL_REG[0], sizeof(CGTS_CU3_SP1_CTRL_REG)/sizeof(CGTS_CU3_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU3_TD_TCP_CTRL_REG", REG_MMIO, 0xf01b, &CGTS_CU3_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU3_TD_TCP_CTRL_REG)/sizeof(CGTS_CU3_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU4_SP0_CTRL_REG", REG_MMIO, 0xf01c, &CGTS_CU4_SP0_CTRL_REG[0], sizeof(CGTS_CU4_SP0_CTRL_REG)/sizeof(CGTS_CU4_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU4_LDS_SQ_CTRL_REG", REG_MMIO, 0xf01d, &CGTS_CU4_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU4_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU4_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU4_TA_SQC_CTRL_REG", REG_MMIO, 0xf01e, &CGTS_CU4_TA_SQC_CTRL_REG[0], sizeof(CGTS_CU4_TA_SQC_CTRL_REG)/sizeof(CGTS_CU4_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU4_SP1_CTRL_REG", REG_MMIO, 0xf01f, &CGTS_CU4_SP1_CTRL_REG[0], sizeof(CGTS_CU4_SP1_CTRL_REG)/sizeof(CGTS_CU4_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU4_TD_TCP_CTRL_REG", REG_MMIO, 0xf020, &CGTS_CU4_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU4_TD_TCP_CTRL_REG)/sizeof(CGTS_CU4_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU5_SP0_CTRL_REG", REG_MMIO, 0xf021, &CGTS_CU5_SP0_CTRL_REG[0], sizeof(CGTS_CU5_SP0_CTRL_REG)/sizeof(CGTS_CU5_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU5_LDS_SQ_CTRL_REG", REG_MMIO, 0xf022, &CGTS_CU5_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU5_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU5_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU5_TA_CTRL_REG", REG_MMIO, 0xf023, &CGTS_CU5_TA_CTRL_REG[0], sizeof(CGTS_CU5_TA_CTRL_REG)/sizeof(CGTS_CU5_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU5_SP1_CTRL_REG", REG_MMIO, 0xf024, &CGTS_CU5_SP1_CTRL_REG[0], sizeof(CGTS_CU5_SP1_CTRL_REG)/sizeof(CGTS_CU5_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU5_TD_TCP_CTRL_REG", REG_MMIO, 0xf025, &CGTS_CU5_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU5_TD_TCP_CTRL_REG)/sizeof(CGTS_CU5_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU6_SP0_CTRL_REG", REG_MMIO, 0xf026, &CGTS_CU6_SP0_CTRL_REG[0], sizeof(CGTS_CU6_SP0_CTRL_REG)/sizeof(CGTS_CU6_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU6_LDS_SQ_CTRL_REG", REG_MMIO, 0xf027, &CGTS_CU6_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU6_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU6_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU6_TA_CTRL_REG", REG_MMIO, 0xf028, &CGTS_CU6_TA_CTRL_REG[0], sizeof(CGTS_CU6_TA_CTRL_REG)/sizeof(CGTS_CU6_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU6_SP1_CTRL_REG", REG_MMIO, 0xf029, &CGTS_CU6_SP1_CTRL_REG[0], sizeof(CGTS_CU6_SP1_CTRL_REG)/sizeof(CGTS_CU6_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU6_TD_TCP_CTRL_REG", REG_MMIO, 0xf02a, &CGTS_CU6_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU6_TD_TCP_CTRL_REG)/sizeof(CGTS_CU6_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU7_SP0_CTRL_REG", REG_MMIO, 0xf02b, &CGTS_CU7_SP0_CTRL_REG[0], sizeof(CGTS_CU7_SP0_CTRL_REG)/sizeof(CGTS_CU7_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU7_LDS_SQ_CTRL_REG", REG_MMIO, 0xf02c, &CGTS_CU7_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU7_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU7_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU7_TA_CTRL_REG", REG_MMIO, 0xf02d, &CGTS_CU7_TA_CTRL_REG[0], sizeof(CGTS_CU7_TA_CTRL_REG)/sizeof(CGTS_CU7_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU7_SP1_CTRL_REG", REG_MMIO, 0xf02e, &CGTS_CU7_SP1_CTRL_REG[0], sizeof(CGTS_CU7_SP1_CTRL_REG)/sizeof(CGTS_CU7_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU7_TD_TCP_CTRL_REG", REG_MMIO, 0xf02f, &CGTS_CU7_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU7_TD_TCP_CTRL_REG)/sizeof(CGTS_CU7_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU8_SP0_CTRL_REG", REG_MMIO, 0xf030, &CGTS_CU8_SP0_CTRL_REG[0], sizeof(CGTS_CU8_SP0_CTRL_REG)/sizeof(CGTS_CU8_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU8_LDS_SQ_CTRL_REG", REG_MMIO, 0xf031, &CGTS_CU8_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU8_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU8_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU8_TA_SQC_CTRL_REG", REG_MMIO, 0xf032, &CGTS_CU8_TA_SQC_CTRL_REG[0], sizeof(CGTS_CU8_TA_SQC_CTRL_REG)/sizeof(CGTS_CU8_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU8_SP1_CTRL_REG", REG_MMIO, 0xf033, &CGTS_CU8_SP1_CTRL_REG[0], sizeof(CGTS_CU8_SP1_CTRL_REG)/sizeof(CGTS_CU8_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU8_TD_TCP_CTRL_REG", REG_MMIO, 0xf034, &CGTS_CU8_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU8_TD_TCP_CTRL_REG)/sizeof(CGTS_CU8_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU9_SP0_CTRL_REG", REG_MMIO, 0xf035, &CGTS_CU9_SP0_CTRL_REG[0], sizeof(CGTS_CU9_SP0_CTRL_REG)/sizeof(CGTS_CU9_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU9_LDS_SQ_CTRL_REG", REG_MMIO, 0xf036, &CGTS_CU9_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU9_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU9_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU9_TA_CTRL_REG", REG_MMIO, 0xf037, &CGTS_CU9_TA_CTRL_REG[0], sizeof(CGTS_CU9_TA_CTRL_REG)/sizeof(CGTS_CU9_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU9_SP1_CTRL_REG", REG_MMIO, 0xf038, &CGTS_CU9_SP1_CTRL_REG[0], sizeof(CGTS_CU9_SP1_CTRL_REG)/sizeof(CGTS_CU9_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU9_TD_TCP_CTRL_REG", REG_MMIO, 0xf039, &CGTS_CU9_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU9_TD_TCP_CTRL_REG)/sizeof(CGTS_CU9_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU10_SP0_CTRL_REG", REG_MMIO, 0xf03a, &CGTS_CU10_SP0_CTRL_REG[0], sizeof(CGTS_CU10_SP0_CTRL_REG)/sizeof(CGTS_CU10_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU10_LDS_SQ_CTRL_REG", REG_MMIO, 0xf03b, &CGTS_CU10_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU10_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU10_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU10_TA_CTRL_REG", REG_MMIO, 0xf03c, &CGTS_CU10_TA_CTRL_REG[0], sizeof(CGTS_CU10_TA_CTRL_REG)/sizeof(CGTS_CU10_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU10_SP1_CTRL_REG", REG_MMIO, 0xf03d, &CGTS_CU10_SP1_CTRL_REG[0], sizeof(CGTS_CU10_SP1_CTRL_REG)/sizeof(CGTS_CU10_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU10_TD_TCP_CTRL_REG", REG_MMIO, 0xf03e, &CGTS_CU10_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU10_TD_TCP_CTRL_REG)/sizeof(CGTS_CU10_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU11_SP0_CTRL_REG", REG_MMIO, 0xf03f, &CGTS_CU11_SP0_CTRL_REG[0], sizeof(CGTS_CU11_SP0_CTRL_REG)/sizeof(CGTS_CU11_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU11_LDS_SQ_CTRL_REG", REG_MMIO, 0xf040, &CGTS_CU11_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU11_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU11_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU11_TA_CTRL_REG", REG_MMIO, 0xf041, &CGTS_CU11_TA_CTRL_REG[0], sizeof(CGTS_CU11_TA_CTRL_REG)/sizeof(CGTS_CU11_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU11_SP1_CTRL_REG", REG_MMIO, 0xf042, &CGTS_CU11_SP1_CTRL_REG[0], sizeof(CGTS_CU11_SP1_CTRL_REG)/sizeof(CGTS_CU11_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU11_TD_TCP_CTRL_REG", REG_MMIO, 0xf043, &CGTS_CU11_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU11_TD_TCP_CTRL_REG)/sizeof(CGTS_CU11_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU12_SP0_CTRL_REG", REG_MMIO, 0xf044, &CGTS_CU12_SP0_CTRL_REG[0], sizeof(CGTS_CU12_SP0_CTRL_REG)/sizeof(CGTS_CU12_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU12_LDS_SQ_CTRL_REG", REG_MMIO, 0xf045, &CGTS_CU12_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU12_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU12_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU12_TA_SQC_CTRL_REG", REG_MMIO, 0xf046, &CGTS_CU12_TA_SQC_CTRL_REG[0], sizeof(CGTS_CU12_TA_SQC_CTRL_REG)/sizeof(CGTS_CU12_TA_SQC_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU12_SP1_CTRL_REG", REG_MMIO, 0xf047, &CGTS_CU12_SP1_CTRL_REG[0], sizeof(CGTS_CU12_SP1_CTRL_REG)/sizeof(CGTS_CU12_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU12_TD_TCP_CTRL_REG", REG_MMIO, 0xf048, &CGTS_CU12_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU12_TD_TCP_CTRL_REG)/sizeof(CGTS_CU12_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU13_SP0_CTRL_REG", REG_MMIO, 0xf049, &CGTS_CU13_SP0_CTRL_REG[0], sizeof(CGTS_CU13_SP0_CTRL_REG)/sizeof(CGTS_CU13_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU13_LDS_SQ_CTRL_REG", REG_MMIO, 0xf04a, &CGTS_CU13_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU13_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU13_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU13_TA_CTRL_REG", REG_MMIO, 0xf04b, &CGTS_CU13_TA_CTRL_REG[0], sizeof(CGTS_CU13_TA_CTRL_REG)/sizeof(CGTS_CU13_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU13_SP1_CTRL_REG", REG_MMIO, 0xf04c, &CGTS_CU13_SP1_CTRL_REG[0], sizeof(CGTS_CU13_SP1_CTRL_REG)/sizeof(CGTS_CU13_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU13_TD_TCP_CTRL_REG", REG_MMIO, 0xf04d, &CGTS_CU13_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU13_TD_TCP_CTRL_REG)/sizeof(CGTS_CU13_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU14_SP0_CTRL_REG", REG_MMIO, 0xf04e, &CGTS_CU14_SP0_CTRL_REG[0], sizeof(CGTS_CU14_SP0_CTRL_REG)/sizeof(CGTS_CU14_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU14_LDS_SQ_CTRL_REG", REG_MMIO, 0xf04f, &CGTS_CU14_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU14_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU14_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU14_TA_CTRL_REG", REG_MMIO, 0xf050, &CGTS_CU14_TA_CTRL_REG[0], sizeof(CGTS_CU14_TA_CTRL_REG)/sizeof(CGTS_CU14_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU14_SP1_CTRL_REG", REG_MMIO, 0xf051, &CGTS_CU14_SP1_CTRL_REG[0], sizeof(CGTS_CU14_SP1_CTRL_REG)/sizeof(CGTS_CU14_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU14_TD_TCP_CTRL_REG", REG_MMIO, 0xf052, &CGTS_CU14_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU14_TD_TCP_CTRL_REG)/sizeof(CGTS_CU14_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU15_SP0_CTRL_REG", REG_MMIO, 0xf053, &CGTS_CU15_SP0_CTRL_REG[0], sizeof(CGTS_CU15_SP0_CTRL_REG)/sizeof(CGTS_CU15_SP0_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU15_LDS_SQ_CTRL_REG", REG_MMIO, 0xf054, &CGTS_CU15_LDS_SQ_CTRL_REG[0], sizeof(CGTS_CU15_LDS_SQ_CTRL_REG)/sizeof(CGTS_CU15_LDS_SQ_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU15_TA_CTRL_REG", REG_MMIO, 0xf055, &CGTS_CU15_TA_CTRL_REG[0], sizeof(CGTS_CU15_TA_CTRL_REG)/sizeof(CGTS_CU15_TA_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU15_SP1_CTRL_REG", REG_MMIO, 0xf056, &CGTS_CU15_SP1_CTRL_REG[0], sizeof(CGTS_CU15_SP1_CTRL_REG)/sizeof(CGTS_CU15_SP1_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_CU15_TD_TCP_CTRL_REG", REG_MMIO, 0xf057, &CGTS_CU15_TD_TCP_CTRL_REG[0], sizeof(CGTS_CU15_TD_TCP_CTRL_REG)/sizeof(CGTS_CU15_TD_TCP_CTRL_REG[0]), 0, 0 },
	{ "mmCGTT_SPI_CLK_CTRL", REG_MMIO, 0xf080, &CGTT_SPI_CLK_CTRL[0], sizeof(CGTT_SPI_CLK_CTRL)/sizeof(CGTT_SPI_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_PC_CLK_CTRL", REG_MMIO, 0xf081, &CGTT_PC_CLK_CTRL[0], sizeof(CGTT_PC_CLK_CTRL)/sizeof(CGTT_PC_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_BCI_CLK_CTRL", REG_MMIO, 0xf082, &CGTT_BCI_CLK_CTRL[0], sizeof(CGTT_BCI_CLK_CTRL)/sizeof(CGTT_BCI_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_VGT_CLK_CTRL", REG_MMIO, 0xf084, &CGTT_VGT_CLK_CTRL[0], sizeof(CGTT_VGT_CLK_CTRL)/sizeof(CGTT_VGT_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_IA_CLK_CTRL", REG_MMIO, 0xf085, &CGTT_IA_CLK_CTRL[0], sizeof(CGTT_IA_CLK_CTRL)/sizeof(CGTT_IA_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_WD_CLK_CTRL", REG_MMIO, 0xf086, &CGTT_WD_CLK_CTRL[0], sizeof(CGTT_WD_CLK_CTRL)/sizeof(CGTT_WD_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_PA_CLK_CTRL", REG_MMIO, 0xf088, &CGTT_PA_CLK_CTRL[0], sizeof(CGTT_PA_CLK_CTRL)/sizeof(CGTT_PA_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_SC_CLK_CTRL", REG_MMIO, 0xf089, &CGTT_SC_CLK_CTRL[0], sizeof(CGTT_SC_CLK_CTRL)/sizeof(CGTT_SC_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_SQ_CLK_CTRL", REG_MMIO, 0xf08c, &CGTT_SQ_CLK_CTRL[0], sizeof(CGTT_SQ_CLK_CTRL)/sizeof(CGTT_SQ_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_SQG_CLK_CTRL", REG_MMIO, 0xf08d, &CGTT_SQG_CLK_CTRL[0], sizeof(CGTT_SQG_CLK_CTRL)/sizeof(CGTT_SQG_CLK_CTRL[0]), 0, 0 },
	{ "mmSQ_ALU_CLK_CTRL", REG_MMIO, 0xf08e, &SQ_ALU_CLK_CTRL[0], sizeof(SQ_ALU_CLK_CTRL)/sizeof(SQ_ALU_CLK_CTRL[0]), 0, 0 },
	{ "mmSQ_TEX_CLK_CTRL", REG_MMIO, 0xf08f, &SQ_TEX_CLK_CTRL[0], sizeof(SQ_TEX_CLK_CTRL)/sizeof(SQ_TEX_CLK_CTRL[0]), 0, 0 },
	{ "mmSQ_LDS_CLK_CTRL", REG_MMIO, 0xf090, &SQ_LDS_CLK_CTRL[0], sizeof(SQ_LDS_CLK_CTRL)/sizeof(SQ_LDS_CLK_CTRL[0]), 0, 0 },
	{ "mmSQ_POWER_THROTTLE", REG_MMIO, 0xf091, &SQ_POWER_THROTTLE[0], sizeof(SQ_POWER_THROTTLE)/sizeof(SQ_POWER_THROTTLE[0]), 0, 0 },
	{ "mmSQ_POWER_THROTTLE2", REG_MMIO, 0xf092, &SQ_POWER_THROTTLE2[0], sizeof(SQ_POWER_THROTTLE2)/sizeof(SQ_POWER_THROTTLE2[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL0", REG_MMIO, 0xf094, &CGTT_SX_CLK_CTRL0[0], sizeof(CGTT_SX_CLK_CTRL0)/sizeof(CGTT_SX_CLK_CTRL0[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL1", REG_MMIO, 0xf095, &CGTT_SX_CLK_CTRL1[0], sizeof(CGTT_SX_CLK_CTRL1)/sizeof(CGTT_SX_CLK_CTRL1[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL2", REG_MMIO, 0xf096, &CGTT_SX_CLK_CTRL2[0], sizeof(CGTT_SX_CLK_CTRL2)/sizeof(CGTT_SX_CLK_CTRL2[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL3", REG_MMIO, 0xf097, &CGTT_SX_CLK_CTRL3[0], sizeof(CGTT_SX_CLK_CTRL3)/sizeof(CGTT_SX_CLK_CTRL3[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL4", REG_MMIO, 0xf098, &CGTT_SX_CLK_CTRL4[0], sizeof(CGTT_SX_CLK_CTRL4)/sizeof(CGTT_SX_CLK_CTRL4[0]), 0, 0 },
	{ "mmTD_CGTT_CTRL", REG_MMIO, 0xf09c, &TD_CGTT_CTRL[0], sizeof(TD_CGTT_CTRL)/sizeof(TD_CGTT_CTRL[0]), 0, 0 },
	{ "mmTA_CGTT_CTRL", REG_MMIO, 0xf09d, &TA_CGTT_CTRL[0], sizeof(TA_CGTT_CTRL)/sizeof(TA_CGTT_CTRL[0]), 0, 0 },
	{ "mmCGTT_TCP_CLK_CTRL", REG_MMIO, 0xf09e, &CGTT_TCP_CLK_CTRL[0], sizeof(CGTT_TCP_CLK_CTRL)/sizeof(CGTT_TCP_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_TCI_CLK_CTRL", REG_MMIO, 0xf09f, &CGTT_TCI_CLK_CTRL[0], sizeof(CGTT_TCI_CLK_CTRL)/sizeof(CGTT_TCI_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_GDS_CLK_CTRL", REG_MMIO, 0xf0a0, &CGTT_GDS_CLK_CTRL[0], sizeof(CGTT_GDS_CLK_CTRL)/sizeof(CGTT_GDS_CLK_CTRL[0]), 0, 0 },
	{ "mmDB_CGTT_CLK_CTRL_0", REG_MMIO, 0xf0a4, &DB_CGTT_CLK_CTRL_0[0], sizeof(DB_CGTT_CLK_CTRL_0)/sizeof(DB_CGTT_CLK_CTRL_0[0]), 0, 0 },
	{ "mmCB_CGTT_SCLK_CTRL", REG_MMIO, 0xf0a8, &CB_CGTT_SCLK_CTRL[0], sizeof(CB_CGTT_SCLK_CTRL)/sizeof(CB_CGTT_SCLK_CTRL[0]), 0, 0 },
	{ "mmTCC_CGTT_SCLK_CTRL", REG_MMIO, 0xf0ac, &TCC_CGTT_SCLK_CTRL[0], sizeof(TCC_CGTT_SCLK_CTRL)/sizeof(TCC_CGTT_SCLK_CTRL[0]), 0, 0 },
	{ "mmTCA_CGTT_SCLK_CTRL", REG_MMIO, 0xf0ad, &TCA_CGTT_SCLK_CTRL[0], sizeof(TCA_CGTT_SCLK_CTRL)/sizeof(TCA_CGTT_SCLK_CTRL[0]), 0, 0 },
	{ "mmTCS_CGTT_SCLK_CTRL", REG_MMIO, 0xf0ae, &TCS_CGTT_SCLK_CTRL[0], sizeof(TCS_CGTT_SCLK_CTRL)/sizeof(TCS_CGTT_SCLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_CP_CLK_CTRL", REG_MMIO, 0xf0b0, &CGTT_CP_CLK_CTRL[0], sizeof(CGTT_CP_CLK_CTRL)/sizeof(CGTT_CP_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_CPF_CLK_CTRL", REG_MMIO, 0xf0b1, &CGTT_CPF_CLK_CTRL[0], sizeof(CGTT_CPF_CLK_CTRL)/sizeof(CGTT_CPF_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_CPC_CLK_CTRL", REG_MMIO, 0xf0b2, &CGTT_CPC_CLK_CTRL[0], sizeof(CGTT_CPC_CLK_CTRL)/sizeof(CGTT_CPC_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_RLC_CLK_CTRL", REG_MMIO, 0xf0b8, &CGTT_RLC_CLK_CTRL[0], sizeof(CGTT_RLC_CLK_CTRL)/sizeof(CGTT_RLC_CLK_CTRL[0]), 0, 0 },
	{ "mmSQ_HV_VMID_CTRL", REG_MMIO, 0xf840, &SQ_HV_VMID_CTRL[0], sizeof(SQ_HV_VMID_CTRL)/sizeof(SQ_HV_VMID_CTRL[0]), 0, 0 },
	{ "mmGFX_PIPE_PRIORITY", REG_MMIO, 0xf87f, &GFX_PIPE_PRIORITY[0], sizeof(GFX_PIPE_PRIORITY)/sizeof(GFX_PIPE_PRIORITY[0]), 0, 0 },
