$comment
	File created using the following command:
		vcd file Pratica10.msim.vcd -direction
$end
$date
	Sun Sep 15 21:47:45 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module aludec_vlg_vec_tst $end
$var reg 2 ! ALUOp [1:0] $end
$var reg 3 " funct3 [2:0] $end
$var reg 1 # funct7b5 $end
$var reg 1 $ opb5 $end
$var wire 1 % ALUControl [2] $end
$var wire 1 & ALUControl [1] $end
$var wire 1 ' ALUControl [0] $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / opb5~input_o $end
$var wire 1 0 ALUControl[0]~output_o $end
$var wire 1 1 ALUControl[1]~output_o $end
$var wire 1 2 ALUControl[2]~output_o $end
$var wire 1 3 funct3[1]~input_o $end
$var wire 1 4 funct7b5~input_o $end
$var wire 1 5 funct3[0]~input_o $end
$var wire 1 6 Selector0~0_combout $end
$var wire 1 7 ALUOp[0]~input_o $end
$var wire 1 8 ALUOp[1]~input_o $end
$var wire 1 9 Selector0~1_combout $end
$var wire 1 : funct3[2]~input_o $end
$var wire 1 ; ALUControl~0_combout $end
$var wire 1 < ALUControl~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0'
0&
0%
x(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
$end
#60000
b1 !
17
0(
19
10
1'
#120000
b11 !
b10 !
07
18
1(
09
00
0'
#180000
1#
14
0(
#240000
1$
1/
1(
16
19
10
1'
#300000
b10 "
0#
0$
13
04
0/
0(
1<
12
1%
#360000
b110 "
1:
1(
0<
1;
02
11
0%
1&
#420000
b111 "
15
0(
06
09
00
0'
#480000
b0 !
b101 "
b1 "
b0 "
05
03
0:
08
1(
0;
01
0&
#1000000
