{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 02:34:43 2018 " "Info: Processing started: Thu Apr 12 02:34:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw -c hw " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw -c hw" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bah/desktop/componentes do projeto/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/bah/desktop/componentes do projeto/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "../Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "../Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bah/desktop/componentes do projeto/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/bah/desktop/componentes do projeto/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "../Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "../Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bah/desktop/componentes do projeto/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file /users/bah/desktop/componentes do projeto/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "../Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "../Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "../Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bah/desktop/componentes do projeto/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/bah/desktop/componentes do projeto/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "../Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "../Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bah/desktop/componentes do projeto/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/bah/desktop/componentes do projeto/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "../Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "../Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bah/desktop/componentes do projeto/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/bah/desktop/componentes do projeto/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "../Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "../Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/bah/Desktop/Componentes do Projeto/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset RESET Control.sv(4) " "Info (10281): Verilog HDL Declaration information at Control.sv(4): object \"Reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/bah/Desktop/HW/CPU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ISNTR_DECODE Control.sv(139) " "Error (10161): Verilog HDL error at Control.sv(139): object \"ISNTR_DECODE\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 139 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state Control.sv(153) " "Error (10161): Verilog HDL error at Control.sv(153): object \"state\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 153 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state Control.sv(159) " "Error (10161): Verilog HDL error at Control.sv(159): object \"state\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 159 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ADD Control.sv(159) " "Error (10161): Verilog HDL error at Control.sv(159): object \"ADD\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 159 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state Control.sv(162) " "Error (10161): Verilog HDL error at Control.sv(162): object \"state\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 162 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "AND Control.sv(162) " "Error (10161): Verilog HDL error at Control.sv(162): object \"AND\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 162 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state Control.sv(165) " "Error (10161): Verilog HDL error at Control.sv(165): object \"state\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 165 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SUB Control.sv(165) " "Error (10161): Verilog HDL error at Control.sv(165): object \"SUB\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 165 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state Control.sv(168) " "Error (10161): Verilog HDL error at Control.sv(168): object \"state\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 168 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "XOR Control.sv(168) " "Error (10161): Verilog HDL error at Control.sv(168): object \"XOR\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 168 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state Control.sv(171) " "Error (10161): Verilog HDL error at Control.sv(171): object \"state\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 171 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BREAK Control.sv(171) " "Error (10161): Verilog HDL error at Control.sv(171): object \"BREAK\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 171 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state Control.sv(174) " "Error (10161): Verilog HDL error at Control.sv(174): object \"state\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 174 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "NOP Control.sv(174) " "Error (10161): Verilog HDL error at Control.sv(174): object \"NOP\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 174 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state Control.sv(180) " "Error (10161): Verilog HDL error at Control.sv(180): object \"state\" is not declared" {  } { { "Control.sv" "" { Text "C:/Users/bah/Desktop/HW/Control.sv" 180 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bah/Desktop/HW/hw.map.smsg " "Info: Generated suppressed messages file C:/Users/bah/Desktop/HW/hw.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 15 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Error: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 12 02:34:47 2018 " "Error: Processing ended: Thu Apr 12 02:34:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
