library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Multi16Con is
port(
		a,b		:	in 	std_logic_vector(15 downto 0);
		p			:	out 	std_logic_vector(15 downto 0);
		ov			:	out	std_logic;);
end Multi16Con;

architecture behavioral of Multi16Con is
signal p_i	:	std_logic_vector(31 downto 0);
signal signo : std_logic_vector(15 downto 0);
begin --behavioral

	signo <= (others => p_i(15));
	p_i <=	std_logic_vector(signed(a)*signed(b));
	p <= p_i(15 downto 0);
	ov	<= '0' when p_i(31 downto 16) =	signo else
					'1';
end behavioral;