

================================================================
== Vitis HLS Report for 'Block_entry_split_proc'
================================================================
* Date:           Fri Jan  9 14:27:24 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|      0 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       72|     -|
|Register             |        -|      -|       66|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       66|       74|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   8|          2|    1|          2|
    |ap_return_0  |  32|          2|   32|         64|
    |ap_return_1  |  32|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  72|          6|   65|        130|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  32|   0|   32|          0|
    |ap_return_1_preg  |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  66|   0|   66|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------+-----+-----+------------+------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|  Block_entry.split_proc|  return value|
|nRows        |   in|   32|     ap_none|                   nRows|        scalar|
|nCols        |   in|   32|     ap_none|                   nCols|        scalar|
+-------------+-----+-----+------------+------------------------+--------------+

