C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-103/tb_conv_7seg.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-103/tb_conv_7seg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_conv_7seg

Top level modules:
	tb_conv_7seg

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-103/tb_conv_8421_E3.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-103/tb_conv_8421_E3.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_conv_8421_E3

Top level modules:
	tb_conv_8421_E3

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-103/conv_7seg.v {2 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-103/conv_7seg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module conv_7seg
** Warning: C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-103/conv_7seg.v(25): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	conv_7seg

} {} {}}
