DESIGN_NAME: counter_8bit

VERILOG_FILES:
  - src/counter_8bit.v

CLOCK_PORT: clk_i
CLOCK_PERIOD: 10

FP_CORE_UTIL: 50
FP_ASPECT_RATIO: 1.0

PL_TARGET_DENSITY: 0.55