Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\barmu\Documents\GitHub\Arch-Lab-\lab 4\DUT\pll.qsys" --block-symbol-file --output-directory="C:\Users\barmu\Documents\GitHub\Arch-Lab-\lab 4\DUT\pll" --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DUT/pll.qsys
Progress: Reading input file
Progress: Adding pll_0 [altera_pll 22.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pll.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: pll.pll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\barmu\Documents\GitHub\Arch-Lab-\lab 4\DUT\pll.qsys" --synthesis=VHDL --greybox --output-directory="C:\Users\barmu\Documents\GitHub\Arch-Lab-\lab 4\DUT\pll\synthesis" --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DUT/pll.qsys
Progress: Reading input file
Progress: Adding pll_0 [altera_pll 22.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pll.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: pll.pll_0: Able to implement PLL with user settings
Info: pll: Generating pll "pll" for QUARTUS_SYNTH
Info: pll_0: "pll" instantiated altera_pll "pll_0"
Info: pll: Done "pll" with 2 modules, 3 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
