{"vcs1":{"timestamp_begin":1728755520.688546254, "rt":1.95, "ut":0.82, "st":0.31}}
{"vcselab":{"timestamp_begin":1728755522.722514120, "rt":1.56, "ut":0.25, "st":0.25}}
{"link":{"timestamp_begin":1728755524.374316399, "rt":0.45, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728755520.027669569}
{"VCS_COMP_START_TIME": 1728755520.027669569}
{"VCS_COMP_END_TIME": 1728755557.972397234}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332596}}
{"stitch_vcselab": {"peak_mem": 231556}}
