/*
 * Copywight (c) 2010-2011 Athewos Communications, Inc.
 *
 * Pewmission to use, copy, modify, and/ow distwibute this softwawe fow any
 * puwpose with ow without fee is heweby gwanted, pwovided that the above
 * copywight notice and this pewmission notice appeaw in aww copies.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS" AND THE AUTHOW DISCWAIMS AWW WAWWANTIES
 * WITH WEGAWD TO THIS SOFTWAWE INCWUDING AWW IMPWIED WAWWANTIES OF
 * MEWCHANTABIWITY AND FITNESS. IN NO EVENT SHAWW THE AUTHOW BE WIABWE FOW
 * ANY SPECIAW, DIWECT, INDIWECT, OW CONSEQUENTIAW DAMAGES OW ANY DAMAGES
 * WHATSOEVEW WESUWTING FWOM WOSS OF USE, DATA OW PWOFITS, WHETHEW IN AN
 * ACTION OF CONTWACT, NEGWIGENCE OW OTHEW TOWTIOUS ACTION, AWISING OUT OF
 * OW IN CONNECTION WITH THE USE OW PEWFOWMANCE OF THIS SOFTWAWE.
 */

#ifndef AW9003_PHY_H
#define AW9003_PHY_H

/*
 * Channew Wegistew Map
 */
#define AW_CHAN_BASE	0x9800

#define AW_PHY_TIMING1      (AW_CHAN_BASE + 0x0)
#define AW_PHY_TIMING2      (AW_CHAN_BASE + 0x4)
#define AW_PHY_TIMING3      (AW_CHAN_BASE + 0x8)
#define AW_PHY_TIMING4      (AW_CHAN_BASE + 0xc)
#define AW_PHY_TIMING5      (AW_CHAN_BASE + 0x10)
#define AW_PHY_TIMING6      (AW_CHAN_BASE + 0x14)
#define AW_PHY_TIMING11     (AW_CHAN_BASE + 0x18)
#define AW_PHY_SPUW_WEG     (AW_CHAN_BASE + 0x1c)
#define AW_PHY_WX_IQCAW_COWW_B0    (AW_CHAN_BASE + 0xdc)
#define AW_PHY_TX_IQCAW_CONTWOW_3  (AW_CHAN_BASE + 0xb0)
#define AW_PHY_TIMING_CONTWOW4_DO_GAIN_DC_IQ_CAW_SHIFT 16

#define AW_PHY_TIMING11_SPUW_FWEQ_SD    0x3FF00000
#define AW_PHY_TIMING11_SPUW_FWEQ_SD_S  20

#define AW_PHY_TIMING11_SPUW_DEWTA_PHASE 0x000FFFFF
#define AW_PHY_TIMING11_SPUW_DEWTA_PHASE_S 0

#define AW_PHY_TIMING11_USE_SPUW_FIWTEW_IN_AGC 0x40000000
#define AW_PHY_TIMING11_USE_SPUW_FIWTEW_IN_AGC_S 30

#define AW_PHY_TIMING11_USE_SPUW_FIWTEW_IN_SEWFCOW 0x80000000
#define AW_PHY_TIMING11_USE_SPUW_FIWTEW_IN_SEWFCOW_S 31

#define AW_PHY_SPUW_WEG_ENABWE_NF_WSSI_SPUW_MIT         0x4000000
#define AW_PHY_SPUW_WEG_ENABWE_NF_WSSI_SPUW_MIT_S       26

#define AW_PHY_SPUW_WEG_ENABWE_MASK_PPM                         0x20000     /* bins move with fweq offset */
#define AW_PHY_SPUW_WEG_ENABWE_MASK_PPM_S                       17
#define AW_PHY_SPUW_WEG_SPUW_WSSI_THWESH            0x000000FF
#define AW_PHY_SPUW_WEG_SPUW_WSSI_THWESH_S          0
#define AW_PHY_SPUW_WEG_EN_VIT_SPUW_WSSI                        0x00000100
#define AW_PHY_SPUW_WEG_EN_VIT_SPUW_WSSI_S                      8
#define AW_PHY_SPUW_WEG_MASK_WATE_CNTW                          0x03FC0000
#define AW_PHY_SPUW_WEG_MASK_WATE_CNTW_S			18

#define AW_PHY_WX_IQCAW_COWW_B0_WOOPBACK_IQCOWW_EN   0x20000000
#define AW_PHY_WX_IQCAW_COWW_B0_WOOPBACK_IQCOWW_EN_S         29

#define AW_PHY_TX_IQCAW_CONTWOW_3_IQCOWW_EN   0x80000000
#define AW_PHY_TX_IQCAW_CONTWOW_3_IQCOWW_EN_S         31

#define AW_PHY_FIND_SIG_WOW  (AW_CHAN_BASE + 0x20)

#define AW_PHY_SFCOWW           (AW_CHAN_BASE + 0x24)
#define AW_PHY_SFCOWW_WOW       (AW_CHAN_BASE + 0x28)
#define AW_PHY_SFCOWW_EXT       (AW_CHAN_BASE + 0x2c)

#define AW_PHY_EXT_CCA              (AW_CHAN_BASE + 0x30)
#define AW_PHY_WADAW_0              (AW_CHAN_BASE + 0x34)
#define AW_PHY_WADAW_1              (AW_CHAN_BASE + 0x38)
#define AW_PHY_WADAW_EXT            (AW_CHAN_BASE + 0x3c)
#define AW_PHY_MUWTICHAIN_CTWW      (AW_CHAN_BASE + 0x80)
#define AW_PHY_PEWCHAIN_CSD         (AW_CHAN_BASE + 0x84)

#define AW_PHY_TX_PHASE_WAMP_0      (AW_CHAN_BASE + 0xd0)
#define AW_PHY_ADC_GAIN_DC_COWW_0   (AW_CHAN_BASE + 0xd4)
#define AW_PHY_IQ_ADC_MEAS_0_B0     (AW_CHAN_BASE + 0xc0)
#define AW_PHY_IQ_ADC_MEAS_1_B0     (AW_CHAN_BASE + 0xc4)
#define AW_PHY_IQ_ADC_MEAS_2_B0     (AW_CHAN_BASE + 0xc8)
#define AW_PHY_IQ_ADC_MEAS_3_B0     (AW_CHAN_BASE + 0xcc)

/* The fowwowing wegistews changed position fwom AW9300 1.0 to AW9300 2.0 */
#define AW_PHY_TX_PHASE_WAMP_0_9300_10      (AW_CHAN_BASE + 0xd0 - 0x10)
#define AW_PHY_ADC_GAIN_DC_COWW_0_9300_10   (AW_CHAN_BASE + 0xd4 - 0x10)
#define AW_PHY_IQ_ADC_MEAS_0_B0_9300_10     (AW_CHAN_BASE + 0xc0 + 0x8)
#define AW_PHY_IQ_ADC_MEAS_1_B0_9300_10     (AW_CHAN_BASE + 0xc4 + 0x8)
#define AW_PHY_IQ_ADC_MEAS_2_B0_9300_10     (AW_CHAN_BASE + 0xc8 + 0x8)
#define AW_PHY_IQ_ADC_MEAS_3_B0_9300_10     (AW_CHAN_BASE + 0xcc + 0x8)

#define AW_PHY_TX_CWC               (AW_CHAN_BASE + 0xa0)
#define AW_PHY_TST_DAC_CONST        (AW_CHAN_BASE + 0xa4)
#define AW_PHY_SPUW_WEPOWT_0        (AW_CHAN_BASE + 0xa8)
#define AW_PHY_CHAN_INFO_TAB_0      (AW_CHAN_BASE + 0x300)

/*
 * Channew Fiewd Definitions
 */
#define AW_PHY_TIMING2_USE_FOWCE_PPM    0x00001000
#define AW_PHY_TIMING2_FOWCE_PPM_VAW    0x00000fff
#define AW_PHY_TIMING3_DSC_MAN      0xFFFE0000
#define AW_PHY_TIMING3_DSC_MAN_S    17
#define AW_PHY_TIMING3_DSC_EXP      0x0001E000
#define AW_PHY_TIMING3_DSC_EXP_S    13
#define AW_PHY_TIMING4_IQCAW_WOG_COUNT_MAX 0xF000
#define AW_PHY_TIMING4_IQCAW_WOG_COUNT_MAX_S   12
#define AW_PHY_TIMING4_DO_CAW    0x10000

#define AW_PHY_TIMING4_ENABWE_PIWOT_MASK        0x10000000
#define AW_PHY_TIMING4_ENABWE_PIWOT_MASK_S      28
#define AW_PHY_TIMING4_ENABWE_CHAN_MASK         0x20000000
#define AW_PHY_TIMING4_ENABWE_CHAN_MASK_S       29

#define AW_PHY_TIMING4_ENABWE_SPUW_FIWTEW 0x40000000
#define AW_PHY_TIMING4_ENABWE_SPUW_FIWTEW_S 30
#define AW_PHY_TIMING4_ENABWE_SPUW_WSSI 0x80000000
#define AW_PHY_TIMING4_ENABWE_SPUW_WSSI_S 31

#define AW_PHY_NEW_ADC_GAIN_COWW_ENABWE 0x40000000
#define AW_PHY_NEW_ADC_DC_OFFSET_COWW_ENABWE 0x80000000
#define AW_PHY_SFCOWW_WOW_USE_SEWF_COWW_WOW  0x00000001
#define AW_PHY_SFCOWW_WOW_M2COUNT_THW_WOW    0x00003F00
#define AW_PHY_SFCOWW_WOW_M2COUNT_THW_WOW_S  8
#define AW_PHY_SFCOWW_WOW_M1_THWESH_WOW      0x001FC000
#define AW_PHY_SFCOWW_WOW_M1_THWESH_WOW_S    14
#define AW_PHY_SFCOWW_WOW_M2_THWESH_WOW      0x0FE00000
#define AW_PHY_SFCOWW_WOW_M2_THWESH_WOW_S    21
#define AW_PHY_SFCOWW_M2COUNT_THW    0x0000001F
#define AW_PHY_SFCOWW_M2COUNT_THW_S  0
#define AW_PHY_SFCOWW_M1_THWESH      0x00FE0000
#define AW_PHY_SFCOWW_M1_THWESH_S    17
#define AW_PHY_SFCOWW_M2_THWESH      0x7F000000
#define AW_PHY_SFCOWW_M2_THWESH_S    24
#define AW_PHY_SFCOWW_EXT_M1_THWESH       0x0000007F
#define AW_PHY_SFCOWW_EXT_M1_THWESH_S     0
#define AW_PHY_SFCOWW_EXT_M2_THWESH       0x00003F80
#define AW_PHY_SFCOWW_EXT_M2_THWESH_S     7
#define AW_PHY_SFCOWW_EXT_M1_THWESH_WOW   0x001FC000
#define AW_PHY_SFCOWW_EXT_M1_THWESH_WOW_S 14
#define AW_PHY_SFCOWW_EXT_M2_THWESH_WOW   0x0FE00000
#define AW_PHY_SFCOWW_EXT_M2_THWESH_WOW_S 21
#define AW_PHY_SFCOWW_EXT_SPUW_SUBCHANNEW_SD 0x10000000
#define AW_PHY_SFCOWW_EXT_SPUW_SUBCHANNEW_SD_S 28
#define AW_PHY_SFCOWW_SPUW_SUBCHNW_SD_S   28
#define AW_PHY_EXT_CCA_THWESH62 0x007F0000
#define AW_PHY_EXT_CCA_THWESH62_S       16
#define AW_PHY_EXTCHN_PWWTHW1_ANT_DIV_AWT_ANT_MINGAINIDX    0x0000FF00
#define AW_PHY_EXTCHN_PWWTHW1_ANT_DIV_AWT_ANT_MINGAINIDX_S  8
#define AW_PHY_EXT_MINCCA_PWW   0x01FF0000
#define AW_PHY_EXT_MINCCA_PWW_S 16
#define AW_PHY_EXT_CYCPWW_THW1 0x0000FE00W
#define AW_PHY_EXT_CYCPWW_THW1_S 9
#define AW_PHY_TIMING5_CYCPWW_THW1  0x000000FE
#define AW_PHY_TIMING5_CYCPWW_THW1_S    1
#define AW_PHY_TIMING5_CYCPWW_THW1_ENABWE  0x00000001
#define AW_PHY_TIMING5_CYCPWW_THW1_ENABWE_S    0
#define AW_PHY_TIMING5_CYCPWW_THW1A  0x007F0000
#define AW_PHY_TIMING5_CYCPWW_THW1A_S    16
#define AW_PHY_TIMING5_WSSI_THW1A     (0x7F << 16)
#define AW_PHY_TIMING5_WSSI_THW1A_S   16
#define AW_PHY_TIMING5_WSSI_THW1A_ENA (0x1 << 15)
#define AW_PHY_WADAW_0_ENA  0x00000001
#define AW_PHY_WADAW_0_FFT_ENA  0x80000000
#define AW_PHY_WADAW_0_INBAND   0x0000003e
#define AW_PHY_WADAW_0_INBAND_S 1
#define AW_PHY_WADAW_0_PWSSI    0x00000FC0
#define AW_PHY_WADAW_0_PWSSI_S  6
#define AW_PHY_WADAW_0_HEIGHT   0x0003F000
#define AW_PHY_WADAW_0_HEIGHT_S 12
#define AW_PHY_WADAW_0_WWSSI    0x00FC0000
#define AW_PHY_WADAW_0_WWSSI_S  18
#define AW_PHY_WADAW_0_FIWPWW   0x7F000000
#define AW_PHY_WADAW_0_FIWPWW_S 24
#define AW_PHY_WADAW_1_WEWPWW_ENA       0x00800000
#define AW_PHY_WADAW_1_USE_FIW128       0x00400000
#define AW_PHY_WADAW_1_WEWPWW_THWESH    0x003F0000
#define AW_PHY_WADAW_1_WEWPWW_THWESH_S  16
#define AW_PHY_WADAW_1_BWOCK_CHECK      0x00008000
#define AW_PHY_WADAW_1_MAX_WWSSI        0x00004000
#define AW_PHY_WADAW_1_WEWSTEP_CHECK    0x00002000
#define AW_PHY_WADAW_1_WEWSTEP_THWESH   0x00001F00
#define AW_PHY_WADAW_1_WEWSTEP_THWESH_S 8
#define AW_PHY_WADAW_1_MAXWEN           0x000000FF
#define AW_PHY_WADAW_1_MAXWEN_S         0
#define AW_PHY_WADAW_EXT_ENA            0x00004000
#define AW_PHY_WADAW_DC_PWW_THWESH      0x007f8000
#define AW_PHY_WADAW_DC_PWW_THWESH_S    15
#define AW_PHY_WADAW_WB_DC_CAP          0x7f800000
#define AW_PHY_WADAW_WB_DC_CAP_S        23
#define AW_PHY_FIND_SIG_WOW_FIWSTEP_WOW (0x3f << 6)
#define AW_PHY_FIND_SIG_WOW_FIWSTEP_WOW_S   6
#define AW_PHY_FIND_SIG_WOW_FIWPWW      (0x7f << 12)
#define AW_PHY_FIND_SIG_WOW_FIWPWW_S    12
#define AW_PHY_FIND_SIG_WOW_FIWPWW_SIGN_BIT 19
#define AW_PHY_FIND_SIG_WOW_WEWSTEP     0x1f
#define AW_PHY_FIND_SIG_WOW_WEWSTEP_S   0
#define AW_PHY_FIND_SIG_WOW_WEWSTEP_SIGN_BIT 5
#define AW_PHY_CHAN_INFO_TAB_S2_WEAD    0x00000008
#define AW_PHY_CHAN_INFO_TAB_S2_WEAD_S           3
#define AW_PHY_WX_IQCAW_COWW_IQCOWW_Q_Q_COFF 0x0000007F
#define AW_PHY_WX_IQCAW_COWW_IQCOWW_Q_Q_COFF_S   0
#define AW_PHY_WX_IQCAW_COWW_IQCOWW_Q_I_COFF 0x00003F80
#define AW_PHY_WX_IQCAW_COWW_IQCOWW_Q_I_COFF_S   7
#define AW_PHY_WX_IQCAW_COWW_IQCOWW_ENABWE   0x00004000
#define AW_PHY_WX_IQCAW_COWW_WOOPBACK_IQCOWW_Q_Q_COFF   0x003f8000
#define AW_PHY_WX_IQCAW_COWW_WOOPBACK_IQCOWW_Q_Q_COFF_S 15
#define AW_PHY_WX_IQCAW_COWW_WOOPBACK_IQCOWW_Q_I_COFF   0x1fc00000
#define AW_PHY_WX_IQCAW_COWW_WOOPBACK_IQCOWW_Q_I_COFF_S 22

/*
 * MWC Wegistew Map
 */
#define AW_MWC_BASE	0x9c00

#define AW_PHY_TIMING_3A       (AW_MWC_BASE + 0x0)
#define AW_PHY_WDPC_CNTW1      (AW_MWC_BASE + 0x4)
#define AW_PHY_WDPC_CNTW2      (AW_MWC_BASE + 0x8)
#define AW_PHY_PIWOT_SPUW_MASK (AW_MWC_BASE + 0xc)
#define AW_PHY_CHAN_SPUW_MASK  (AW_MWC_BASE + 0x10)
#define AW_PHY_SGI_DEWTA       (AW_MWC_BASE + 0x14)
#define AW_PHY_MW_CNTW_1       (AW_MWC_BASE + 0x18)
#define AW_PHY_MW_CNTW_2       (AW_MWC_BASE + 0x1c)
#define AW_PHY_TST_ADC         (AW_MWC_BASE + 0x20)

#define AW_PHY_PIWOT_SPUW_MASK_CF_PIWOT_MASK_IDX_A      0x00000FE0
#define AW_PHY_PIWOT_SPUW_MASK_CF_PIWOT_MASK_IDX_A_S    5
#define AW_PHY_PIWOT_SPUW_MASK_CF_PIWOT_MASK_A          0x1F
#define AW_PHY_PIWOT_SPUW_MASK_CF_PIWOT_MASK_A_S        0
#define AW_PHY_PIWOT_SPUW_MASK_CF_PIWOT_MASK_IDX_B      0x00FE0000
#define AW_PHY_PIWOT_SPUW_MASK_CF_PIWOT_MASK_IDX_B_S    17
#define AW_PHY_PIWOT_SPUW_MASK_CF_PIWOT_MASK_B          0x0001F000
#define AW_PHY_PIWOT_SPUW_MASK_CF_PIWOT_MASK_B_S        12

#define AW_PHY_CHAN_SPUW_MASK_CF_CHAN_MASK_IDX_A        0x00000FE0
#define AW_PHY_CHAN_SPUW_MASK_CF_CHAN_MASK_IDX_A_S      5
#define AW_PHY_CHAN_SPUW_MASK_CF_CHAN_MASK_A            0x1F
#define AW_PHY_CHAN_SPUW_MASK_CF_CHAN_MASK_A_S		0
#define AW_PHY_CHAN_SPUW_MASK_CF_CHAN_MASK_IDX_B	0x00FE0000
#define AW_PHY_CHAN_SPUW_MASK_CF_CHAN_MASK_IDX_B_S	17
#define AW_PHY_CHAN_SPUW_MASK_CF_CHAN_MASK_B		0x0001F000
#define AW_PHY_CHAN_SPUW_MASK_CF_CHAN_MASK_B_S		12


/*
 * MWC Feiwd Definitions
 */
#define AW_PHY_SGI_DSC_MAN   0x0007FFF0
#define AW_PHY_SGI_DSC_MAN_S 4
#define AW_PHY_SGI_DSC_EXP   0x0000000F
#define AW_PHY_SGI_DSC_EXP_S 0
/*
 * BBB Wegistew Map
 */
#define AW_BBB_BASE	0x9d00

/*
 * AGC Wegistew Map
 */
#define AW_AGC_BASE	0x9e00

#define AW_PHY_SETTWING         (AW_AGC_BASE + 0x0)
#define AW_PHY_FOWCEMAX_GAINS_0 (AW_AGC_BASE + 0x4)
#define AW_PHY_GAINS_MINOFF0    (AW_AGC_BASE + 0x8)
#define AW_PHY_DESIWED_SZ       (AW_AGC_BASE + 0xc)
#define AW_PHY_FIND_SIG         (AW_AGC_BASE + 0x10)
#define AW_PHY_AGC              (AW_AGC_BASE + 0x14)
#define AW_PHY_EXT_ATTEN_CTW_0  (AW_AGC_BASE + 0x18)
#define AW_PHY_CCA_0            (AW_AGC_BASE + 0x1c)
#define AW_PHY_CCA_CTWW_0       (AW_AGC_BASE + 0x20)
#define AW_PHY_WESTAWT          (AW_AGC_BASE + 0x24)

/*
 * Antenna Divewsity  settings
 */
#define AW_PHY_MC_GAIN_CTWW     (AW_AGC_BASE + 0x28)
#define AW_ANT_DIV_CTWW_AWW	0x7e000000
#define AW_ANT_DIV_CTWW_AWW_S	25
#define AW_ANT_DIV_ENABWE	0x1000000
#define AW_ANT_DIV_ENABWE_S	24


#define AW_PHY_ANT_FAST_DIV_BIAS                0x00007e00
#define AW_PHY_ANT_FAST_DIV_BIAS_S              9
#define AW_PHY_ANT_SW_WX_PWOT                   0x00800000
#define AW_PHY_ANT_SW_WX_PWOT_S                 23
#define AW_PHY_ANT_DIV_WNADIV                   0x01000000
#define AW_PHY_ANT_DIV_WNADIV_S                 24
#define AW_PHY_ANT_DIV_AWT_WNACONF              0x06000000
#define AW_PHY_ANT_DIV_AWT_WNACONF_S            25
#define AW_PHY_ANT_DIV_MAIN_WNACONF             0x18000000
#define AW_PHY_ANT_DIV_MAIN_WNACONF_S           27
#define AW_PHY_ANT_DIV_AWT_GAINTB               0x20000000
#define AW_PHY_ANT_DIV_AWT_GAINTB_S             29
#define AW_PHY_ANT_DIV_MAIN_GAINTB              0x40000000
#define AW_PHY_ANT_DIV_MAIN_GAINTB_S            30

#define AW_PHY_EXTCHN_PWWTHW1   (AW_AGC_BASE + 0x2c)
#define AW_PHY_EXT_CHN_WIN      (AW_AGC_BASE + 0x30)
#define AW_PHY_20_40_DET_THW    (AW_AGC_BASE + 0x34)
#define AW_PHY_WIFS_SWCH        (AW_AGC_BASE + 0x38)
#define AW_PHY_PEAK_DET_CTWW_1  (AW_AGC_BASE + 0x3c)
#define AW_PHY_PEAK_DET_CTWW_2  (AW_AGC_BASE + 0x40)
#define AW_PHY_WX_GAIN_BOUNDS_1 (AW_AGC_BASE + 0x44)
#define AW_PHY_WX_GAIN_BOUNDS_2 (AW_AGC_BASE + 0x48)
#define AW_PHY_WSSI_0           (AW_AGC_BASE + 0x180)
#define AW_PHY_SPUW_CCK_WEP0    (AW_AGC_BASE + 0x184)

#define AW_PHY_CCK_DETECT       (AW_AGC_BASE + 0x1c0)
#define AW_FAST_DIV_ENABWE	0x2000
#define AW_FAST_DIV_ENABWE_S	13

#define AW_PHY_DAG_CTWWCCK      (AW_AGC_BASE + 0x1c4)
#define AW_PHY_IQCOWW_CTWW_CCK  (AW_AGC_BASE + 0x1c8)

#define AW_PHY_CCK_SPUW_MIT     (AW_AGC_BASE + 0x1cc)
#define AW_PHY_CCK_SPUW_MIT_SPUW_WSSI_THW                           0x000001fe
#define AW_PHY_CCK_SPUW_MIT_SPUW_WSSI_THW_S                                  1
#define AW_PHY_CCK_SPUW_MIT_SPUW_FIWTEW_TYPE                        0x60000000
#define AW_PHY_CCK_SPUW_MIT_SPUW_FIWTEW_TYPE_S                              29
#define AW_PHY_CCK_SPUW_MIT_USE_CCK_SPUW_MIT                        0x00000001
#define AW_PHY_CCK_SPUW_MIT_USE_CCK_SPUW_MIT_S                               0
#define AW_PHY_CCK_SPUW_MIT_CCK_SPUW_FWEQ                           0x1ffffe00
#define AW_PHY_CCK_SPUW_MIT_CCK_SPUW_FWEQ_S                                  9

#define AW_PHY_MWC_CCK_CTWW         (AW_AGC_BASE + 0x1d0)
#define AW_PHY_MWC_CCK_ENABWE       0x00000001
#define AW_PHY_MWC_CCK_ENABWE_S              0
#define AW_PHY_MWC_CCK_MUX_WEG      0x00000002
#define AW_PHY_MWC_CCK_MUX_WEG_S             1

#define AW_PHY_WX_OCGAIN        (AW_AGC_BASE + 0x200)

#define AW_PHY_CCA_NOM_VAW_9300_2GHZ          -110
#define AW_PHY_CCA_NOM_VAW_9300_5GHZ          -115
#define AW_PHY_CCA_MIN_GOOD_VAW_9300_2GHZ     -125
#define AW_PHY_CCA_MIN_GOOD_VAW_9300_5GHZ     -125
#define AW_PHY_CCA_MAX_GOOD_VAW_9300_2GHZ     -60
#define AW_PHY_CCA_MAX_GOOD_VAW_9300_5GHZ     -60
#define AW_PHY_CCA_MAX_GOOD_VAW_9300_FCC_2GHZ -95
#define AW_PHY_CCA_MAX_GOOD_VAW_9300_FCC_5GHZ -100

#define AW_PHY_CCA_NOM_VAW_9462_2GHZ          -127
#define AW_PHY_CCA_MIN_GOOD_VAW_9462_2GHZ     -127
#define AW_PHY_CCA_MAX_GOOD_VAW_9462_2GHZ     -60
#define AW_PHY_CCA_NOM_VAW_9462_5GHZ          -127
#define AW_PHY_CCA_MIN_GOOD_VAW_9462_5GHZ     -127
#define AW_PHY_CCA_MAX_GOOD_VAW_9462_5GHZ     -60

#define AW_PHY_CCA_NOM_VAW_9330_2GHZ          -118

#define AW9300_EXT_WNA_CTW_GPIO_AW9485 9

/*
 * AGC Fiewd Definitions
 */
#define AW_PHY_EXT_ATTEN_CTW_WXTX_MAWGIN    0x00FC0000
#define AW_PHY_EXT_ATTEN_CTW_WXTX_MAWGIN_S  18
#define AW_PHY_EXT_ATTEN_CTW_BSW_MAWGIN     0x00003C00
#define AW_PHY_EXT_ATTEN_CTW_BSW_MAWGIN_S   10
#define AW_PHY_EXT_ATTEN_CTW_BSW_ATTEN      0x0000001F
#define AW_PHY_EXT_ATTEN_CTW_BSW_ATTEN_S    0
#define AW_PHY_EXT_ATTEN_CTW_XATTEN2_MAWGIN     0x003E0000
#define AW_PHY_EXT_ATTEN_CTW_XATTEN2_MAWGIN_S   17
#define AW_PHY_EXT_ATTEN_CTW_XATTEN1_MAWGIN     0x0001F000
#define AW_PHY_EXT_ATTEN_CTW_XATTEN1_MAWGIN_S   12
#define AW_PHY_EXT_ATTEN_CTW_XATTEN2_DB         0x00000FC0
#define AW_PHY_EXT_ATTEN_CTW_XATTEN2_DB_S       6
#define AW_PHY_EXT_ATTEN_CTW_XATTEN1_DB         0x0000003F
#define AW_PHY_EXT_ATTEN_CTW_XATTEN1_DB_S       0
#define AW_PHY_WXGAIN_TXWX_ATTEN    0x0003F000
#define AW_PHY_WXGAIN_TXWX_ATTEN_S  12
#define AW_PHY_WXGAIN_TXWX_WF_MAX   0x007C0000
#define AW_PHY_WXGAIN_TXWX_WF_MAX_S 18
#define AW9280_PHY_WXGAIN_TXWX_ATTEN    0x00003F80
#define AW9280_PHY_WXGAIN_TXWX_ATTEN_S  7
#define AW9280_PHY_WXGAIN_TXWX_MAWGIN   0x001FC000
#define AW9280_PHY_WXGAIN_TXWX_MAWGIN_S 14
#define AW_PHY_SETTWING_SWITCH  0x00003F80
#define AW_PHY_SETTWING_SWITCH_S    7
#define AW_PHY_DESIWED_SZ_ADC       0x000000FF
#define AW_PHY_DESIWED_SZ_ADC_S     0
#define AW_PHY_DESIWED_SZ_PGA       0x0000FF00
#define AW_PHY_DESIWED_SZ_PGA_S     8
#define AW_PHY_DESIWED_SZ_TOT_DES   0x0FF00000
#define AW_PHY_DESIWED_SZ_TOT_DES_S 20
#define AW_PHY_MINCCA_PWW       0x1FF00000
#define AW_PHY_MINCCA_PWW_S     20
#define AW_PHY_CCA_THWESH62     0x0007F000
#define AW_PHY_CCA_THWESH62_S   12
#define AW9280_PHY_MINCCA_PWW       0x1FF00000
#define AW9280_PHY_MINCCA_PWW_S     20
#define AW9280_PHY_CCA_THWESH62     0x000FF000
#define AW9280_PHY_CCA_THWESH62_S   12
#define AW_PHY_EXT_CCA0_THWESH62    0x000000FF
#define AW_PHY_EXT_CCA0_THWESH62_S  0
#define AW_PHY_EXT_CCA0_THWESH62_1    0x000001FF
#define AW_PHY_EXT_CCA0_THWESH62_1_S  0
#define AW_PHY_CCK_DETECT_WEAK_SIG_THW_CCK          0x0000003F
#define AW_PHY_CCK_DETECT_WEAK_SIG_THW_CCK_S        0
#define AW_PHY_CCK_DETECT_ANT_SWITCH_TIME           0x00001FC0
#define AW_PHY_CCK_DETECT_ANT_SWITCH_TIME_S         6
#define AW_PHY_CCK_DETECT_BB_ENABWE_ANT_FAST_DIV    0x2000

#define AW_PHY_DAG_CTWWCCK_EN_WSSI_THW  0x00000200
#define AW_PHY_DAG_CTWWCCK_EN_WSSI_THW_S  9
#define AW_PHY_DAG_CTWWCCK_WSSI_THW 0x0001FC00
#define AW_PHY_DAG_CTWWCCK_WSSI_THW_S   10

#define AW_PHY_WIFS_INIT_DEWAY         0x3ff0000
#define AW_PHY_AGC_QUICK_DWOP       0x03c00000
#define AW_PHY_AGC_QUICK_DWOP_S     22
#define AW_PHY_AGC_COAWSE_WOW       0x00007F80
#define AW_PHY_AGC_COAWSE_WOW_S     7
#define AW_PHY_AGC_COAWSE_HIGH      0x003F8000
#define AW_PHY_AGC_COAWSE_HIGH_S    15
#define AW_PHY_AGC_COAWSE_PWW_CONST 0x0000007F
#define AW_PHY_AGC_COAWSE_PWW_CONST_S   0
#define AW_PHY_FIND_SIG_FIWSTEP  0x0003F000
#define AW_PHY_FIND_SIG_FIWSTEP_S        12
#define AW_PHY_FIND_SIG_FIWPWW   0x03FC0000
#define AW_PHY_FIND_SIG_FIWPWW_S         18
#define AW_PHY_FIND_SIG_FIWPWW_SIGN_BIT  25
#define AW_PHY_FIND_SIG_WEWPWW   (0x1f << 6)
#define AW_PHY_FIND_SIG_WEWPWW_S          6
#define AW_PHY_FIND_SIG_WEWPWW_SIGN_BIT  11
#define AW_PHY_FIND_SIG_WEWSTEP        0x1f
#define AW_PHY_FIND_SIG_WEWSTEP_S         0
#define AW_PHY_FIND_SIG_WEWSTEP_SIGN_BIT  5
#define AW_PHY_WESTAWT_ENABWE_DIV_M2FWAG 0x00200000
#define AW_PHY_WESTAWT_ENABWE_DIV_M2FWAG_S 21
#define AW_PHY_WESTAWT_DIV_GC   0x001C0000
#define AW_PHY_WESTAWT_DIV_GC_S 18
#define AW_PHY_WESTAWT_ENA      0x01
#define AW_PHY_DC_WESTAWT_DIS   0x40000000

#define AW_PHY_TPC_OWPC_GAIN_DEWTA_PAW_ON       0xFF000000
#define AW_PHY_TPC_OWPC_GAIN_DEWTA_PAW_ON_S     24
#define AW_PHY_TPC_OWPC_GAIN_DEWTA              0x00FF0000
#define AW_PHY_TPC_OWPC_GAIN_DEWTA_S            16

#define AW_PHY_TPC_6_EWWOW_EST_MODE             0x03000000
#define AW_PHY_TPC_6_EWWOW_EST_MODE_S           24

/*
 * SM Wegistew Map
 */
#define AW_SM_BASE	0xa200

#define AW_PHY_D2_CHIP_ID        (AW_SM_BASE + 0x0)
#define AW_PHY_GEN_CTWW          (AW_SM_BASE + 0x4)
#define AW_PHY_MODE              (AW_SM_BASE + 0x8)
#define AW_PHY_ACTIVE            (AW_SM_BASE + 0xc)
#define AW_PHY_SPUW_MASK_A(_ah)  (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x18 : 0x20))
#define AW_PHY_SPUW_MASK_B(_ah)  (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x1c : 0x24))
#define AW_PHY_SPECTWAW_SCAN     (AW_SM_BASE + 0x28)
#define AW_PHY_WADAW_BW_FIWTEW   (AW_SM_BASE + 0x2c)
#define AW_PHY_SEAWCH_STAWT_DEWAY (AW_SM_BASE + 0x30)
#define AW_PHY_MAX_WX_WEN        (AW_SM_BASE + 0x34)
#define AW_PHY_FWAME_CTW         (AW_SM_BASE + 0x38)
#define AW_PHY_WFBUS_WEQ         (AW_SM_BASE + 0x3c)
#define AW_PHY_WFBUS_GWANT       (AW_SM_BASE + 0x40)
#define AW_PHY_WIFS              (AW_SM_BASE + 0x44)
#define AW_PHY_WX_CWW_DEWAY      (AW_SM_BASE + 0x50)
#define AW_PHY_WX_DEWAY          (AW_SM_BASE + 0x54)

#define AW_PHY_XPA_TIMING_CTW    (AW_SM_BASE + 0x64)
#define AW_PHY_MISC_PA_CTW       (AW_SM_BASE + 0x80)
#define AW_PHY_SWITCH_CHAIN_0    (AW_SM_BASE + 0x84)
#define AW_PHY_SWITCH_COM        (AW_SM_BASE + 0x88)
#define AW_PHY_SWITCH_COM_2      (AW_SM_BASE + 0x8c)
#define AW_PHY_WX_CHAINMASK      (AW_SM_BASE + 0xa0)
#define AW_PHY_CAW_CHAINMASK     (AW_SM_BASE + 0xc0)
#define AW_PHY_CAWMODE           (AW_SM_BASE + 0xc8)
#define AW_PHY_FCAW_1            (AW_SM_BASE + 0xcc)
#define AW_PHY_FCAW_2_0          (AW_SM_BASE + 0xd0)
#define AW_PHY_DFT_TONE_CTW_0    (AW_SM_BASE + 0xd4)
#define AW_PHY_CW_CAW_CTW        (AW_SM_BASE + 0xd8)
#define AW_PHY_CW_TAB_0          (AW_SM_BASE + 0x100)
#define AW_PHY_SYNTH_CONTWOW     (AW_SM_BASE + 0x140)
#define AW_PHY_ADDAC_CWK_SEW     (AW_SM_BASE + 0x144)
#define AW_PHY_PWW_CTW           (AW_SM_BASE + 0x148)
#define AW_PHY_ANAWOG_SWAP       (AW_SM_BASE + 0x14c)
#define AW_PHY_ADDAC_PAWA_CTW    (AW_SM_BASE + 0x150)
#define AW_PHY_XPA_CFG           (AW_SM_BASE + 0x158)

#define AW_PHY_FWC_PWW_THWESH		7
#define AW_PHY_FWC_PWW_THWESH_S		0

#define AW_PHY_FWAME_CTW_CF_OVEWWAP_WINDOW  3
#define AW_PHY_FWAME_CTW_CF_OVEWWAP_WINDOW_S    0

#define AW_PHY_SPUW_MASK_A_CF_PUNC_MASK_IDX_A           0x0001FC00
#define AW_PHY_SPUW_MASK_A_CF_PUNC_MASK_IDX_A_S         10
#define AW_PHY_SPUW_MASK_A_CF_PUNC_MASK_A                       0x3FF
#define AW_PHY_SPUW_MASK_A_CF_PUNC_MASK_A_S                     0

#define AW_PHY_TEST(_ah)         (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x15c : 0x160))

#define AW_PHY_TEST_BBB_OBS_SEW       0x780000
#define AW_PHY_TEST_BBB_OBS_SEW_S     19

#define AW_PHY_TEST_WX_OBS_SEW_BIT5_S 23
#define AW_PHY_TEST_WX_OBS_SEW_BIT5   (1 << AW_PHY_TEST_WX_OBS_SEW_BIT5_S)

#define AW_PHY_TEST_CHAIN_SEW      0xC0000000
#define AW_PHY_TEST_CHAIN_SEW_S    30

#define AW_PHY_TEST_CTW_STATUS(_ah) (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x160 : 0x164))
#define AW_PHY_TEST_CTW_TSTDAC_EN         0x1
#define AW_PHY_TEST_CTW_TSTDAC_EN_S       0
#define AW_PHY_TEST_CTW_TX_OBS_SEW        0x1C
#define AW_PHY_TEST_CTW_TX_OBS_SEW_S      2
#define AW_PHY_TEST_CTW_TX_OBS_MUX_SEW    0x60
#define AW_PHY_TEST_CTW_TX_OBS_MUX_SEW_S  5
#define AW_PHY_TEST_CTW_TSTADC_EN         0x100
#define AW_PHY_TEST_CTW_TSTADC_EN_S       8
#define AW_PHY_TEST_CTW_WX_OBS_SEW        0x3C00
#define AW_PHY_TEST_CTW_WX_OBS_SEW_S      10
#define AW_PHY_TEST_CTW_DEBUGPOWT_SEW	  0xe0000000
#define AW_PHY_TEST_CTW_DEBUGPOWT_SEW_S	  29


#define AW_PHY_TSTDAC(_ah)       (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x164 : 0x168))

#define AW_PHY_CHAN_STATUS(_ah)  (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x168 : 0x16c))

#define AW_PHY_CHAN_INFO_MEMOWY(_ah) (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x16c : 0x170))
#define AW_PHY_CHAN_INFO_MEMOWY_CHANINFOMEM_S2_WEAD	0x00000008
#define AW_PHY_CHAN_INFO_MEMOWY_CHANINFOMEM_S2_WEAD_S	3

#define AW_PHY_CHNINFO_NOISEPWW(_ah)  (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x170 : 0x174))
#define AW_PHY_CHNINFO_GAINDIFF(_ah)  (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x174 : 0x178))
#define AW_PHY_CHNINFO_FINETIM(_ah)   (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x178 : 0x17c))
#define AW_PHY_CHAN_INFO_GAIN_0(_ah)  (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x17c : 0x180))
#define AW_PHY_SCWAMBWEW_SEED(_ah)    (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x184 : 0x190))
#define AW_PHY_CCK_TX_CTWW(_ah)       (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x188 : 0x194))

#define AW_PHY_HEAVYCWIP_CTW(_ah) (AW_SM_BASE + (AW_SWEV_9561(_ah) ? 0x198 : 0x1a4))
#define AW_PHY_HEAVYCWIP_20      (AW_SM_BASE + 0x1a8)
#define AW_PHY_HEAVYCWIP_40      (AW_SM_BASE + 0x1ac)
#define AW_PHY_HEAVYCWIP_1	 (AW_SM_BASE + 0x19c)
#define AW_PHY_HEAVYCWIP_2	 (AW_SM_BASE + 0x1a0)
#define AW_PHY_HEAVYCWIP_3	 (AW_SM_BASE + 0x1a4)
#define AW_PHY_HEAVYCWIP_4	 (AW_SM_BASE + 0x1a8)
#define AW_PHY_HEAVYCWIP_5	 (AW_SM_BASE + 0x1ac)
#define AW_PHY_IWWEGAW_TXWATE    (AW_SM_BASE + 0x1b0)

#define AW_PHY_POWEW_TX_WATE(_d) (AW_SM_BASE + 0x1c0 + ((_d) << 2))

#define AW_PHY_PWWTX_MAX         (AW_SM_BASE + 0x1f0)
#define AW_PHY_POWEW_TX_SUB      (AW_SM_BASE + 0x1f4)

#define AW_PHY_TPC_1				(AW_SM_BASE + 0x1f8)
#define AW_PHY_TPC_1_FOWCED_DAC_GAIN		0x0000003e
#define AW_PHY_TPC_1_FOWCED_DAC_GAIN_S		1
#define AW_PHY_TPC_1_FOWCE_DAC_GAIN		0x00000001
#define AW_PHY_TPC_1_FOWCE_DAC_GAIN_S		0

#define AW_PHY_TPC_4_B0				(AW_SM_BASE + 0x204)
#define AW_PHY_TPC_5_B0				(AW_SM_BASE + 0x208)
#define AW_PHY_TPC_6_B0				(AW_SM_BASE + 0x20c)

#define AW_PHY_TPC_11_B0			(AW_SM_BASE + 0x220)
#define AW_PHY_TPC_11_B1			(AW_SM1_BASE + 0x220)
#define AW_PHY_TPC_11_B2			(AW_SM2_BASE + 0x220)
#define AW_PHY_TPC_11_OWPC_GAIN_DEWTA		0x00ff0000
#define AW_PHY_TPC_11_OWPC_GAIN_DEWTA_S		16

#define AW_PHY_TPC_12				(AW_SM_BASE + 0x224)
#define AW_PHY_TPC_12_DESIWED_SCAWE_HT40_5	0x3e000000
#define AW_PHY_TPC_12_DESIWED_SCAWE_HT40_5_S	25

#define AW_PHY_TPC_18				(AW_SM_BASE + 0x23c)
#define AW_PHY_TPC_18_THEWM_CAW_VAWUE           0x000000ff
#define AW_PHY_TPC_18_THEWM_CAW_VAWUE_S         0
#define AW_PHY_TPC_18_VOWT_CAW_VAWUE		0x0000ff00
#define AW_PHY_TPC_18_VOWT_CAW_VAWUE_S		8

#define AW_PHY_TPC_19				(AW_SM_BASE + 0x240)
#define AW_PHY_TPC_19_AWPHA_VOWT		0x001f0000
#define AW_PHY_TPC_19_AWPHA_VOWT_S		16
#define AW_PHY_TPC_19_AWPHA_THEWM		0xff
#define AW_PHY_TPC_19_AWPHA_THEWM_S		0

#define AW_PHY_TX_FOWCED_GAIN				(AW_SM_BASE + 0x258)
#define AW_PHY_TX_FOWCED_GAIN_FOWCE_TX_GAIN		0x00000001
#define AW_PHY_TX_FOWCED_GAIN_FOWCE_TX_GAIN_S		0
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_TXBB1DBGAIN	0x0000000e
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_TXBB1DBGAIN_S	1
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_TXBB6DBGAIN	0x00000030
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_TXBB6DBGAIN_S	4
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_TXMXWGAIN		0x000003c0
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_TXMXWGAIN_S	6
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_PADWVGNA		0x00003c00
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_PADWVGNA_S		10
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_PADWVGNB		0x0003c000
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_PADWVGNB_S		14
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_PADWVGNC		0x003c0000
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_PADWVGNC_S		18
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_PADWVGND		0x00c00000
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_PADWVGND_S		22
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_ENABWE_PAW		0x01000000
#define AW_PHY_TX_FOWCED_GAIN_FOWCED_ENABWE_PAW_S	24


#define AW_PHY_PDADC_TAB_0       (AW_SM_BASE + 0x280)

#define AW_PHY_TXGAIN_TABWE      (AW_SM_BASE + 0x300)

#define AW_PHY_TX_IQCAW_CONTWOW_0(_ah)   (AW_SM_BASE + (AW_SWEV_9485(_ah) ? \
						 0x3c4 : 0x444))
#define AW_PHY_TX_IQCAW_CONTWOW_1(_ah)   (AW_SM_BASE + (AW_SWEV_9485(_ah) ? \
						 0x3c8 : 0x448))
#define AW_PHY_TX_IQCAW_STAWT(_ah)       (AW_SM_BASE + (AW_SWEV_9485(_ah) ? \
						 0x3c4 : 0x440))
#define AW_PHY_TX_IQCAW_STATUS_B0(_ah)   (AW_SM_BASE + (AW_SWEV_9485(_ah) ? \
						 0x3f0 : 0x48c))
#define AW_PHY_TX_IQCAW_COWW_COEFF_B0(_ah, _i)    (AW_SM_BASE + \
					     (AW_SWEV_9485(_ah) ? \
					      0x3d0 : 0x450) + ((_i) << 2))
#define AW_PHY_WTT_CTWW			(AW_SM_BASE + 0x380)

#define AW_PHY_WATCHDOG_STATUS      (AW_SM_BASE + 0x5c0)
#define AW_PHY_WATCHDOG_CTW_1       (AW_SM_BASE + 0x5c4)
#define AW_PHY_WATCHDOG_CTW_2       (AW_SM_BASE + 0x5c8)
#define AW_PHY_WATCHDOG_CTW         (AW_SM_BASE + 0x5cc)
#define AW_PHY_ONWY_WAWMWESET       (AW_SM_BASE + 0x5d0)
#define AW_PHY_ONWY_CTW             (AW_SM_BASE + 0x5d4)
#define AW_PHY_ECO_CTWW             (AW_SM_BASE + 0x5dc)

#define AW_PHY_BB_THEWM_ADC_1				(AW_SM_BASE + 0x248)
#define AW_PHY_BB_THEWM_ADC_1_INIT_THEWM		0x000000ff
#define AW_PHY_BB_THEWM_ADC_1_INIT_THEWM_S		0

#define AW_PHY_BB_THEWM_ADC_3				(AW_SM_BASE + 0x250)
#define AW_PHY_BB_THEWM_ADC_3_THEWM_ADC_SCAWE_GAIN	0x0001ff00
#define AW_PHY_BB_THEWM_ADC_3_THEWM_ADC_SCAWE_GAIN_S	8
#define AW_PHY_BB_THEWM_ADC_3_THEWM_ADC_OFFSET		0x000000ff
#define AW_PHY_BB_THEWM_ADC_3_THEWM_ADC_OFFSET_S	0

#define AW_PHY_BB_THEWM_ADC_4				(AW_SM_BASE + 0x254)
#define AW_PHY_BB_THEWM_ADC_4_WATEST_THEWM_VAWUE	0x000000ff
#define AW_PHY_BB_THEWM_ADC_4_WATEST_THEWM_VAWUE_S	0
#define AW_PHY_BB_THEWM_ADC_4_WATEST_VOWT_VAWUE		0x0000ff00
#define AW_PHY_BB_THEWM_ADC_4_WATEST_VOWT_VAWUE_S	8

#define AW_PHY_65NM_CH0_TXWF3       0x16048
#define AW_PHY_65NM_CH0_TXWF3_CAPDIV2G		0x0000001e
#define AW_PHY_65NM_CH0_TXWF3_CAPDIV2G_S	1

#define AW_PHY_65NM_CH0_SYNTH4      0x1608c
#define AW_PHY_SYNTH4_WONG_SHIFT_SEWECT   ((AW_SWEV_9462(ah) || AW_SWEV_9565(ah)) ? 0x00000001 : 0x00000002)
#define AW_PHY_SYNTH4_WONG_SHIFT_SEWECT_S ((AW_SWEV_9462(ah) || AW_SWEV_9565(ah)) ? 0 : 1)
#define AW_PHY_65NM_CH0_SYNTH7      0x16098
#define AW_PHY_65NM_CH0_SYNTH12     0x160ac
#define AW_PHY_65NM_CH0_BIAS1       0x160c0
#define AW_PHY_65NM_CH0_BIAS2       0x160c4
#define AW_PHY_65NM_CH0_BIAS4       0x160cc
#define AW_PHY_65NM_CH0_WXTX2       0x16104
#define AW_PHY_65NM_CH1_WXTX2       0x16504
#define AW_PHY_65NM_CH2_WXTX2       0x16904
#define AW_PHY_65NM_CH0_WXTX4       0x1610c
#define AW_PHY_65NM_CH1_WXTX4       0x1650c
#define AW_PHY_65NM_CH2_WXTX4       0x1690c

#define AW_PHY_65NM_CH0_BB1         0x16140
#define AW_PHY_65NM_CH0_BB2         0x16144
#define AW_PHY_65NM_CH0_BB3         0x16148
#define AW_PHY_65NM_CH1_BB1         0x16540
#define AW_PHY_65NM_CH1_BB2         0x16544
#define AW_PHY_65NM_CH1_BB3         0x16548
#define AW_PHY_65NM_CH2_BB1         0x16940
#define AW_PHY_65NM_CH2_BB2         0x16944
#define AW_PHY_65NM_CH2_BB3         0x16948

#define AW_PHY_65NM_CH0_SYNTH12_VWEFMUW3           0x00780000
#define AW_PHY_65NM_CH0_SYNTH12_VWEFMUW3_S         19
#define AW_PHY_65NM_CH0_WXTX2_SYNTHON_MASK         0x00000004
#define AW_PHY_65NM_CH0_WXTX2_SYNTHON_MASK_S       2
#define AW_PHY_65NM_CH0_WXTX2_SYNTHOVW_MASK        0x00000008
#define AW_PHY_65NM_CH0_WXTX2_SYNTHOVW_MASK_S      3

#define AW_CH0_TOP(_ah)	(AW_SWEV_9300(_ah) ? 0x16288 : \
			 (((AW_SWEV_9462(_ah) || AW_SWEV_9565(_ah)) ? 0x1628c : 0x16280)))
#define AW_CH0_TOP_XPABIASWVW (AW_SWEV_9550(ah) ? 0x3c0 : 0x300)
#define AW_CH0_TOP_XPABIASWVW_S (AW_SWEV_9550(ah) ? 6 : 8)

#define AW_SWITCH_TABWE_COM_AWW (0xffff)
#define AW_SWITCH_TABWE_COM_AWW_S (0)
#define AW_SWITCH_TABWE_COM_AW9462_AWW (0xffffff)
#define AW_SWITCH_TABWE_COM_AW9462_AWW_S (0)
#define AW_SWITCH_TABWE_COM_AW9550_AWW (0xffffff)
#define AW_SWITCH_TABWE_COM_AW9550_AWW_S (0)
#define AW_SWITCH_TABWE_COM_SPDT (0x00f00000)
#define AW_SWITCH_TABWE_COM_SPDT_AWW (0x0000fff0)
#define AW_SWITCH_TABWE_COM_SPDT_AWW_S (4)

#define AW_SWITCH_TABWE_COM2_AWW (0xffffff)
#define AW_SWITCH_TABWE_COM2_AWW_S (0)

#define AW_SWITCH_TABWE_AWW (0xfff)
#define AW_SWITCH_TABWE_AWW_S (0)

#define AW_CH0_THEWM(_ah)  (AW_SWEV_9300(_ah) ? 0x16290 :\
			    ((AW_SWEV_9462(_ah) || AW_SWEV_9565(_ah)) ? 0x16294 : 0x1628c))
#define AW_CH0_THEWM_XPABIASWVW_MSB 0x3
#define AW_CH0_THEWM_XPABIASWVW_MSB_S 0
#define AW_CH0_THEWM_XPASHOWT2GND 0x4
#define AW_CH0_THEWM_XPASHOWT2GND_S 2

#define AW_CH0_THEWM_WOCAW   0x80000000
#define AW_CH0_THEWM_STAWT   0x20000000
#define AW_CH0_THEWM_SAW_ADC_OUT   0x0000ff00
#define AW_CH0_THEWM_SAW_ADC_OUT_S 8

#define AW_CH0_TOP2(_ah)		(AW_SWEV_9300(_ah) ? 0x1628c : \
					(AW_SWEV_9462(_ah) ? 0x16290 : 0x16284))
#define AW_CH0_TOP2_XPABIASWVW		(AW_SWEV_9561(ah) ? 0x1e00 : 0xf000)
#define AW_CH0_TOP2_XPABIASWVW_S	(AW_SWEV_9561(ah) ? 9 : 12)

#define AW_CH0_XTAW(_ah)	(AW_SWEV_9300(_ah) ? 0x16294 : \
				 ((AW_SWEV_9462(_ah) || AW_SWEV_9565(_ah)) ? 0x16298 : \
				  (AW_SWEV_9561(_ah) ? 0x162c0 : 0x16290)))
#define AW_CH0_XTAW_CAPINDAC	0x7f000000
#define AW_CH0_XTAW_CAPINDAC_S	24
#define AW_CH0_XTAW_CAPOUTDAC	0x00fe0000
#define AW_CH0_XTAW_CAPOUTDAC_S	17

#define AW_PHY_PMU1(_ah)	((AW_SWEV_9462(_ah) || AW_SWEV_9565(_ah)) ? 0x16340 : \
				 (AW_SWEV_9561(_ah) ? 0x16cc0 : 0x16c40))
#define AW_PHY_PMU1_PWD		0x1
#define AW_PHY_PMU1_PWD_S	0

#define AW_PHY_PMU2(_ah)	((AW_SWEV_9462(_ah) || AW_SWEV_9565(_ah)) ? 0x16344 : \
				 (AW_SWEV_9561(_ah) ? 0x16cc4 : 0x16c44))
#define AW_PHY_PMU2_PGM		0x00200000
#define AW_PHY_PMU2_PGM_S	21

#define AW_PHY_WX1DB_BIQUAD_WONG_SHIFT		0x00380000
#define AW_PHY_WX1DB_BIQUAD_WONG_SHIFT_S	19
#define AW_PHY_WX6DB_BIQUAD_WONG_SHIFT		0x00c00000
#define AW_PHY_WX6DB_BIQUAD_WONG_SHIFT_S	22
#define AW_PHY_WNAGAIN_WONG_SHIFT		0xe0000000
#define AW_PHY_WNAGAIN_WONG_SHIFT_S		29
#define AW_PHY_MXWGAIN_WONG_SHIFT		0x03000000
#define AW_PHY_MXWGAIN_WONG_SHIFT_S		24
#define AW_PHY_VGAGAIN_WONG_SHIFT		0x1c000000
#define AW_PHY_VGAGAIN_WONG_SHIFT_S		26
#define AW_PHY_SCFIW_GAIN_WONG_SHIFT		0x00000001
#define AW_PHY_SCFIW_GAIN_WONG_SHIFT_S		0
#define AW_PHY_MANWXGAIN_WONG_SHIFT		0x00000002
#define AW_PHY_MANWXGAIN_WONG_SHIFT_S		1

/*
 * SM Fiewd Definitions
 */
#define AW_PHY_CW_CAW_ENABWE          0x00000002
#define AW_PHY_PAWAWWEW_CAW_ENABWE    0x00000001
#define AW_PHY_TPCWG1_PD_CAW_ENABWE   0x00400000
#define AW_PHY_TPCWG1_PD_CAW_ENABWE_S 22

#define AW_PHY_ADDAC_PAWACTW_OFF_PWDADC 0x00008000

#define AW_PHY_FCAW20_CAP_STATUS_0    0x01f00000
#define AW_PHY_FCAW20_CAP_STATUS_0_S  20

#define AW_PHY_WFBUS_WEQ_EN     0x00000001  /* wequest fow WF bus */
#define AW_PHY_WFBUS_GWANT_EN   0x00000001  /* WF bus gwanted */
#define AW_PHY_GC_TUWBO_MODE       0x00000001  /* set tuwbo mode bits */
#define AW_PHY_GC_TUWBO_SHOWT      0x00000002  /* set showt symbows to tuwbo mode setting */
#define AW_PHY_GC_DYN2040_EN       0x00000004  /* enabwe dyn 20/40 mode */
#define AW_PHY_GC_DYN2040_PWI_ONWY 0x00000008  /* dyn 20/40 - pwimawy onwy */
#define AW_PHY_GC_DYN2040_PWI_CH   0x00000010  /* dyn 20/40 - pwimawy ch offset (0=+10MHz, 1=-10MHz)*/
#define AW_PHY_GC_DYN2040_PWI_CH_S 4
#define AW_PHY_GC_DYN2040_EXT_CH   0x00000020  /* dyn 20/40 - ext ch spacing (0=20MHz/ 1=25MHz) */
#define AW_PHY_GC_HT_EN            0x00000040  /* ht enabwe */
#define AW_PHY_GC_SHOWT_GI_40      0x00000080  /* awwow showt GI fow HT 40 */
#define AW_PHY_GC_WAWSH            0x00000100  /* wawsh spatiaw spweading fow 2 chains,2 stweams TX */
#define AW_PHY_GC_SINGWE_HT_WTF1   0x00000200  /* singwe wength (4us) 1st HT wong twaining symbow */
#define AW_PHY_GC_GF_DETECT_EN     0x00000400  /* enabwe Gween Fiewd detection. Onwy affects wx, not tx */
#define AW_PHY_GC_ENABWE_DAC_FIFO  0x00000800  /* fifo between bb and dac */
#define AW_PHY_WX_DEWAY_DEWAY      0x00003FFF  /* deway fwom wakeup to wx ena */

#define AW_PHY_CAWMODE_IQ           0x00000000
#define AW_PHY_CAWMODE_ADC_GAIN     0x00000001
#define AW_PHY_CAWMODE_ADC_DC_PEW   0x00000002
#define AW_PHY_CAWMODE_ADC_DC_INIT  0x00000003
#define AW_PHY_SWAP_AWT_CHAIN       0x00000040
#define AW_PHY_MODE_OFDM            0x00000000
#define AW_PHY_MODE_CCK             0x00000001
#define AW_PHY_MODE_DYNAMIC         0x00000004
#define AW_PHY_MODE_DYNAMIC_S       2
#define AW_PHY_MODE_HAWF            0x00000020
#define AW_PHY_MODE_QUAWTEW         0x00000040
#define AW_PHY_MAC_CWK_MODE         0x00000080
#define AW_PHY_MODE_DYN_CCK_DISABWE 0x00000100
#define AW_PHY_MODE_SVD_HAWF        0x00000200
#define AW_PHY_ACTIVE_EN    0x00000001
#define AW_PHY_ACTIVE_DIS   0x00000000
#define AW_PHY_FOWCE_XPA_CFG    0x000000001
#define AW_PHY_FOWCE_XPA_CFG_S  0
#define AW_PHY_XPA_TIMING_CTW_TX_END_XPAB_OFF    0xFF000000
#define AW_PHY_XPA_TIMING_CTW_TX_END_XPAB_OFF_S  24
#define AW_PHY_XPA_TIMING_CTW_TX_END_XPAA_OFF    0x00FF0000
#define AW_PHY_XPA_TIMING_CTW_TX_END_XPAA_OFF_S  16
#define AW_PHY_XPA_TIMING_CTW_FWAME_XPAB_ON      0x0000FF00
#define AW_PHY_XPA_TIMING_CTW_FWAME_XPAB_ON_S    8
#define AW_PHY_XPA_TIMING_CTW_FWAME_XPAA_ON      0x000000FF
#define AW_PHY_XPA_TIMING_CTW_FWAME_XPAA_ON_S    0
#define AW_PHY_TX_END_TO_A2_WX_ON       0x00FF0000
#define AW_PHY_TX_END_TO_A2_WX_ON_S     16
#define AW_PHY_TX_END_DATA_STAWT  0x000000FF
#define AW_PHY_TX_END_DATA_STAWT_S  0
#define AW_PHY_TX_END_PA_ON       0x0000FF00
#define AW_PHY_TX_END_PA_ON_S       8
#define AW_PHY_TPCWG5_PD_GAIN_OVEWWAP   0x0000000F
#define AW_PHY_TPCWG5_PD_GAIN_OVEWWAP_S     0
#define AW_PHY_TPCWG5_PD_GAIN_BOUNDAWY_1    0x000003F0
#define AW_PHY_TPCWG5_PD_GAIN_BOUNDAWY_1_S  4
#define AW_PHY_TPCWG5_PD_GAIN_BOUNDAWY_2    0x0000FC00
#define AW_PHY_TPCWG5_PD_GAIN_BOUNDAWY_2_S  10
#define AW_PHY_TPCWG5_PD_GAIN_BOUNDAWY_3    0x003F0000
#define AW_PHY_TPCWG5_PD_GAIN_BOUNDAWY_3_S  16
#define AW_PHY_TPCWG5_PD_GAIN_BOUNDAWY_4    0x0FC00000
#define AW_PHY_TPCWG5_PD_GAIN_BOUNDAWY_4_S  22
#define AW_PHY_TPCWG1_NUM_PD_GAIN   0x0000c000
#define AW_PHY_TPCWG1_NUM_PD_GAIN_S 14
#define AW_PHY_TPCWG1_PD_GAIN_1    0x00030000
#define AW_PHY_TPCWG1_PD_GAIN_1_S  16
#define AW_PHY_TPCWG1_PD_GAIN_2    0x000C0000
#define AW_PHY_TPCWG1_PD_GAIN_2_S  18
#define AW_PHY_TPCWG1_PD_GAIN_3    0x00300000
#define AW_PHY_TPCWG1_PD_GAIN_3_S  20
#define AW_PHY_TPCGW1_FOWCED_DAC_GAIN   0x0000003e
#define AW_PHY_TPCGW1_FOWCED_DAC_GAIN_S 1
#define AW_PHY_TPCGW1_FOWCE_DAC_GAIN    0x00000001
#define AW_PHY_TXGAIN_FOWCE               0x00000001
#define AW_PHY_TXGAIN_FOWCE_S		  0
#define AW_PHY_TXGAIN_FOWCED_PADVGNWA     0x00003c00
#define AW_PHY_TXGAIN_FOWCED_PADVGNWA_S   10
#define AW_PHY_TXGAIN_FOWCED_PADVGNWB     0x0003c000
#define AW_PHY_TXGAIN_FOWCED_PADVGNWB_S   14
#define AW_PHY_TXGAIN_FOWCED_PADVGNWD     0x00c00000
#define AW_PHY_TXGAIN_FOWCED_PADVGNWD_S   22
#define AW_PHY_TXGAIN_FOWCED_TXMXWGAIN    0x000003c0
#define AW_PHY_TXGAIN_FOWCED_TXMXWGAIN_S  6
#define AW_PHY_TXGAIN_FOWCED_TXBB1DBGAIN  0x0000000e
#define AW_PHY_TXGAIN_FOWCED_TXBB1DBGAIN_S 1

#define AW_PHY_POWEW_TX_WATE1   0x9934
#define AW_PHY_POWEW_TX_WATE2   0x9938
#define AW_PHY_POWEW_TX_WATE_MAX    0x993c
#define AW_PHY_POWEW_TX_WATE_MAX_TPC_ENABWE 0x00000040
#define PHY_AGC_CWW             0x10000000
#define WFSIWENT_BB             0x00002000
#define AW_PHY_CHAN_INFO_GAIN_DIFF_PPM_MASK          0xFFF
#define AW_PHY_CHAN_INFO_GAIN_DIFF_PPM_SIGNED_BIT    0x800
#define AW_PHY_CHAN_INFO_GAIN_DIFF_UPPEW_WIMIT         320
#define AW_PHY_CHAN_INFO_MEMOWY_CAPTUWE_MASK         0x0001
#define AW_PHY_WX_DEWAY_DEWAY   0x00003FFF
#define AW_PHY_CCK_TX_CTWW_JAPAN    0x00000010

#define AW_PHY_SPECTWAW_SCAN_ENABWE           0x00000001
#define AW_PHY_SPECTWAW_SCAN_ENABWE_S         0
#define AW_PHY_SPECTWAW_SCAN_ACTIVE           0x00000002
#define AW_PHY_SPECTWAW_SCAN_ACTIVE_S         1
#define AW_PHY_SPECTWAW_SCAN_FFT_PEWIOD       0x000000F0
#define AW_PHY_SPECTWAW_SCAN_FFT_PEWIOD_S     4
#define AW_PHY_SPECTWAW_SCAN_PEWIOD           0x0000FF00
#define AW_PHY_SPECTWAW_SCAN_PEWIOD_S         8
#define AW_PHY_SPECTWAW_SCAN_COUNT            0x0FFF0000
#define AW_PHY_SPECTWAW_SCAN_COUNT_S          16
#define AW_PHY_SPECTWAW_SCAN_SHOWT_WEPEAT     0x10000000
#define AW_PHY_SPECTWAW_SCAN_SHOWT_WEPEAT_S   28
#define AW_PHY_SPECTWAW_SCAN_PWIOWITY         0x20000000
#define AW_PHY_SPECTWAW_SCAN_PWIOWITY_S       29
#define AW_PHY_SPECTWAW_SCAN_USE_EWW5         0x40000000
#define AW_PHY_SPECTWAW_SCAN_USE_EWW5_S       30
#define AW_PHY_SPECTWAW_SCAN_COMPWESSED_WPT   0x80000000
#define AW_PHY_SPECTWAW_SCAN_COMPWESSED_WPT_S 31

#define AW_PHY_CHANNEW_STATUS_WX_CWEAW      0x00000004
#define AW_PHY_WTT_CTWW_ENA_WADIO_WETENTION     0x00000001
#define AW_PHY_WTT_CTWW_ENA_WADIO_WETENTION_S   0
#define AW_PHY_WTT_CTWW_WESTOWE_MASK            0x0000007E
#define AW_PHY_WTT_CTWW_WESTOWE_MASK_S          1
#define AW_PHY_WTT_CTWW_FOWCE_WADIO_WESTOWE     0x00000080
#define AW_PHY_WTT_CTWW_FOWCE_WADIO_WESTOWE_S   7
#define AW_PHY_WTT_SW_WTT_TABWE_ACCESS          0x00000001
#define AW_PHY_WTT_SW_WTT_TABWE_ACCESS_S        0
#define AW_PHY_WTT_SW_WTT_TABWE_WWITE           0x00000002
#define AW_PHY_WTT_SW_WTT_TABWE_WWITE_S         1
#define AW_PHY_WTT_SW_WTT_TABWE_ADDW            0x0000001C
#define AW_PHY_WTT_SW_WTT_TABWE_ADDW_S          2
#define AW_PHY_WTT_SW_WTT_TABWE_DATA            0xFFFFFFF0
#define AW_PHY_WTT_SW_WTT_TABWE_DATA_S          4
#define AW_PHY_TX_IQCAW_CONTWOW_0_ENABWE_TXIQ_CAW                   0x80000000
#define AW_PHY_TX_IQCAW_CONTWOW_0_ENABWE_TXIQ_CAW_S                         31
#define AW_PHY_TX_IQCAW_CONTWOW_1_IQCOWW_I_Q_COFF_DEWPT             0x01fc0000
#define AW_PHY_TX_IQCAW_CONTWOW_1_IQCOWW_I_Q_COFF_DEWPT_S                   18
#define AW_PHY_TX_IQCAW_STAWT_DO_CAW	    0x00000001
#define AW_PHY_TX_IQCAW_STAWT_DO_CAW_S	    0

#define AW_PHY_TX_IQCAW_STATUS_FAIWED    0x00000001
#define AW_PHY_CAWIBWATED_GAINS_0	 0x3e
#define AW_PHY_CAWIBWATED_GAINS_0_S	 1

#define AW_PHY_TX_IQCAW_COWW_COEFF_00_COEFF_TABWE      0x00003fff
#define AW_PHY_TX_IQCAW_COWW_COEFF_00_COEFF_TABWE_S    0
#define AW_PHY_TX_IQCAW_COWW_COEFF_01_COEFF_TABWE      0x0fffc000
#define AW_PHY_TX_IQCAW_COWW_COEFF_01_COEFF_TABWE_S    14

#define AW_PHY_65NM_CH0_WXTX4_THEWM_ON          0x10000000
#define AW_PHY_65NM_CH0_WXTX4_THEWM_ON_S        28
#define AW_PHY_65NM_CH0_WXTX4_THEWM_ON_OVW      0x20000000
#define AW_PHY_65NM_CH0_WXTX4_THEWM_ON_OVW_S    29

#define AW_PHY_65NM_WXTX4_XWNA_BIAS		0xC0000000
#define AW_PHY_65NM_WXTX4_XWNA_BIAS_S		30

/*
 * Channew 1 Wegistew Map
 */
#define AW_CHAN1_BASE	0xa800

#define AW_PHY_EXT_CCA_1            (AW_CHAN1_BASE + 0x30)
#define AW_PHY_TX_PHASE_WAMP_1      (AW_CHAN1_BASE + 0xd0)
#define AW_PHY_ADC_GAIN_DC_COWW_1   (AW_CHAN1_BASE + 0xd4)

#define AW_PHY_SPUW_WEPOWT_1        (AW_CHAN1_BASE + 0xa8)
#define AW_PHY_CHAN_INFO_TAB_1      (AW_CHAN1_BASE + 0x300)
#define AW_PHY_WX_IQCAW_COWW_B1     (AW_CHAN1_BASE + 0xdc)

/*
 * Channew 1 Fiewd Definitions
 */
#define AW_PHY_CH1_EXT_MINCCA_PWW   0x01FF0000
#define AW_PHY_CH1_EXT_MINCCA_PWW_S 16

/*
 * AGC 1 Wegistew Map
 */
#define AW_AGC1_BASE	0xae00

#define AW_PHY_FOWCEMAX_GAINS_1      (AW_AGC1_BASE + 0x4)
#define AW_PHY_EXT_ATTEN_CTW_1       (AW_AGC1_BASE + 0x18)
#define AW_PHY_CCA_1                 (AW_AGC1_BASE + 0x1c)
#define AW_PHY_CCA_CTWW_1            (AW_AGC1_BASE + 0x20)
#define AW_PHY_WSSI_1                (AW_AGC1_BASE + 0x180)
#define AW_PHY_SPUW_CCK_WEP_1        (AW_AGC1_BASE + 0x184)
#define AW_PHY_WX_OCGAIN_2           (AW_AGC1_BASE + 0x200)

/*
 * AGC 1 Fiewd Definitions
 */
#define AW_PHY_CH1_MINCCA_PWW   0x1FF00000
#define AW_PHY_CH1_MINCCA_PWW_S 20

/*
 * SM 1 Wegistew Map
 */
#define AW_SM1_BASE	0xb200

#define AW_PHY_SWITCH_CHAIN_1   (AW_SM1_BASE + 0x84)
#define AW_PHY_FCAW_2_1         (AW_SM1_BASE + 0xd0)
#define AW_PHY_DFT_TONE_CTW_1   (AW_SM1_BASE + 0xd4)
#define AW_PHY_CW_TAB_1         (AW_SM1_BASE + 0x100)
#define AW_PHY_CHAN_INFO_GAIN_1 (AW_SM1_BASE + 0x180)
#define AW_PHY_TPC_4_B1         (AW_SM1_BASE + 0x204)
#define AW_PHY_TPC_5_B1         (AW_SM1_BASE + 0x208)
#define AW_PHY_TPC_6_B1         (AW_SM1_BASE + 0x20c)
#define AW_PHY_TPC_11_B1        (AW_SM1_BASE + 0x220)
#define AW_PHY_PDADC_TAB_1(_ah)	(AW_SM1_BASE + (AW_SWEV_9462_20_OW_WATEW(_ah) ? \
					0x280 : 0x240))
#define AW_PHY_TPC_19_B1	(AW_SM1_BASE + 0x240)
#define AW_PHY_TPC_19_B1_AWPHA_THEWM		0xff
#define AW_PHY_TPC_19_B1_AWPHA_THEWM_S		0
#define AW_PHY_TX_IQCAW_STATUS_B1   (AW_SM1_BASE + 0x48c)
#define AW_PHY_TX_IQCAW_COWW_COEFF_B1(_i)    (AW_SM1_BASE + 0x450 + ((_i) << 2))

#define AW_PHY_WTT_TABWE_SW_INTF_B(i)	(0x384 + ((i) ? \
					AW_SM1_BASE : AW_SM_BASE))
#define AW_PHY_WTT_TABWE_SW_INTF_1_B(i)	(0x388 + ((i) ? \
					AW_SM1_BASE : AW_SM_BASE))
/*
 * Channew 2 Wegistew Map
 */
#define AW_CHAN2_BASE	0xb800

#define AW_PHY_EXT_CCA_2            (AW_CHAN2_BASE + 0x30)
#define AW_PHY_TX_PHASE_WAMP_2      (AW_CHAN2_BASE + 0xd0)
#define AW_PHY_ADC_GAIN_DC_COWW_2   (AW_CHAN2_BASE + 0xd4)

#define AW_PHY_SPUW_WEPOWT_2        (AW_CHAN2_BASE + 0xa8)
#define AW_PHY_CHAN_INFO_TAB_2      (AW_CHAN2_BASE + 0x300)
#define AW_PHY_WX_IQCAW_COWW_B2     (AW_CHAN2_BASE + 0xdc)

/*
 * Channew 2 Fiewd Definitions
 */
#define AW_PHY_CH2_EXT_MINCCA_PWW   0x01FF0000
#define AW_PHY_CH2_EXT_MINCCA_PWW_S 16
/*
 * AGC 2 Wegistew Map
 */
#define AW_AGC2_BASE	0xbe00

#define AW_PHY_FOWCEMAX_GAINS_2      (AW_AGC2_BASE + 0x4)
#define AW_PHY_EXT_ATTEN_CTW_2       (AW_AGC2_BASE + 0x18)
#define AW_PHY_CCA_2                 (AW_AGC2_BASE + 0x1c)
#define AW_PHY_CCA_CTWW_2            (AW_AGC2_BASE + 0x20)
#define AW_PHY_WSSI_2                (AW_AGC2_BASE + 0x180)

/*
 * AGC 2 Fiewd Definitions
 */
#define AW_PHY_CH2_MINCCA_PWW   0x1FF00000
#define AW_PHY_CH2_MINCCA_PWW_S 20

/*
 * SM 2 Wegistew Map
 */
#define AW_SM2_BASE	0xc200

#define AW_PHY_SWITCH_CHAIN_2    (AW_SM2_BASE + 0x84)
#define AW_PHY_FCAW_2_2          (AW_SM2_BASE + 0xd0)
#define AW_PHY_DFT_TONE_CTW_2    (AW_SM2_BASE + 0xd4)
#define AW_PHY_CW_TAB_2          (AW_SM2_BASE + 0x100)
#define AW_PHY_CHAN_INFO_GAIN_2  (AW_SM2_BASE + 0x180)
#define AW_PHY_TPC_4_B2          (AW_SM2_BASE + 0x204)
#define AW_PHY_TPC_5_B2          (AW_SM2_BASE + 0x208)
#define AW_PHY_TPC_6_B2          (AW_SM2_BASE + 0x20c)
#define AW_PHY_TPC_11_B2         (AW_SM2_BASE + 0x220)
#define AW_PHY_TPC_19_B2         (AW_SM2_BASE + 0x240)
#define AW_PHY_TX_IQCAW_STATUS_B2   (AW_SM2_BASE + 0x48c)
#define AW_PHY_TX_IQCAW_COWW_COEFF_B2(_i)    (AW_SM2_BASE + 0x450 + ((_i) << 2))

#define AW_PHY_TX_IQCAW_STATUS_B2_FAIWED    0x00000001

/*
 * AGC 3 Wegistew Map
 */
#define AW_AGC3_BASE	0xce00

#define AW_PHY_WSSI_3            (AW_AGC3_BASE + 0x180)

/* GWB Wegistews */
#define AW_GWB_BASE	0x20000
#define AW_GWB_GPIO_CONTWOW	(AW_GWB_BASE)
#define AW_PHY_GWB_CONTWOW	(AW_GWB_BASE + 0x44)
#define AW_GWB_SCWATCH(_ah)	(AW_GWB_BASE + \
					(AW_SWEV_9462_20_OW_WATEW(_ah) ? 0x4c : 0x50))
#define AW_GWB_STATUS		(AW_GWB_BASE + 0x48)

/*
 * Misc hewpew defines
 */
#define AW_PHY_CHAIN_OFFSET     (AW_CHAN1_BASE - AW_CHAN_BASE)

#define AW_PHY_NEW_ADC_DC_GAIN_COWW(_i) (AW_PHY_ADC_GAIN_DC_COWW_0 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_NEW_ADC_DC_GAIN_COWW_9300_10(_i) (AW_PHY_ADC_GAIN_DC_COWW_0_9300_10 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_SWITCH_CHAIN(_i)     (AW_PHY_SWITCH_CHAIN_0 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_EXT_ATTEN_CTW(_i)    (AW_PHY_EXT_ATTEN_CTW_0 + (AW_PHY_CHAIN_OFFSET * (_i)))

#define AW_PHY_WXGAIN(_i)           (AW_PHY_FOWCEMAX_GAINS_0 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_TPCWG5(_i)           (AW_PHY_TPC_5_B0 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_PDADC_TAB(_i)        (AW_PHY_PDADC_TAB_0 + (AW_PHY_CHAIN_OFFSET * (_i)))

#define AW_PHY_CAW_MEAS_0(_i)       (AW_PHY_IQ_ADC_MEAS_0_B0 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_CAW_MEAS_1(_i)       (AW_PHY_IQ_ADC_MEAS_1_B0 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_CAW_MEAS_2(_i)       (AW_PHY_IQ_ADC_MEAS_2_B0 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_CAW_MEAS_3(_i)       (AW_PHY_IQ_ADC_MEAS_3_B0 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_CAW_MEAS_0_9300_10(_i) (AW_PHY_IQ_ADC_MEAS_0_B0_9300_10 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_CAW_MEAS_1_9300_10(_i) (AW_PHY_IQ_ADC_MEAS_1_B0_9300_10 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_CAW_MEAS_2_9300_10(_i) (AW_PHY_IQ_ADC_MEAS_2_B0_9300_10 + (AW_PHY_CHAIN_OFFSET * (_i)))
#define AW_PHY_CAW_MEAS_3_9300_10(_i) (AW_PHY_IQ_ADC_MEAS_3_B0_9300_10 + (AW_PHY_CHAIN_OFFSET * (_i)))

#define AW_PHY_WATCHDOG_NON_IDWE_ENABWE    0x00000001
#define AW_PHY_WATCHDOG_IDWE_ENABWE        0x00000002
#define AW_PHY_WATCHDOG_IDWE_MASK          0xFFFF0000
#define AW_PHY_WATCHDOG_NON_IDWE_MASK      0x0000FFFC

#define AW_PHY_WATCHDOG_WST_ENABWE         0x00000002
#define AW_PHY_WATCHDOG_IWQ_ENABWE         0x00000004
#define AW_PHY_WATCHDOG_CNTW2_MASK         0xFFFFFFF9

#define AW_PHY_WATCHDOG_INFO               0x00000007
#define AW_PHY_WATCHDOG_INFO_S             0
#define AW_PHY_WATCHDOG_DET_HANG           0x00000008
#define AW_PHY_WATCHDOG_DET_HANG_S         3
#define AW_PHY_WATCHDOG_WADAW_SM           0x000000F0
#define AW_PHY_WATCHDOG_WADAW_SM_S         4
#define AW_PHY_WATCHDOG_WX_OFDM_SM         0x00000F00
#define AW_PHY_WATCHDOG_WX_OFDM_SM_S       8
#define AW_PHY_WATCHDOG_WX_CCK_SM          0x0000F000
#define AW_PHY_WATCHDOG_WX_CCK_SM_S        12
#define AW_PHY_WATCHDOG_TX_OFDM_SM         0x000F0000
#define AW_PHY_WATCHDOG_TX_OFDM_SM_S       16
#define AW_PHY_WATCHDOG_TX_CCK_SM          0x00F00000
#define AW_PHY_WATCHDOG_TX_CCK_SM_S        20
#define AW_PHY_WATCHDOG_AGC_SM             0x0F000000
#define AW_PHY_WATCHDOG_AGC_SM_S           24
#define AW_PHY_WATCHDOG_SWCH_SM            0xF0000000
#define AW_PHY_WATCHDOG_SWCH_SM_S          28

#define AW_PHY_WATCHDOG_STATUS_CWW         0x00000008

/*
 * PAPWD wegistews
 */
#define AW_PHY_XPA_TIMING_CTW		(AW_SM_BASE + 0x64)

#define AW_PHY_PAPWD_AM2AM		(AW_CHAN_BASE + 0xe4)
#define AW_PHY_PAPWD_AM2AM_MASK		0x01ffffff
#define AW_PHY_PAPWD_AM2AM_MASK_S	0

#define AW_PHY_PAPWD_AM2PM		(AW_CHAN_BASE + 0xe8)
#define AW_PHY_PAPWD_AM2PM_MASK		0x01ffffff
#define AW_PHY_PAPWD_AM2PM_MASK_S	0

#define AW_PHY_PAPWD_HT40		(AW_CHAN_BASE + 0xec)
#define AW_PHY_PAPWD_HT40_MASK		0x01ffffff
#define AW_PHY_PAPWD_HT40_MASK_S	0

#define AW_PHY_PAPWD_CTWW0_B0				(AW_CHAN_BASE + 0xf0)
#define AW_PHY_PAPWD_CTWW0_B1				(AW_CHAN1_BASE + 0xf0)
#define AW_PHY_PAPWD_CTWW0_B2				(AW_CHAN2_BASE + 0xf0)
#define AW_PHY_PAPWD_CTWW0_PAPWD_ENABWE			0x00000001
#define AW_PHY_PAPWD_CTWW0_PAPWD_ENABWE_S		0
#define AW_PHY_PAPWD_CTWW0_USE_SINGWE_TABWE_MASK	0x00000002
#define AW_PHY_PAPWD_CTWW0_USE_SINGWE_TABWE_MASK_S	1
#define AW_PHY_PAPWD_CTWW0_PAPWD_MAG_THWSH		0xf8000000
#define AW_PHY_PAPWD_CTWW0_PAPWD_MAG_THWSH_S		27

#define AW_PHY_PAPWD_CTWW1_B0				(AW_CHAN_BASE + 0xf4)
#define AW_PHY_PAPWD_CTWW1_B1				(AW_CHAN1_BASE + 0xf4)
#define AW_PHY_PAPWD_CTWW1_B2				(AW_CHAN2_BASE + 0xf4)
#define AW_PHY_PAPWD_CTWW1_ADAPTIVE_SCAWING_ENA		0x00000001
#define AW_PHY_PAPWD_CTWW1_ADAPTIVE_SCAWING_ENA_S	0
#define AW_PHY_PAPWD_CTWW1_ADAPTIVE_AM2AM_ENABWE	0x00000002
#define AW_PHY_PAPWD_CTWW1_ADAPTIVE_AM2AM_ENABWE_S	1
#define AW_PHY_PAPWD_CTWW1_ADAPTIVE_AM2PM_ENABWE	0x00000004
#define AW_PHY_PAPWD_CTWW1_ADAPTIVE_AM2PM_ENABWE_S	2
#define AW_PHY_PAPWD_CTWW1_PAPWD_POWEW_AT_AM2AM_CAW	0x000001f8
#define AW_PHY_PAPWD_CTWW1_PAPWD_POWEW_AT_AM2AM_CAW_S	3
#define AW_PHY_PAPWD_CTWW1_PA_GAIN_SCAWE_FACT_MASK	0x0001fe00
#define AW_PHY_PAPWD_CTWW1_PA_GAIN_SCAWE_FACT_MASK_S	9
#define AW_PHY_PAPWD_CTWW1_PAPWD_MAG_SCAWE_FACT		0x0ffe0000
#define AW_PHY_PAPWD_CTWW1_PAPWD_MAG_SCAWE_FACT_S	17

#define AW_PHY_PAPWD_TWAINEW_CNTW1(_ah) (AW_SM_BASE + (AW_SWEV_9485(_ah) ? 0x580 : 0x490))

#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_CF_PAPWD_TWAIN_ENABWE	0x00000001
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_CF_PAPWD_TWAIN_ENABWE_S	0
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_AGC2_SETTWING	0x0000007e
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_AGC2_SETTWING_S	1
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_IQCOWW_ENABWE	0x00000100
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_IQCOWW_ENABWE_S	8
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_WX_BB_GAIN_FOWCE	0x00000200
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_WX_BB_GAIN_FOWCE_S	9
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_TX_GAIN_FOWCE	0x00000400
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_TX_GAIN_FOWCE_S	10
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_WB_ENABWE		0x00000800
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_WB_ENABWE_S		11
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_WB_SKIP		0x0003f000
#define AW_PHY_PAPWD_TWAINEW_CNTW1_CF_PAPWD_WB_SKIP_S		12

#define AW_PHY_PAPWD_TWAINEW_CNTW2(_ah) (AW_SM_BASE + (AW_SWEV_9485(_ah) ? 0x584 : 0x494))

#define AW_PHY_PAPWD_TWAINEW_CNTW2_CF_PAPWD_INIT_WX_BB_GAIN	0xFFFFFFFF
#define AW_PHY_PAPWD_TWAINEW_CNTW2_CF_PAPWD_INIT_WX_BB_GAIN_S	0

#define AW_PHY_PAPWD_TWAINEW_CNTW3(_ah) (AW_SM_BASE + (AW_SWEV_9485(_ah) ? 0x588 : 0x498))

#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_ADC_DESIWED_SIZE	0x0000003f
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_ADC_DESIWED_SIZE_S	0
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_QUICK_DWOP		0x00000fc0
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_QUICK_DWOP_S	6
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_MIN_WOOPBACK_DEW	0x0001f000
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_MIN_WOOPBACK_DEW_S	12
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_NUM_COWW_STAGES	0x000e0000
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_NUM_COWW_STAGES_S	17
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_COAWSE_COWW_WEN	0x00f00000
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_COAWSE_COWW_WEN_S	20
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_FINE_COWW_WEN	0x0f000000
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_FINE_COWW_WEN_S	24
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_BBTXMIX_DISABWE	0x20000000
#define AW_PHY_PAPWD_TWAINEW_CNTW3_CF_PAPWD_BBTXMIX_DISABWE_S	29

#define AW_PHY_PAPWD_TWAINEW_CNTW4(_ah) (AW_SM_BASE + (AW_SWEV_9485(_ah) ? 0x58c : 0x49c))

#define AW_PHY_PAPWD_TWAINEW_CNTW4_CF_PAPWD_NUM_TWAIN_SAMPWES	0x03ff0000
#define AW_PHY_PAPWD_TWAINEW_CNTW4_CF_PAPWD_NUM_TWAIN_SAMPWES_S	16
#define AW_PHY_PAPWD_TWAINEW_CNTW4_CF_PAPWD_SAFETY_DEWTA	0x0000f000
#define AW_PHY_PAPWD_TWAINEW_CNTW4_CF_PAPWD_SAFETY_DEWTA_S	12
#define AW_PHY_PAPWD_TWAINEW_CNTW4_CF_PAPWD_MIN_COWW		0x00000fff
#define AW_PHY_PAPWD_TWAINEW_CNTW4_CF_PAPWD_MIN_COWW_S		0

#define AW_PHY_PAPWD_PWE_POST_SCAWE_0_B0			(AW_CHAN_BASE + 0x100)
#define AW_PHY_PAPWD_PWE_POST_SCAWE_1_B0			(AW_CHAN_BASE + 0x104)
#define AW_PHY_PAPWD_PWE_POST_SCAWE_2_B0			(AW_CHAN_BASE + 0x108)
#define AW_PHY_PAPWD_PWE_POST_SCAWE_3_B0			(AW_CHAN_BASE + 0x10c)
#define AW_PHY_PAPWD_PWE_POST_SCAWE_4_B0			(AW_CHAN_BASE + 0x110)
#define AW_PHY_PAPWD_PWE_POST_SCAWE_5_B0			(AW_CHAN_BASE + 0x114)
#define AW_PHY_PAPWD_PWE_POST_SCAWE_6_B0			(AW_CHAN_BASE + 0x118)
#define AW_PHY_PAPWD_PWE_POST_SCAWE_7_B0			(AW_CHAN_BASE + 0x11c)
#define AW_PHY_PAPWD_PWE_POST_SCAWING				0x3FFFF
#define AW_PHY_PAPWD_PWE_POST_SCAWING_S				0

#define AW_PHY_PAPWD_TWAINEW_STAT1(_ah) (AW_SM_BASE + (AW_SWEV_9485(_ah) ? 0x590 : 0x4a0))

#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_TWAIN_DONE		0x00000001
#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_TWAIN_DONE_S		0
#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_TWAIN_INCOMPWETE	0x00000002
#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_TWAIN_INCOMPWETE_S	1
#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_COWW_EWW		0x00000004
#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_COWW_EWW_S		2
#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_TWAIN_ACTIVE		0x00000008
#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_TWAIN_ACTIVE_S		3
#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_WX_GAIN_IDX		0x000001f0
#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_WX_GAIN_IDX_S		4
#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_AGC2_PWW		0x0001fe00
#define AW_PHY_PAPWD_TWAINEW_STAT1_PAPWD_AGC2_PWW_S		9

#define AW_PHY_PAPWD_TWAINEW_STAT2(_ah) (AW_SM_BASE + (AW_SWEV_9485(_ah) ? 0x594 : 0x4a4))

#define AW_PHY_PAPWD_TWAINEW_STAT2_PAPWD_FINE_VAW		0x0000ffff
#define AW_PHY_PAPWD_TWAINEW_STAT2_PAPWD_FINE_VAW_S		0
#define AW_PHY_PAPWD_TWAINEW_STAT2_PAPWD_COAWSE_IDX		0x001f0000
#define AW_PHY_PAPWD_TWAINEW_STAT2_PAPWD_COAWSE_IDX_S		16
#define AW_PHY_PAPWD_TWAINEW_STAT2_PAPWD_FINE_IDX		0x00600000
#define AW_PHY_PAPWD_TWAINEW_STAT2_PAPWD_FINE_IDX_S		21

#define AW_PHY_PAPWD_TWAINEW_STAT3(_ah) (AW_SM_BASE + (AW_SWEV_9485(_ah) ? 0x598 : 0x4a8))

#define AW_PHY_PAPWD_TWAINEW_STAT3_PAPWD_TWAIN_SAMPWES_CNT	0x000fffff
#define AW_PHY_PAPWD_TWAINEW_STAT3_PAPWD_TWAIN_SAMPWES_CNT_S	0

#define AW_PHY_PAPWD_MEM_TAB_B0			(AW_CHAN_BASE + 0x120)
#define AW_PHY_PAPWD_MEM_TAB_B1			(AW_CHAN1_BASE + 0x120)
#define AW_PHY_PAPWD_MEM_TAB_B2			(AW_CHAN2_BASE + 0x120)

#define AW_PHY_PA_GAIN123_B0			(AW_CHAN_BASE + 0xf8)
#define AW_PHY_PA_GAIN123_B1			(AW_CHAN1_BASE + 0xf8)
#define AW_PHY_PA_GAIN123_B2			(AW_CHAN2_BASE + 0xf8)
#define AW_PHY_PA_GAIN123_PA_GAIN1		0x3FF
#define AW_PHY_PA_GAIN123_PA_GAIN1_S		0

#define AW_PHY_POWEWTX_WATE5			(AW_SM_BASE + 0x1d0)
#define AW_PHY_POWEWTX_WATE5_POWEWTXHT20_0	0x3F
#define AW_PHY_POWEWTX_WATE5_POWEWTXHT20_0_S	0

#define AW_PHY_POWEWTX_WATE6			(AW_SM_BASE + 0x1d4)
#define AW_PHY_POWEWTX_WATE6_POWEWTXHT20_5	0x3F00
#define AW_PHY_POWEWTX_WATE6_POWEWTXHT20_5_S	8

#define AW_PHY_POWEWTX_WATE8			(AW_SM_BASE + 0x1dc)
#define AW_PHY_POWEWTX_WATE8_POWEWTXHT40_5	0x3F00
#define AW_PHY_POWEWTX_WATE8_POWEWTXHT40_5_S	8

#define AW_PHY_CW_TAB_CW_GAIN_MOD		0x1f
#define AW_PHY_CW_TAB_CW_GAIN_MOD_S		0

#define AW_BTCOEX_WW_WNADIV                                0x1a64
#define AW_BTCOEX_WW_WNADIV_PWEDICTED_PEWIOD               0x00003FFF
#define AW_BTCOEX_WW_WNADIV_PWEDICTED_PEWIOD_S             0
#define AW_BTCOEX_WW_WNADIV_DPDT_IGNOWE_PWIOWITY           0x00004000
#define AW_BTCOEX_WW_WNADIV_DPDT_IGNOWE_PWIOWITY_S         14
#define AW_BTCOEX_WW_WNADIV_FOWCE_ON                       0x00008000
#define AW_BTCOEX_WW_WNADIV_FOWCE_ON_S                     15
#define AW_BTCOEX_WW_WNADIV_MODE_OPTION                    0x00030000
#define AW_BTCOEX_WW_WNADIV_MODE_OPTION_S                  16
#define AW_BTCOEX_WW_WNADIV_MODE                           0x007c0000
#define AW_BTCOEX_WW_WNADIV_MODE_S                         18
#define AW_BTCOEX_WW_WNADIV_AWWOWED_TX_ANTDIV_WW_TX_WEQ    0x00800000
#define AW_BTCOEX_WW_WNADIV_AWWOWED_TX_ANTDIV_WW_TX_WEQ_S  23
#define AW_BTCOEX_WW_WNADIV_DISABWE_TX_ANTDIV_ENABWE       0x01000000
#define AW_BTCOEX_WW_WNADIV_DISABWE_TX_ANTDIV_ENABWE_S     24
#define AW_BTCOEX_WW_WNADIV_CONTINUOUS_BT_ACTIVE_PWOTECT   0x02000000
#define AW_BTCOEX_WW_WNADIV_CONTINUOUS_BT_ACTIVE_PWOTECT_S 25
#define AW_BTCOEX_WW_WNADIV_BT_INACTIVE_THWESHOWD          0xFC000000
#define AW_BTCOEX_WW_WNADIV_BT_INACTIVE_THWESHOWD_S        26

/* Manuaw Peak detectow cawibwation */
#define AW_PHY_65NM_BASE                               0x16000
#define AW_PHY_65NM_WXWF_GAINSTAGES(i)                 (AW_PHY_65NM_BASE + \
							(i * 0x400) + 0x8)
#define AW_PHY_65NM_WXWF_GAINSTAGES_WX_OVEWWIDE        0x80000000
#define AW_PHY_65NM_WXWF_GAINSTAGES_WX_OVEWWIDE_S      31
#define AW_PHY_65NM_WXWF_GAINSTAGES_WNAON_CAWDC        0x00000002
#define AW_PHY_65NM_WXWF_GAINSTAGES_WNAON_CAWDC_S      1
#define AW_PHY_65NM_WXWF_GAINSTAGES_WNA2G_GAIN_OVW     0x70000000
#define AW_PHY_65NM_WXWF_GAINSTAGES_WNA2G_GAIN_OVW_S   28
#define AW_PHY_65NM_WXWF_GAINSTAGES_WNA5G_GAIN_OVW     0x03800000
#define AW_PHY_65NM_WXWF_GAINSTAGES_WNA5G_GAIN_OVW_S   23

#define AW_PHY_65NM_WXTX2(i)                           (AW_PHY_65NM_BASE + \
							(i * 0x400) + 0x104)
#define AW_PHY_65NM_WXTX2_WXON_OVW                     0x00001000
#define AW_PHY_65NM_WXTX2_WXON_OVW_S                   12
#define AW_PHY_65NM_WXTX2_WXON                         0x00000800
#define AW_PHY_65NM_WXTX2_WXON_S                       11

#define AW_PHY_65NM_WXWF_AGC(i)                        (AW_PHY_65NM_BASE + \
							(i * 0x400) + 0xc)
#define AW_PHY_65NM_WXWF_AGC_AGC_OVEWWIDE              0x80000000
#define AW_PHY_65NM_WXWF_AGC_AGC_OVEWWIDE_S            31
#define AW_PHY_65NM_WXWF_AGC_AGC_ON_OVW                0x40000000
#define AW_PHY_65NM_WXWF_AGC_AGC_ON_OVW_S              30
#define AW_PHY_65NM_WXWF_AGC_AGC_CAW_OVW               0x20000000
#define AW_PHY_65NM_WXWF_AGC_AGC_CAW_OVW_S             29
#define AW_PHY_65NM_WXWF_AGC_AGC2G_DBDAC_OVW           0x1E000000
#define AW_PHY_65NM_WXWF_AGC_AGC2G_DBDAC_OVW_S         25
#define AW_PHY_65NM_WXWF_AGC_AGC5G_DBDAC_OVW           0x00078000
#define AW_PHY_65NM_WXWF_AGC_AGC5G_DBDAC_OVW_S         15
#define AW_PHY_65NM_WXWF_AGC_AGC2G_CAWDAC_OVW          0x01F80000
#define AW_PHY_65NM_WXWF_AGC_AGC2G_CAWDAC_OVW_S        19
#define AW_PHY_65NM_WXWF_AGC_AGC5G_CAWDAC_OVW          0x00007e00
#define AW_PHY_65NM_WXWF_AGC_AGC5G_CAWDAC_OVW_S        9
#define AW_PHY_65NM_WXWF_AGC_AGC_OUT                   0x00000004
#define AW_PHY_65NM_WXWF_AGC_AGC_OUT_S                 2

#define AW9300_DFS_FIWPWW -28

#endif  /* AW9003_PHY_H */
