<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="8084pt" height="684pt"
 viewBox="0.00 0.00 8084.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 8080,-680 8080,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 8056,-8 8056,-8 8062,-8 8068,-14 8068,-20 8068,-20 8068,-656 8068,-656 8068,-662 8062,-668 8056,-668 8056,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="4038" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="4038" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 8048,-16 8048,-16 8054,-16 8060,-22 8060,-28 8060,-28 8060,-610 8060,-610 8060,-616 8054,-622 8048,-622 8048,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="4038" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="4038" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7130,-24C7130,-24 8040,-24 8040,-24 8046,-24 8052,-30 8052,-36 8052,-36 8052,-380 8052,-380 8052,-386 8046,-392 8040,-392 8040,-392 7130,-392 7130,-392 7124,-392 7118,-386 7118,-380 7118,-380 7118,-36 7118,-36 7118,-30 7124,-24 7130,-24"/>
<text text-anchor="middle" x="7585" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="7585" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7678,-147C7678,-147 8032,-147 8032,-147 8038,-147 8044,-153 8044,-159 8044,-159 8044,-334 8044,-334 8044,-340 8038,-346 8032,-346 8032,-346 7678,-346 7678,-346 7672,-346 7666,-340 7666,-334 7666,-334 7666,-159 7666,-159 7666,-153 7672,-147 7678,-147"/>
<text text-anchor="middle" x="7855" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7855" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7686,-155C7686,-155 7839,-155 7839,-155 7845,-155 7851,-161 7851,-167 7851,-167 7851,-288 7851,-288 7851,-294 7845,-300 7839,-300 7839,-300 7686,-300 7686,-300 7680,-300 7674,-294 7674,-288 7674,-288 7674,-167 7674,-167 7674,-161 7680,-155 7686,-155"/>
<text text-anchor="middle" x="7762.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7762.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7694,-163C7694,-163 7831,-163 7831,-163 7837,-163 7843,-169 7843,-175 7843,-175 7843,-242 7843,-242 7843,-248 7837,-254 7831,-254 7831,-254 7694,-254 7694,-254 7688,-254 7682,-248 7682,-242 7682,-242 7682,-175 7682,-175 7682,-169 7688,-163 7694,-163"/>
<text text-anchor="middle" x="7762.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7762.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7871,-155C7871,-155 8024,-155 8024,-155 8030,-155 8036,-161 8036,-167 8036,-167 8036,-288 8036,-288 8036,-294 8030,-300 8024,-300 8024,-300 7871,-300 7871,-300 7865,-300 7859,-294 7859,-288 7859,-288 7859,-167 7859,-167 7859,-161 7865,-155 7871,-155"/>
<text text-anchor="middle" x="7947.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7947.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7879,-163C7879,-163 8016,-163 8016,-163 8022,-163 8028,-169 8028,-175 8028,-175 8028,-242 8028,-242 8028,-248 8022,-254 8016,-254 8016,-254 7879,-254 7879,-254 7873,-254 7867,-248 7867,-242 7867,-242 7867,-175 7867,-175 7867,-169 7873,-163 7879,-163"/>
<text text-anchor="middle" x="7947.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7947.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7340,-32C7340,-32 7510,-32 7510,-32 7516,-32 7522,-38 7522,-44 7522,-44 7522,-111 7522,-111 7522,-117 7516,-123 7510,-123 7510,-123 7340,-123 7340,-123 7334,-123 7328,-117 7328,-111 7328,-111 7328,-44 7328,-44 7328,-38 7334,-32 7340,-32"/>
<text text-anchor="middle" x="7425" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7425" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7138,-32C7138,-32 7308,-32 7308,-32 7314,-32 7320,-38 7320,-44 7320,-44 7320,-111 7320,-111 7320,-117 7314,-123 7308,-123 7308,-123 7138,-123 7138,-123 7132,-123 7126,-117 7126,-111 7126,-111 7126,-44 7126,-44 7126,-38 7132,-32 7138,-32"/>
<text text-anchor="middle" x="7223" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7223" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7553,-32C7553,-32 7723,-32 7723,-32 7729,-32 7735,-38 7735,-44 7735,-44 7735,-111 7735,-111 7735,-117 7729,-123 7723,-123 7723,-123 7553,-123 7553,-123 7547,-123 7541,-117 7541,-111 7541,-111 7541,-44 7541,-44 7541,-38 7547,-32 7553,-32"/>
<text text-anchor="middle" x="7638" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7638" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7760,-32C7760,-32 7930,-32 7930,-32 7936,-32 7942,-38 7942,-44 7942,-44 7942,-111 7942,-111 7942,-117 7936,-123 7930,-123 7930,-123 7760,-123 7760,-123 7754,-123 7748,-117 7748,-111 7748,-111 7748,-44 7748,-44 7748,-38 7754,-32 7760,-32"/>
<text text-anchor="middle" x="7845" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7845" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7356,-163C7356,-163 7646,-163 7646,-163 7652,-163 7658,-169 7658,-175 7658,-175 7658,-242 7658,-242 7658,-248 7652,-254 7646,-254 7646,-254 7356,-254 7356,-254 7350,-254 7344,-248 7344,-242 7344,-242 7344,-175 7344,-175 7344,-169 7350,-163 7356,-163"/>
<text text-anchor="middle" x="7501" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7501" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5246,-24C5246,-24 6156,-24 6156,-24 6162,-24 6168,-30 6168,-36 6168,-36 6168,-380 6168,-380 6168,-386 6162,-392 6156,-392 6156,-392 5246,-392 5246,-392 5240,-392 5234,-386 5234,-380 5234,-380 5234,-36 5234,-36 5234,-30 5240,-24 5246,-24"/>
<text text-anchor="middle" x="5701" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="5701" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5794,-147C5794,-147 6148,-147 6148,-147 6154,-147 6160,-153 6160,-159 6160,-159 6160,-334 6160,-334 6160,-340 6154,-346 6148,-346 6148,-346 5794,-346 5794,-346 5788,-346 5782,-340 5782,-334 5782,-334 5782,-159 5782,-159 5782,-153 5788,-147 5794,-147"/>
<text text-anchor="middle" x="5971" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5971" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5802,-155C5802,-155 5955,-155 5955,-155 5961,-155 5967,-161 5967,-167 5967,-167 5967,-288 5967,-288 5967,-294 5961,-300 5955,-300 5955,-300 5802,-300 5802,-300 5796,-300 5790,-294 5790,-288 5790,-288 5790,-167 5790,-167 5790,-161 5796,-155 5802,-155"/>
<text text-anchor="middle" x="5878.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5878.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5810,-163C5810,-163 5947,-163 5947,-163 5953,-163 5959,-169 5959,-175 5959,-175 5959,-242 5959,-242 5959,-248 5953,-254 5947,-254 5947,-254 5810,-254 5810,-254 5804,-254 5798,-248 5798,-242 5798,-242 5798,-175 5798,-175 5798,-169 5804,-163 5810,-163"/>
<text text-anchor="middle" x="5878.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5878.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5987,-155C5987,-155 6140,-155 6140,-155 6146,-155 6152,-161 6152,-167 6152,-167 6152,-288 6152,-288 6152,-294 6146,-300 6140,-300 6140,-300 5987,-300 5987,-300 5981,-300 5975,-294 5975,-288 5975,-288 5975,-167 5975,-167 5975,-161 5981,-155 5987,-155"/>
<text text-anchor="middle" x="6063.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6063.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5995,-163C5995,-163 6132,-163 6132,-163 6138,-163 6144,-169 6144,-175 6144,-175 6144,-242 6144,-242 6144,-248 6138,-254 6132,-254 6132,-254 5995,-254 5995,-254 5989,-254 5983,-248 5983,-242 5983,-242 5983,-175 5983,-175 5983,-169 5989,-163 5995,-163"/>
<text text-anchor="middle" x="6063.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6063.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5456,-32C5456,-32 5626,-32 5626,-32 5632,-32 5638,-38 5638,-44 5638,-44 5638,-111 5638,-111 5638,-117 5632,-123 5626,-123 5626,-123 5456,-123 5456,-123 5450,-123 5444,-117 5444,-111 5444,-111 5444,-44 5444,-44 5444,-38 5450,-32 5456,-32"/>
<text text-anchor="middle" x="5541" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5541" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5254,-32C5254,-32 5424,-32 5424,-32 5430,-32 5436,-38 5436,-44 5436,-44 5436,-111 5436,-111 5436,-117 5430,-123 5424,-123 5424,-123 5254,-123 5254,-123 5248,-123 5242,-117 5242,-111 5242,-111 5242,-44 5242,-44 5242,-38 5248,-32 5254,-32"/>
<text text-anchor="middle" x="5339" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5339" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5669,-32C5669,-32 5839,-32 5839,-32 5845,-32 5851,-38 5851,-44 5851,-44 5851,-111 5851,-111 5851,-117 5845,-123 5839,-123 5839,-123 5669,-123 5669,-123 5663,-123 5657,-117 5657,-111 5657,-111 5657,-44 5657,-44 5657,-38 5663,-32 5669,-32"/>
<text text-anchor="middle" x="5754" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5754" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5876,-32C5876,-32 6046,-32 6046,-32 6052,-32 6058,-38 6058,-44 6058,-44 6058,-111 6058,-111 6058,-117 6052,-123 6046,-123 6046,-123 5876,-123 5876,-123 5870,-123 5864,-117 5864,-111 5864,-111 5864,-44 5864,-44 5864,-38 5870,-32 5876,-32"/>
<text text-anchor="middle" x="5961" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5961" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5472,-163C5472,-163 5762,-163 5762,-163 5768,-163 5774,-169 5774,-175 5774,-175 5774,-242 5774,-242 5774,-248 5768,-254 5762,-254 5762,-254 5472,-254 5472,-254 5466,-254 5460,-248 5460,-242 5460,-242 5460,-175 5460,-175 5460,-169 5466,-163 5472,-163"/>
<text text-anchor="middle" x="5617" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5617" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6188,-24C6188,-24 7098,-24 7098,-24 7104,-24 7110,-30 7110,-36 7110,-36 7110,-380 7110,-380 7110,-386 7104,-392 7098,-392 7098,-392 6188,-392 6188,-392 6182,-392 6176,-386 6176,-380 6176,-380 6176,-36 6176,-36 6176,-30 6182,-24 6188,-24"/>
<text text-anchor="middle" x="6643" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="6643" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6736,-147C6736,-147 7090,-147 7090,-147 7096,-147 7102,-153 7102,-159 7102,-159 7102,-334 7102,-334 7102,-340 7096,-346 7090,-346 7090,-346 6736,-346 6736,-346 6730,-346 6724,-340 6724,-334 6724,-334 6724,-159 6724,-159 6724,-153 6730,-147 6736,-147"/>
<text text-anchor="middle" x="6913" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6913" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6744,-155C6744,-155 6897,-155 6897,-155 6903,-155 6909,-161 6909,-167 6909,-167 6909,-288 6909,-288 6909,-294 6903,-300 6897,-300 6897,-300 6744,-300 6744,-300 6738,-300 6732,-294 6732,-288 6732,-288 6732,-167 6732,-167 6732,-161 6738,-155 6744,-155"/>
<text text-anchor="middle" x="6820.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6820.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6752,-163C6752,-163 6889,-163 6889,-163 6895,-163 6901,-169 6901,-175 6901,-175 6901,-242 6901,-242 6901,-248 6895,-254 6889,-254 6889,-254 6752,-254 6752,-254 6746,-254 6740,-248 6740,-242 6740,-242 6740,-175 6740,-175 6740,-169 6746,-163 6752,-163"/>
<text text-anchor="middle" x="6820.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6820.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6929,-155C6929,-155 7082,-155 7082,-155 7088,-155 7094,-161 7094,-167 7094,-167 7094,-288 7094,-288 7094,-294 7088,-300 7082,-300 7082,-300 6929,-300 6929,-300 6923,-300 6917,-294 6917,-288 6917,-288 6917,-167 6917,-167 6917,-161 6923,-155 6929,-155"/>
<text text-anchor="middle" x="7005.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7005.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6937,-163C6937,-163 7074,-163 7074,-163 7080,-163 7086,-169 7086,-175 7086,-175 7086,-242 7086,-242 7086,-248 7080,-254 7074,-254 7074,-254 6937,-254 6937,-254 6931,-254 6925,-248 6925,-242 6925,-242 6925,-175 6925,-175 6925,-169 6931,-163 6937,-163"/>
<text text-anchor="middle" x="7005.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7005.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6398,-32C6398,-32 6568,-32 6568,-32 6574,-32 6580,-38 6580,-44 6580,-44 6580,-111 6580,-111 6580,-117 6574,-123 6568,-123 6568,-123 6398,-123 6398,-123 6392,-123 6386,-117 6386,-111 6386,-111 6386,-44 6386,-44 6386,-38 6392,-32 6398,-32"/>
<text text-anchor="middle" x="6483" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6483" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6196,-32C6196,-32 6366,-32 6366,-32 6372,-32 6378,-38 6378,-44 6378,-44 6378,-111 6378,-111 6378,-117 6372,-123 6366,-123 6366,-123 6196,-123 6196,-123 6190,-123 6184,-117 6184,-111 6184,-111 6184,-44 6184,-44 6184,-38 6190,-32 6196,-32"/>
<text text-anchor="middle" x="6281" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6281" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6611,-32C6611,-32 6781,-32 6781,-32 6787,-32 6793,-38 6793,-44 6793,-44 6793,-111 6793,-111 6793,-117 6787,-123 6781,-123 6781,-123 6611,-123 6611,-123 6605,-123 6599,-117 6599,-111 6599,-111 6599,-44 6599,-44 6599,-38 6605,-32 6611,-32"/>
<text text-anchor="middle" x="6696" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6696" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6818,-32C6818,-32 6988,-32 6988,-32 6994,-32 7000,-38 7000,-44 7000,-44 7000,-111 7000,-111 7000,-117 6994,-123 6988,-123 6988,-123 6818,-123 6818,-123 6812,-123 6806,-117 6806,-111 6806,-111 6806,-44 6806,-44 6806,-38 6812,-32 6818,-32"/>
<text text-anchor="middle" x="6903" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6903" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6414,-163C6414,-163 6704,-163 6704,-163 6710,-163 6716,-169 6716,-175 6716,-175 6716,-242 6716,-242 6716,-248 6710,-254 6704,-254 6704,-254 6414,-254 6414,-254 6408,-254 6402,-248 6402,-242 6402,-242 6402,-175 6402,-175 6402,-169 6408,-163 6414,-163"/>
<text text-anchor="middle" x="6559" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6559" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M139,-24C139,-24 1049,-24 1049,-24 1055,-24 1061,-30 1061,-36 1061,-36 1061,-380 1061,-380 1061,-386 1055,-392 1049,-392 1049,-392 139,-392 139,-392 133,-392 127,-386 127,-380 127,-380 127,-36 127,-36 127,-30 133,-24 139,-24"/>
<text text-anchor="middle" x="594" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="594" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M687,-147C687,-147 1041,-147 1041,-147 1047,-147 1053,-153 1053,-159 1053,-159 1053,-334 1053,-334 1053,-340 1047,-346 1041,-346 1041,-346 687,-346 687,-346 681,-346 675,-340 675,-334 675,-334 675,-159 675,-159 675,-153 681,-147 687,-147"/>
<text text-anchor="middle" x="864" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="864" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M695,-155C695,-155 848,-155 848,-155 854,-155 860,-161 860,-167 860,-167 860,-288 860,-288 860,-294 854,-300 848,-300 848,-300 695,-300 695,-300 689,-300 683,-294 683,-288 683,-288 683,-167 683,-167 683,-161 689,-155 695,-155"/>
<text text-anchor="middle" x="771.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="771.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M703,-163C703,-163 840,-163 840,-163 846,-163 852,-169 852,-175 852,-175 852,-242 852,-242 852,-248 846,-254 840,-254 840,-254 703,-254 703,-254 697,-254 691,-248 691,-242 691,-242 691,-175 691,-175 691,-169 697,-163 703,-163"/>
<text text-anchor="middle" x="771.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="771.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M880,-155C880,-155 1033,-155 1033,-155 1039,-155 1045,-161 1045,-167 1045,-167 1045,-288 1045,-288 1045,-294 1039,-300 1033,-300 1033,-300 880,-300 880,-300 874,-300 868,-294 868,-288 868,-288 868,-167 868,-167 868,-161 874,-155 880,-155"/>
<text text-anchor="middle" x="956.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="956.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M888,-163C888,-163 1025,-163 1025,-163 1031,-163 1037,-169 1037,-175 1037,-175 1037,-242 1037,-242 1037,-248 1031,-254 1025,-254 1025,-254 888,-254 888,-254 882,-254 876,-248 876,-242 876,-242 876,-175 876,-175 876,-169 882,-163 888,-163"/>
<text text-anchor="middle" x="956.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="956.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M410,-32C410,-32 580,-32 580,-32 586,-32 592,-38 592,-44 592,-44 592,-111 592,-111 592,-117 586,-123 580,-123 580,-123 410,-123 410,-123 404,-123 398,-117 398,-111 398,-111 398,-44 398,-44 398,-38 404,-32 410,-32"/>
<text text-anchor="middle" x="495" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="495" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M179,-32C179,-32 349,-32 349,-32 355,-32 361,-38 361,-44 361,-44 361,-111 361,-111 361,-117 355,-123 349,-123 349,-123 179,-123 179,-123 173,-123 167,-117 167,-111 167,-111 167,-44 167,-44 167,-38 173,-32 179,-32"/>
<text text-anchor="middle" x="264" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="264" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M669,-32C669,-32 839,-32 839,-32 845,-32 851,-38 851,-44 851,-44 851,-111 851,-111 851,-117 845,-123 839,-123 839,-123 669,-123 669,-123 663,-123 657,-117 657,-111 657,-111 657,-44 657,-44 657,-38 663,-32 669,-32"/>
<text text-anchor="middle" x="754" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="754" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M871,-32C871,-32 1041,-32 1041,-32 1047,-32 1053,-38 1053,-44 1053,-44 1053,-111 1053,-111 1053,-117 1047,-123 1041,-123 1041,-123 871,-123 871,-123 865,-123 859,-117 859,-111 859,-111 859,-44 859,-44 859,-38 865,-32 871,-32"/>
<text text-anchor="middle" x="956" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="956" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M365,-163C365,-163 655,-163 655,-163 661,-163 667,-169 667,-175 667,-175 667,-242 667,-242 667,-248 661,-254 655,-254 655,-254 365,-254 365,-254 359,-254 353,-248 353,-242 353,-242 353,-175 353,-175 353,-169 359,-163 365,-163"/>
<text text-anchor="middle" x="510" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="510" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu4.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1081,-24C1081,-24 1991,-24 1991,-24 1997,-24 2003,-30 2003,-36 2003,-36 2003,-380 2003,-380 2003,-386 1997,-392 1991,-392 1991,-392 1081,-392 1081,-392 1075,-392 1069,-386 1069,-380 1069,-380 1069,-36 1069,-36 1069,-30 1075,-24 1081,-24"/>
<text text-anchor="middle" x="1536" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="1536" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1629,-147C1629,-147 1983,-147 1983,-147 1989,-147 1995,-153 1995,-159 1995,-159 1995,-334 1995,-334 1995,-340 1989,-346 1983,-346 1983,-346 1629,-346 1629,-346 1623,-346 1617,-340 1617,-334 1617,-334 1617,-159 1617,-159 1617,-153 1623,-147 1629,-147"/>
<text text-anchor="middle" x="1806" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1806" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1637,-155C1637,-155 1790,-155 1790,-155 1796,-155 1802,-161 1802,-167 1802,-167 1802,-288 1802,-288 1802,-294 1796,-300 1790,-300 1790,-300 1637,-300 1637,-300 1631,-300 1625,-294 1625,-288 1625,-288 1625,-167 1625,-167 1625,-161 1631,-155 1637,-155"/>
<text text-anchor="middle" x="1713.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1713.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1645,-163C1645,-163 1782,-163 1782,-163 1788,-163 1794,-169 1794,-175 1794,-175 1794,-242 1794,-242 1794,-248 1788,-254 1782,-254 1782,-254 1645,-254 1645,-254 1639,-254 1633,-248 1633,-242 1633,-242 1633,-175 1633,-175 1633,-169 1639,-163 1645,-163"/>
<text text-anchor="middle" x="1713.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1713.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1822,-155C1822,-155 1975,-155 1975,-155 1981,-155 1987,-161 1987,-167 1987,-167 1987,-288 1987,-288 1987,-294 1981,-300 1975,-300 1975,-300 1822,-300 1822,-300 1816,-300 1810,-294 1810,-288 1810,-288 1810,-167 1810,-167 1810,-161 1816,-155 1822,-155"/>
<text text-anchor="middle" x="1898.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1898.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1830,-163C1830,-163 1967,-163 1967,-163 1973,-163 1979,-169 1979,-175 1979,-175 1979,-242 1979,-242 1979,-248 1973,-254 1967,-254 1967,-254 1830,-254 1830,-254 1824,-254 1818,-248 1818,-242 1818,-242 1818,-175 1818,-175 1818,-169 1824,-163 1830,-163"/>
<text text-anchor="middle" x="1898.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1898.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1352,-32C1352,-32 1522,-32 1522,-32 1528,-32 1534,-38 1534,-44 1534,-44 1534,-111 1534,-111 1534,-117 1528,-123 1522,-123 1522,-123 1352,-123 1352,-123 1346,-123 1340,-117 1340,-111 1340,-111 1340,-44 1340,-44 1340,-38 1346,-32 1352,-32"/>
<text text-anchor="middle" x="1437" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1437" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1121,-32C1121,-32 1291,-32 1291,-32 1297,-32 1303,-38 1303,-44 1303,-44 1303,-111 1303,-111 1303,-117 1297,-123 1291,-123 1291,-123 1121,-123 1121,-123 1115,-123 1109,-117 1109,-111 1109,-111 1109,-44 1109,-44 1109,-38 1115,-32 1121,-32"/>
<text text-anchor="middle" x="1206" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1206" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1611,-32C1611,-32 1781,-32 1781,-32 1787,-32 1793,-38 1793,-44 1793,-44 1793,-111 1793,-111 1793,-117 1787,-123 1781,-123 1781,-123 1611,-123 1611,-123 1605,-123 1599,-117 1599,-111 1599,-111 1599,-44 1599,-44 1599,-38 1605,-32 1611,-32"/>
<text text-anchor="middle" x="1696" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1696" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1813,-32C1813,-32 1983,-32 1983,-32 1989,-32 1995,-38 1995,-44 1995,-44 1995,-111 1995,-111 1995,-117 1989,-123 1983,-123 1983,-123 1813,-123 1813,-123 1807,-123 1801,-117 1801,-111 1801,-111 1801,-44 1801,-44 1801,-38 1807,-32 1813,-32"/>
<text text-anchor="middle" x="1898" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1898" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1307,-163C1307,-163 1597,-163 1597,-163 1603,-163 1609,-169 1609,-175 1609,-175 1609,-242 1609,-242 1609,-248 1603,-254 1597,-254 1597,-254 1307,-254 1307,-254 1301,-254 1295,-248 1295,-242 1295,-242 1295,-175 1295,-175 1295,-169 1301,-163 1307,-163"/>
<text text-anchor="middle" x="1452" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1452" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu5.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2023,-24C2023,-24 2933,-24 2933,-24 2939,-24 2945,-30 2945,-36 2945,-36 2945,-380 2945,-380 2945,-386 2939,-392 2933,-392 2933,-392 2023,-392 2023,-392 2017,-392 2011,-386 2011,-380 2011,-380 2011,-36 2011,-36 2011,-30 2017,-24 2023,-24"/>
<text text-anchor="middle" x="2478" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="2478" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2571,-147C2571,-147 2925,-147 2925,-147 2931,-147 2937,-153 2937,-159 2937,-159 2937,-334 2937,-334 2937,-340 2931,-346 2925,-346 2925,-346 2571,-346 2571,-346 2565,-346 2559,-340 2559,-334 2559,-334 2559,-159 2559,-159 2559,-153 2565,-147 2571,-147"/>
<text text-anchor="middle" x="2748" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2748" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2579,-155C2579,-155 2732,-155 2732,-155 2738,-155 2744,-161 2744,-167 2744,-167 2744,-288 2744,-288 2744,-294 2738,-300 2732,-300 2732,-300 2579,-300 2579,-300 2573,-300 2567,-294 2567,-288 2567,-288 2567,-167 2567,-167 2567,-161 2573,-155 2579,-155"/>
<text text-anchor="middle" x="2655.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2655.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2587,-163C2587,-163 2724,-163 2724,-163 2730,-163 2736,-169 2736,-175 2736,-175 2736,-242 2736,-242 2736,-248 2730,-254 2724,-254 2724,-254 2587,-254 2587,-254 2581,-254 2575,-248 2575,-242 2575,-242 2575,-175 2575,-175 2575,-169 2581,-163 2587,-163"/>
<text text-anchor="middle" x="2655.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2655.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2764,-155C2764,-155 2917,-155 2917,-155 2923,-155 2929,-161 2929,-167 2929,-167 2929,-288 2929,-288 2929,-294 2923,-300 2917,-300 2917,-300 2764,-300 2764,-300 2758,-300 2752,-294 2752,-288 2752,-288 2752,-167 2752,-167 2752,-161 2758,-155 2764,-155"/>
<text text-anchor="middle" x="2840.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2840.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2772,-163C2772,-163 2909,-163 2909,-163 2915,-163 2921,-169 2921,-175 2921,-175 2921,-242 2921,-242 2921,-248 2915,-254 2909,-254 2909,-254 2772,-254 2772,-254 2766,-254 2760,-248 2760,-242 2760,-242 2760,-175 2760,-175 2760,-169 2766,-163 2772,-163"/>
<text text-anchor="middle" x="2840.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2840.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2294,-32C2294,-32 2464,-32 2464,-32 2470,-32 2476,-38 2476,-44 2476,-44 2476,-111 2476,-111 2476,-117 2470,-123 2464,-123 2464,-123 2294,-123 2294,-123 2288,-123 2282,-117 2282,-111 2282,-111 2282,-44 2282,-44 2282,-38 2288,-32 2294,-32"/>
<text text-anchor="middle" x="2379" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2379" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2063,-32C2063,-32 2233,-32 2233,-32 2239,-32 2245,-38 2245,-44 2245,-44 2245,-111 2245,-111 2245,-117 2239,-123 2233,-123 2233,-123 2063,-123 2063,-123 2057,-123 2051,-117 2051,-111 2051,-111 2051,-44 2051,-44 2051,-38 2057,-32 2063,-32"/>
<text text-anchor="middle" x="2148" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2148" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2553,-32C2553,-32 2723,-32 2723,-32 2729,-32 2735,-38 2735,-44 2735,-44 2735,-111 2735,-111 2735,-117 2729,-123 2723,-123 2723,-123 2553,-123 2553,-123 2547,-123 2541,-117 2541,-111 2541,-111 2541,-44 2541,-44 2541,-38 2547,-32 2553,-32"/>
<text text-anchor="middle" x="2638" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2638" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2755,-32C2755,-32 2925,-32 2925,-32 2931,-32 2937,-38 2937,-44 2937,-44 2937,-111 2937,-111 2937,-117 2931,-123 2925,-123 2925,-123 2755,-123 2755,-123 2749,-123 2743,-117 2743,-111 2743,-111 2743,-44 2743,-44 2743,-38 2749,-32 2755,-32"/>
<text text-anchor="middle" x="2840" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2840" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2249,-163C2249,-163 2539,-163 2539,-163 2545,-163 2551,-169 2551,-175 2551,-175 2551,-242 2551,-242 2551,-248 2545,-254 2539,-254 2539,-254 2249,-254 2249,-254 2243,-254 2237,-248 2237,-242 2237,-242 2237,-175 2237,-175 2237,-169 2243,-163 2249,-163"/>
<text text-anchor="middle" x="2394" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2394" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu6.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu6.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu6.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4304,-24C4304,-24 5214,-24 5214,-24 5220,-24 5226,-30 5226,-36 5226,-36 5226,-380 5226,-380 5226,-386 5220,-392 5214,-392 5214,-392 4304,-392 4304,-392 4298,-392 4292,-386 4292,-380 4292,-380 4292,-36 4292,-36 4292,-30 4298,-24 4304,-24"/>
<text text-anchor="middle" x="4759" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="4759" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4852,-147C4852,-147 5206,-147 5206,-147 5212,-147 5218,-153 5218,-159 5218,-159 5218,-334 5218,-334 5218,-340 5212,-346 5206,-346 5206,-346 4852,-346 4852,-346 4846,-346 4840,-340 4840,-334 4840,-334 4840,-159 4840,-159 4840,-153 4846,-147 4852,-147"/>
<text text-anchor="middle" x="5029" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5029" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4860,-155C4860,-155 5013,-155 5013,-155 5019,-155 5025,-161 5025,-167 5025,-167 5025,-288 5025,-288 5025,-294 5019,-300 5013,-300 5013,-300 4860,-300 4860,-300 4854,-300 4848,-294 4848,-288 4848,-288 4848,-167 4848,-167 4848,-161 4854,-155 4860,-155"/>
<text text-anchor="middle" x="4936.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4936.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4868,-163C4868,-163 5005,-163 5005,-163 5011,-163 5017,-169 5017,-175 5017,-175 5017,-242 5017,-242 5017,-248 5011,-254 5005,-254 5005,-254 4868,-254 4868,-254 4862,-254 4856,-248 4856,-242 4856,-242 4856,-175 4856,-175 4856,-169 4862,-163 4868,-163"/>
<text text-anchor="middle" x="4936.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4936.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5045,-155C5045,-155 5198,-155 5198,-155 5204,-155 5210,-161 5210,-167 5210,-167 5210,-288 5210,-288 5210,-294 5204,-300 5198,-300 5198,-300 5045,-300 5045,-300 5039,-300 5033,-294 5033,-288 5033,-288 5033,-167 5033,-167 5033,-161 5039,-155 5045,-155"/>
<text text-anchor="middle" x="5121.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5121.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5053,-163C5053,-163 5190,-163 5190,-163 5196,-163 5202,-169 5202,-175 5202,-175 5202,-242 5202,-242 5202,-248 5196,-254 5190,-254 5190,-254 5053,-254 5053,-254 5047,-254 5041,-248 5041,-242 5041,-242 5041,-175 5041,-175 5041,-169 5047,-163 5053,-163"/>
<text text-anchor="middle" x="5121.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5121.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4514,-32C4514,-32 4684,-32 4684,-32 4690,-32 4696,-38 4696,-44 4696,-44 4696,-111 4696,-111 4696,-117 4690,-123 4684,-123 4684,-123 4514,-123 4514,-123 4508,-123 4502,-117 4502,-111 4502,-111 4502,-44 4502,-44 4502,-38 4508,-32 4514,-32"/>
<text text-anchor="middle" x="4599" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4599" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4312,-32C4312,-32 4482,-32 4482,-32 4488,-32 4494,-38 4494,-44 4494,-44 4494,-111 4494,-111 4494,-117 4488,-123 4482,-123 4482,-123 4312,-123 4312,-123 4306,-123 4300,-117 4300,-111 4300,-111 4300,-44 4300,-44 4300,-38 4306,-32 4312,-32"/>
<text text-anchor="middle" x="4397" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4397" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4727,-32C4727,-32 4897,-32 4897,-32 4903,-32 4909,-38 4909,-44 4909,-44 4909,-111 4909,-111 4909,-117 4903,-123 4897,-123 4897,-123 4727,-123 4727,-123 4721,-123 4715,-117 4715,-111 4715,-111 4715,-44 4715,-44 4715,-38 4721,-32 4727,-32"/>
<text text-anchor="middle" x="4812" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4812" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4934,-32C4934,-32 5104,-32 5104,-32 5110,-32 5116,-38 5116,-44 5116,-44 5116,-111 5116,-111 5116,-117 5110,-123 5104,-123 5104,-123 4934,-123 4934,-123 4928,-123 4922,-117 4922,-111 4922,-111 4922,-44 4922,-44 4922,-38 4928,-32 4934,-32"/>
<text text-anchor="middle" x="5019" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5019" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4530,-163C4530,-163 4820,-163 4820,-163 4826,-163 4832,-169 4832,-175 4832,-175 4832,-242 4832,-242 4832,-248 4826,-254 4820,-254 4820,-254 4530,-254 4530,-254 4524,-254 4518,-248 4518,-242 4518,-242 4518,-175 4518,-175 4518,-169 4524,-163 4530,-163"/>
<text text-anchor="middle" x="4675" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4675" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu7.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu7.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu7.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2965,-24C2965,-24 3875,-24 3875,-24 3881,-24 3887,-30 3887,-36 3887,-36 3887,-380 3887,-380 3887,-386 3881,-392 3875,-392 3875,-392 2965,-392 2965,-392 2959,-392 2953,-386 2953,-380 2953,-380 2953,-36 2953,-36 2953,-30 2959,-24 2965,-24"/>
<text text-anchor="middle" x="3420" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="3420" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3513,-147C3513,-147 3867,-147 3867,-147 3873,-147 3879,-153 3879,-159 3879,-159 3879,-334 3879,-334 3879,-340 3873,-346 3867,-346 3867,-346 3513,-346 3513,-346 3507,-346 3501,-340 3501,-334 3501,-334 3501,-159 3501,-159 3501,-153 3507,-147 3513,-147"/>
<text text-anchor="middle" x="3690" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3690" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3521,-155C3521,-155 3674,-155 3674,-155 3680,-155 3686,-161 3686,-167 3686,-167 3686,-288 3686,-288 3686,-294 3680,-300 3674,-300 3674,-300 3521,-300 3521,-300 3515,-300 3509,-294 3509,-288 3509,-288 3509,-167 3509,-167 3509,-161 3515,-155 3521,-155"/>
<text text-anchor="middle" x="3597.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3597.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3529,-163C3529,-163 3666,-163 3666,-163 3672,-163 3678,-169 3678,-175 3678,-175 3678,-242 3678,-242 3678,-248 3672,-254 3666,-254 3666,-254 3529,-254 3529,-254 3523,-254 3517,-248 3517,-242 3517,-242 3517,-175 3517,-175 3517,-169 3523,-163 3529,-163"/>
<text text-anchor="middle" x="3597.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3597.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3706,-155C3706,-155 3859,-155 3859,-155 3865,-155 3871,-161 3871,-167 3871,-167 3871,-288 3871,-288 3871,-294 3865,-300 3859,-300 3859,-300 3706,-300 3706,-300 3700,-300 3694,-294 3694,-288 3694,-288 3694,-167 3694,-167 3694,-161 3700,-155 3706,-155"/>
<text text-anchor="middle" x="3782.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3782.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3714,-163C3714,-163 3851,-163 3851,-163 3857,-163 3863,-169 3863,-175 3863,-175 3863,-242 3863,-242 3863,-248 3857,-254 3851,-254 3851,-254 3714,-254 3714,-254 3708,-254 3702,-248 3702,-242 3702,-242 3702,-175 3702,-175 3702,-169 3708,-163 3714,-163"/>
<text text-anchor="middle" x="3782.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3782.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3236,-32C3236,-32 3406,-32 3406,-32 3412,-32 3418,-38 3418,-44 3418,-44 3418,-111 3418,-111 3418,-117 3412,-123 3406,-123 3406,-123 3236,-123 3236,-123 3230,-123 3224,-117 3224,-111 3224,-111 3224,-44 3224,-44 3224,-38 3230,-32 3236,-32"/>
<text text-anchor="middle" x="3321" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3321" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3005,-32C3005,-32 3175,-32 3175,-32 3181,-32 3187,-38 3187,-44 3187,-44 3187,-111 3187,-111 3187,-117 3181,-123 3175,-123 3175,-123 3005,-123 3005,-123 2999,-123 2993,-117 2993,-111 2993,-111 2993,-44 2993,-44 2993,-38 2999,-32 3005,-32"/>
<text text-anchor="middle" x="3090" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3090" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3495,-32C3495,-32 3665,-32 3665,-32 3671,-32 3677,-38 3677,-44 3677,-44 3677,-111 3677,-111 3677,-117 3671,-123 3665,-123 3665,-123 3495,-123 3495,-123 3489,-123 3483,-117 3483,-111 3483,-111 3483,-44 3483,-44 3483,-38 3489,-32 3495,-32"/>
<text text-anchor="middle" x="3580" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3580" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3697,-32C3697,-32 3867,-32 3867,-32 3873,-32 3879,-38 3879,-44 3879,-44 3879,-111 3879,-111 3879,-117 3873,-123 3867,-123 3867,-123 3697,-123 3697,-123 3691,-123 3685,-117 3685,-111 3685,-111 3685,-44 3685,-44 3685,-38 3691,-32 3697,-32"/>
<text text-anchor="middle" x="3782" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3782" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3191,-163C3191,-163 3481,-163 3481,-163 3487,-163 3493,-169 3493,-175 3493,-175 3493,-242 3493,-242 3493,-248 3487,-254 3481,-254 3481,-254 3191,-254 3191,-254 3185,-254 3179,-248 3179,-242 3179,-242 3179,-175 3179,-175 3179,-169 3185,-163 3191,-163"/>
<text text-anchor="middle" x="3336" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3336" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust793" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust793"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M3698,-400C3698,-400 3950,-400 3950,-400 3956,-400 3962,-406 3962,-412 3962,-412 3962,-479 3962,-479 3962,-485 3956,-491 3950,-491 3950,-491 3698,-491 3698,-491 3692,-491 3686,-485 3686,-479 3686,-479 3686,-412 3686,-412 3686,-406 3692,-400 3698,-400"/>
<text text-anchor="middle" x="3824" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="3824" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust796" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust796"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3925,-32C3925,-32 4095,-32 4095,-32 4101,-32 4107,-38 4107,-44 4107,-44 4107,-111 4107,-111 4107,-117 4101,-123 4095,-123 4095,-123 3925,-123 3925,-123 3919,-123 3913,-117 3913,-111 3913,-111 3913,-44 3913,-44 3913,-38 3919,-32 3925,-32"/>
<text text-anchor="middle" x="4010" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="4010" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust802" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust802"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M4020,-163C4020,-163 4272,-163 4272,-163 4278,-163 4284,-169 4284,-175 4284,-175 4284,-242 4284,-242 4284,-248 4278,-254 4272,-254 4272,-254 4020,-254 4020,-254 4014,-254 4008,-248 4008,-242 4008,-242 4008,-175 4008,-175 4008,-169 4014,-163 4020,-163"/>
<text text-anchor="middle" x="4146" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="4146" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust805" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust805"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3917,-163C3917,-163 3988,-163 3988,-163 3994,-163 4000,-169 4000,-175 4000,-175 4000,-242 4000,-242 4000,-248 3994,-254 3988,-254 3988,-254 3917,-254 3917,-254 3911,-254 3905,-248 3905,-242 3905,-242 3905,-175 3905,-175 3905,-169 3911,-163 3917,-163"/>
<text text-anchor="middle" x="3952.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="3952.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust809" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust809"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 107,-163 107,-163 113,-163 119,-169 119,-175 119,-175 119,-242 119,-242 119,-248 113,-254 107,-254 107,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="71.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="71.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M3860,-539.5C3860,-539.5 3932,-539.5 3932,-539.5 3938,-539.5 3944,-545.5 3944,-551.5 3944,-551.5 3944,-563.5 3944,-563.5 3944,-569.5 3938,-575.5 3932,-575.5 3932,-575.5 3860,-575.5 3860,-575.5 3854,-575.5 3848,-569.5 3848,-563.5 3848,-563.5 3848,-551.5 3848,-551.5 3848,-545.5 3854,-539.5 3860,-539.5"/>
<text text-anchor="middle" x="3896" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3850,-408.5C3850,-408.5 3942,-408.5 3942,-408.5 3948,-408.5 3954,-414.5 3954,-420.5 3954,-420.5 3954,-432.5 3954,-432.5 3954,-438.5 3948,-444.5 3942,-444.5 3942,-444.5 3850,-444.5 3850,-444.5 3844,-444.5 3838,-438.5 3838,-432.5 3838,-432.5 3838,-420.5 3838,-420.5 3838,-414.5 3844,-408.5 3850,-408.5"/>
<text text-anchor="middle" x="3896" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M3896,-539.285C3896,-517.3856 3896,-480.3861 3896,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="3899.5001,-454.5603 3896,-444.5603 3892.5001,-454.5603 3899.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7254,-171.5C7254,-171.5 7322,-171.5 7322,-171.5 7328,-171.5 7334,-177.5 7334,-183.5 7334,-183.5 7334,-195.5 7334,-195.5 7334,-201.5 7328,-207.5 7322,-207.5 7322,-207.5 7254,-207.5 7254,-207.5 7248,-207.5 7242,-201.5 7242,-195.5 7242,-195.5 7242,-183.5 7242,-183.5 7242,-177.5 7248,-171.5 7254,-171.5"/>
<text text-anchor="middle" x="7288" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7450,-40.5C7450,-40.5 7502,-40.5 7502,-40.5 7508,-40.5 7514,-46.5 7514,-52.5 7514,-52.5 7514,-64.5 7514,-64.5 7514,-70.5 7508,-76.5 7502,-76.5 7502,-76.5 7450,-76.5 7450,-76.5 7444,-76.5 7438,-70.5 7438,-64.5 7438,-64.5 7438,-52.5 7438,-52.5 7438,-46.5 7444,-40.5 7450,-40.5"/>
<text text-anchor="middle" x="7476" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7306.3708,-171.2426C7315.7563,-162.8042 7327.7606,-153.2836 7340,-147 7376.4461,-128.289 7395.2391,-146.2082 7429,-123 7442.8228,-113.4978 7454.0828,-98.5584 7462.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="7465.1647,-87.1631 7467.1475,-76.7554 7459.1072,-83.6549 7465.1647,-87.1631"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7138,-171.5C7138,-171.5 7212,-171.5 7212,-171.5 7218,-171.5 7224,-177.5 7224,-183.5 7224,-183.5 7224,-195.5 7224,-195.5 7224,-201.5 7218,-207.5 7212,-207.5 7212,-207.5 7138,-207.5 7138,-207.5 7132,-207.5 7126,-201.5 7126,-195.5 7126,-195.5 7126,-183.5 7126,-183.5 7126,-177.5 7132,-171.5 7138,-171.5"/>
<text text-anchor="middle" x="7175" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7248,-40.5C7248,-40.5 7300,-40.5 7300,-40.5 7306,-40.5 7312,-46.5 7312,-52.5 7312,-52.5 7312,-64.5 7312,-64.5 7312,-70.5 7306,-76.5 7300,-76.5 7300,-76.5 7248,-76.5 7248,-76.5 7242,-76.5 7236,-70.5 7236,-64.5 7236,-64.5 7236,-52.5 7236,-52.5 7236,-46.5 7242,-40.5 7248,-40.5"/>
<text text-anchor="middle" x="7274" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7189.5148,-171.2823C7200.0386,-157.9906 7214.5488,-139.4922 7227,-123 7236.4051,-110.5426 7246.6343,-96.5585 7255.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="7257.9809,-86.8496 7260.9943,-76.6923 7252.3044,-82.7534 7257.9809,-86.8496"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7702,-171.5C7702,-171.5 7732,-171.5 7732,-171.5 7738,-171.5 7744,-177.5 7744,-183.5 7744,-183.5 7744,-195.5 7744,-195.5 7744,-201.5 7738,-207.5 7732,-207.5 7732,-207.5 7702,-207.5 7702,-207.5 7696,-207.5 7690,-201.5 7690,-195.5 7690,-195.5 7690,-183.5 7690,-183.5 7690,-177.5 7696,-171.5 7702,-171.5"/>
<text text-anchor="middle" x="7717" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7663,-40.5C7663,-40.5 7715,-40.5 7715,-40.5 7721,-40.5 7727,-46.5 7727,-52.5 7727,-52.5 7727,-64.5 7727,-64.5 7727,-70.5 7721,-76.5 7715,-76.5 7715,-76.5 7663,-76.5 7663,-76.5 7657,-76.5 7651,-70.5 7651,-64.5 7651,-64.5 7651,-52.5 7651,-52.5 7651,-46.5 7657,-40.5 7663,-40.5"/>
<text text-anchor="middle" x="7689" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7713.1067,-171.285C7708.405,-149.2878 7700.447,-112.0554 7694.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="7698.3732,-85.6078 7692.8602,-76.5603 7691.5278,-87.071 7698.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7887,-171.5C7887,-171.5 7917,-171.5 7917,-171.5 7923,-171.5 7929,-177.5 7929,-183.5 7929,-183.5 7929,-195.5 7929,-195.5 7929,-201.5 7923,-207.5 7917,-207.5 7917,-207.5 7887,-207.5 7887,-207.5 7881,-207.5 7875,-201.5 7875,-195.5 7875,-195.5 7875,-183.5 7875,-183.5 7875,-177.5 7881,-171.5 7887,-171.5"/>
<text text-anchor="middle" x="7902" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7870,-40.5C7870,-40.5 7922,-40.5 7922,-40.5 7928,-40.5 7934,-46.5 7934,-52.5 7934,-52.5 7934,-64.5 7934,-64.5 7934,-70.5 7928,-76.5 7922,-76.5 7922,-76.5 7870,-76.5 7870,-76.5 7864,-76.5 7858,-70.5 7858,-64.5 7858,-64.5 7858,-52.5 7858,-52.5 7858,-46.5 7864,-40.5 7870,-40.5"/>
<text text-anchor="middle" x="7896" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7901.1657,-171.285C7900.1627,-149.3856 7898.4681,-112.3861 7897.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="7900.7812,-86.3896 7896.8272,-76.5603 7893.7885,-86.71 7900.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7348,-40.5C7348,-40.5 7408,-40.5 7408,-40.5 7414,-40.5 7420,-46.5 7420,-52.5 7420,-52.5 7420,-64.5 7420,-64.5 7420,-70.5 7414,-76.5 7408,-76.5 7408,-76.5 7348,-76.5 7348,-76.5 7342,-76.5 7336,-70.5 7336,-64.5 7336,-64.5 7336,-52.5 7336,-52.5 7336,-46.5 7342,-40.5 7348,-40.5"/>
<text text-anchor="middle" x="7378" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7146,-40.5C7146,-40.5 7206,-40.5 7206,-40.5 7212,-40.5 7218,-46.5 7218,-52.5 7218,-52.5 7218,-64.5 7218,-64.5 7218,-70.5 7212,-76.5 7206,-76.5 7206,-76.5 7146,-76.5 7146,-76.5 7140,-76.5 7134,-70.5 7134,-64.5 7134,-64.5 7134,-52.5 7134,-52.5 7134,-46.5 7140,-40.5 7146,-40.5"/>
<text text-anchor="middle" x="7176" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7561,-40.5C7561,-40.5 7621,-40.5 7621,-40.5 7627,-40.5 7633,-46.5 7633,-52.5 7633,-52.5 7633,-64.5 7633,-64.5 7633,-70.5 7627,-76.5 7621,-76.5 7621,-76.5 7561,-76.5 7561,-76.5 7555,-76.5 7549,-70.5 7549,-64.5 7549,-64.5 7549,-52.5 7549,-52.5 7549,-46.5 7555,-40.5 7561,-40.5"/>
<text text-anchor="middle" x="7591" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7768,-40.5C7768,-40.5 7828,-40.5 7828,-40.5 7834,-40.5 7840,-46.5 7840,-52.5 7840,-52.5 7840,-64.5 7840,-64.5 7840,-70.5 7834,-76.5 7828,-76.5 7828,-76.5 7768,-76.5 7768,-76.5 7762,-76.5 7756,-70.5 7756,-64.5 7756,-64.5 7756,-52.5 7756,-52.5 7756,-46.5 7762,-40.5 7768,-40.5"/>
<text text-anchor="middle" x="7798" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7560.5,-171.5C7560.5,-171.5 7637.5,-171.5 7637.5,-171.5 7643.5,-171.5 7649.5,-177.5 7649.5,-183.5 7649.5,-183.5 7649.5,-195.5 7649.5,-195.5 7649.5,-201.5 7643.5,-207.5 7637.5,-207.5 7637.5,-207.5 7560.5,-207.5 7560.5,-207.5 7554.5,-207.5 7548.5,-201.5 7548.5,-195.5 7548.5,-195.5 7548.5,-183.5 7548.5,-183.5 7548.5,-177.5 7554.5,-171.5 7560.5,-171.5"/>
<text text-anchor="middle" x="7599" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7436,-171.5C7436,-171.5 7518,-171.5 7518,-171.5 7524,-171.5 7530,-177.5 7530,-183.5 7530,-183.5 7530,-195.5 7530,-195.5 7530,-201.5 7524,-207.5 7518,-207.5 7518,-207.5 7436,-207.5 7436,-207.5 7430,-207.5 7424,-201.5 7424,-195.5 7424,-195.5 7424,-183.5 7424,-183.5 7424,-177.5 7430,-171.5 7436,-171.5"/>
<text text-anchor="middle" x="7477" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7364,-171.5C7364,-171.5 7394,-171.5 7394,-171.5 7400,-171.5 7406,-177.5 7406,-183.5 7406,-183.5 7406,-195.5 7406,-195.5 7406,-201.5 7400,-207.5 7394,-207.5 7394,-207.5 7364,-207.5 7364,-207.5 7358,-207.5 7352,-201.5 7352,-195.5 7352,-195.5 7352,-183.5 7352,-183.5 7352,-177.5 7358,-171.5 7364,-171.5"/>
<text text-anchor="middle" x="7379" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5370,-171.5C5370,-171.5 5438,-171.5 5438,-171.5 5444,-171.5 5450,-177.5 5450,-183.5 5450,-183.5 5450,-195.5 5450,-195.5 5450,-201.5 5444,-207.5 5438,-207.5 5438,-207.5 5370,-207.5 5370,-207.5 5364,-207.5 5358,-201.5 5358,-195.5 5358,-195.5 5358,-183.5 5358,-183.5 5358,-177.5 5364,-171.5 5370,-171.5"/>
<text text-anchor="middle" x="5404" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5566,-40.5C5566,-40.5 5618,-40.5 5618,-40.5 5624,-40.5 5630,-46.5 5630,-52.5 5630,-52.5 5630,-64.5 5630,-64.5 5630,-70.5 5624,-76.5 5618,-76.5 5618,-76.5 5566,-76.5 5566,-76.5 5560,-76.5 5554,-70.5 5554,-64.5 5554,-64.5 5554,-52.5 5554,-52.5 5554,-46.5 5560,-40.5 5566,-40.5"/>
<text text-anchor="middle" x="5592" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5422.3708,-171.2426C5431.7563,-162.8042 5443.7606,-153.2836 5456,-147 5492.4461,-128.289 5511.2391,-146.2082 5545,-123 5558.8228,-113.4978 5570.0828,-98.5584 5578.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="5581.1647,-87.1631 5583.1475,-76.7554 5575.1072,-83.6549 5581.1647,-87.1631"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5254,-171.5C5254,-171.5 5328,-171.5 5328,-171.5 5334,-171.5 5340,-177.5 5340,-183.5 5340,-183.5 5340,-195.5 5340,-195.5 5340,-201.5 5334,-207.5 5328,-207.5 5328,-207.5 5254,-207.5 5254,-207.5 5248,-207.5 5242,-201.5 5242,-195.5 5242,-195.5 5242,-183.5 5242,-183.5 5242,-177.5 5248,-171.5 5254,-171.5"/>
<text text-anchor="middle" x="5291" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5364,-40.5C5364,-40.5 5416,-40.5 5416,-40.5 5422,-40.5 5428,-46.5 5428,-52.5 5428,-52.5 5428,-64.5 5428,-64.5 5428,-70.5 5422,-76.5 5416,-76.5 5416,-76.5 5364,-76.5 5364,-76.5 5358,-76.5 5352,-70.5 5352,-64.5 5352,-64.5 5352,-52.5 5352,-52.5 5352,-46.5 5358,-40.5 5364,-40.5"/>
<text text-anchor="middle" x="5390" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5305.5148,-171.2823C5316.0386,-157.9906 5330.5488,-139.4922 5343,-123 5352.4051,-110.5426 5362.6343,-96.5585 5371.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="5373.9809,-86.8496 5376.9943,-76.6923 5368.3044,-82.7534 5373.9809,-86.8496"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5818,-171.5C5818,-171.5 5848,-171.5 5848,-171.5 5854,-171.5 5860,-177.5 5860,-183.5 5860,-183.5 5860,-195.5 5860,-195.5 5860,-201.5 5854,-207.5 5848,-207.5 5848,-207.5 5818,-207.5 5818,-207.5 5812,-207.5 5806,-201.5 5806,-195.5 5806,-195.5 5806,-183.5 5806,-183.5 5806,-177.5 5812,-171.5 5818,-171.5"/>
<text text-anchor="middle" x="5833" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5779,-40.5C5779,-40.5 5831,-40.5 5831,-40.5 5837,-40.5 5843,-46.5 5843,-52.5 5843,-52.5 5843,-64.5 5843,-64.5 5843,-70.5 5837,-76.5 5831,-76.5 5831,-76.5 5779,-76.5 5779,-76.5 5773,-76.5 5767,-70.5 5767,-64.5 5767,-64.5 5767,-52.5 5767,-52.5 5767,-46.5 5773,-40.5 5779,-40.5"/>
<text text-anchor="middle" x="5805" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5829.1067,-171.285C5824.405,-149.2878 5816.447,-112.0554 5810.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="5814.3732,-85.6078 5808.8602,-76.5603 5807.5278,-87.071 5814.3732,-85.6078"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6003,-171.5C6003,-171.5 6033,-171.5 6033,-171.5 6039,-171.5 6045,-177.5 6045,-183.5 6045,-183.5 6045,-195.5 6045,-195.5 6045,-201.5 6039,-207.5 6033,-207.5 6033,-207.5 6003,-207.5 6003,-207.5 5997,-207.5 5991,-201.5 5991,-195.5 5991,-195.5 5991,-183.5 5991,-183.5 5991,-177.5 5997,-171.5 6003,-171.5"/>
<text text-anchor="middle" x="6018" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5986,-40.5C5986,-40.5 6038,-40.5 6038,-40.5 6044,-40.5 6050,-46.5 6050,-52.5 6050,-52.5 6050,-64.5 6050,-64.5 6050,-70.5 6044,-76.5 6038,-76.5 6038,-76.5 5986,-76.5 5986,-76.5 5980,-76.5 5974,-70.5 5974,-64.5 5974,-64.5 5974,-52.5 5974,-52.5 5974,-46.5 5980,-40.5 5986,-40.5"/>
<text text-anchor="middle" x="6012" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6017.1657,-171.285C6016.1627,-149.3856 6014.4681,-112.3861 6013.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="6016.7812,-86.3896 6012.8272,-76.5603 6009.7885,-86.71 6016.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5464,-40.5C5464,-40.5 5524,-40.5 5524,-40.5 5530,-40.5 5536,-46.5 5536,-52.5 5536,-52.5 5536,-64.5 5536,-64.5 5536,-70.5 5530,-76.5 5524,-76.5 5524,-76.5 5464,-76.5 5464,-76.5 5458,-76.5 5452,-70.5 5452,-64.5 5452,-64.5 5452,-52.5 5452,-52.5 5452,-46.5 5458,-40.5 5464,-40.5"/>
<text text-anchor="middle" x="5494" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5262,-40.5C5262,-40.5 5322,-40.5 5322,-40.5 5328,-40.5 5334,-46.5 5334,-52.5 5334,-52.5 5334,-64.5 5334,-64.5 5334,-70.5 5328,-76.5 5322,-76.5 5322,-76.5 5262,-76.5 5262,-76.5 5256,-76.5 5250,-70.5 5250,-64.5 5250,-64.5 5250,-52.5 5250,-52.5 5250,-46.5 5256,-40.5 5262,-40.5"/>
<text text-anchor="middle" x="5292" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5677,-40.5C5677,-40.5 5737,-40.5 5737,-40.5 5743,-40.5 5749,-46.5 5749,-52.5 5749,-52.5 5749,-64.5 5749,-64.5 5749,-70.5 5743,-76.5 5737,-76.5 5737,-76.5 5677,-76.5 5677,-76.5 5671,-76.5 5665,-70.5 5665,-64.5 5665,-64.5 5665,-52.5 5665,-52.5 5665,-46.5 5671,-40.5 5677,-40.5"/>
<text text-anchor="middle" x="5707" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5884,-40.5C5884,-40.5 5944,-40.5 5944,-40.5 5950,-40.5 5956,-46.5 5956,-52.5 5956,-52.5 5956,-64.5 5956,-64.5 5956,-70.5 5950,-76.5 5944,-76.5 5944,-76.5 5884,-76.5 5884,-76.5 5878,-76.5 5872,-70.5 5872,-64.5 5872,-64.5 5872,-52.5 5872,-52.5 5872,-46.5 5878,-40.5 5884,-40.5"/>
<text text-anchor="middle" x="5914" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5676.5,-171.5C5676.5,-171.5 5753.5,-171.5 5753.5,-171.5 5759.5,-171.5 5765.5,-177.5 5765.5,-183.5 5765.5,-183.5 5765.5,-195.5 5765.5,-195.5 5765.5,-201.5 5759.5,-207.5 5753.5,-207.5 5753.5,-207.5 5676.5,-207.5 5676.5,-207.5 5670.5,-207.5 5664.5,-201.5 5664.5,-195.5 5664.5,-195.5 5664.5,-183.5 5664.5,-183.5 5664.5,-177.5 5670.5,-171.5 5676.5,-171.5"/>
<text text-anchor="middle" x="5715" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5552,-171.5C5552,-171.5 5634,-171.5 5634,-171.5 5640,-171.5 5646,-177.5 5646,-183.5 5646,-183.5 5646,-195.5 5646,-195.5 5646,-201.5 5640,-207.5 5634,-207.5 5634,-207.5 5552,-207.5 5552,-207.5 5546,-207.5 5540,-201.5 5540,-195.5 5540,-195.5 5540,-183.5 5540,-183.5 5540,-177.5 5546,-171.5 5552,-171.5"/>
<text text-anchor="middle" x="5593" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5480,-171.5C5480,-171.5 5510,-171.5 5510,-171.5 5516,-171.5 5522,-177.5 5522,-183.5 5522,-183.5 5522,-195.5 5522,-195.5 5522,-201.5 5516,-207.5 5510,-207.5 5510,-207.5 5480,-207.5 5480,-207.5 5474,-207.5 5468,-201.5 5468,-195.5 5468,-195.5 5468,-183.5 5468,-183.5 5468,-177.5 5474,-171.5 5480,-171.5"/>
<text text-anchor="middle" x="5495" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6312,-171.5C6312,-171.5 6380,-171.5 6380,-171.5 6386,-171.5 6392,-177.5 6392,-183.5 6392,-183.5 6392,-195.5 6392,-195.5 6392,-201.5 6386,-207.5 6380,-207.5 6380,-207.5 6312,-207.5 6312,-207.5 6306,-207.5 6300,-201.5 6300,-195.5 6300,-195.5 6300,-183.5 6300,-183.5 6300,-177.5 6306,-171.5 6312,-171.5"/>
<text text-anchor="middle" x="6346" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6508,-40.5C6508,-40.5 6560,-40.5 6560,-40.5 6566,-40.5 6572,-46.5 6572,-52.5 6572,-52.5 6572,-64.5 6572,-64.5 6572,-70.5 6566,-76.5 6560,-76.5 6560,-76.5 6508,-76.5 6508,-76.5 6502,-76.5 6496,-70.5 6496,-64.5 6496,-64.5 6496,-52.5 6496,-52.5 6496,-46.5 6502,-40.5 6508,-40.5"/>
<text text-anchor="middle" x="6534" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6364.3708,-171.2426C6373.7563,-162.8042 6385.7606,-153.2836 6398,-147 6434.4461,-128.289 6453.2391,-146.2082 6487,-123 6500.8228,-113.4978 6512.0828,-98.5584 6520.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="6523.1647,-87.1631 6525.1475,-76.7554 6517.1072,-83.6549 6523.1647,-87.1631"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6196,-171.5C6196,-171.5 6270,-171.5 6270,-171.5 6276,-171.5 6282,-177.5 6282,-183.5 6282,-183.5 6282,-195.5 6282,-195.5 6282,-201.5 6276,-207.5 6270,-207.5 6270,-207.5 6196,-207.5 6196,-207.5 6190,-207.5 6184,-201.5 6184,-195.5 6184,-195.5 6184,-183.5 6184,-183.5 6184,-177.5 6190,-171.5 6196,-171.5"/>
<text text-anchor="middle" x="6233" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6306,-40.5C6306,-40.5 6358,-40.5 6358,-40.5 6364,-40.5 6370,-46.5 6370,-52.5 6370,-52.5 6370,-64.5 6370,-64.5 6370,-70.5 6364,-76.5 6358,-76.5 6358,-76.5 6306,-76.5 6306,-76.5 6300,-76.5 6294,-70.5 6294,-64.5 6294,-64.5 6294,-52.5 6294,-52.5 6294,-46.5 6300,-40.5 6306,-40.5"/>
<text text-anchor="middle" x="6332" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6247.5148,-171.2823C6258.0386,-157.9906 6272.5488,-139.4922 6285,-123 6294.4051,-110.5426 6304.6343,-96.5585 6313.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="6315.9809,-86.8496 6318.9943,-76.6923 6310.3044,-82.7534 6315.9809,-86.8496"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6760,-171.5C6760,-171.5 6790,-171.5 6790,-171.5 6796,-171.5 6802,-177.5 6802,-183.5 6802,-183.5 6802,-195.5 6802,-195.5 6802,-201.5 6796,-207.5 6790,-207.5 6790,-207.5 6760,-207.5 6760,-207.5 6754,-207.5 6748,-201.5 6748,-195.5 6748,-195.5 6748,-183.5 6748,-183.5 6748,-177.5 6754,-171.5 6760,-171.5"/>
<text text-anchor="middle" x="6775" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6721,-40.5C6721,-40.5 6773,-40.5 6773,-40.5 6779,-40.5 6785,-46.5 6785,-52.5 6785,-52.5 6785,-64.5 6785,-64.5 6785,-70.5 6779,-76.5 6773,-76.5 6773,-76.5 6721,-76.5 6721,-76.5 6715,-76.5 6709,-70.5 6709,-64.5 6709,-64.5 6709,-52.5 6709,-52.5 6709,-46.5 6715,-40.5 6721,-40.5"/>
<text text-anchor="middle" x="6747" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6771.1067,-171.285C6766.405,-149.2878 6758.447,-112.0554 6752.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="6756.3732,-85.6078 6750.8602,-76.5603 6749.5278,-87.071 6756.3732,-85.6078"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6945,-171.5C6945,-171.5 6975,-171.5 6975,-171.5 6981,-171.5 6987,-177.5 6987,-183.5 6987,-183.5 6987,-195.5 6987,-195.5 6987,-201.5 6981,-207.5 6975,-207.5 6975,-207.5 6945,-207.5 6945,-207.5 6939,-207.5 6933,-201.5 6933,-195.5 6933,-195.5 6933,-183.5 6933,-183.5 6933,-177.5 6939,-171.5 6945,-171.5"/>
<text text-anchor="middle" x="6960" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6928,-40.5C6928,-40.5 6980,-40.5 6980,-40.5 6986,-40.5 6992,-46.5 6992,-52.5 6992,-52.5 6992,-64.5 6992,-64.5 6992,-70.5 6986,-76.5 6980,-76.5 6980,-76.5 6928,-76.5 6928,-76.5 6922,-76.5 6916,-70.5 6916,-64.5 6916,-64.5 6916,-52.5 6916,-52.5 6916,-46.5 6922,-40.5 6928,-40.5"/>
<text text-anchor="middle" x="6954" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6959.1657,-171.285C6958.1627,-149.3856 6956.4681,-112.3861 6955.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="6958.7812,-86.3896 6954.8272,-76.5603 6951.7885,-86.71 6958.7812,-86.3896"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6406,-40.5C6406,-40.5 6466,-40.5 6466,-40.5 6472,-40.5 6478,-46.5 6478,-52.5 6478,-52.5 6478,-64.5 6478,-64.5 6478,-70.5 6472,-76.5 6466,-76.5 6466,-76.5 6406,-76.5 6406,-76.5 6400,-76.5 6394,-70.5 6394,-64.5 6394,-64.5 6394,-52.5 6394,-52.5 6394,-46.5 6400,-40.5 6406,-40.5"/>
<text text-anchor="middle" x="6436" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6204,-40.5C6204,-40.5 6264,-40.5 6264,-40.5 6270,-40.5 6276,-46.5 6276,-52.5 6276,-52.5 6276,-64.5 6276,-64.5 6276,-70.5 6270,-76.5 6264,-76.5 6264,-76.5 6204,-76.5 6204,-76.5 6198,-76.5 6192,-70.5 6192,-64.5 6192,-64.5 6192,-52.5 6192,-52.5 6192,-46.5 6198,-40.5 6204,-40.5"/>
<text text-anchor="middle" x="6234" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6619,-40.5C6619,-40.5 6679,-40.5 6679,-40.5 6685,-40.5 6691,-46.5 6691,-52.5 6691,-52.5 6691,-64.5 6691,-64.5 6691,-70.5 6685,-76.5 6679,-76.5 6679,-76.5 6619,-76.5 6619,-76.5 6613,-76.5 6607,-70.5 6607,-64.5 6607,-64.5 6607,-52.5 6607,-52.5 6607,-46.5 6613,-40.5 6619,-40.5"/>
<text text-anchor="middle" x="6649" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6826,-40.5C6826,-40.5 6886,-40.5 6886,-40.5 6892,-40.5 6898,-46.5 6898,-52.5 6898,-52.5 6898,-64.5 6898,-64.5 6898,-70.5 6892,-76.5 6886,-76.5 6886,-76.5 6826,-76.5 6826,-76.5 6820,-76.5 6814,-70.5 6814,-64.5 6814,-64.5 6814,-52.5 6814,-52.5 6814,-46.5 6820,-40.5 6826,-40.5"/>
<text text-anchor="middle" x="6856" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6618.5,-171.5C6618.5,-171.5 6695.5,-171.5 6695.5,-171.5 6701.5,-171.5 6707.5,-177.5 6707.5,-183.5 6707.5,-183.5 6707.5,-195.5 6707.5,-195.5 6707.5,-201.5 6701.5,-207.5 6695.5,-207.5 6695.5,-207.5 6618.5,-207.5 6618.5,-207.5 6612.5,-207.5 6606.5,-201.5 6606.5,-195.5 6606.5,-195.5 6606.5,-183.5 6606.5,-183.5 6606.5,-177.5 6612.5,-171.5 6618.5,-171.5"/>
<text text-anchor="middle" x="6657" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6494,-171.5C6494,-171.5 6576,-171.5 6576,-171.5 6582,-171.5 6588,-177.5 6588,-183.5 6588,-183.5 6588,-195.5 6588,-195.5 6588,-201.5 6582,-207.5 6576,-207.5 6576,-207.5 6494,-207.5 6494,-207.5 6488,-207.5 6482,-201.5 6482,-195.5 6482,-195.5 6482,-183.5 6482,-183.5 6482,-177.5 6488,-171.5 6494,-171.5"/>
<text text-anchor="middle" x="6535" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6422,-171.5C6422,-171.5 6452,-171.5 6452,-171.5 6458,-171.5 6464,-177.5 6464,-183.5 6464,-183.5 6464,-195.5 6464,-195.5 6464,-201.5 6458,-207.5 6452,-207.5 6452,-207.5 6422,-207.5 6422,-207.5 6416,-207.5 6410,-201.5 6410,-195.5 6410,-195.5 6410,-183.5 6410,-183.5 6410,-177.5 6416,-171.5 6422,-171.5"/>
<text text-anchor="middle" x="6437" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M263,-171.5C263,-171.5 331,-171.5 331,-171.5 337,-171.5 343,-177.5 343,-183.5 343,-183.5 343,-195.5 343,-195.5 343,-201.5 337,-207.5 331,-207.5 331,-207.5 263,-207.5 263,-207.5 257,-207.5 251,-201.5 251,-195.5 251,-195.5 251,-183.5 251,-183.5 251,-177.5 257,-171.5 263,-171.5"/>
<text text-anchor="middle" x="297" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M418,-40.5C418,-40.5 470,-40.5 470,-40.5 476,-40.5 482,-46.5 482,-52.5 482,-52.5 482,-64.5 482,-64.5 482,-70.5 476,-76.5 470,-76.5 470,-76.5 418,-76.5 418,-76.5 412,-76.5 406,-70.5 406,-64.5 406,-64.5 406,-52.5 406,-52.5 406,-46.5 412,-40.5 418,-40.5"/>
<text text-anchor="middle" x="444" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M317.4397,-171.285C343.111,-148.4079 387.2732,-109.0525 416.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="418.5968,-85.8264 423.7339,-76.5603 413.9396,-80.6004 418.5968,-85.8264"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M147,-171.5C147,-171.5 221,-171.5 221,-171.5 227,-171.5 233,-177.5 233,-183.5 233,-183.5 233,-195.5 233,-195.5 233,-201.5 227,-207.5 221,-207.5 221,-207.5 147,-207.5 147,-207.5 141,-207.5 135,-201.5 135,-195.5 135,-195.5 135,-183.5 135,-183.5 135,-177.5 141,-171.5 147,-171.5"/>
<text text-anchor="middle" x="184" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M187,-40.5C187,-40.5 239,-40.5 239,-40.5 245,-40.5 251,-46.5 251,-52.5 251,-52.5 251,-64.5 251,-64.5 251,-70.5 245,-76.5 239,-76.5 239,-76.5 187,-76.5 187,-76.5 181,-76.5 175,-70.5 175,-64.5 175,-64.5 175,-52.5 175,-52.5 175,-46.5 181,-40.5 187,-40.5"/>
<text text-anchor="middle" x="213" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M188.0323,-171.285C192.9019,-149.2878 201.1442,-112.0554 206.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="210.2577,-87.0804 209.0019,-76.5603 203.4232,-85.5674 210.2577,-87.0804"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M711,-171.5C711,-171.5 741,-171.5 741,-171.5 747,-171.5 753,-177.5 753,-183.5 753,-183.5 753,-195.5 753,-195.5 753,-201.5 747,-207.5 741,-207.5 741,-207.5 711,-207.5 711,-207.5 705,-207.5 699,-201.5 699,-195.5 699,-195.5 699,-183.5 699,-183.5 699,-177.5 705,-171.5 711,-171.5"/>
<text text-anchor="middle" x="726" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M677,-40.5C677,-40.5 729,-40.5 729,-40.5 735,-40.5 741,-46.5 741,-52.5 741,-52.5 741,-64.5 741,-64.5 741,-70.5 735,-76.5 729,-76.5 729,-76.5 677,-76.5 677,-76.5 671,-76.5 665,-70.5 665,-64.5 665,-64.5 665,-52.5 665,-52.5 665,-46.5 671,-40.5 677,-40.5"/>
<text text-anchor="middle" x="703" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M722.8019,-171.285C718.9398,-149.2878 712.4029,-112.0554 707.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="711.3475,-85.8044 706.1709,-76.5603 704.453,-87.0149 711.3475,-85.8044"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M896,-171.5C896,-171.5 926,-171.5 926,-171.5 932,-171.5 938,-177.5 938,-183.5 938,-183.5 938,-195.5 938,-195.5 938,-201.5 932,-207.5 926,-207.5 926,-207.5 896,-207.5 896,-207.5 890,-207.5 884,-201.5 884,-195.5 884,-195.5 884,-183.5 884,-183.5 884,-177.5 890,-171.5 896,-171.5"/>
<text text-anchor="middle" x="911" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M879,-40.5C879,-40.5 931,-40.5 931,-40.5 937,-40.5 943,-46.5 943,-52.5 943,-52.5 943,-64.5 943,-64.5 943,-70.5 937,-76.5 931,-76.5 931,-76.5 879,-76.5 879,-76.5 873,-76.5 867,-70.5 867,-64.5 867,-64.5 867,-52.5 867,-52.5 867,-46.5 873,-40.5 879,-40.5"/>
<text text-anchor="middle" x="905" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M910.1657,-171.285C909.1627,-149.3856 907.4681,-112.3861 906.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="909.7812,-86.3896 905.8272,-76.5603 902.7885,-86.71 909.7812,-86.3896"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M512,-40.5C512,-40.5 572,-40.5 572,-40.5 578,-40.5 584,-46.5 584,-52.5 584,-52.5 584,-64.5 584,-64.5 584,-70.5 578,-76.5 572,-76.5 572,-76.5 512,-76.5 512,-76.5 506,-76.5 500,-70.5 500,-64.5 500,-64.5 500,-52.5 500,-52.5 500,-46.5 506,-40.5 512,-40.5"/>
<text text-anchor="middle" x="542" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M281,-40.5C281,-40.5 341,-40.5 341,-40.5 347,-40.5 353,-46.5 353,-52.5 353,-52.5 353,-64.5 353,-64.5 353,-70.5 347,-76.5 341,-76.5 341,-76.5 281,-76.5 281,-76.5 275,-76.5 269,-70.5 269,-64.5 269,-64.5 269,-52.5 269,-52.5 269,-46.5 275,-40.5 281,-40.5"/>
<text text-anchor="middle" x="311" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M771,-40.5C771,-40.5 831,-40.5 831,-40.5 837,-40.5 843,-46.5 843,-52.5 843,-52.5 843,-64.5 843,-64.5 843,-70.5 837,-76.5 831,-76.5 831,-76.5 771,-76.5 771,-76.5 765,-76.5 759,-70.5 759,-64.5 759,-64.5 759,-52.5 759,-52.5 759,-46.5 765,-40.5 771,-40.5"/>
<text text-anchor="middle" x="801" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M973,-40.5C973,-40.5 1033,-40.5 1033,-40.5 1039,-40.5 1045,-46.5 1045,-52.5 1045,-52.5 1045,-64.5 1045,-64.5 1045,-70.5 1039,-76.5 1033,-76.5 1033,-76.5 973,-76.5 973,-76.5 967,-76.5 961,-70.5 961,-64.5 961,-64.5 961,-52.5 961,-52.5 961,-46.5 967,-40.5 973,-40.5"/>
<text text-anchor="middle" x="1003" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M569.5,-171.5C569.5,-171.5 646.5,-171.5 646.5,-171.5 652.5,-171.5 658.5,-177.5 658.5,-183.5 658.5,-183.5 658.5,-195.5 658.5,-195.5 658.5,-201.5 652.5,-207.5 646.5,-207.5 646.5,-207.5 569.5,-207.5 569.5,-207.5 563.5,-207.5 557.5,-201.5 557.5,-195.5 557.5,-195.5 557.5,-183.5 557.5,-183.5 557.5,-177.5 563.5,-171.5 569.5,-171.5"/>
<text text-anchor="middle" x="608" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M445,-171.5C445,-171.5 527,-171.5 527,-171.5 533,-171.5 539,-177.5 539,-183.5 539,-183.5 539,-195.5 539,-195.5 539,-201.5 533,-207.5 527,-207.5 527,-207.5 445,-207.5 445,-207.5 439,-207.5 433,-201.5 433,-195.5 433,-195.5 433,-183.5 433,-183.5 433,-177.5 439,-171.5 445,-171.5"/>
<text text-anchor="middle" x="486" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M373,-171.5C373,-171.5 403,-171.5 403,-171.5 409,-171.5 415,-177.5 415,-183.5 415,-183.5 415,-195.5 415,-195.5 415,-201.5 409,-207.5 403,-207.5 403,-207.5 373,-207.5 373,-207.5 367,-207.5 361,-201.5 361,-195.5 361,-195.5 361,-183.5 361,-183.5 361,-177.5 367,-171.5 373,-171.5"/>
<text text-anchor="middle" x="388" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1205,-171.5C1205,-171.5 1273,-171.5 1273,-171.5 1279,-171.5 1285,-177.5 1285,-183.5 1285,-183.5 1285,-195.5 1285,-195.5 1285,-201.5 1279,-207.5 1273,-207.5 1273,-207.5 1205,-207.5 1205,-207.5 1199,-207.5 1193,-201.5 1193,-195.5 1193,-195.5 1193,-183.5 1193,-183.5 1193,-177.5 1199,-171.5 1205,-171.5"/>
<text text-anchor="middle" x="1239" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1360,-40.5C1360,-40.5 1412,-40.5 1412,-40.5 1418,-40.5 1424,-46.5 1424,-52.5 1424,-52.5 1424,-64.5 1424,-64.5 1424,-70.5 1418,-76.5 1412,-76.5 1412,-76.5 1360,-76.5 1360,-76.5 1354,-76.5 1348,-70.5 1348,-64.5 1348,-64.5 1348,-52.5 1348,-52.5 1348,-46.5 1354,-40.5 1360,-40.5"/>
<text text-anchor="middle" x="1386" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1259.4397,-171.285C1285.111,-148.4079 1329.2732,-109.0525 1358.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="1360.5968,-85.8264 1365.7339,-76.5603 1355.9396,-80.6004 1360.5968,-85.8264"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1089,-171.5C1089,-171.5 1163,-171.5 1163,-171.5 1169,-171.5 1175,-177.5 1175,-183.5 1175,-183.5 1175,-195.5 1175,-195.5 1175,-201.5 1169,-207.5 1163,-207.5 1163,-207.5 1089,-207.5 1089,-207.5 1083,-207.5 1077,-201.5 1077,-195.5 1077,-195.5 1077,-183.5 1077,-183.5 1077,-177.5 1083,-171.5 1089,-171.5"/>
<text text-anchor="middle" x="1126" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1129,-40.5C1129,-40.5 1181,-40.5 1181,-40.5 1187,-40.5 1193,-46.5 1193,-52.5 1193,-52.5 1193,-64.5 1193,-64.5 1193,-70.5 1187,-76.5 1181,-76.5 1181,-76.5 1129,-76.5 1129,-76.5 1123,-76.5 1117,-70.5 1117,-64.5 1117,-64.5 1117,-52.5 1117,-52.5 1117,-46.5 1123,-40.5 1129,-40.5"/>
<text text-anchor="middle" x="1155" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1130.0323,-171.285C1134.9019,-149.2878 1143.1442,-112.0554 1148.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1152.2577,-87.0804 1151.0019,-76.5603 1145.4232,-85.5674 1152.2577,-87.0804"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1653,-171.5C1653,-171.5 1683,-171.5 1683,-171.5 1689,-171.5 1695,-177.5 1695,-183.5 1695,-183.5 1695,-195.5 1695,-195.5 1695,-201.5 1689,-207.5 1683,-207.5 1683,-207.5 1653,-207.5 1653,-207.5 1647,-207.5 1641,-201.5 1641,-195.5 1641,-195.5 1641,-183.5 1641,-183.5 1641,-177.5 1647,-171.5 1653,-171.5"/>
<text text-anchor="middle" x="1668" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1619,-40.5C1619,-40.5 1671,-40.5 1671,-40.5 1677,-40.5 1683,-46.5 1683,-52.5 1683,-52.5 1683,-64.5 1683,-64.5 1683,-70.5 1677,-76.5 1671,-76.5 1671,-76.5 1619,-76.5 1619,-76.5 1613,-76.5 1607,-70.5 1607,-64.5 1607,-64.5 1607,-52.5 1607,-52.5 1607,-46.5 1613,-40.5 1619,-40.5"/>
<text text-anchor="middle" x="1645" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1664.8019,-171.285C1660.9398,-149.2878 1654.4029,-112.0554 1649.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1653.3475,-85.8044 1648.1709,-76.5603 1646.453,-87.0149 1653.3475,-85.8044"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1838,-171.5C1838,-171.5 1868,-171.5 1868,-171.5 1874,-171.5 1880,-177.5 1880,-183.5 1880,-183.5 1880,-195.5 1880,-195.5 1880,-201.5 1874,-207.5 1868,-207.5 1868,-207.5 1838,-207.5 1838,-207.5 1832,-207.5 1826,-201.5 1826,-195.5 1826,-195.5 1826,-183.5 1826,-183.5 1826,-177.5 1832,-171.5 1838,-171.5"/>
<text text-anchor="middle" x="1853" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1821,-40.5C1821,-40.5 1873,-40.5 1873,-40.5 1879,-40.5 1885,-46.5 1885,-52.5 1885,-52.5 1885,-64.5 1885,-64.5 1885,-70.5 1879,-76.5 1873,-76.5 1873,-76.5 1821,-76.5 1821,-76.5 1815,-76.5 1809,-70.5 1809,-64.5 1809,-64.5 1809,-52.5 1809,-52.5 1809,-46.5 1815,-40.5 1821,-40.5"/>
<text text-anchor="middle" x="1847" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1852.1657,-171.285C1851.1627,-149.3856 1849.4681,-112.3861 1848.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1851.7812,-86.3896 1847.8272,-76.5603 1844.7885,-86.71 1851.7812,-86.3896"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1454,-40.5C1454,-40.5 1514,-40.5 1514,-40.5 1520,-40.5 1526,-46.5 1526,-52.5 1526,-52.5 1526,-64.5 1526,-64.5 1526,-70.5 1520,-76.5 1514,-76.5 1514,-76.5 1454,-76.5 1454,-76.5 1448,-76.5 1442,-70.5 1442,-64.5 1442,-64.5 1442,-52.5 1442,-52.5 1442,-46.5 1448,-40.5 1454,-40.5"/>
<text text-anchor="middle" x="1484" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1223,-40.5C1223,-40.5 1283,-40.5 1283,-40.5 1289,-40.5 1295,-46.5 1295,-52.5 1295,-52.5 1295,-64.5 1295,-64.5 1295,-70.5 1289,-76.5 1283,-76.5 1283,-76.5 1223,-76.5 1223,-76.5 1217,-76.5 1211,-70.5 1211,-64.5 1211,-64.5 1211,-52.5 1211,-52.5 1211,-46.5 1217,-40.5 1223,-40.5"/>
<text text-anchor="middle" x="1253" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1713,-40.5C1713,-40.5 1773,-40.5 1773,-40.5 1779,-40.5 1785,-46.5 1785,-52.5 1785,-52.5 1785,-64.5 1785,-64.5 1785,-70.5 1779,-76.5 1773,-76.5 1773,-76.5 1713,-76.5 1713,-76.5 1707,-76.5 1701,-70.5 1701,-64.5 1701,-64.5 1701,-52.5 1701,-52.5 1701,-46.5 1707,-40.5 1713,-40.5"/>
<text text-anchor="middle" x="1743" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1915,-40.5C1915,-40.5 1975,-40.5 1975,-40.5 1981,-40.5 1987,-46.5 1987,-52.5 1987,-52.5 1987,-64.5 1987,-64.5 1987,-70.5 1981,-76.5 1975,-76.5 1975,-76.5 1915,-76.5 1915,-76.5 1909,-76.5 1903,-70.5 1903,-64.5 1903,-64.5 1903,-52.5 1903,-52.5 1903,-46.5 1909,-40.5 1915,-40.5"/>
<text text-anchor="middle" x="1945" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1511.5,-171.5C1511.5,-171.5 1588.5,-171.5 1588.5,-171.5 1594.5,-171.5 1600.5,-177.5 1600.5,-183.5 1600.5,-183.5 1600.5,-195.5 1600.5,-195.5 1600.5,-201.5 1594.5,-207.5 1588.5,-207.5 1588.5,-207.5 1511.5,-207.5 1511.5,-207.5 1505.5,-207.5 1499.5,-201.5 1499.5,-195.5 1499.5,-195.5 1499.5,-183.5 1499.5,-183.5 1499.5,-177.5 1505.5,-171.5 1511.5,-171.5"/>
<text text-anchor="middle" x="1550" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1387,-171.5C1387,-171.5 1469,-171.5 1469,-171.5 1475,-171.5 1481,-177.5 1481,-183.5 1481,-183.5 1481,-195.5 1481,-195.5 1481,-201.5 1475,-207.5 1469,-207.5 1469,-207.5 1387,-207.5 1387,-207.5 1381,-207.5 1375,-201.5 1375,-195.5 1375,-195.5 1375,-183.5 1375,-183.5 1375,-177.5 1381,-171.5 1387,-171.5"/>
<text text-anchor="middle" x="1428" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1315,-171.5C1315,-171.5 1345,-171.5 1345,-171.5 1351,-171.5 1357,-177.5 1357,-183.5 1357,-183.5 1357,-195.5 1357,-195.5 1357,-201.5 1351,-207.5 1345,-207.5 1345,-207.5 1315,-207.5 1315,-207.5 1309,-207.5 1303,-201.5 1303,-195.5 1303,-195.5 1303,-183.5 1303,-183.5 1303,-177.5 1309,-171.5 1315,-171.5"/>
<text text-anchor="middle" x="1330" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2147,-171.5C2147,-171.5 2215,-171.5 2215,-171.5 2221,-171.5 2227,-177.5 2227,-183.5 2227,-183.5 2227,-195.5 2227,-195.5 2227,-201.5 2221,-207.5 2215,-207.5 2215,-207.5 2147,-207.5 2147,-207.5 2141,-207.5 2135,-201.5 2135,-195.5 2135,-195.5 2135,-183.5 2135,-183.5 2135,-177.5 2141,-171.5 2147,-171.5"/>
<text text-anchor="middle" x="2181" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2302,-40.5C2302,-40.5 2354,-40.5 2354,-40.5 2360,-40.5 2366,-46.5 2366,-52.5 2366,-52.5 2366,-64.5 2366,-64.5 2366,-70.5 2360,-76.5 2354,-76.5 2354,-76.5 2302,-76.5 2302,-76.5 2296,-76.5 2290,-70.5 2290,-64.5 2290,-64.5 2290,-52.5 2290,-52.5 2290,-46.5 2296,-40.5 2302,-40.5"/>
<text text-anchor="middle" x="2328" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2201.4397,-171.285C2227.111,-148.4079 2271.2732,-109.0525 2300.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="2302.5968,-85.8264 2307.7339,-76.5603 2297.9396,-80.6004 2302.5968,-85.8264"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2031,-171.5C2031,-171.5 2105,-171.5 2105,-171.5 2111,-171.5 2117,-177.5 2117,-183.5 2117,-183.5 2117,-195.5 2117,-195.5 2117,-201.5 2111,-207.5 2105,-207.5 2105,-207.5 2031,-207.5 2031,-207.5 2025,-207.5 2019,-201.5 2019,-195.5 2019,-195.5 2019,-183.5 2019,-183.5 2019,-177.5 2025,-171.5 2031,-171.5"/>
<text text-anchor="middle" x="2068" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2071,-40.5C2071,-40.5 2123,-40.5 2123,-40.5 2129,-40.5 2135,-46.5 2135,-52.5 2135,-52.5 2135,-64.5 2135,-64.5 2135,-70.5 2129,-76.5 2123,-76.5 2123,-76.5 2071,-76.5 2071,-76.5 2065,-76.5 2059,-70.5 2059,-64.5 2059,-64.5 2059,-52.5 2059,-52.5 2059,-46.5 2065,-40.5 2071,-40.5"/>
<text text-anchor="middle" x="2097" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2072.0323,-171.285C2076.9019,-149.2878 2085.1442,-112.0554 2090.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2094.2577,-87.0804 2093.0019,-76.5603 2087.4232,-85.5674 2094.2577,-87.0804"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2595,-171.5C2595,-171.5 2625,-171.5 2625,-171.5 2631,-171.5 2637,-177.5 2637,-183.5 2637,-183.5 2637,-195.5 2637,-195.5 2637,-201.5 2631,-207.5 2625,-207.5 2625,-207.5 2595,-207.5 2595,-207.5 2589,-207.5 2583,-201.5 2583,-195.5 2583,-195.5 2583,-183.5 2583,-183.5 2583,-177.5 2589,-171.5 2595,-171.5"/>
<text text-anchor="middle" x="2610" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2561,-40.5C2561,-40.5 2613,-40.5 2613,-40.5 2619,-40.5 2625,-46.5 2625,-52.5 2625,-52.5 2625,-64.5 2625,-64.5 2625,-70.5 2619,-76.5 2613,-76.5 2613,-76.5 2561,-76.5 2561,-76.5 2555,-76.5 2549,-70.5 2549,-64.5 2549,-64.5 2549,-52.5 2549,-52.5 2549,-46.5 2555,-40.5 2561,-40.5"/>
<text text-anchor="middle" x="2587" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2606.8019,-171.285C2602.9398,-149.2878 2596.4029,-112.0554 2591.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2595.3475,-85.8044 2590.1709,-76.5603 2588.453,-87.0149 2595.3475,-85.8044"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2780,-171.5C2780,-171.5 2810,-171.5 2810,-171.5 2816,-171.5 2822,-177.5 2822,-183.5 2822,-183.5 2822,-195.5 2822,-195.5 2822,-201.5 2816,-207.5 2810,-207.5 2810,-207.5 2780,-207.5 2780,-207.5 2774,-207.5 2768,-201.5 2768,-195.5 2768,-195.5 2768,-183.5 2768,-183.5 2768,-177.5 2774,-171.5 2780,-171.5"/>
<text text-anchor="middle" x="2795" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2763,-40.5C2763,-40.5 2815,-40.5 2815,-40.5 2821,-40.5 2827,-46.5 2827,-52.5 2827,-52.5 2827,-64.5 2827,-64.5 2827,-70.5 2821,-76.5 2815,-76.5 2815,-76.5 2763,-76.5 2763,-76.5 2757,-76.5 2751,-70.5 2751,-64.5 2751,-64.5 2751,-52.5 2751,-52.5 2751,-46.5 2757,-40.5 2763,-40.5"/>
<text text-anchor="middle" x="2789" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2794.1657,-171.285C2793.1627,-149.3856 2791.4681,-112.3861 2790.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2793.7812,-86.3896 2789.8272,-76.5603 2786.7885,-86.71 2793.7812,-86.3896"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2396,-40.5C2396,-40.5 2456,-40.5 2456,-40.5 2462,-40.5 2468,-46.5 2468,-52.5 2468,-52.5 2468,-64.5 2468,-64.5 2468,-70.5 2462,-76.5 2456,-76.5 2456,-76.5 2396,-76.5 2396,-76.5 2390,-76.5 2384,-70.5 2384,-64.5 2384,-64.5 2384,-52.5 2384,-52.5 2384,-46.5 2390,-40.5 2396,-40.5"/>
<text text-anchor="middle" x="2426" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2165,-40.5C2165,-40.5 2225,-40.5 2225,-40.5 2231,-40.5 2237,-46.5 2237,-52.5 2237,-52.5 2237,-64.5 2237,-64.5 2237,-70.5 2231,-76.5 2225,-76.5 2225,-76.5 2165,-76.5 2165,-76.5 2159,-76.5 2153,-70.5 2153,-64.5 2153,-64.5 2153,-52.5 2153,-52.5 2153,-46.5 2159,-40.5 2165,-40.5"/>
<text text-anchor="middle" x="2195" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2655,-40.5C2655,-40.5 2715,-40.5 2715,-40.5 2721,-40.5 2727,-46.5 2727,-52.5 2727,-52.5 2727,-64.5 2727,-64.5 2727,-70.5 2721,-76.5 2715,-76.5 2715,-76.5 2655,-76.5 2655,-76.5 2649,-76.5 2643,-70.5 2643,-64.5 2643,-64.5 2643,-52.5 2643,-52.5 2643,-46.5 2649,-40.5 2655,-40.5"/>
<text text-anchor="middle" x="2685" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2857,-40.5C2857,-40.5 2917,-40.5 2917,-40.5 2923,-40.5 2929,-46.5 2929,-52.5 2929,-52.5 2929,-64.5 2929,-64.5 2929,-70.5 2923,-76.5 2917,-76.5 2917,-76.5 2857,-76.5 2857,-76.5 2851,-76.5 2845,-70.5 2845,-64.5 2845,-64.5 2845,-52.5 2845,-52.5 2845,-46.5 2851,-40.5 2857,-40.5"/>
<text text-anchor="middle" x="2887" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2453.5,-171.5C2453.5,-171.5 2530.5,-171.5 2530.5,-171.5 2536.5,-171.5 2542.5,-177.5 2542.5,-183.5 2542.5,-183.5 2542.5,-195.5 2542.5,-195.5 2542.5,-201.5 2536.5,-207.5 2530.5,-207.5 2530.5,-207.5 2453.5,-207.5 2453.5,-207.5 2447.5,-207.5 2441.5,-201.5 2441.5,-195.5 2441.5,-195.5 2441.5,-183.5 2441.5,-183.5 2441.5,-177.5 2447.5,-171.5 2453.5,-171.5"/>
<text text-anchor="middle" x="2492" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2329,-171.5C2329,-171.5 2411,-171.5 2411,-171.5 2417,-171.5 2423,-177.5 2423,-183.5 2423,-183.5 2423,-195.5 2423,-195.5 2423,-201.5 2417,-207.5 2411,-207.5 2411,-207.5 2329,-207.5 2329,-207.5 2323,-207.5 2317,-201.5 2317,-195.5 2317,-195.5 2317,-183.5 2317,-183.5 2317,-177.5 2323,-171.5 2329,-171.5"/>
<text text-anchor="middle" x="2370" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2257,-171.5C2257,-171.5 2287,-171.5 2287,-171.5 2293,-171.5 2299,-177.5 2299,-183.5 2299,-183.5 2299,-195.5 2299,-195.5 2299,-201.5 2293,-207.5 2287,-207.5 2287,-207.5 2257,-207.5 2257,-207.5 2251,-207.5 2245,-201.5 2245,-195.5 2245,-195.5 2245,-183.5 2245,-183.5 2245,-177.5 2251,-171.5 2257,-171.5"/>
<text text-anchor="middle" x="2272" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4428,-171.5C4428,-171.5 4496,-171.5 4496,-171.5 4502,-171.5 4508,-177.5 4508,-183.5 4508,-183.5 4508,-195.5 4508,-195.5 4508,-201.5 4502,-207.5 4496,-207.5 4496,-207.5 4428,-207.5 4428,-207.5 4422,-207.5 4416,-201.5 4416,-195.5 4416,-195.5 4416,-183.5 4416,-183.5 4416,-177.5 4422,-171.5 4428,-171.5"/>
<text text-anchor="middle" x="4462" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4624,-40.5C4624,-40.5 4676,-40.5 4676,-40.5 4682,-40.5 4688,-46.5 4688,-52.5 4688,-52.5 4688,-64.5 4688,-64.5 4688,-70.5 4682,-76.5 4676,-76.5 4676,-76.5 4624,-76.5 4624,-76.5 4618,-76.5 4612,-70.5 4612,-64.5 4612,-64.5 4612,-52.5 4612,-52.5 4612,-46.5 4618,-40.5 4624,-40.5"/>
<text text-anchor="middle" x="4650" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4480.3708,-171.2426C4489.7563,-162.8042 4501.7606,-153.2836 4514,-147 4550.4461,-128.289 4569.2391,-146.2082 4603,-123 4616.8228,-113.4978 4628.0828,-98.5584 4636.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="4639.1647,-87.1631 4641.1475,-76.7554 4633.1072,-83.6549 4639.1647,-87.1631"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4312,-171.5C4312,-171.5 4386,-171.5 4386,-171.5 4392,-171.5 4398,-177.5 4398,-183.5 4398,-183.5 4398,-195.5 4398,-195.5 4398,-201.5 4392,-207.5 4386,-207.5 4386,-207.5 4312,-207.5 4312,-207.5 4306,-207.5 4300,-201.5 4300,-195.5 4300,-195.5 4300,-183.5 4300,-183.5 4300,-177.5 4306,-171.5 4312,-171.5"/>
<text text-anchor="middle" x="4349" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4422,-40.5C4422,-40.5 4474,-40.5 4474,-40.5 4480,-40.5 4486,-46.5 4486,-52.5 4486,-52.5 4486,-64.5 4486,-64.5 4486,-70.5 4480,-76.5 4474,-76.5 4474,-76.5 4422,-76.5 4422,-76.5 4416,-76.5 4410,-70.5 4410,-64.5 4410,-64.5 4410,-52.5 4410,-52.5 4410,-46.5 4416,-40.5 4422,-40.5"/>
<text text-anchor="middle" x="4448" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4363.5148,-171.2823C4374.0386,-157.9906 4388.5488,-139.4922 4401,-123 4410.4051,-110.5426 4420.6343,-96.5585 4429.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="4431.9809,-86.8496 4434.9943,-76.6923 4426.3044,-82.7534 4431.9809,-86.8496"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4876,-171.5C4876,-171.5 4906,-171.5 4906,-171.5 4912,-171.5 4918,-177.5 4918,-183.5 4918,-183.5 4918,-195.5 4918,-195.5 4918,-201.5 4912,-207.5 4906,-207.5 4906,-207.5 4876,-207.5 4876,-207.5 4870,-207.5 4864,-201.5 4864,-195.5 4864,-195.5 4864,-183.5 4864,-183.5 4864,-177.5 4870,-171.5 4876,-171.5"/>
<text text-anchor="middle" x="4891" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4837,-40.5C4837,-40.5 4889,-40.5 4889,-40.5 4895,-40.5 4901,-46.5 4901,-52.5 4901,-52.5 4901,-64.5 4901,-64.5 4901,-70.5 4895,-76.5 4889,-76.5 4889,-76.5 4837,-76.5 4837,-76.5 4831,-76.5 4825,-70.5 4825,-64.5 4825,-64.5 4825,-52.5 4825,-52.5 4825,-46.5 4831,-40.5 4837,-40.5"/>
<text text-anchor="middle" x="4863" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4887.1067,-171.285C4882.405,-149.2878 4874.447,-112.0554 4868.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="4872.3732,-85.6078 4866.8602,-76.5603 4865.5278,-87.071 4872.3732,-85.6078"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5061,-171.5C5061,-171.5 5091,-171.5 5091,-171.5 5097,-171.5 5103,-177.5 5103,-183.5 5103,-183.5 5103,-195.5 5103,-195.5 5103,-201.5 5097,-207.5 5091,-207.5 5091,-207.5 5061,-207.5 5061,-207.5 5055,-207.5 5049,-201.5 5049,-195.5 5049,-195.5 5049,-183.5 5049,-183.5 5049,-177.5 5055,-171.5 5061,-171.5"/>
<text text-anchor="middle" x="5076" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5044,-40.5C5044,-40.5 5096,-40.5 5096,-40.5 5102,-40.5 5108,-46.5 5108,-52.5 5108,-52.5 5108,-64.5 5108,-64.5 5108,-70.5 5102,-76.5 5096,-76.5 5096,-76.5 5044,-76.5 5044,-76.5 5038,-76.5 5032,-70.5 5032,-64.5 5032,-64.5 5032,-52.5 5032,-52.5 5032,-46.5 5038,-40.5 5044,-40.5"/>
<text text-anchor="middle" x="5070" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5075.1657,-171.285C5074.1627,-149.3856 5072.4681,-112.3861 5071.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="5074.7812,-86.3896 5070.8272,-76.5603 5067.7885,-86.71 5074.7812,-86.3896"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4522,-40.5C4522,-40.5 4582,-40.5 4582,-40.5 4588,-40.5 4594,-46.5 4594,-52.5 4594,-52.5 4594,-64.5 4594,-64.5 4594,-70.5 4588,-76.5 4582,-76.5 4582,-76.5 4522,-76.5 4522,-76.5 4516,-76.5 4510,-70.5 4510,-64.5 4510,-64.5 4510,-52.5 4510,-52.5 4510,-46.5 4516,-40.5 4522,-40.5"/>
<text text-anchor="middle" x="4552" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4320,-40.5C4320,-40.5 4380,-40.5 4380,-40.5 4386,-40.5 4392,-46.5 4392,-52.5 4392,-52.5 4392,-64.5 4392,-64.5 4392,-70.5 4386,-76.5 4380,-76.5 4380,-76.5 4320,-76.5 4320,-76.5 4314,-76.5 4308,-70.5 4308,-64.5 4308,-64.5 4308,-52.5 4308,-52.5 4308,-46.5 4314,-40.5 4320,-40.5"/>
<text text-anchor="middle" x="4350" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4735,-40.5C4735,-40.5 4795,-40.5 4795,-40.5 4801,-40.5 4807,-46.5 4807,-52.5 4807,-52.5 4807,-64.5 4807,-64.5 4807,-70.5 4801,-76.5 4795,-76.5 4795,-76.5 4735,-76.5 4735,-76.5 4729,-76.5 4723,-70.5 4723,-64.5 4723,-64.5 4723,-52.5 4723,-52.5 4723,-46.5 4729,-40.5 4735,-40.5"/>
<text text-anchor="middle" x="4765" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4942,-40.5C4942,-40.5 5002,-40.5 5002,-40.5 5008,-40.5 5014,-46.5 5014,-52.5 5014,-52.5 5014,-64.5 5014,-64.5 5014,-70.5 5008,-76.5 5002,-76.5 5002,-76.5 4942,-76.5 4942,-76.5 4936,-76.5 4930,-70.5 4930,-64.5 4930,-64.5 4930,-52.5 4930,-52.5 4930,-46.5 4936,-40.5 4942,-40.5"/>
<text text-anchor="middle" x="4972" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4734.5,-171.5C4734.5,-171.5 4811.5,-171.5 4811.5,-171.5 4817.5,-171.5 4823.5,-177.5 4823.5,-183.5 4823.5,-183.5 4823.5,-195.5 4823.5,-195.5 4823.5,-201.5 4817.5,-207.5 4811.5,-207.5 4811.5,-207.5 4734.5,-207.5 4734.5,-207.5 4728.5,-207.5 4722.5,-201.5 4722.5,-195.5 4722.5,-195.5 4722.5,-183.5 4722.5,-183.5 4722.5,-177.5 4728.5,-171.5 4734.5,-171.5"/>
<text text-anchor="middle" x="4773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4610,-171.5C4610,-171.5 4692,-171.5 4692,-171.5 4698,-171.5 4704,-177.5 4704,-183.5 4704,-183.5 4704,-195.5 4704,-195.5 4704,-201.5 4698,-207.5 4692,-207.5 4692,-207.5 4610,-207.5 4610,-207.5 4604,-207.5 4598,-201.5 4598,-195.5 4598,-195.5 4598,-183.5 4598,-183.5 4598,-177.5 4604,-171.5 4610,-171.5"/>
<text text-anchor="middle" x="4651" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4538,-171.5C4538,-171.5 4568,-171.5 4568,-171.5 4574,-171.5 4580,-177.5 4580,-183.5 4580,-183.5 4580,-195.5 4580,-195.5 4580,-201.5 4574,-207.5 4568,-207.5 4568,-207.5 4538,-207.5 4538,-207.5 4532,-207.5 4526,-201.5 4526,-195.5 4526,-195.5 4526,-183.5 4526,-183.5 4526,-177.5 4532,-171.5 4538,-171.5"/>
<text text-anchor="middle" x="4553" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3089,-171.5C3089,-171.5 3157,-171.5 3157,-171.5 3163,-171.5 3169,-177.5 3169,-183.5 3169,-183.5 3169,-195.5 3169,-195.5 3169,-201.5 3163,-207.5 3157,-207.5 3157,-207.5 3089,-207.5 3089,-207.5 3083,-207.5 3077,-201.5 3077,-195.5 3077,-195.5 3077,-183.5 3077,-183.5 3077,-177.5 3083,-171.5 3089,-171.5"/>
<text text-anchor="middle" x="3123" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3244,-40.5C3244,-40.5 3296,-40.5 3296,-40.5 3302,-40.5 3308,-46.5 3308,-52.5 3308,-52.5 3308,-64.5 3308,-64.5 3308,-70.5 3302,-76.5 3296,-76.5 3296,-76.5 3244,-76.5 3244,-76.5 3238,-76.5 3232,-70.5 3232,-64.5 3232,-64.5 3232,-52.5 3232,-52.5 3232,-46.5 3238,-40.5 3244,-40.5"/>
<text text-anchor="middle" x="3270" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3143.4397,-171.285C3169.111,-148.4079 3213.2732,-109.0525 3242.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="3244.5968,-85.8264 3249.7339,-76.5603 3239.9396,-80.6004 3244.5968,-85.8264"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2973,-171.5C2973,-171.5 3047,-171.5 3047,-171.5 3053,-171.5 3059,-177.5 3059,-183.5 3059,-183.5 3059,-195.5 3059,-195.5 3059,-201.5 3053,-207.5 3047,-207.5 3047,-207.5 2973,-207.5 2973,-207.5 2967,-207.5 2961,-201.5 2961,-195.5 2961,-195.5 2961,-183.5 2961,-183.5 2961,-177.5 2967,-171.5 2973,-171.5"/>
<text text-anchor="middle" x="3010" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3013,-40.5C3013,-40.5 3065,-40.5 3065,-40.5 3071,-40.5 3077,-46.5 3077,-52.5 3077,-52.5 3077,-64.5 3077,-64.5 3077,-70.5 3071,-76.5 3065,-76.5 3065,-76.5 3013,-76.5 3013,-76.5 3007,-76.5 3001,-70.5 3001,-64.5 3001,-64.5 3001,-52.5 3001,-52.5 3001,-46.5 3007,-40.5 3013,-40.5"/>
<text text-anchor="middle" x="3039" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3014.0323,-171.285C3018.9019,-149.2878 3027.1442,-112.0554 3032.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3036.2577,-87.0804 3035.0019,-76.5603 3029.4232,-85.5674 3036.2577,-87.0804"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3537,-171.5C3537,-171.5 3567,-171.5 3567,-171.5 3573,-171.5 3579,-177.5 3579,-183.5 3579,-183.5 3579,-195.5 3579,-195.5 3579,-201.5 3573,-207.5 3567,-207.5 3567,-207.5 3537,-207.5 3537,-207.5 3531,-207.5 3525,-201.5 3525,-195.5 3525,-195.5 3525,-183.5 3525,-183.5 3525,-177.5 3531,-171.5 3537,-171.5"/>
<text text-anchor="middle" x="3552" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3503,-40.5C3503,-40.5 3555,-40.5 3555,-40.5 3561,-40.5 3567,-46.5 3567,-52.5 3567,-52.5 3567,-64.5 3567,-64.5 3567,-70.5 3561,-76.5 3555,-76.5 3555,-76.5 3503,-76.5 3503,-76.5 3497,-76.5 3491,-70.5 3491,-64.5 3491,-64.5 3491,-52.5 3491,-52.5 3491,-46.5 3497,-40.5 3503,-40.5"/>
<text text-anchor="middle" x="3529" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3548.8019,-171.285C3544.9398,-149.2878 3538.4029,-112.0554 3533.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3537.3475,-85.8044 3532.1709,-76.5603 3530.453,-87.0149 3537.3475,-85.8044"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3722,-171.5C3722,-171.5 3752,-171.5 3752,-171.5 3758,-171.5 3764,-177.5 3764,-183.5 3764,-183.5 3764,-195.5 3764,-195.5 3764,-201.5 3758,-207.5 3752,-207.5 3752,-207.5 3722,-207.5 3722,-207.5 3716,-207.5 3710,-201.5 3710,-195.5 3710,-195.5 3710,-183.5 3710,-183.5 3710,-177.5 3716,-171.5 3722,-171.5"/>
<text text-anchor="middle" x="3737" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3705,-40.5C3705,-40.5 3757,-40.5 3757,-40.5 3763,-40.5 3769,-46.5 3769,-52.5 3769,-52.5 3769,-64.5 3769,-64.5 3769,-70.5 3763,-76.5 3757,-76.5 3757,-76.5 3705,-76.5 3705,-76.5 3699,-76.5 3693,-70.5 3693,-64.5 3693,-64.5 3693,-52.5 3693,-52.5 3693,-46.5 3699,-40.5 3705,-40.5"/>
<text text-anchor="middle" x="3731" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3736.1657,-171.285C3735.1627,-149.3856 3733.4681,-112.3861 3732.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3735.7812,-86.3896 3731.8272,-76.5603 3728.7885,-86.71 3735.7812,-86.3896"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3338,-40.5C3338,-40.5 3398,-40.5 3398,-40.5 3404,-40.5 3410,-46.5 3410,-52.5 3410,-52.5 3410,-64.5 3410,-64.5 3410,-70.5 3404,-76.5 3398,-76.5 3398,-76.5 3338,-76.5 3338,-76.5 3332,-76.5 3326,-70.5 3326,-64.5 3326,-64.5 3326,-52.5 3326,-52.5 3326,-46.5 3332,-40.5 3338,-40.5"/>
<text text-anchor="middle" x="3368" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3107,-40.5C3107,-40.5 3167,-40.5 3167,-40.5 3173,-40.5 3179,-46.5 3179,-52.5 3179,-52.5 3179,-64.5 3179,-64.5 3179,-70.5 3173,-76.5 3167,-76.5 3167,-76.5 3107,-76.5 3107,-76.5 3101,-76.5 3095,-70.5 3095,-64.5 3095,-64.5 3095,-52.5 3095,-52.5 3095,-46.5 3101,-40.5 3107,-40.5"/>
<text text-anchor="middle" x="3137" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3597,-40.5C3597,-40.5 3657,-40.5 3657,-40.5 3663,-40.5 3669,-46.5 3669,-52.5 3669,-52.5 3669,-64.5 3669,-64.5 3669,-70.5 3663,-76.5 3657,-76.5 3657,-76.5 3597,-76.5 3597,-76.5 3591,-76.5 3585,-70.5 3585,-64.5 3585,-64.5 3585,-52.5 3585,-52.5 3585,-46.5 3591,-40.5 3597,-40.5"/>
<text text-anchor="middle" x="3627" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3799,-40.5C3799,-40.5 3859,-40.5 3859,-40.5 3865,-40.5 3871,-46.5 3871,-52.5 3871,-52.5 3871,-64.5 3871,-64.5 3871,-70.5 3865,-76.5 3859,-76.5 3859,-76.5 3799,-76.5 3799,-76.5 3793,-76.5 3787,-70.5 3787,-64.5 3787,-64.5 3787,-52.5 3787,-52.5 3787,-46.5 3793,-40.5 3799,-40.5"/>
<text text-anchor="middle" x="3829" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3395.5,-171.5C3395.5,-171.5 3472.5,-171.5 3472.5,-171.5 3478.5,-171.5 3484.5,-177.5 3484.5,-183.5 3484.5,-183.5 3484.5,-195.5 3484.5,-195.5 3484.5,-201.5 3478.5,-207.5 3472.5,-207.5 3472.5,-207.5 3395.5,-207.5 3395.5,-207.5 3389.5,-207.5 3383.5,-201.5 3383.5,-195.5 3383.5,-195.5 3383.5,-183.5 3383.5,-183.5 3383.5,-177.5 3389.5,-171.5 3395.5,-171.5"/>
<text text-anchor="middle" x="3434" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3271,-171.5C3271,-171.5 3353,-171.5 3353,-171.5 3359,-171.5 3365,-177.5 3365,-183.5 3365,-183.5 3365,-195.5 3365,-195.5 3365,-201.5 3359,-207.5 3353,-207.5 3353,-207.5 3271,-207.5 3271,-207.5 3265,-207.5 3259,-201.5 3259,-195.5 3259,-195.5 3259,-183.5 3259,-183.5 3259,-177.5 3265,-171.5 3271,-171.5"/>
<text text-anchor="middle" x="3312" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3199,-171.5C3199,-171.5 3229,-171.5 3229,-171.5 3235,-171.5 3241,-177.5 3241,-183.5 3241,-183.5 3241,-195.5 3241,-195.5 3241,-201.5 3235,-207.5 3229,-207.5 3229,-207.5 3199,-207.5 3199,-207.5 3193,-207.5 3187,-201.5 3187,-195.5 3187,-195.5 3187,-183.5 3187,-183.5 3187,-177.5 3193,-171.5 3199,-171.5"/>
<text text-anchor="middle" x="3214" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3964.3034,-426.4069C4461.1723,-425.6637 7501.9021,-419.9747 7539,-392 7597.6988,-347.7366 7601.2559,-248.5927 7600.0393,-207.685"/>
<polygon fill="#000000" stroke="#000000" points="3964.0594,-422.9071 3954.0646,-426.422 3964.0698,-429.9071 3964.0594,-422.9071"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3964.332,-426.2553C4284.3426,-424.9743 5620.7906,-418.0696 5655,-392 5713.4736,-347.4395 5717.1582,-248.4639 5716.0075,-207.6431"/>
<polygon fill="#000000" stroke="#000000" points="3964.2557,-422.7555 3954.2697,-426.2951 3964.2835,-429.7554 3964.2557,-422.7555"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3964.4031,-426.1766C4381.9041,-424.137 6569.9385,-412.4767 6597,-392 6655.6256,-347.6397 6659.2241,-248.5507 6658.029,-207.6713"/>
<polygon fill="#000000" stroke="#000000" points="3964.2766,-422.6771 3954.2938,-426.2258 3964.3107,-429.677 3964.2766,-422.6771"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3847.7973,-404.992C3841.575,-402.9447 3835.2076,-401.1912 3829,-400 3807.5715,-395.8879 704.9999,-404.3326 687,-392 624.4269,-349.1281 611.412,-248.7432 608.7079,-207.588"/>
<polygon fill="#000000" stroke="#000000" points="3846.8172,-408.3581 3857.4119,-408.4125 3849.1635,-401.7631 3846.8172,-408.3581"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3847.796,-404.9985C3841.5739,-402.9501 3835.2069,-401.1946 3829,-400 3813.9975,-397.1126 1641.5987,-400.6421 1629,-392 1566.4503,-349.094 1553.422,-248.7286 1550.7111,-207.5833"/>
<polygon fill="#000000" stroke="#000000" points="3846.8158,-408.3646 3857.4105,-408.42 3849.1627,-401.7698 3846.8158,-408.3646"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3847.7929,-405.0148C3841.5713,-402.9637 3835.2053,-401.2031 3829,-400 3811.8468,-396.6744 2585.3951,-401.9032 2571,-392 2508.5088,-349.0089 2495.4472,-248.692 2492.7192,-207.5715"/>
<polygon fill="#000000" stroke="#000000" points="3846.8121,-408.3808 3857.4068,-408.4389 3849.1608,-401.7866 3846.8121,-408.3808"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3964.4538,-425.7586C4155.714,-423.4037 4683.7008,-414.8555 4713,-392 4770.9665,-346.7819 4774.9384,-248.1788 4773.936,-207.5504"/>
<polygon fill="#000000" stroke="#000000" points="3964.2009,-422.2613 3954.2441,-425.8823 3964.2858,-429.2608 3964.2009,-422.2613"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3847.528,-405.0478C3841.3874,-403.0114 3835.1132,-401.2454 3829,-400 3811.7923,-396.4943 3527.3731,-402.09 3513,-392 3451.0734,-348.5271 3437.6899,-248.9355 3434.7974,-207.7964"/>
<polygon fill="#000000" stroke="#000000" points="3846.4303,-408.3723 3857.025,-408.4347 3848.7817,-401.779 3846.4303,-408.3723"/>
</g>
<!-- system_l2_mem_side -->
<g id="node125" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3933,-40.5C3933,-40.5 3993,-40.5 3993,-40.5 3999,-40.5 4005,-46.5 4005,-52.5 4005,-52.5 4005,-64.5 4005,-64.5 4005,-70.5 3999,-76.5 3993,-76.5 3993,-76.5 3933,-76.5 3933,-76.5 3927,-76.5 3921,-70.5 3921,-64.5 3921,-64.5 3921,-52.5 3921,-52.5 3921,-46.5 3927,-40.5 3933,-40.5"/>
<text text-anchor="middle" x="3963" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M3891.1922,-398.2C3883.5909,-346.7065 3872.4077,-234.8973 3901,-147 3909.8788,-119.7052 3930.2906,-93.4247 3945.2784,-76.6955"/>
<polygon fill="#000000" stroke="#000000" points="3887.7578,-398.8943 3892.7442,-408.2424 3894.6757,-397.8251 3887.7578,-398.8943"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3706.5,-408.5C3706.5,-408.5 3807.5,-408.5 3807.5,-408.5 3813.5,-408.5 3819.5,-414.5 3819.5,-420.5 3819.5,-420.5 3819.5,-432.5 3819.5,-432.5 3819.5,-438.5 3813.5,-444.5 3807.5,-444.5 3807.5,-444.5 3706.5,-444.5 3706.5,-444.5 3700.5,-444.5 3694.5,-438.5 3694.5,-432.5 3694.5,-432.5 3694.5,-420.5 3694.5,-420.5 3694.5,-414.5 3700.5,-408.5 3706.5,-408.5"/>
<text text-anchor="middle" x="3757" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3798.5703,-408.4055C3808.3687,-404.9292 3818.9048,-401.8104 3829,-400 3853.5118,-395.6042 7394.9952,-406.8311 7415,-392 7469.8236,-351.3551 7477.7403,-263.1904 7477.9495,-217.785"/>
<polygon fill="#000000" stroke="#000000" points="7481.4491,-217.7082 7477.8714,-207.7357 7474.4493,-217.7627 7481.4491,-217.7082"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3798.5703,-408.4058C3808.3688,-404.9295 3818.9049,-401.8106 3829,-400 3841.0269,-397.8429 7338.7384,-399.97 7348,-392 7397.9149,-349.0462 7391.8428,-262.2958 7384.6595,-217.5718"/>
<polygon fill="#000000" stroke="#000000" points="7388.0993,-216.923 7382.9388,-207.6699 7381.2027,-218.1215 7388.0993,-216.923"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3798.5736,-408.4238C3808.3719,-404.9466 3818.9071,-401.8229 3829,-400 3852.2628,-395.7985 5512.0278,-406.1019 5531,-392 5585.7734,-351.2875 5593.7126,-263.1532 5593.9381,-217.7697"/>
<polygon fill="#000000" stroke="#000000" points="5597.4377,-217.6992 5593.8637,-207.7254 5590.4379,-217.7511 5597.4377,-217.6992"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3798.5738,-408.4252C3808.3721,-404.948 3818.9072,-401.8239 3829,-400 3840.1733,-397.9809 5455.4033,-399.4174 5464,-392 5513.8586,-348.9809 5507.8116,-262.2596 5500.6466,-217.5568"/>
<polygon fill="#000000" stroke="#000000" points="5504.0876,-216.9145 5498.93,-207.6598 5497.1905,-218.1108 5504.0876,-216.9145"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge48" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3798.5713,-408.4114C3808.3697,-404.9348 3818.9055,-401.8144 3829,-400 3847.0716,-396.7517 6458.2546,-402.941 6473,-392 6527.8075,-351.3333 6535.7314,-263.1784 6535.9458,-217.7801"/>
<polygon fill="#000000" stroke="#000000" points="6539.4454,-217.7053 6535.8689,-207.7324 6532.4456,-217.759 6539.4454,-217.7053"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge47" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3798.5714,-408.412C3808.3698,-404.9354 3818.9056,-401.8148 3829,-400 3846.6135,-396.8333 6392.4401,-403.6787 6406,-392 6455.8971,-349.0255 6449.8329,-262.2843 6442.6554,-217.567"/>
<polygon fill="#000000" stroke="#000000" points="6446.0956,-216.9203 6440.936,-207.6667 6439.1988,-218.1181 6446.0956,-216.9203"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge50" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3694.3252,-426.3287C3249.124,-425.0517 581.7566,-416.387 549,-392 494.1818,-351.1884 485.737,-263.0987 485.237,-217.7472"/>
<polygon fill="#000000" stroke="#000000" points="488.7369,-217.715 485.2501,-207.7104 481.7369,-217.7057 488.7369,-217.715"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge49" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3694.4132,-426.3967C3239.4084,-425.5807 456.4404,-419.4689 424,-392 373.5438,-349.2763 377.242,-262.4231 383.1529,-217.6246"/>
<polygon fill="#000000" stroke="#000000" points="386.6199,-218.1042 384.5904,-207.7056 379.6923,-217.1002 386.6199,-218.1042"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge52" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3694.4098,-426.0443C3331.5886,-423.3432 1513.6884,-408.9702 1491,-392 1436.2732,-351.066 1427.7872,-263.0314 1427.2577,-217.7195"/>
<polygon fill="#000000" stroke="#000000" points="1430.7576,-217.6939 1427.264,-207.6917 1423.7576,-217.6895 1430.7576,-217.6939"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge51" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3694.3095,-426.1362C3319.357,-423.8957 1388.8436,-411.4229 1366,-392 1315.631,-349.1735 1319.2903,-262.3662 1325.1729,-217.601"/>
<polygon fill="#000000" stroke="#000000" points="1328.639,-218.0872 1326.6039,-207.6897 1321.7108,-217.0869 1328.639,-218.0872"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge54" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3694.4872,-425.8545C3435.4254,-423.057 2458.4443,-411.2473 2433,-392 2378.4956,-350.7703 2369.9095,-262.8688 2369.3081,-217.6524"/>
<polygon fill="#000000" stroke="#000000" points="2372.8082,-217.6431 2369.2979,-207.6467 2365.8082,-217.6503 2372.8082,-217.6431"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge53" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3694.1582,-426.08C3419.2157,-424.1092 2334.6718,-414.8942 2308,-392 2257.9382,-349.0287 2261.3869,-262.6014 2267.1824,-217.8303"/>
<polygon fill="#000000" stroke="#000000" points="2270.6868,-218.0474 2268.6351,-207.6531 2263.7571,-217.0581 2270.6868,-218.0474"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge56" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3798.5814,-408.4669C3808.3794,-404.9877 3818.9124,-401.8523 3829,-400 3849.7651,-396.1871 4572.0925,-404.6438 4589,-392 4643.6546,-351.1281 4651.6473,-263.0655 4651.9111,-217.7336"/>
<polygon fill="#000000" stroke="#000000" points="4655.4109,-217.6781 4651.8456,-207.7012 4648.4111,-217.7238 4655.4109,-217.6781"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge55" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3798.5828,-408.4744C3808.3807,-404.9949 3818.9134,-401.8574 3829,-400 3847.933,-396.5136 4507.4662,-404.6246 4522,-392 4571.7153,-348.8153 4565.7323,-262.168 4558.6137,-217.5187"/>
<polygon fill="#000000" stroke="#000000" points="4562.0575,-216.8932 4556.9078,-207.6341 4555.1595,-218.0837 4562.0575,-216.8932"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge58" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3694.3922,-424.6108C3592.3974,-420.9808 3399.246,-411.5917 3375,-392 3322.0875,-349.2446 3312.7359,-262.7216 3311.6285,-217.8804"/>
<polygon fill="#000000" stroke="#000000" points="3315.1259,-217.6428 3311.5029,-207.6867 3308.1264,-217.7291 3315.1259,-217.6428"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge57" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3694.2223,-424.2732C3562.1426,-419.3105 3266.2919,-406.621 3250,-392 3201.0214,-348.0446 3203.9066,-262.4219 3209.3644,-217.91"/>
<polygon fill="#000000" stroke="#000000" points="3212.8619,-218.1645 3210.7393,-207.7845 3205.9255,-217.2227 3212.8619,-218.1645"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node128" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M3927,-171.5C3927,-171.5 3957,-171.5 3957,-171.5 3963,-171.5 3969,-177.5 3969,-183.5 3969,-183.5 3969,-195.5 3969,-195.5 3969,-201.5 3963,-207.5 3957,-207.5 3957,-207.5 3927,-207.5 3927,-207.5 3921,-207.5 3915,-201.5 3915,-195.5 3915,-195.5 3915,-183.5 3915,-183.5 3915,-177.5 3921,-171.5 3927,-171.5"/>
<text text-anchor="middle" x="3942" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge59" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="#000000" d="M3803.1493,-408.3918C3811.6736,-405.3686 3820.5515,-402.4302 3829,-400 3845.5866,-395.229 3853.9316,-403.2735 3867,-392 3919.3186,-346.8673 3935.1782,-261.7625 3939.9579,-217.633"/>
<polygon fill="#000000" stroke="#000000" points="3943.4495,-217.8888 3940.9285,-207.5983 3936.482,-217.2149 3943.4495,-217.8888"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node129" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M69,-171.5C69,-171.5 99,-171.5 99,-171.5 105,-171.5 111,-177.5 111,-183.5 111,-183.5 111,-195.5 111,-195.5 111,-201.5 105,-207.5 99,-207.5 99,-207.5 69,-207.5 69,-207.5 63,-207.5 57,-201.5 57,-195.5 57,-195.5 57,-183.5 57,-183.5 57,-177.5 63,-171.5 69,-171.5"/>
<text text-anchor="middle" x="84" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge60" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="#000000" d="M3694.1995,-426.4464C3215.3321,-425.9737 158.7286,-421.7905 123,-392 72.0861,-349.548 74.4194,-262.5735 79.6098,-217.6871"/>
<polygon fill="#000000" stroke="#000000" points="83.0839,-218.1123 80.8873,-207.7477 76.141,-217.2199 83.0839,-218.1123"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node124" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4035,-40.5C4035,-40.5 4087,-40.5 4087,-40.5 4093,-40.5 4099,-46.5 4099,-52.5 4099,-52.5 4099,-64.5 4099,-64.5 4099,-70.5 4093,-76.5 4087,-76.5 4087,-76.5 4035,-76.5 4035,-76.5 4029,-76.5 4023,-70.5 4023,-64.5 4023,-64.5 4023,-52.5 4023,-52.5 4023,-46.5 4029,-40.5 4035,-40.5"/>
<text text-anchor="middle" x="4061" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node126" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4172,-171.5C4172,-171.5 4264,-171.5 4264,-171.5 4270,-171.5 4276,-177.5 4276,-183.5 4276,-183.5 4276,-195.5 4276,-195.5 4276,-201.5 4270,-207.5 4264,-207.5 4264,-207.5 4172,-207.5 4172,-207.5 4166,-207.5 4160,-201.5 4160,-195.5 4160,-195.5 4160,-183.5 4160,-183.5 4160,-177.5 4166,-171.5 4172,-171.5"/>
<text text-anchor="middle" x="4218" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge61" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.2016,-165.6287C4260.7578,-158.1626 4274.3772,-150.8698 4288,-147 4369.1262,-123.9544 7247.7271,-158.9861 7324,-123 7344.2082,-113.4656 7359.5497,-92.2889 7368.6235,-76.7916"/>
<polygon fill="#000000" stroke="#000000" points="4247.1181,-162.8126 4240.8008,-171.318 4251.0433,-168.6085 4247.1181,-162.8126"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge62" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.2036,-165.6358C4260.76,-158.1703 4274.379,-150.8762 4288,-147 4433.1326,-105.699 6855.6469,-150.5791 7004,-123 7052.4427,-113.9944 7105.0613,-92.366 7139.171,-76.6309"/>
<polygon fill="#000000" stroke="#000000" points="4247.1205,-162.8193 4240.8025,-171.3243 4251.0453,-168.6156 4247.1205,-162.8193"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge63" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.2005,-165.6249C4260.7566,-158.1585 4274.3763,-150.8665 4288,-147 4374.5296,-122.4425 7442.9611,-157.5687 7526,-123 7548.6022,-113.5908 7567.5332,-92.1609 7579.0306,-76.5778"/>
<polygon fill="#000000" stroke="#000000" points="4247.1167,-162.809 4240.7998,-171.3147 4251.0422,-168.6047 4247.1167,-162.809"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge64" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.1995,-165.6214C4260.7555,-158.1547 4274.3754,-150.8634 4288,-147 4380.2273,-120.8482 7651.4069,-161.9517 7739,-123 7760.3549,-113.5037 7777.368,-92.0915 7787.5351,-76.5363"/>
<polygon fill="#000000" stroke="#000000" points="4247.1155,-162.8056 4240.7989,-171.3116 4251.0412,-168.6013 4247.1155,-162.8056"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge65" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.2299,-165.7272C4260.7887,-158.2701 4274.4025,-150.9578 4288,-147 4410.9264,-111.22 5324.568,-178.3765 5440,-123 5460.1462,-113.3352 5475.4998,-92.1839 5484.5934,-76.7283"/>
<polygon fill="#000000" stroke="#000000" points="4247.1528,-162.9065 4240.8257,-171.4047 4251.0713,-168.707 4247.1528,-162.9065"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge66" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.2478,-165.7881C4260.8082,-158.3365 4274.4185,-151.0122 4288,-147 4465.3873,-94.5968 4938.497,-158.6232 5120,-123 5168.1937,-113.5411 5220.6473,-92.1214 5254.7954,-76.5541"/>
<polygon fill="#000000" stroke="#000000" points="4247.1745,-162.9647 4240.8414,-171.4583 4251.089,-168.7679 4247.1745,-162.9647"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge67" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.223,-165.7035C4260.7812,-158.2443 4274.3964,-150.9367 4288,-147 4432.5377,-105.1731 5503.3881,-181.5438 5642,-123 5664.5534,-113.4744 5683.4943,-92.0682 5695.0074,-76.5223"/>
<polygon fill="#000000" stroke="#000000" points="4247.1444,-162.8839 4240.8196,-171.3839 4251.0645,-168.6833 4247.1444,-162.8839"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge68" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.2177,-165.6852C4260.7754,-158.2242 4274.3917,-150.9203 4288,-147 4371.6634,-122.8983 5775.5941,-158.7093 5855,-123 5876.1766,-113.4768 5893.1149,-92.2978 5903.3169,-76.797"/>
<polygon fill="#000000" stroke="#000000" points="4247.1379,-162.8664 4240.815,-171.3677 4251.0593,-168.665 4247.1379,-162.8664"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge69" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.2093,-165.6558C4260.7662,-158.1922 4274.3841,-150.8941 4288,-147 4399.8564,-115.0098 6276.8704,-172.8296 6382,-123 6402.1912,-113.4297 6417.5361,-92.26 6426.6153,-76.7742"/>
<polygon fill="#000000" stroke="#000000" points="4247.1275,-162.8384 4240.8076,-171.3419 4251.0509,-168.6356 4247.1275,-162.8384"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge70" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.2138,-165.6715C4260.7712,-158.2094 4274.3882,-150.9081 4288,-147 4477.4743,-92.5996 5868.2764,-159.4839 6062,-123 6110.4214,-113.8808 6163.0444,-92.2759 6197.161,-76.5773"/>
<polygon fill="#000000" stroke="#000000" points="4247.1331,-162.8535 4240.8115,-171.3557 4251.0554,-168.6514 4247.1331,-162.8535"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge71" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.2071,-165.6481C4260.7638,-158.1838 4274.3822,-150.8872 4288,-147 4410.663,-111.986 6466.3091,-172.2042 6584,-123 6606.5879,-113.5564 6625.5218,-92.1336 6637.0238,-76.5614"/>
<polygon fill="#000000" stroke="#000000" points="4247.1249,-162.8311 4240.8056,-171.3351 4251.0488,-168.6279 4247.1249,-162.8311"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge72" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.2052,-165.6413C4260.7617,-158.1764 4274.3804,-150.8811 4288,-147 4422.0583,-108.7976 6669.7046,-179.806 6797,-123 6818.3425,-113.4758 6835.3581,-92.0693 6845.5292,-76.523"/>
<polygon fill="#000000" stroke="#000000" points="4247.1225,-162.8246 4240.8039,-171.3291 4251.0469,-168.6212 4247.1225,-162.8246"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge73" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9494,-165.4114C4176.9705,-158.0224 4164.0343,-150.8339 4151,-147 3964.5599,-92.1609 840.471,-174.2039 653,-123 619.8892,-113.9564 586.4464,-92.4523 565.0531,-76.7519"/>
<polygon fill="#000000" stroke="#000000" points="4186.1144,-168.4005 4196.299,-171.32 4190.1579,-162.6865 4186.1144,-168.4005"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge74" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9504,-165.4079C4176.9716,-158.0186 4164.0352,-150.8308 4151,-147 4050.8711,-117.574 492.6128,-157.1642 394,-123 367.4447,-113.8 342.803,-92.3276 327.3822,-76.6774"/>
<polygon fill="#000000" stroke="#000000" points="4186.1154,-168.397 4196.2999,-171.3169 4190.1591,-162.6832 4186.1154,-168.397"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge75" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9485,-165.4145C4176.9695,-158.0257 4164.0335,-150.8366 4151,-147 4063.1683,-121.1453 937.8166,-162.0419 855,-123 834.7888,-113.4719 819.4479,-92.2939 810.375,-76.7947"/>
<polygon fill="#000000" stroke="#000000" points="4186.1135,-168.4036 4196.2982,-171.3227 4190.1568,-162.6894 4186.1135,-168.4036"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge76" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9472,-165.4189C4176.9681,-158.0305 4164.0323,-150.8405 4151,-147 3988.6742,-99.164 1267.3595,-170.7215 1105,-123 1074.0437,-113.9012 1043.4202,-92.4083 1023.9315,-76.7256"/>
<polygon fill="#000000" stroke="#000000" points="4186.1122,-168.408 4196.2971,-171.3266 4190.1552,-162.6936 4186.1122,-168.408"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge77" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9439,-165.4301C4176.9645,-158.0426 4164.0294,-150.8504 4151,-147 4014.8156,-106.7559 1731.9411,-160.5888 1595,-123 1561.9006,-113.9146 1528.4556,-92.419 1507.0586,-76.732"/>
<polygon fill="#000000" stroke="#000000" points="4186.1089,-168.4192 4196.2942,-171.3364 4190.1512,-162.7042 4186.1089,-168.4192"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge78" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9457,-165.4237C4176.9666,-158.0357 4164.0311,-150.8447 4151,-147 4000.998,-102.7431 1483.7224,-174.355 1336,-123 1309.4546,-113.7716 1284.8108,-92.305 1269.3869,-76.6639"/>
<polygon fill="#000000" stroke="#000000" points="4186.1108,-168.4128 4196.2959,-171.3308 4190.1535,-162.6982 4186.1108,-168.4128"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge79" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9421,-165.436C4176.9626,-158.0491 4164.0279,-150.8556 4151,-147 4025.5922,-109.8855 1915.2168,-178.9411 1797,-123 1776.8027,-113.4425 1761.4591,-92.2702 1752.3818,-76.7804"/>
<polygon fill="#000000" stroke="#000000" points="4186.1071,-168.4251 4196.2927,-171.3416 4190.149,-162.7099 4186.1071,-168.4251"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge80" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9395,-165.445C4176.9598,-158.0588 4164.0255,-150.8635 4151,-147 3926.8588,-80.5177 2271.188,-189.3242 2047,-123 2016.0598,-113.8466 1985.433,-92.3648 1965.9392,-76.6996"/>
<polygon fill="#000000" stroke="#000000" points="4186.1045,-168.434 4196.2903,-171.3494 4190.1458,-162.7184 4186.1045,-168.434"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge81" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9319,-165.4705C4176.9515,-158.0865 4164.0188,-150.886 4151,-147 3979.1397,-95.7008 2709.8252,-170.9481 2537,-123 2503.9257,-113.8239 2470.4755,-92.3467 2449.0705,-76.6888"/>
<polygon fill="#000000" stroke="#000000" points="4186.0969,-168.4595 4196.2837,-171.3719 4190.1365,-162.7427 4186.0969,-168.4595"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge82" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9364,-165.4553C4176.9564,-158.07 4164.0228,-150.8726 4151,-147 4051.2529,-117.3378 2376.2202,-157.382 2278,-123 2251.4744,-113.7147 2226.8266,-92.2597 2211.3964,-76.6368"/>
<polygon fill="#000000" stroke="#000000" points="4186.1014,-168.4444 4196.2876,-171.3586 4190.142,-162.7283 4186.1014,-168.4444"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge83" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9272,-165.4862C4176.9464,-158.1035 4164.0147,-150.8999 4151,-147 4075.8458,-124.4799 2809.802,-156.7992 2739,-123 2718.8353,-113.3739 2703.4853,-92.215 2694.3976,-76.747"/>
<polygon fill="#000000" stroke="#000000" points="4186.0923,-168.4752 4196.2795,-171.3857 4190.1308,-162.7576 4186.0923,-168.4752"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge84" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9191,-165.5132C4176.9376,-158.1327 4164.0075,-150.9237 4151,-147 4027.3637,-109.7057 3112.6625,-160.2071 2989,-123 2958.1024,-113.7037 2927.467,-92.2509 2907.9595,-76.6315"/>
<polygon fill="#000000" stroke="#000000" points="4186.0842,-168.5021 4196.2724,-171.4093 4190.1209,-162.7832 4186.0842,-168.5021"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge85" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4250.625,-165.6851C4261.9422,-158.5397 4275.0509,-151.4314 4288,-147 4376.8805,-116.5837 4415.2807,-167.5243 4498,-123 4517.5468,-112.4788 4532.9188,-91.7128 4542.1827,-76.5768"/>
<polygon fill="#000000" stroke="#000000" points="4248.4047,-162.956 4241.9701,-171.3731 4252.2492,-168.8058 4248.4047,-162.956"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge86" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4243.6037,-164.0903C4269.5144,-138.3758 4308.9234,-99.2654 4331.8018,-76.5603"/>
<polygon fill="#000000" stroke="#000000" points="4240.9865,-161.7566 4236.354,-171.285 4245.9174,-166.7251 4240.9865,-161.7566"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge87" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.5933,-165.8324C4261.0995,-158.4618 4274.587,-151.1774 4288,-147 4375.5624,-119.7294 4616.2548,-160.3845 4700,-123 4722.2109,-113.0849 4741.0904,-91.9825 4752.687,-76.6067"/>
<polygon fill="#000000" stroke="#000000" points="4247.5817,-162.9671 4241.2147,-171.4355 4251.4729,-168.7859 4247.5817,-162.9671"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge88" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4249.5473,-165.6819C4261.0495,-158.2985 4274.5463,-151.0444 4288,-147 4421.107,-106.9864 4786.9028,-181.4642 4913,-123 4934.0654,-113.2332 4951.0254,-92.1018 4961.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="4247.5264,-162.823 4241.174,-171.3023 4251.4276,-168.6351 4247.5264,-162.823"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge89" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.6212,-165.4471C4176.6941,-158.1374 4163.8738,-150.9892 4151,-147 4008.2671,-102.771 3622.5658,-164.4456 3479,-123 3446.023,-113.48 3412.5531,-92.0726 3391.1169,-76.525"/>
<polygon fill="#000000" stroke="#000000" points="4185.7472,-168.4078 4195.9434,-171.2867 4189.7679,-162.6777 4185.7472,-168.4078"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge90" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.9076,-165.5509C4176.9252,-158.1737 4163.9974,-150.957 4151,-147 4052.0071,-116.8625 3317.4442,-157.8208 3220,-123 3193.5352,-113.543 3168.875,-92.1229 3153.4253,-76.555"/>
<polygon fill="#000000" stroke="#000000" points="4186.0729,-168.5398 4196.2624,-171.4425 4190.107,-162.8191 4186.0729,-168.5398"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge91" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.5858,-165.5599C4176.6559,-158.2591 4163.8429,-151.0877 4151,-147 4051.3456,-115.2812 3774.5981,-169.6528 3681,-123 3661.002,-113.0322 3645.6194,-91.9401 3636.4786,-76.5811"/>
<polygon fill="#000000" stroke="#000000" points="4185.7122,-168.5206 4195.9122,-171.3862 4189.7255,-162.7853 4185.7122,-168.5206"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge92" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4187.2046,-165.7342C4176.3243,-158.5205 4163.6387,-151.3583 4151,-147 4048.8213,-111.7653 4009.0206,-163.9615 3909,-123 3883.9049,-112.7228 3860.4071,-91.911 3845.4568,-76.6975"/>
<polygon fill="#000000" stroke="#000000" points="4185.2927,-168.6675 4195.508,-171.478 4189.275,-162.9106 4185.2927,-168.6675"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node127" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4028.5,-171.5C4028.5,-171.5 4129.5,-171.5 4129.5,-171.5 4135.5,-171.5 4141.5,-177.5 4141.5,-183.5 4141.5,-183.5 4141.5,-195.5 4141.5,-195.5 4141.5,-201.5 4135.5,-207.5 4129.5,-207.5 4129.5,-207.5 4028.5,-207.5 4028.5,-207.5 4022.5,-207.5 4016.5,-201.5 4016.5,-195.5 4016.5,-195.5 4016.5,-183.5 4016.5,-183.5 4016.5,-177.5 4022.5,-171.5 4028.5,-171.5"/>
<text text-anchor="middle" x="4079" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge93" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M4076.4972,-171.285C4073.4881,-149.3856 4068.4042,-112.3861 4064.8839,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="4068.3103,-85.9907 4063.4816,-76.5603 4061.3755,-86.9437 4068.3103,-85.9907"/>
</g>
</g>
</svg>
