Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr 18 15:17:24 2021
| Host         : DESKTOP-LB2DFM9 running 64-bit major release  (build 9200)
| Command      : report_drc -file dpss_zcu102_rx_wrapper_drc_routed.rpt -pb dpss_zcu102_rx_wrapper_drc_routed.pb -rpx dpss_zcu102_rx_wrapper_drc_routed.rpx
| Design       : dpss_zcu102_rx_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+--------------------+------------+
| Rule      | Severity | Description        | Violations |
+-----------+----------+--------------------+------------+
| MIG-69    | Warning  | Invalid Constraint | 1          |
| RTSTAT-10 | Warning  | No routable loads  | 1          |
+-----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
MIG-69#1 Warning
Invalid Constraint  
[dpss_zcu102_rx_i/ddr4_0] The Memory IP reset port %ELG has an incompatible IO Standard LVCMOS18 selected. If a level shifter or similar is used to ensure compatibility, this DRC can be demoted. For more details please refer AR66800.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
418 net(s) have no routable loads. The problem bus(es) and/or net(s) are dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu,
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu,
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1],
dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg[1] (the first 15 of 324 listed).
Related violations: <none>


