// Seed: 2105042895
module module_0 #(
    parameter id_5 = 32'd56
);
  for (id_1 = id_1; id_1; id_1 = -1) logic [7:0] id_2, id_3;
  logic [7:0] id_4;
  ;
  wire _id_5;
  assign id_4 = id_1;
  parameter id_6 = 1 - ~1;
  final
    for (id_3[1] = id_4; id_4 - id_1; id_5 += id_1) begin : LABEL_0
      id_4[1 : id_5||-1] <= id_4;
      $clog2(id_5);
      ;
    end
endmodule
module module_1 #(
    parameter id_3 = 32'd5
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  output wand id_1;
  module_0 modCall_1 ();
  assign id_1 = -1;
  wire [id_3 : id_3] id_5;
endmodule
