<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Assertions</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Assertions</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<br clear=all>
<div class="ui-layout-west">
<b>Assertions by Category</b><table class="noborder">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> </td><td>ASSERT</td><td>PROPERTIES</td><td>SEQUENCES</td>
<tr class="wht"><td class="lf">Total</td><td>20</td><td>9</td><td>0</td></tr>
<tr class="wht"><td class="lf">Category 0</td><td>20</td><td>9</td><td>0</td></tr>
</table>
<hr>
<br clear=all>
<b>Assertions by Severity</b><table class="noborder">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> </td><td>ASSERT</td><td>PROPERTIES</td><td>SEQUENCES</td>
<tr class="wht"><td class="lf">Total</td><td>20</td><td>9</td><td>0</td></tr>
<tr class="wht"><td class="lf">Severity 0</td><td>20</td><td>9</td><td>0</td></tr>
</table>
<hr>
<br clear=all>
<b>Summary for Assertions</b><table class="noborder">
<col width="180">
<col span="2" width="60"><tr class="sortablehead"><td> </td><td>NUMBER</td><td>PERCENT</td>
<tr class="wht"><td class="lf">Total Number</td><td>20</td><td>100.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_no_covr">Uncovered</a></td><td>13</td><td>65.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_succ">Success</a></td><td>7</td><td>35.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_fail">Failure</a></td><td>3</td><td>15.00</td></tr>
<tr class="wht"><td class="lf">Incomplete</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_no_attp">Without Attempts</a></td><td>8</td><td>40.00</td></tr>
</table>
<hr>
<br clear=all>
<b>Summary for Cover Properties</b><table class="noborder">
<col width="180">
<col span="2" width="60"><tr class="sortablehead"><td> </td><td>NUMBER</td><td>PERCENT</td>
<tr class="wht"><td class="lf">Total Number</td><td>9</td><td>100.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_pro_no_covr">Uncovered</a></td><td>5</td><td>55.56</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_pro_match">Matches</a></td><td>4</td><td>44.44</td></tr>
</table>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<hr>
<br clear=all>
<b>Detail Report for Assertions</b><br clear=all>
<br clear=all>
Assertions Uncovered:<a name="tag_ast_no_covr"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\addr0_sequence::body .unnamed$$_0" title="mod0.html#1052162500" href="mod0.html#1052162500">router_pkg.\addr0_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\addr1_sequence::body .unnamed$$_0" title="mod0.html#301147197" href="mod0.html#301147197">router_pkg.\addr1_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\error_sequence::body .unnamed$$_0.unnamed$$_1" title="mod0.html#1110090217" href="mod0.html#1110090217">router_pkg.\error_sequence::body .unnamed$$_0.unnamed$$_1</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\soft_reset_sequence::body .unnamed$$_0" title="mod0.html#1524901249" href="mod0.html#1524901249">router_pkg.\soft_reset_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../dest_agnt_top/destination_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../dest_agnt_top/destination_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\source_large_sequence::body .unnamed$$_0" title="mod0.html#1187008772" href="mod0.html#1187008772">router_pkg.\source_large_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\source_medium_sequence::body .unnamed$$_0" title="mod0.html#1307872522" href="mod0.html#1307872522">router_pkg.\source_medium_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C4" title="mod1.html#1552073334" href="mod1.html#1552073334">top.C4</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C5" title="mod1.html#1580702485" href="mod1.html#1580702485">top.C5</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C7" title="mod1.html#1637960787" href="mod1.html#1637960787">top.C7</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C8" title="mod1.html#1666589938" href="mod1.html#1666589938">top.C8</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C9" title="mod1.html#1695219089" href="mod1.html#1695219089">top.C9</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s3">0</td><td>1</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_uvm_pkg.\uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1" title="mod2.html#117826508" href="mod2.html#117826508">uvm_pkg.\uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_map.svh" href="javascript:void(0);" onclick="openSrcFile('/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_map.svh')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_uvm_pkg.\uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1" title="mod2.html#686230363" href="mod2.html#686230363">uvm_pkg.\uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_map.svh" href="javascript:void(0);" onclick="openSrcFile('/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_map.svh')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Assertions Success:<a name="tag_ast_succ"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\source_small_sequence::body .unnamed$$_0" title="mod0.html#1686490760" href="mod0.html#1686490760">router_pkg.\source_small_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s9">1</td><td class="s9">1</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\valid_sequence::body .unnamed$$_0" title="mod0.html#274002087" href="mod0.html#274002087">router_pkg.\valid_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s9">1</td><td class="s9">1</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../dest_agnt_top/destination_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../dest_agnt_top/destination_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\virtual_sequence_base::body .unnamed$$_0" title="mod0.html#1333533706" href="mod0.html#1333533706">router_pkg.\virtual_sequence_base::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s9">1</td><td class="s9">1</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/virtual_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/virtual_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C1" title="mod1.html#1466185881" href="mod1.html#1466185881">top.C1</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s9">2</td><td>1</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C2" title="mod1.html#1494815032" href="mod1.html#1494815032">top.C2</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s9">27</td><td>1</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C3" title="mod1.html#1523444183" href="mod1.html#1523444183">top.C3</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s9">1</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C6" title="mod1.html#1609331636" href="mod1.html#1609331636">top.C6</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s9">11</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Assertions Failure:<a name="tag_ast_fail"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C1" title="mod1.html#1466185881" href="mod1.html#1466185881">top.C1</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s9">2</td><td>1</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C2" title="mod1.html#1494815032" href="mod1.html#1494815032">top.C2</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s9">27</td><td>1</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.C9" title="mod1.html#1695219089" href="mod1.html#1695219089">top.C9</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s3">0</td><td>1</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Assertions Without Attempts:<a name="tag_ast_no_attp"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\addr0_sequence::body .unnamed$$_0" title="mod0.html#1052162500" href="mod0.html#1052162500">router_pkg.\addr0_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\addr1_sequence::body .unnamed$$_0" title="mod0.html#301147197" href="mod0.html#301147197">router_pkg.\addr1_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\error_sequence::body .unnamed$$_0.unnamed$$_1" title="mod0.html#1110090217" href="mod0.html#1110090217">router_pkg.\error_sequence::body .unnamed$$_0.unnamed$$_1</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\soft_reset_sequence::body .unnamed$$_0" title="mod0.html#1524901249" href="mod0.html#1524901249">router_pkg.\soft_reset_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../dest_agnt_top/destination_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../dest_agnt_top/destination_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\source_large_sequence::body .unnamed$$_0" title="mod0.html#1187008772" href="mod0.html#1187008772">router_pkg.\source_large_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_router_pkg.\source_medium_sequence::body .unnamed$$_0" title="mod0.html#1307872522" href="mod0.html#1307872522">router_pkg.\source_medium_sequence::body .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../src_agnt_top/source_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_uvm_pkg.\uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1" title="mod2.html#117826508" href="mod2.html#117826508">uvm_pkg.\uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_map.svh" href="javascript:void(0);" onclick="openSrcFile('/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_map.svh')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_uvm_pkg.\uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1" title="mod2.html#686230363" href="mod2.html#686230363">uvm_pkg.\uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_map.svh" href="javascript:void(0);" onclick="openSrcFile('/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_map.svh')"><img class="sourcefile"></a>
</td></tr>
</table>
<hr>
<br clear=all>
<b>Detail Report for Cover Properties</b><br clear=all>
<br clear=all>
Cover Properties Uncovered:<a name="tag_pro_no_covr"></a>
<table class="sortable rt">
<col width="180">
<col span="5" width="60"><tr class="sortablehead">
<td class="alfsrt">COVER PROPERTIES<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>MATCHES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.A4" title="mod1.html#1550226292" href="mod1.html#1550226292">top.A4</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s3">0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.A5" title="mod1.html#1578855443" href="mod1.html#1578855443">top.A5</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s3">0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.A7" title="mod1.html#1636113745" href="mod1.html#1636113745">top.A7</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s3">0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.A8" title="mod1.html#1664742896" href="mod1.html#1664742896">top.A8</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s3">0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.A9" title="mod1.html#1693372047" href="mod1.html#1693372047">top.A9</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s3">0</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Cover Properties Matches:<a name="tag_pro_match"></a>
<table class="sortable rt">
<col width="180">
<col span="5" width="60"><tr class="sortablehead">
<td class="alfsrt">COVER PROPERTIES<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>MATCHES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.A1" title="mod1.html#1464338839" href="mod1.html#1464338839">top.A1</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s9">2</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.A2" title="mod1.html#1492967990" href="mod1.html#1492967990">top.A2</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s9">27</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.A3" title="mod1.html#1521597141" href="mod1.html#1521597141">top.A3</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s9">1</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.A6" title="mod1.html#1607484594" href="mod1.html#1607484594">top.A6</a>
</td><td>0</td><td>0</td><td class="s9">28</td><td class="s9">11</td><td>0</td><td class="ct"><a title="/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/BRN46/CGuruS/VLSI_RN/UVM_LABS/ROUTER1X3/sim_assr/../tb/top.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#tag_ast_no_covr">Assertions Uncovered</a>    </li>
    <li>
      <a href="#tag_ast_succ">Assertions Success</a>    </li>
    <li>
      <a href="#tag_ast_fail">Assertions Failure</a>    </li>
    <li>
      <a href="#tag_ast_no_attp">Assertions Without Attempts</a>    </li>
    <li>
      <a href="#tag_pro_no_covr">Cover Properties Uncovered</a>    </li>
    <li>
      <a href="#tag_pro_match">Cover Properties Matches</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
