Time resolution is 1 ps
Time=10000 | clk=0 | rst=0 | nxt_st=00 | timer=0 | rl_1=11 | rl_2=11
Time=15000 | clk=1 | rst=0 | nxt_st=00 | timer=1 | rl_1=00 | rl_2=10
Time=20000 | clk=0 | rst=0 | nxt_st=00 | timer=1 | rl_1=00 | rl_2=10
Time=25000 | clk=1 | rst=0 | nxt_st=00 | timer=2 | rl_1=00 | rl_2=10
Time=30000 | clk=0 | rst=0 | nxt_st=00 | timer=2 | rl_1=00 | rl_2=10
Time=35000 | clk=1 | rst=0 | nxt_st=00 | timer=3 | rl_1=00 | rl_2=10
Time=40000 | clk=0 | rst=0 | nxt_st=00 | timer=3 | rl_1=00 | rl_2=10
Time=45000 | clk=1 | rst=0 | nxt_st=01 | timer=0 | rl_1=00 | rl_2=10
Time=50000 | clk=0 | rst=0 | nxt_st=01 | timer=0 | rl_1=00 | rl_2=10
Time=55000 | clk=1 | rst=0 | nxt_st=01 | timer=1 | rl_1=01 | rl_2=10
Time=60000 | clk=0 | rst=0 | nxt_st=01 | timer=1 | rl_1=01 | rl_2=10
Time=65000 | clk=1 | rst=0 | nxt_st=10 | timer=0 | rl_1=01 | rl_2=10
Time=70000 | clk=0 | rst=0 | nxt_st=10 | timer=0 | rl_1=01 | rl_2=10
Time=75000 | clk=1 | rst=0 | nxt_st=10 | timer=1 | rl_1=10 | rl_2=00
Time=80000 | clk=0 | rst=0 | nxt_st=10 | timer=1 | rl_1=10 | rl_2=00
Time=85000 | clk=1 | rst=0 | nxt_st=10 | timer=2 | rl_1=10 | rl_2=00
Time=90000 | clk=0 | rst=0 | nxt_st=10 | timer=2 | rl_1=10 | rl_2=00
Time=95000 | clk=1 | rst=0 | nxt_st=10 | timer=3 | rl_1=10 | rl_2=00
Time=100000 | clk=0 | rst=0 | nxt_st=10 | timer=3 | rl_1=10 | rl_2=00
Time=105000 | clk=1 | rst=0 | nxt_st=11 | timer=0 | rl_1=10 | rl_2=00
Time=110000 | clk=0 | rst=0 | nxt_st=11 | timer=0 | rl_1=10 | rl_2=00
Time=115000 | clk=1 | rst=0 | nxt_st=11 | timer=1 | rl_1=10 | rl_2=01
Time=120000 | clk=0 | rst=0 | nxt_st=11 | timer=1 | rl_1=10 | rl_2=01
Time=125000 | clk=1 | rst=0 | nxt_st=00 | timer=0 | rl_1=10 | rl_2=01
Time=130000 | clk=0 | rst=0 | nxt_st=00 | timer=0 | rl_1=10 | rl_2=01
Time=135000 | clk=1 | rst=0 | nxt_st=00 | timer=1 | rl_1=00 | rl_2=10
Time=140000 | clk=0 | rst=0 | nxt_st=00 | timer=1 | rl_1=00 | rl_2=10
Time=145000 | clk=1 | rst=0 | nxt_st=00 | timer=2 | rl_1=00 | rl_2=10
Time=150000 | clk=0 | rst=0 | nxt_st=00 | timer=2 | rl_1=00 | rl_2=10
Time=155000 | clk=1 | rst=0 | nxt_st=00 | timer=3 | rl_1=00 | rl_2=10
$finish called at time : 160 ns : File "C:/FPGA_lab/lab/tlc_timer/tlc_timer.srcs/sim_1/new/tb.v" Line 39
