`timescale 1ns/1ps
import common::*;


module gshare_branch_predictor(
/*AUTOARG*/
);

   input    clk;
   input    reset_n;


   //FETCH
   input logic [31:0] IF_instr0_pc;
   input logic [31:0] IF_instr1_pc;
   input logic 	      IF_instr0_resp; // to check if the instr is valid 
   output logic       instr0_predict_taken;
   output logic       instr1_predict_taken;
   output logic [GSHARE_BHSR_WIDTH-1:0]  instr0_BHSR;
   output logic [GSHARE_BHSR_WIDTH-1:0]  instr1_BHSR;



   //EXE
   input  logic 	      EXE_is_BJ;
   input  logic 	      EXE_is_mispred;
   input  logic 	      EXE_branch_taken;
   input  logic [31:0]        EXE_instr_pc;
   input  logic [GSHARE_BHSR_WIDTH-1:0] EXE_BHSR_restore ;
   

   
  endmodule
 
