
Assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004870  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800497c  0800497c  0001497c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049e8  080049e8  00020118  2**0
                  CONTENTS
  4 .ARM          00000000  080049e8  080049e8  00020118  2**0
                  CONTENTS
  5 .preinit_array 00000000  080049e8  080049e8  00020118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049e8  080049e8  000149e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080049ec  080049ec  000149ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000118  20000000  080049f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  20000118  08004b08  00020118  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  08004b08  0002029c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fa38  00000000  00000000  00020141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029ce  00000000  00000000  0002fb79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  00032548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cc0  00000000  00000000  00033368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019252  00000000  00000000  00034028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012201  00000000  00000000  0004d27a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b30a  00000000  00000000  0005f47b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ea785  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ac4  00000000  00000000  000ea7d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000118 	.word	0x20000118
 8000128:	00000000 	.word	0x00000000
 800012c:	08004964 	.word	0x08004964

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000011c 	.word	0x2000011c
 8000148:	08004964 	.word	0x08004964

0800014c <auto_fsm_run>:
 *      Author: 84336
 *      Kien-test
 */
#include "auto_fsm.h"

void auto_fsm_run() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch (status) {
 8000150:	4b66      	ldr	r3, [pc, #408]	; (80002ec <auto_fsm_run+0x1a0>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3b01      	subs	r3, #1
 8000156:	2b04      	cmp	r3, #4
 8000158:	f200 80c5 	bhi.w	80002e6 <auto_fsm_run+0x19a>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <auto_fsm_run+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000179 	.word	0x08000179
 8000168:	080001a5 	.word	0x080001a5
 800016c:	080001e9 	.word	0x080001e9
 8000170:	0800022d 	.word	0x0800022d
 8000174:	08000281 	.word	0x08000281

	case INIT:
		Traffic1_Off();
 8000178:	f001 f990 	bl	800149c <Traffic1_Off>
		Traffic2_Off();
 800017c:	f001 f9d2 	bl	8001524 <Traffic2_Off>
		Traffic3_Off();
 8000180:	f000 ff44 	bl	800100c <Traffic3_Off>
		buzzer_off();
 8000184:	f000 fa6a 	bl	800065c <buzzer_off>

		if (Button1_Is_Pressed() == 1) {
 8000188:	f000 f8e4 	bl	8000354 <Button1_Is_Pressed>
 800018c:	4603      	mov	r3, r0
 800018e:	2b01      	cmp	r3, #1
 8000190:	f040 80a0 	bne.w	80002d4 <auto_fsm_run+0x188>
			status = AUTO_RED1_GREEN2;
 8000194:	4b55      	ldr	r3, [pc, #340]	; (80002ec <auto_fsm_run+0x1a0>)
 8000196:	2202      	movs	r2, #2
 8000198:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 800019a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800019e:	f000 ff75 	bl	800108c <SetTimer1>
		}
		break;
 80001a2:	e097      	b.n	80002d4 <auto_fsm_run+0x188>

	case AUTO_RED1_GREEN2:
		RED_1();
 80001a4:	f001 f93e 	bl	8001424 <RED_1>
		GREEN_2();
 80001a8:	f001 f9ac 	bl	8001504 <GREEN_2>
		GREEN_3();
 80001ac:	f000 ff1a 	bl	8000fe4 <GREEN_3>
		buzzer_ring();
 80001b0:	f000 fa48 	bl	8000644 <buzzer_ring>

		if (timer1_flag == 1) {
 80001b4:	4b4e      	ldr	r3, [pc, #312]	; (80002f0 <auto_fsm_run+0x1a4>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	2b01      	cmp	r3, #1
 80001ba:	d108      	bne.n	80001ce <auto_fsm_run+0x82>
			buzzer_off();
 80001bc:	f000 fa4e 	bl	800065c <buzzer_off>
			status = AUTO_RED1_YELLOW2;
 80001c0:	4b4a      	ldr	r3, [pc, #296]	; (80002ec <auto_fsm_run+0x1a0>)
 80001c2:	2203      	movs	r2, #3
 80001c4:	601a      	str	r2, [r3, #0]
			SetTimer1(2000);
 80001c6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80001ca:	f000 ff5f 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 80001ce:	f000 f8c1 	bl	8000354 <Button1_Is_Pressed>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b01      	cmp	r3, #1
 80001d6:	d17f      	bne.n	80002d8 <auto_fsm_run+0x18c>
			status = MAN_RED1_GREEN2;
 80001d8:	4b44      	ldr	r3, [pc, #272]	; (80002ec <auto_fsm_run+0x1a0>)
 80001da:	220c      	movs	r2, #12
 80001dc:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 80001de:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80001e2:	f000 ff53 	bl	800108c <SetTimer1>
		}
		break;
 80001e6:	e077      	b.n	80002d8 <auto_fsm_run+0x18c>

	case AUTO_RED1_YELLOW2:
		RED_1();
 80001e8:	f001 f91c 	bl	8001424 <RED_1>
		YELLOW_2();
 80001ec:	f001 f97a 	bl	80014e4 <YELLOW_2>
		GREEN_3();
 80001f0:	f000 fef8 	bl	8000fe4 <GREEN_3>
		buzzer_ring();
 80001f4:	f000 fa26 	bl	8000644 <buzzer_ring>

		if (timer1_flag == 1) {
 80001f8:	4b3d      	ldr	r3, [pc, #244]	; (80002f0 <auto_fsm_run+0x1a4>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	2b01      	cmp	r3, #1
 80001fe:	d108      	bne.n	8000212 <auto_fsm_run+0xc6>
			buzzer_off();
 8000200:	f000 fa2c 	bl	800065c <buzzer_off>
			status = AUTO_GREEN1_RED2;
 8000204:	4b39      	ldr	r3, [pc, #228]	; (80002ec <auto_fsm_run+0x1a0>)
 8000206:	2204      	movs	r2, #4
 8000208:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 800020a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800020e:	f000 ff3d 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 8000212:	f000 f89f 	bl	8000354 <Button1_Is_Pressed>
 8000216:	4603      	mov	r3, r0
 8000218:	2b01      	cmp	r3, #1
 800021a:	d15f      	bne.n	80002dc <auto_fsm_run+0x190>
			status = MAN_RED1_GREEN2;
 800021c:	4b33      	ldr	r3, [pc, #204]	; (80002ec <auto_fsm_run+0x1a0>)
 800021e:	220c      	movs	r2, #12
 8000220:	601a      	str	r2, [r3, #0]
			SetTimer1(2000);
 8000222:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000226:	f000 ff31 	bl	800108c <SetTimer1>
		}
		break;
 800022a:	e057      	b.n	80002dc <auto_fsm_run+0x190>

	case AUTO_GREEN1_RED2:
		GREEN_1();
 800022c:	f001 f922 	bl	8001474 <GREEN_1>
		RED_2();
 8000230:	f001 f948 	bl	80014c4 <RED_2>
		RED_3();
 8000234:	f000 fec2 	bl	8000fbc <RED_3>

		if (timer1_flag == 1) {
 8000238:	4b2d      	ldr	r3, [pc, #180]	; (80002f0 <auto_fsm_run+0x1a4>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	2b01      	cmp	r3, #1
 800023e:	d106      	bne.n	800024e <auto_fsm_run+0x102>
			status = AUTO_YELLOW1_RED2;
 8000240:	4b2a      	ldr	r3, [pc, #168]	; (80002ec <auto_fsm_run+0x1a0>)
 8000242:	2205      	movs	r2, #5
 8000244:	601a      	str	r2, [r3, #0]
			SetTimer1(2000);
 8000246:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800024a:	f000 ff1f 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 800024e:	f000 f881 	bl	8000354 <Button1_Is_Pressed>
 8000252:	4603      	mov	r3, r0
 8000254:	2b01      	cmp	r3, #1
 8000256:	d106      	bne.n	8000266 <auto_fsm_run+0x11a>
			status = MAN_RED1_GREEN2;
 8000258:	4b24      	ldr	r3, [pc, #144]	; (80002ec <auto_fsm_run+0x1a0>)
 800025a:	220c      	movs	r2, #12
 800025c:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 800025e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000262:	f000 ff13 	bl	800108c <SetTimer1>
		}
		if (Button4_Is_Pressed() == 1) {
 8000266:	f000 f8ab 	bl	80003c0 <Button4_Is_Pressed>
 800026a:	4603      	mov	r3, r0
 800026c:	2b01      	cmp	r3, #1
 800026e:	d137      	bne.n	80002e0 <auto_fsm_run+0x194>
			status = PED_RED1_RED2;
 8000270:	4b1e      	ldr	r3, [pc, #120]	; (80002ec <auto_fsm_run+0x1a0>)
 8000272:	2220      	movs	r2, #32
 8000274:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 8000276:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800027a:	f000 ff07 	bl	800108c <SetTimer1>
		}
		break;
 800027e:	e02f      	b.n	80002e0 <auto_fsm_run+0x194>

	case AUTO_YELLOW1_RED2:
		YELLOW_1();
 8000280:	f001 f8e4 	bl	800144c <YELLOW_1>
		RED_2();
 8000284:	f001 f91e 	bl	80014c4 <RED_2>
		RED_3();
 8000288:	f000 fe98 	bl	8000fbc <RED_3>

		if (timer1_flag == 1) {
 800028c:	4b18      	ldr	r3, [pc, #96]	; (80002f0 <auto_fsm_run+0x1a4>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	2b01      	cmp	r3, #1
 8000292:	d106      	bne.n	80002a2 <auto_fsm_run+0x156>
			status = AUTO_RED1_GREEN2;
 8000294:	4b15      	ldr	r3, [pc, #84]	; (80002ec <auto_fsm_run+0x1a0>)
 8000296:	2202      	movs	r2, #2
 8000298:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 800029a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800029e:	f000 fef5 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 80002a2:	f000 f857 	bl	8000354 <Button1_Is_Pressed>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b01      	cmp	r3, #1
 80002aa:	d106      	bne.n	80002ba <auto_fsm_run+0x16e>
			status = MAN_RED1_GREEN2;
 80002ac:	4b0f      	ldr	r3, [pc, #60]	; (80002ec <auto_fsm_run+0x1a0>)
 80002ae:	220c      	movs	r2, #12
 80002b0:	601a      	str	r2, [r3, #0]
			SetTimer1(2000);
 80002b2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80002b6:	f000 fee9 	bl	800108c <SetTimer1>
		}
		if (Button4_Is_Pressed() == 1) {
 80002ba:	f000 f881 	bl	80003c0 <Button4_Is_Pressed>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b01      	cmp	r3, #1
 80002c2:	d10f      	bne.n	80002e4 <auto_fsm_run+0x198>
			status = PED_RED1_RED2;
 80002c4:	4b09      	ldr	r3, [pc, #36]	; (80002ec <auto_fsm_run+0x1a0>)
 80002c6:	2220      	movs	r2, #32
 80002c8:	601a      	str	r2, [r3, #0]
			SetTimer2(2000);
 80002ca:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80002ce:	f000 fef9 	bl	80010c4 <SetTimer2>
		}
		break;
 80002d2:	e007      	b.n	80002e4 <auto_fsm_run+0x198>
		break;
 80002d4:	bf00      	nop
 80002d6:	e006      	b.n	80002e6 <auto_fsm_run+0x19a>
		break;
 80002d8:	bf00      	nop
 80002da:	e004      	b.n	80002e6 <auto_fsm_run+0x19a>
		break;
 80002dc:	bf00      	nop
 80002de:	e002      	b.n	80002e6 <auto_fsm_run+0x19a>
		break;
 80002e0:	bf00      	nop
 80002e2:	e000      	b.n	80002e6 <auto_fsm_run+0x19a>
		break;
 80002e4:	bf00      	nop
	}
}
 80002e6:	bf00      	nop
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	20000144 	.word	0x20000144
 80002f0:	20000150 	.word	0x20000150

080002f4 <SubKeyProcess1>:
int KeyReg13 = NORMAL_STATE;
int KeyReg14 = NORMAL_STATE;
int KeyReg15 = NORMAL_STATE;
int TimerForKeyPress4 = 100;

void SubKeyProcess1() {
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
	button1_flag = 1;
 80002f8:	4b03      	ldr	r3, [pc, #12]	; (8000308 <SubKeyProcess1+0x14>)
 80002fa:	2201      	movs	r2, #1
 80002fc:	601a      	str	r2, [r3, #0]
}
 80002fe:	bf00      	nop
 8000300:	46bd      	mov	sp, r7
 8000302:	bc80      	pop	{r7}
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	20000134 	.word	0x20000134

0800030c <SubKeyProcess2>:

void SubKeyProcess2() {
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
	button2_flag = 1;
 8000310:	4b03      	ldr	r3, [pc, #12]	; (8000320 <SubKeyProcess2+0x14>)
 8000312:	2201      	movs	r2, #1
 8000314:	601a      	str	r2, [r3, #0]
}
 8000316:	bf00      	nop
 8000318:	46bd      	mov	sp, r7
 800031a:	bc80      	pop	{r7}
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	20000138 	.word	0x20000138

08000324 <SubKeyProcess3>:

void SubKeyProcess3() {
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
	button3_flag = 1;
 8000328:	4b03      	ldr	r3, [pc, #12]	; (8000338 <SubKeyProcess3+0x14>)
 800032a:	2201      	movs	r2, #1
 800032c:	601a      	str	r2, [r3, #0]
}
 800032e:	bf00      	nop
 8000330:	46bd      	mov	sp, r7
 8000332:	bc80      	pop	{r7}
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	2000013c 	.word	0x2000013c

0800033c <SubKeyProcess4>:

void SubKeyProcess4() {
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
	button4_flag = 1;
 8000340:	4b03      	ldr	r3, [pc, #12]	; (8000350 <SubKeyProcess4+0x14>)
 8000342:	2201      	movs	r2, #1
 8000344:	601a      	str	r2, [r3, #0]
}
 8000346:	bf00      	nop
 8000348:	46bd      	mov	sp, r7
 800034a:	bc80      	pop	{r7}
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	20000140 	.word	0x20000140

08000354 <Button1_Is_Pressed>:

int Button1_Is_Pressed () {
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
	if (button1_flag == 1) {
 8000358:	4b06      	ldr	r3, [pc, #24]	; (8000374 <Button1_Is_Pressed+0x20>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	2b01      	cmp	r3, #1
 800035e:	d104      	bne.n	800036a <Button1_Is_Pressed+0x16>
		button1_flag = 0;
 8000360:	4b04      	ldr	r3, [pc, #16]	; (8000374 <Button1_Is_Pressed+0x20>)
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
		return 1;
 8000366:	2301      	movs	r3, #1
 8000368:	e000      	b.n	800036c <Button1_Is_Pressed+0x18>
	}
	return 0;
 800036a:	2300      	movs	r3, #0
}
 800036c:	4618      	mov	r0, r3
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr
 8000374:	20000134 	.word	0x20000134

08000378 <Button2_Is_Pressed>:

int Button2_Is_Pressed () {
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
	if (button2_flag == 1) {
 800037c:	4b06      	ldr	r3, [pc, #24]	; (8000398 <Button2_Is_Pressed+0x20>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	2b01      	cmp	r3, #1
 8000382:	d104      	bne.n	800038e <Button2_Is_Pressed+0x16>
		button2_flag = 0;
 8000384:	4b04      	ldr	r3, [pc, #16]	; (8000398 <Button2_Is_Pressed+0x20>)
 8000386:	2200      	movs	r2, #0
 8000388:	601a      	str	r2, [r3, #0]
		return 1;
 800038a:	2301      	movs	r3, #1
 800038c:	e000      	b.n	8000390 <Button2_Is_Pressed+0x18>
	}
	return 0;
 800038e:	2300      	movs	r3, #0
}
 8000390:	4618      	mov	r0, r3
 8000392:	46bd      	mov	sp, r7
 8000394:	bc80      	pop	{r7}
 8000396:	4770      	bx	lr
 8000398:	20000138 	.word	0x20000138

0800039c <Button3_Is_Pressed>:

int Button3_Is_Pressed () {
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
	if (button3_flag == 1) {
 80003a0:	4b06      	ldr	r3, [pc, #24]	; (80003bc <Button3_Is_Pressed+0x20>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d104      	bne.n	80003b2 <Button3_Is_Pressed+0x16>
		button3_flag = 0;
 80003a8:	4b04      	ldr	r3, [pc, #16]	; (80003bc <Button3_Is_Pressed+0x20>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
		return 1;
 80003ae:	2301      	movs	r3, #1
 80003b0:	e000      	b.n	80003b4 <Button3_Is_Pressed+0x18>
	}
	return 0;
 80003b2:	2300      	movs	r3, #0
}
 80003b4:	4618      	mov	r0, r3
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bc80      	pop	{r7}
 80003ba:	4770      	bx	lr
 80003bc:	2000013c 	.word	0x2000013c

080003c0 <Button4_Is_Pressed>:

int Button4_Is_Pressed () {
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
	if (button4_flag == 1) {
 80003c4:	4b06      	ldr	r3, [pc, #24]	; (80003e0 <Button4_Is_Pressed+0x20>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	2b01      	cmp	r3, #1
 80003ca:	d104      	bne.n	80003d6 <Button4_Is_Pressed+0x16>
		button4_flag = 0;
 80003cc:	4b04      	ldr	r3, [pc, #16]	; (80003e0 <Button4_Is_Pressed+0x20>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
		return 1;
 80003d2:	2301      	movs	r3, #1
 80003d4:	e000      	b.n	80003d8 <Button4_Is_Pressed+0x18>
	}
	return 0;
 80003d6:	2300      	movs	r3, #0
}
 80003d8:	4618      	mov	r0, r3
 80003da:	46bd      	mov	sp, r7
 80003dc:	bc80      	pop	{r7}
 80003de:	4770      	bx	lr
 80003e0:	20000140 	.word	0x20000140

080003e4 <GetKeyInput1>:

void GetKeyInput1() {
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
	KeyReg0 = KeyReg1;
 80003e8:	4b1e      	ldr	r3, [pc, #120]	; (8000464 <GetKeyInput1+0x80>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a1e      	ldr	r2, [pc, #120]	; (8000468 <GetKeyInput1+0x84>)
 80003ee:	6013      	str	r3, [r2, #0]
	KeyReg1 = KeyReg2;
 80003f0:	4b1e      	ldr	r3, [pc, #120]	; (800046c <GetKeyInput1+0x88>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a1b      	ldr	r2, [pc, #108]	; (8000464 <GetKeyInput1+0x80>)
 80003f6:	6013      	str	r3, [r2, #0]
	KeyReg2 = HAL_GPIO_ReadPin(A1_GPIO_Port, A1_Pin);
 80003f8:	2102      	movs	r1, #2
 80003fa:	481d      	ldr	r0, [pc, #116]	; (8000470 <GetKeyInput1+0x8c>)
 80003fc:	f001 fd66 	bl	8001ecc <HAL_GPIO_ReadPin>
 8000400:	4603      	mov	r3, r0
 8000402:	461a      	mov	r2, r3
 8000404:	4b19      	ldr	r3, [pc, #100]	; (800046c <GetKeyInput1+0x88>)
 8000406:	601a      	str	r2, [r3, #0]
	if ((KeyReg0 == KeyReg1) && (KeyReg1 == KeyReg2)) {
 8000408:	4b17      	ldr	r3, [pc, #92]	; (8000468 <GetKeyInput1+0x84>)
 800040a:	681a      	ldr	r2, [r3, #0]
 800040c:	4b15      	ldr	r3, [pc, #84]	; (8000464 <GetKeyInput1+0x80>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	429a      	cmp	r2, r3
 8000412:	d125      	bne.n	8000460 <GetKeyInput1+0x7c>
 8000414:	4b13      	ldr	r3, [pc, #76]	; (8000464 <GetKeyInput1+0x80>)
 8000416:	681a      	ldr	r2, [r3, #0]
 8000418:	4b14      	ldr	r3, [pc, #80]	; (800046c <GetKeyInput1+0x88>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	429a      	cmp	r2, r3
 800041e:	d11f      	bne.n	8000460 <GetKeyInput1+0x7c>
		if (KeyReg3 != KeyReg2) {
 8000420:	4b14      	ldr	r3, [pc, #80]	; (8000474 <GetKeyInput1+0x90>)
 8000422:	681a      	ldr	r2, [r3, #0]
 8000424:	4b11      	ldr	r3, [pc, #68]	; (800046c <GetKeyInput1+0x88>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	429a      	cmp	r2, r3
 800042a:	d00d      	beq.n	8000448 <GetKeyInput1+0x64>
			KeyReg3 = KeyReg2;
 800042c:	4b0f      	ldr	r3, [pc, #60]	; (800046c <GetKeyInput1+0x88>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4a10      	ldr	r2, [pc, #64]	; (8000474 <GetKeyInput1+0x90>)
 8000432:	6013      	str	r3, [r2, #0]
			if (KeyReg2 == PRESSED_STATE) {
 8000434:	4b0d      	ldr	r3, [pc, #52]	; (800046c <GetKeyInput1+0x88>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	2b00      	cmp	r3, #0
 800043a:	d111      	bne.n	8000460 <GetKeyInput1+0x7c>
				SubKeyProcess1();
 800043c:	f7ff ff5a 	bl	80002f4 <SubKeyProcess1>
				TimerForKeyPress1 = 100;
 8000440:	4b0d      	ldr	r3, [pc, #52]	; (8000478 <GetKeyInput1+0x94>)
 8000442:	2264      	movs	r2, #100	; 0x64
 8000444:	601a      	str	r2, [r3, #0]
			if (TimerForKeyPress1 == 0) {
				KeyReg3 = NORMAL_STATE;
			}
		}
	}
}
 8000446:	e00b      	b.n	8000460 <GetKeyInput1+0x7c>
			TimerForKeyPress1--;
 8000448:	4b0b      	ldr	r3, [pc, #44]	; (8000478 <GetKeyInput1+0x94>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	3b01      	subs	r3, #1
 800044e:	4a0a      	ldr	r2, [pc, #40]	; (8000478 <GetKeyInput1+0x94>)
 8000450:	6013      	str	r3, [r2, #0]
			if (TimerForKeyPress1 == 0) {
 8000452:	4b09      	ldr	r3, [pc, #36]	; (8000478 <GetKeyInput1+0x94>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	2b00      	cmp	r3, #0
 8000458:	d102      	bne.n	8000460 <GetKeyInput1+0x7c>
				KeyReg3 = NORMAL_STATE;
 800045a:	4b06      	ldr	r3, [pc, #24]	; (8000474 <GetKeyInput1+0x90>)
 800045c:	2201      	movs	r2, #1
 800045e:	601a      	str	r2, [r3, #0]
}
 8000460:	bf00      	nop
 8000462:	bd80      	pop	{r7, pc}
 8000464:	20000004 	.word	0x20000004
 8000468:	20000000 	.word	0x20000000
 800046c:	20000008 	.word	0x20000008
 8000470:	40010800 	.word	0x40010800
 8000474:	2000000c 	.word	0x2000000c
 8000478:	20000010 	.word	0x20000010

0800047c <GetKeyInput2>:

void GetKeyInput2() {
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
	KeyReg4 = KeyReg5;
 8000480:	4b1e      	ldr	r3, [pc, #120]	; (80004fc <GetKeyInput2+0x80>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4a1e      	ldr	r2, [pc, #120]	; (8000500 <GetKeyInput2+0x84>)
 8000486:	6013      	str	r3, [r2, #0]
	KeyReg5 = KeyReg6;
 8000488:	4b1e      	ldr	r3, [pc, #120]	; (8000504 <GetKeyInput2+0x88>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a1b      	ldr	r2, [pc, #108]	; (80004fc <GetKeyInput2+0x80>)
 800048e:	6013      	str	r3, [r2, #0]
	KeyReg6 = HAL_GPIO_ReadPin(A2_GPIO_Port, A2_Pin);
 8000490:	2110      	movs	r1, #16
 8000492:	481d      	ldr	r0, [pc, #116]	; (8000508 <GetKeyInput2+0x8c>)
 8000494:	f001 fd1a 	bl	8001ecc <HAL_GPIO_ReadPin>
 8000498:	4603      	mov	r3, r0
 800049a:	461a      	mov	r2, r3
 800049c:	4b19      	ldr	r3, [pc, #100]	; (8000504 <GetKeyInput2+0x88>)
 800049e:	601a      	str	r2, [r3, #0]
	if ((KeyReg4 == KeyReg5) && (KeyReg5 == KeyReg6)) {
 80004a0:	4b17      	ldr	r3, [pc, #92]	; (8000500 <GetKeyInput2+0x84>)
 80004a2:	681a      	ldr	r2, [r3, #0]
 80004a4:	4b15      	ldr	r3, [pc, #84]	; (80004fc <GetKeyInput2+0x80>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	429a      	cmp	r2, r3
 80004aa:	d125      	bne.n	80004f8 <GetKeyInput2+0x7c>
 80004ac:	4b13      	ldr	r3, [pc, #76]	; (80004fc <GetKeyInput2+0x80>)
 80004ae:	681a      	ldr	r2, [r3, #0]
 80004b0:	4b14      	ldr	r3, [pc, #80]	; (8000504 <GetKeyInput2+0x88>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	429a      	cmp	r2, r3
 80004b6:	d11f      	bne.n	80004f8 <GetKeyInput2+0x7c>
		if (KeyReg7 != KeyReg6) {
 80004b8:	4b14      	ldr	r3, [pc, #80]	; (800050c <GetKeyInput2+0x90>)
 80004ba:	681a      	ldr	r2, [r3, #0]
 80004bc:	4b11      	ldr	r3, [pc, #68]	; (8000504 <GetKeyInput2+0x88>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	429a      	cmp	r2, r3
 80004c2:	d00d      	beq.n	80004e0 <GetKeyInput2+0x64>
			KeyReg7 = KeyReg6;
 80004c4:	4b0f      	ldr	r3, [pc, #60]	; (8000504 <GetKeyInput2+0x88>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a10      	ldr	r2, [pc, #64]	; (800050c <GetKeyInput2+0x90>)
 80004ca:	6013      	str	r3, [r2, #0]
			if (KeyReg6 == PRESSED_STATE) {
 80004cc:	4b0d      	ldr	r3, [pc, #52]	; (8000504 <GetKeyInput2+0x88>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d111      	bne.n	80004f8 <GetKeyInput2+0x7c>
				SubKeyProcess2();
 80004d4:	f7ff ff1a 	bl	800030c <SubKeyProcess2>
				TimerForKeyPress2 = 100;
 80004d8:	4b0d      	ldr	r3, [pc, #52]	; (8000510 <GetKeyInput2+0x94>)
 80004da:	2264      	movs	r2, #100	; 0x64
 80004dc:	601a      	str	r2, [r3, #0]
			if (TimerForKeyPress2 == 0) {
				KeyReg7 = NORMAL_STATE;
			}
		}
	}
}
 80004de:	e00b      	b.n	80004f8 <GetKeyInput2+0x7c>
			TimerForKeyPress2--;
 80004e0:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <GetKeyInput2+0x94>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	3b01      	subs	r3, #1
 80004e6:	4a0a      	ldr	r2, [pc, #40]	; (8000510 <GetKeyInput2+0x94>)
 80004e8:	6013      	str	r3, [r2, #0]
			if (TimerForKeyPress2 == 0) {
 80004ea:	4b09      	ldr	r3, [pc, #36]	; (8000510 <GetKeyInput2+0x94>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d102      	bne.n	80004f8 <GetKeyInput2+0x7c>
				KeyReg7 = NORMAL_STATE;
 80004f2:	4b06      	ldr	r3, [pc, #24]	; (800050c <GetKeyInput2+0x90>)
 80004f4:	2201      	movs	r2, #1
 80004f6:	601a      	str	r2, [r3, #0]
}
 80004f8:	bf00      	nop
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	20000018 	.word	0x20000018
 8000500:	20000014 	.word	0x20000014
 8000504:	2000001c 	.word	0x2000001c
 8000508:	40010800 	.word	0x40010800
 800050c:	20000020 	.word	0x20000020
 8000510:	20000024 	.word	0x20000024

08000514 <GetKeyInput3>:

void GetKeyInput3() {
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
	KeyReg8 = KeyReg9;
 8000518:	4b1e      	ldr	r3, [pc, #120]	; (8000594 <GetKeyInput3+0x80>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a1e      	ldr	r2, [pc, #120]	; (8000598 <GetKeyInput3+0x84>)
 800051e:	6013      	str	r3, [r2, #0]
	KeyReg9 = KeyReg10;
 8000520:	4b1e      	ldr	r3, [pc, #120]	; (800059c <GetKeyInput3+0x88>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a1b      	ldr	r2, [pc, #108]	; (8000594 <GetKeyInput3+0x80>)
 8000526:	6013      	str	r3, [r2, #0]
	KeyReg10 = HAL_GPIO_ReadPin(A3_GPIO_Port, A3_Pin);
 8000528:	2101      	movs	r1, #1
 800052a:	481d      	ldr	r0, [pc, #116]	; (80005a0 <GetKeyInput3+0x8c>)
 800052c:	f001 fcce 	bl	8001ecc <HAL_GPIO_ReadPin>
 8000530:	4603      	mov	r3, r0
 8000532:	461a      	mov	r2, r3
 8000534:	4b19      	ldr	r3, [pc, #100]	; (800059c <GetKeyInput3+0x88>)
 8000536:	601a      	str	r2, [r3, #0]
	if ((KeyReg8 == KeyReg9) && (KeyReg9 == KeyReg10)) {
 8000538:	4b17      	ldr	r3, [pc, #92]	; (8000598 <GetKeyInput3+0x84>)
 800053a:	681a      	ldr	r2, [r3, #0]
 800053c:	4b15      	ldr	r3, [pc, #84]	; (8000594 <GetKeyInput3+0x80>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	429a      	cmp	r2, r3
 8000542:	d125      	bne.n	8000590 <GetKeyInput3+0x7c>
 8000544:	4b13      	ldr	r3, [pc, #76]	; (8000594 <GetKeyInput3+0x80>)
 8000546:	681a      	ldr	r2, [r3, #0]
 8000548:	4b14      	ldr	r3, [pc, #80]	; (800059c <GetKeyInput3+0x88>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	429a      	cmp	r2, r3
 800054e:	d11f      	bne.n	8000590 <GetKeyInput3+0x7c>
		if (KeyReg11 != KeyReg10) {
 8000550:	4b14      	ldr	r3, [pc, #80]	; (80005a4 <GetKeyInput3+0x90>)
 8000552:	681a      	ldr	r2, [r3, #0]
 8000554:	4b11      	ldr	r3, [pc, #68]	; (800059c <GetKeyInput3+0x88>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	429a      	cmp	r2, r3
 800055a:	d00d      	beq.n	8000578 <GetKeyInput3+0x64>
			KeyReg11 = KeyReg10;
 800055c:	4b0f      	ldr	r3, [pc, #60]	; (800059c <GetKeyInput3+0x88>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a10      	ldr	r2, [pc, #64]	; (80005a4 <GetKeyInput3+0x90>)
 8000562:	6013      	str	r3, [r2, #0]
			if (KeyReg10 == PRESSED_STATE) {
 8000564:	4b0d      	ldr	r3, [pc, #52]	; (800059c <GetKeyInput3+0x88>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d111      	bne.n	8000590 <GetKeyInput3+0x7c>
				SubKeyProcess3();
 800056c:	f7ff feda 	bl	8000324 <SubKeyProcess3>
				TimerForKeyPress3 = 100;
 8000570:	4b0d      	ldr	r3, [pc, #52]	; (80005a8 <GetKeyInput3+0x94>)
 8000572:	2264      	movs	r2, #100	; 0x64
 8000574:	601a      	str	r2, [r3, #0]
			if (TimerForKeyPress3 == 0) {
				KeyReg11 = NORMAL_STATE;
			}
		}
	}
}
 8000576:	e00b      	b.n	8000590 <GetKeyInput3+0x7c>
			TimerForKeyPress3--;
 8000578:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <GetKeyInput3+0x94>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	3b01      	subs	r3, #1
 800057e:	4a0a      	ldr	r2, [pc, #40]	; (80005a8 <GetKeyInput3+0x94>)
 8000580:	6013      	str	r3, [r2, #0]
			if (TimerForKeyPress3 == 0) {
 8000582:	4b09      	ldr	r3, [pc, #36]	; (80005a8 <GetKeyInput3+0x94>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	2b00      	cmp	r3, #0
 8000588:	d102      	bne.n	8000590 <GetKeyInput3+0x7c>
				KeyReg11 = NORMAL_STATE;
 800058a:	4b06      	ldr	r3, [pc, #24]	; (80005a4 <GetKeyInput3+0x90>)
 800058c:	2201      	movs	r2, #1
 800058e:	601a      	str	r2, [r3, #0]
}
 8000590:	bf00      	nop
 8000592:	bd80      	pop	{r7, pc}
 8000594:	2000002c 	.word	0x2000002c
 8000598:	20000028 	.word	0x20000028
 800059c:	20000030 	.word	0x20000030
 80005a0:	40010c00 	.word	0x40010c00
 80005a4:	20000034 	.word	0x20000034
 80005a8:	20000038 	.word	0x20000038

080005ac <GetKeyInput4>:

void GetKeyInput4() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
	KeyReg12 = KeyReg13;
 80005b0:	4b1e      	ldr	r3, [pc, #120]	; (800062c <GetKeyInput4+0x80>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a1e      	ldr	r2, [pc, #120]	; (8000630 <GetKeyInput4+0x84>)
 80005b6:	6013      	str	r3, [r2, #0]
	KeyReg13 = KeyReg14;
 80005b8:	4b1e      	ldr	r3, [pc, #120]	; (8000634 <GetKeyInput4+0x88>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a1b      	ldr	r2, [pc, #108]	; (800062c <GetKeyInput4+0x80>)
 80005be:	6013      	str	r3, [r2, #0]
	KeyReg14 = HAL_GPIO_ReadPin(A0_GPIO_Port, A0_Pin);
 80005c0:	2101      	movs	r1, #1
 80005c2:	481d      	ldr	r0, [pc, #116]	; (8000638 <GetKeyInput4+0x8c>)
 80005c4:	f001 fc82 	bl	8001ecc <HAL_GPIO_ReadPin>
 80005c8:	4603      	mov	r3, r0
 80005ca:	461a      	mov	r2, r3
 80005cc:	4b19      	ldr	r3, [pc, #100]	; (8000634 <GetKeyInput4+0x88>)
 80005ce:	601a      	str	r2, [r3, #0]
	if ((KeyReg12 == KeyReg13) && (KeyReg13 == KeyReg14)) {
 80005d0:	4b17      	ldr	r3, [pc, #92]	; (8000630 <GetKeyInput4+0x84>)
 80005d2:	681a      	ldr	r2, [r3, #0]
 80005d4:	4b15      	ldr	r3, [pc, #84]	; (800062c <GetKeyInput4+0x80>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	429a      	cmp	r2, r3
 80005da:	d125      	bne.n	8000628 <GetKeyInput4+0x7c>
 80005dc:	4b13      	ldr	r3, [pc, #76]	; (800062c <GetKeyInput4+0x80>)
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	4b14      	ldr	r3, [pc, #80]	; (8000634 <GetKeyInput4+0x88>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d11f      	bne.n	8000628 <GetKeyInput4+0x7c>
		if (KeyReg15 != KeyReg14) {
 80005e8:	4b14      	ldr	r3, [pc, #80]	; (800063c <GetKeyInput4+0x90>)
 80005ea:	681a      	ldr	r2, [r3, #0]
 80005ec:	4b11      	ldr	r3, [pc, #68]	; (8000634 <GetKeyInput4+0x88>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d00d      	beq.n	8000610 <GetKeyInput4+0x64>
			KeyReg15 = KeyReg14;
 80005f4:	4b0f      	ldr	r3, [pc, #60]	; (8000634 <GetKeyInput4+0x88>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a10      	ldr	r2, [pc, #64]	; (800063c <GetKeyInput4+0x90>)
 80005fa:	6013      	str	r3, [r2, #0]
			if (KeyReg14 == PRESSED_STATE) {
 80005fc:	4b0d      	ldr	r3, [pc, #52]	; (8000634 <GetKeyInput4+0x88>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d111      	bne.n	8000628 <GetKeyInput4+0x7c>
				SubKeyProcess4();
 8000604:	f7ff fe9a 	bl	800033c <SubKeyProcess4>
				TimerForKeyPress4 = 100;
 8000608:	4b0d      	ldr	r3, [pc, #52]	; (8000640 <GetKeyInput4+0x94>)
 800060a:	2264      	movs	r2, #100	; 0x64
 800060c:	601a      	str	r2, [r3, #0]
			if (TimerForKeyPress4 == 0) {
				KeyReg15 = NORMAL_STATE;
			}
		}
	}
}
 800060e:	e00b      	b.n	8000628 <GetKeyInput4+0x7c>
			TimerForKeyPress4--;
 8000610:	4b0b      	ldr	r3, [pc, #44]	; (8000640 <GetKeyInput4+0x94>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	3b01      	subs	r3, #1
 8000616:	4a0a      	ldr	r2, [pc, #40]	; (8000640 <GetKeyInput4+0x94>)
 8000618:	6013      	str	r3, [r2, #0]
			if (TimerForKeyPress4 == 0) {
 800061a:	4b09      	ldr	r3, [pc, #36]	; (8000640 <GetKeyInput4+0x94>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d102      	bne.n	8000628 <GetKeyInput4+0x7c>
				KeyReg15 = NORMAL_STATE;
 8000622:	4b06      	ldr	r3, [pc, #24]	; (800063c <GetKeyInput4+0x90>)
 8000624:	2201      	movs	r2, #1
 8000626:	601a      	str	r2, [r3, #0]
}
 8000628:	bf00      	nop
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000040 	.word	0x20000040
 8000630:	2000003c 	.word	0x2000003c
 8000634:	20000044 	.word	0x20000044
 8000638:	40010800 	.word	0x40010800
 800063c:	20000048 	.word	0x20000048
 8000640:	2000004c 	.word	0x2000004c

08000644 <buzzer_ring>:
 *  Created on: Dec 13, 2022
 *      Author: ADMIN
 */
#include "buzzer.h"

void buzzer_ring() {
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 10);
 8000648:	4b03      	ldr	r3, [pc, #12]	; (8000658 <buzzer_ring+0x14>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	220a      	movs	r2, #10
 800064e:	635a      	str	r2, [r3, #52]	; 0x34
	//HAL_Delay(1000);
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr
 8000658:	20000174 	.word	0x20000174

0800065c <buzzer_off>:

void buzzer_off() {
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
	 __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 1);
 8000660:	4b03      	ldr	r3, [pc, #12]	; (8000670 <buzzer_off+0x14>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2201      	movs	r2, #1
 8000666:	635a      	str	r2, [r3, #52]	; 0x34
	//HAL_Delay(1000);
}
 8000668:	bf00      	nop
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr
 8000670:	20000174 	.word	0x20000174

08000674 <command_parser_fsm>:
char str[30];
int status_command;
int status_UART;


void command_parser_fsm(){
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
	switch(status_command){
 8000678:	4b7f      	ldr	r3, [pc, #508]	; (8000878 <command_parser_fsm+0x204>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	3b32      	subs	r3, #50	; 0x32
 800067e:	2b09      	cmp	r3, #9
 8000680:	f200 80f6 	bhi.w	8000870 <command_parser_fsm+0x1fc>
 8000684:	a201      	add	r2, pc, #4	; (adr r2, 800068c <command_parser_fsm+0x18>)
 8000686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800068a:	bf00      	nop
 800068c:	080006b5 	.word	0x080006b5
 8000690:	080006e1 	.word	0x080006e1
 8000694:	08000707 	.word	0x08000707
 8000698:	0800072d 	.word	0x0800072d
 800069c:	08000753 	.word	0x08000753
 80006a0:	08000795 	.word	0x08000795
 80006a4:	080007bb 	.word	0x080007bb
 80006a8:	080007e1 	.word	0x080007e1
 80006ac:	08000807 	.word	0x08000807
 80006b0:	08000833 	.word	0x08000833
	case	RST_INIT:
		led_flag = 0;
 80006b4:	4b71      	ldr	r3, [pc, #452]	; (800087c <command_parser_fsm+0x208>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	701a      	strb	r2, [r3, #0]
		if(input == '!'){
 80006ba:	4b71      	ldr	r3, [pc, #452]	; (8000880 <command_parser_fsm+0x20c>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	2b21      	cmp	r3, #33	; 0x21
 80006c0:	d106      	bne.n	80006d0 <command_parser_fsm+0x5c>
			counter = 0;
 80006c2:	4b70      	ldr	r3, [pc, #448]	; (8000884 <command_parser_fsm+0x210>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
			status_command = RST_1;
 80006c8:	4b6b      	ldr	r3, [pc, #428]	; (8000878 <command_parser_fsm+0x204>)
 80006ca:	2233      	movs	r2, #51	; 0x33
 80006cc:	601a      	str	r2, [r3, #0]
		} else {
			 HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
		}
		break;
 80006ce:	e0d0      	b.n	8000872 <command_parser_fsm+0x1fe>
			 HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
 80006d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006d4:	221f      	movs	r2, #31
 80006d6:	496c      	ldr	r1, [pc, #432]	; (8000888 <command_parser_fsm+0x214>)
 80006d8:	486c      	ldr	r0, [pc, #432]	; (800088c <command_parser_fsm+0x218>)
 80006da:	f002 ffec 	bl	80036b6 <HAL_UART_Transmit>
		break;
 80006de:	e0c8      	b.n	8000872 <command_parser_fsm+0x1fe>
	case	RST_1:
		if(input == 'R'){
 80006e0:	4b67      	ldr	r3, [pc, #412]	; (8000880 <command_parser_fsm+0x20c>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b52      	cmp	r3, #82	; 0x52
 80006e6:	d103      	bne.n	80006f0 <command_parser_fsm+0x7c>
			status_command = RST_2;
 80006e8:	4b63      	ldr	r3, [pc, #396]	; (8000878 <command_parser_fsm+0x204>)
 80006ea:	2234      	movs	r2, #52	; 0x34
 80006ec:	601a      	str	r2, [r3, #0]
		} else {
			status_command = RST_INIT;
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
		}
		break;
 80006ee:	e0c0      	b.n	8000872 <command_parser_fsm+0x1fe>
			status_command = RST_INIT;
 80006f0:	4b61      	ldr	r3, [pc, #388]	; (8000878 <command_parser_fsm+0x204>)
 80006f2:	2232      	movs	r2, #50	; 0x32
 80006f4:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
 80006f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006fa:	221f      	movs	r2, #31
 80006fc:	4962      	ldr	r1, [pc, #392]	; (8000888 <command_parser_fsm+0x214>)
 80006fe:	4863      	ldr	r0, [pc, #396]	; (800088c <command_parser_fsm+0x218>)
 8000700:	f002 ffd9 	bl	80036b6 <HAL_UART_Transmit>
		break;
 8000704:	e0b5      	b.n	8000872 <command_parser_fsm+0x1fe>
	case	RST_2:
		if(input == 'S'){
 8000706:	4b5e      	ldr	r3, [pc, #376]	; (8000880 <command_parser_fsm+0x20c>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2b53      	cmp	r3, #83	; 0x53
 800070c:	d103      	bne.n	8000716 <command_parser_fsm+0xa2>
			status_command = RST_3;
 800070e:	4b5a      	ldr	r3, [pc, #360]	; (8000878 <command_parser_fsm+0x204>)
 8000710:	2235      	movs	r2, #53	; 0x35
 8000712:	601a      	str	r2, [r3, #0]
		} else {
			status_command = RST_INIT;
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
		}
		break;
 8000714:	e0ad      	b.n	8000872 <command_parser_fsm+0x1fe>
			status_command = RST_INIT;
 8000716:	4b58      	ldr	r3, [pc, #352]	; (8000878 <command_parser_fsm+0x204>)
 8000718:	2232      	movs	r2, #50	; 0x32
 800071a:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
 800071c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000720:	221f      	movs	r2, #31
 8000722:	4959      	ldr	r1, [pc, #356]	; (8000888 <command_parser_fsm+0x214>)
 8000724:	4859      	ldr	r0, [pc, #356]	; (800088c <command_parser_fsm+0x218>)
 8000726:	f002 ffc6 	bl	80036b6 <HAL_UART_Transmit>
		break;
 800072a:	e0a2      	b.n	8000872 <command_parser_fsm+0x1fe>
	case	RST_3:
		if(input == 'T'){
 800072c:	4b54      	ldr	r3, [pc, #336]	; (8000880 <command_parser_fsm+0x20c>)
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	2b54      	cmp	r3, #84	; 0x54
 8000732:	d103      	bne.n	800073c <command_parser_fsm+0xc8>
			status_command = RST_4;
 8000734:	4b50      	ldr	r3, [pc, #320]	; (8000878 <command_parser_fsm+0x204>)
 8000736:	2236      	movs	r2, #54	; 0x36
 8000738:	601a      	str	r2, [r3, #0]
		} else {
			status_command = RST_INIT;
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
		}
		break;
 800073a:	e09a      	b.n	8000872 <command_parser_fsm+0x1fe>
			status_command = RST_INIT;
 800073c:	4b4e      	ldr	r3, [pc, #312]	; (8000878 <command_parser_fsm+0x204>)
 800073e:	2232      	movs	r2, #50	; 0x32
 8000740:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
 8000742:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000746:	221f      	movs	r2, #31
 8000748:	494f      	ldr	r1, [pc, #316]	; (8000888 <command_parser_fsm+0x214>)
 800074a:	4850      	ldr	r0, [pc, #320]	; (800088c <command_parser_fsm+0x218>)
 800074c:	f002 ffb3 	bl	80036b6 <HAL_UART_Transmit>
		break;
 8000750:	e08f      	b.n	8000872 <command_parser_fsm+0x1fe>
	case	RST_4:
		if(input == '#'){
 8000752:	4b4b      	ldr	r3, [pc, #300]	; (8000880 <command_parser_fsm+0x20c>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	2b23      	cmp	r3, #35	; 0x23
 8000758:	d111      	bne.n	800077e <command_parser_fsm+0x10a>
			HAL_UART_Transmit(&huart2, system_counter, sizeof(system_counter), 1000);
 800075a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800075e:	2221      	movs	r2, #33	; 0x21
 8000760:	494b      	ldr	r1, [pc, #300]	; (8000890 <command_parser_fsm+0x21c>)
 8000762:	484a      	ldr	r0, [pc, #296]	; (800088c <command_parser_fsm+0x218>)
 8000764:	f002 ffa7 	bl	80036b6 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, system_enter, sizeof(system_enter), 1000);
 8000768:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800076c:	2203      	movs	r2, #3
 800076e:	4949      	ldr	r1, [pc, #292]	; (8000894 <command_parser_fsm+0x220>)
 8000770:	4846      	ldr	r0, [pc, #280]	; (800088c <command_parser_fsm+0x218>)
 8000772:	f002 ffa0 	bl	80036b6 <HAL_UART_Transmit>
			status_command = ENTER_COUNTER;
 8000776:	4b40      	ldr	r3, [pc, #256]	; (8000878 <command_parser_fsm+0x204>)
 8000778:	223b      	movs	r2, #59	; 0x3b
 800077a:	601a      	str	r2, [r3, #0]
		} else {
			status_command = RST_INIT;
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
		}
		break;
 800077c:	e079      	b.n	8000872 <command_parser_fsm+0x1fe>
			status_command = RST_INIT;
 800077e:	4b3e      	ldr	r3, [pc, #248]	; (8000878 <command_parser_fsm+0x204>)
 8000780:	2232      	movs	r2, #50	; 0x32
 8000782:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
 8000784:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000788:	221f      	movs	r2, #31
 800078a:	493f      	ldr	r1, [pc, #252]	; (8000888 <command_parser_fsm+0x214>)
 800078c:	483f      	ldr	r0, [pc, #252]	; (800088c <command_parser_fsm+0x218>)
 800078e:	f002 ff92 	bl	80036b6 <HAL_UART_Transmit>
		break;
 8000792:	e06e      	b.n	8000872 <command_parser_fsm+0x1fe>
	case	START:
		if(input == '!'){
 8000794:	4b3a      	ldr	r3, [pc, #232]	; (8000880 <command_parser_fsm+0x20c>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	2b21      	cmp	r3, #33	; 0x21
 800079a:	d103      	bne.n	80007a4 <command_parser_fsm+0x130>
			status_command = OK_1;
 800079c:	4b36      	ldr	r3, [pc, #216]	; (8000878 <command_parser_fsm+0x204>)
 800079e:	2238      	movs	r2, #56	; 0x38
 80007a0:	601a      	str	r2, [r3, #0]
		} else {
			status_command = START;
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
		}
		break;
 80007a2:	e066      	b.n	8000872 <command_parser_fsm+0x1fe>
			status_command = START;
 80007a4:	4b34      	ldr	r3, [pc, #208]	; (8000878 <command_parser_fsm+0x204>)
 80007a6:	2237      	movs	r2, #55	; 0x37
 80007a8:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
 80007aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ae:	221f      	movs	r2, #31
 80007b0:	4935      	ldr	r1, [pc, #212]	; (8000888 <command_parser_fsm+0x214>)
 80007b2:	4836      	ldr	r0, [pc, #216]	; (800088c <command_parser_fsm+0x218>)
 80007b4:	f002 ff7f 	bl	80036b6 <HAL_UART_Transmit>
		break;
 80007b8:	e05b      	b.n	8000872 <command_parser_fsm+0x1fe>
	case	OK_1:
		if(input == 'O'){
 80007ba:	4b31      	ldr	r3, [pc, #196]	; (8000880 <command_parser_fsm+0x20c>)
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	2b4f      	cmp	r3, #79	; 0x4f
 80007c0:	d103      	bne.n	80007ca <command_parser_fsm+0x156>
			status_command = OK_2;
 80007c2:	4b2d      	ldr	r3, [pc, #180]	; (8000878 <command_parser_fsm+0x204>)
 80007c4:	2239      	movs	r2, #57	; 0x39
 80007c6:	601a      	str	r2, [r3, #0]
		} else {
			status_command = START;
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
		}
		break;
 80007c8:	e053      	b.n	8000872 <command_parser_fsm+0x1fe>
			status_command = START;
 80007ca:	4b2b      	ldr	r3, [pc, #172]	; (8000878 <command_parser_fsm+0x204>)
 80007cc:	2237      	movs	r2, #55	; 0x37
 80007ce:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
 80007d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007d4:	221f      	movs	r2, #31
 80007d6:	492c      	ldr	r1, [pc, #176]	; (8000888 <command_parser_fsm+0x214>)
 80007d8:	482c      	ldr	r0, [pc, #176]	; (800088c <command_parser_fsm+0x218>)
 80007da:	f002 ff6c 	bl	80036b6 <HAL_UART_Transmit>
		break;
 80007de:	e048      	b.n	8000872 <command_parser_fsm+0x1fe>
	case	OK_2:
		if(input == 'K'){
 80007e0:	4b27      	ldr	r3, [pc, #156]	; (8000880 <command_parser_fsm+0x20c>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2b4b      	cmp	r3, #75	; 0x4b
 80007e6:	d103      	bne.n	80007f0 <command_parser_fsm+0x17c>
			status_command = OK_3;
 80007e8:	4b23      	ldr	r3, [pc, #140]	; (8000878 <command_parser_fsm+0x204>)
 80007ea:	223a      	movs	r2, #58	; 0x3a
 80007ec:	601a      	str	r2, [r3, #0]
		} else {
			status_command = START;
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
		}
		break;
 80007ee:	e040      	b.n	8000872 <command_parser_fsm+0x1fe>
			status_command = START;
 80007f0:	4b21      	ldr	r3, [pc, #132]	; (8000878 <command_parser_fsm+0x204>)
 80007f2:	2237      	movs	r2, #55	; 0x37
 80007f4:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
 80007f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007fa:	221f      	movs	r2, #31
 80007fc:	4922      	ldr	r1, [pc, #136]	; (8000888 <command_parser_fsm+0x214>)
 80007fe:	4823      	ldr	r0, [pc, #140]	; (800088c <command_parser_fsm+0x218>)
 8000800:	f002 ff59 	bl	80036b6 <HAL_UART_Transmit>
		break;
 8000804:	e035      	b.n	8000872 <command_parser_fsm+0x1fe>
	case	OK_3:
		if(input == '#'){
 8000806:	4b1e      	ldr	r3, [pc, #120]	; (8000880 <command_parser_fsm+0x20c>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	2b23      	cmp	r3, #35	; 0x23
 800080c:	d106      	bne.n	800081c <command_parser_fsm+0x1a8>
			status_UART = OK;
 800080e:	4b22      	ldr	r3, [pc, #136]	; (8000898 <command_parser_fsm+0x224>)
 8000810:	2252      	movs	r2, #82	; 0x52
 8000812:	601a      	str	r2, [r3, #0]
			status_command = RST_INIT;
 8000814:	4b18      	ldr	r3, [pc, #96]	; (8000878 <command_parser_fsm+0x204>)
 8000816:	2232      	movs	r2, #50	; 0x32
 8000818:	601a      	str	r2, [r3, #0]
		} else {
			status_command = START;
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
		}
		break;
 800081a:	e02a      	b.n	8000872 <command_parser_fsm+0x1fe>
			status_command = START;
 800081c:	4b16      	ldr	r3, [pc, #88]	; (8000878 <command_parser_fsm+0x204>)
 800081e:	2237      	movs	r2, #55	; 0x37
 8000820:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, system_error, sizeof(system_error), 1000);
 8000822:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000826:	221f      	movs	r2, #31
 8000828:	4917      	ldr	r1, [pc, #92]	; (8000888 <command_parser_fsm+0x214>)
 800082a:	4818      	ldr	r0, [pc, #96]	; (800088c <command_parser_fsm+0x218>)
 800082c:	f002 ff43 	bl	80036b6 <HAL_UART_Transmit>
		break;
 8000830:	e01f      	b.n	8000872 <command_parser_fsm+0x1fe>
	case ENTER_COUNTER:
		if(input == ' '){
 8000832:	4b13      	ldr	r3, [pc, #76]	; (8000880 <command_parser_fsm+0x20c>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	2b20      	cmp	r3, #32
 8000838:	d10a      	bne.n	8000850 <command_parser_fsm+0x1dc>
			status_UART = RST;
 800083a:	4b17      	ldr	r3, [pc, #92]	; (8000898 <command_parser_fsm+0x224>)
 800083c:	2251      	movs	r2, #81	; 0x51
 800083e:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, system_enter, sizeof(system_enter), 1000);
 8000840:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000844:	2203      	movs	r2, #3
 8000846:	4913      	ldr	r1, [pc, #76]	; (8000894 <command_parser_fsm+0x220>)
 8000848:	4810      	ldr	r0, [pc, #64]	; (800088c <command_parser_fsm+0x218>)
 800084a:	f002 ff34 	bl	80036b6 <HAL_UART_Transmit>
		} else {
			counter = counter*10 + (input-48);
		}
		break;
 800084e:	e010      	b.n	8000872 <command_parser_fsm+0x1fe>
			counter = counter*10 + (input-48);
 8000850:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <command_parser_fsm+0x210>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	461a      	mov	r2, r3
 8000856:	0092      	lsls	r2, r2, #2
 8000858:	4413      	add	r3, r2
 800085a:	005b      	lsls	r3, r3, #1
 800085c:	b2da      	uxtb	r2, r3
 800085e:	4b08      	ldr	r3, [pc, #32]	; (8000880 <command_parser_fsm+0x20c>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	4413      	add	r3, r2
 8000864:	b2db      	uxtb	r3, r3
 8000866:	3b30      	subs	r3, #48	; 0x30
 8000868:	b2da      	uxtb	r2, r3
 800086a:	4b06      	ldr	r3, [pc, #24]	; (8000884 <command_parser_fsm+0x210>)
 800086c:	701a      	strb	r2, [r3, #0]
		break;
 800086e:	e000      	b.n	8000872 <command_parser_fsm+0x1fe>
	default:
		break;
 8000870:	bf00      	nop
	}
}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	2000016c 	.word	0x2000016c
 800087c:	2000014d 	.word	0x2000014d
 8000880:	20000149 	.word	0x20000149
 8000884:	20000148 	.word	0x20000148
 8000888:	20000088 	.word	0x20000088
 800088c:	20000224 	.word	0x20000224
 8000890:	20000050 	.word	0x20000050
 8000894:	20000074 	.word	0x20000074
 8000898:	20000170 	.word	0x20000170

0800089c <uart_communiation_fsm>:

void uart_communiation_fsm(){
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
	switch(status_UART){
 80008a0:	4b32      	ldr	r3, [pc, #200]	; (800096c <uart_communiation_fsm+0xd0>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2b52      	cmp	r3, #82	; 0x52
 80008a6:	d052      	beq.n	800094e <uart_communiation_fsm+0xb2>
 80008a8:	2b52      	cmp	r3, #82	; 0x52
 80008aa:	dc57      	bgt.n	800095c <uart_communiation_fsm+0xc0>
 80008ac:	2b3e      	cmp	r3, #62	; 0x3e
 80008ae:	d002      	beq.n	80008b6 <uart_communiation_fsm+0x1a>
 80008b0:	2b51      	cmp	r3, #81	; 0x51
 80008b2:	d021      	beq.n	80008f8 <uart_communiation_fsm+0x5c>
	case OK:
		success_flag = 1;
		status_UART = OK_INIT;
		break;
	default:
		break;
 80008b4:	e052      	b.n	800095c <uart_communiation_fsm+0xc0>
		led_flag = 0;
 80008b6:	4b2e      	ldr	r3, [pc, #184]	; (8000970 <uart_communiation_fsm+0xd4>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	701a      	strb	r2, [r3, #0]
		if(success_flag == 1){
 80008bc:	4b2d      	ldr	r3, [pc, #180]	; (8000974 <uart_communiation_fsm+0xd8>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d14d      	bne.n	8000960 <uart_communiation_fsm+0xc4>
			HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "count: %d s\r\n",counter), 1000);
 80008c4:	4b2c      	ldr	r3, [pc, #176]	; (8000978 <uart_communiation_fsm+0xdc>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	461a      	mov	r2, r3
 80008ca:	492c      	ldr	r1, [pc, #176]	; (800097c <uart_communiation_fsm+0xe0>)
 80008cc:	482c      	ldr	r0, [pc, #176]	; (8000980 <uart_communiation_fsm+0xe4>)
 80008ce:	f003 fc0f 	bl	80040f0 <siprintf>
 80008d2:	4603      	mov	r3, r0
 80008d4:	b29a      	uxth	r2, r3
 80008d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008da:	4929      	ldr	r1, [pc, #164]	; (8000980 <uart_communiation_fsm+0xe4>)
 80008dc:	4829      	ldr	r0, [pc, #164]	; (8000984 <uart_communiation_fsm+0xe8>)
 80008de:	f002 feea 	bl	80036b6 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, system_success, sizeof(system_success), 1000);
 80008e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008e6:	220d      	movs	r2, #13
 80008e8:	4927      	ldr	r1, [pc, #156]	; (8000988 <uart_communiation_fsm+0xec>)
 80008ea:	4826      	ldr	r0, [pc, #152]	; (8000984 <uart_communiation_fsm+0xe8>)
 80008ec:	f002 fee3 	bl	80036b6 <HAL_UART_Transmit>
			success_flag = 0;
 80008f0:	4b20      	ldr	r3, [pc, #128]	; (8000974 <uart_communiation_fsm+0xd8>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	701a      	strb	r2, [r3, #0]
		break;
 80008f6:	e033      	b.n	8000960 <uart_communiation_fsm+0xc4>
		led_flag = 1;
 80008f8:	4b1d      	ldr	r3, [pc, #116]	; (8000970 <uart_communiation_fsm+0xd4>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	701a      	strb	r2, [r3, #0]
		if (timer1_flag == 1){
 80008fe:	4b23      	ldr	r3, [pc, #140]	; (800098c <uart_communiation_fsm+0xf0>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	2b01      	cmp	r3, #1
 8000904:	d12e      	bne.n	8000964 <uart_communiation_fsm+0xc8>
			HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "count: %d s\r\n",counter), 1000);
 8000906:	4b1c      	ldr	r3, [pc, #112]	; (8000978 <uart_communiation_fsm+0xdc>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	461a      	mov	r2, r3
 800090c:	491b      	ldr	r1, [pc, #108]	; (800097c <uart_communiation_fsm+0xe0>)
 800090e:	481c      	ldr	r0, [pc, #112]	; (8000980 <uart_communiation_fsm+0xe4>)
 8000910:	f003 fbee 	bl	80040f0 <siprintf>
 8000914:	4603      	mov	r3, r0
 8000916:	b29a      	uxth	r2, r3
 8000918:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800091c:	4918      	ldr	r1, [pc, #96]	; (8000980 <uart_communiation_fsm+0xe4>)
 800091e:	4819      	ldr	r0, [pc, #100]	; (8000984 <uart_communiation_fsm+0xe8>)
 8000920:	f002 fec9 	bl	80036b6 <HAL_UART_Transmit>
			counter--;
 8000924:	4b14      	ldr	r3, [pc, #80]	; (8000978 <uart_communiation_fsm+0xdc>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	3b01      	subs	r3, #1
 800092a:	b2da      	uxtb	r2, r3
 800092c:	4b12      	ldr	r3, [pc, #72]	; (8000978 <uart_communiation_fsm+0xdc>)
 800092e:	701a      	strb	r2, [r3, #0]
			if(counter == 0){
 8000930:	4b11      	ldr	r3, [pc, #68]	; (8000978 <uart_communiation_fsm+0xdc>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d102      	bne.n	800093e <uart_communiation_fsm+0xa2>
				status_UART = OK;
 8000938:	4b0c      	ldr	r3, [pc, #48]	; (800096c <uart_communiation_fsm+0xd0>)
 800093a:	2252      	movs	r2, #82	; 0x52
 800093c:	601a      	str	r2, [r3, #0]
			status_command = START;
 800093e:	4b14      	ldr	r3, [pc, #80]	; (8000990 <uart_communiation_fsm+0xf4>)
 8000940:	2237      	movs	r2, #55	; 0x37
 8000942:	601a      	str	r2, [r3, #0]
			SetTimer1(1000);
 8000944:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000948:	f000 fba0 	bl	800108c <SetTimer1>
		break;
 800094c:	e00a      	b.n	8000964 <uart_communiation_fsm+0xc8>
		success_flag = 1;
 800094e:	4b09      	ldr	r3, [pc, #36]	; (8000974 <uart_communiation_fsm+0xd8>)
 8000950:	2201      	movs	r2, #1
 8000952:	701a      	strb	r2, [r3, #0]
		status_UART = OK_INIT;
 8000954:	4b05      	ldr	r3, [pc, #20]	; (800096c <uart_communiation_fsm+0xd0>)
 8000956:	223e      	movs	r2, #62	; 0x3e
 8000958:	601a      	str	r2, [r3, #0]
		break;
 800095a:	e004      	b.n	8000966 <uart_communiation_fsm+0xca>
		break;
 800095c:	bf00      	nop
 800095e:	e002      	b.n	8000966 <uart_communiation_fsm+0xca>
		break;
 8000960:	bf00      	nop
 8000962:	e000      	b.n	8000966 <uart_communiation_fsm+0xca>
		break;
 8000964:	bf00      	nop
	}
}
 8000966:	bf00      	nop
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	20000170 	.word	0x20000170
 8000970:	2000014d 	.word	0x2000014d
 8000974:	2000014c 	.word	0x2000014c
 8000978:	20000148 	.word	0x20000148
 800097c:	0800497c 	.word	0x0800497c
 8000980:	20000268 	.word	0x20000268
 8000984:	20000224 	.word	0x20000224
 8000988:	20000078 	.word	0x20000078
 800098c:	20000150 	.word	0x20000150
 8000990:	2000016c 	.word	0x2000016c

08000994 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a13      	ldr	r2, [pc, #76]	; (80009f0 <HAL_UART_RxCpltCallback+0x5c>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d120      	bne.n	80009e8 <HAL_UART_RxCpltCallback+0x54>
		buffer[index_buffer++] = input;
 80009a6:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <HAL_UART_RxCpltCallback+0x60>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	1c5a      	adds	r2, r3, #1
 80009ac:	b2d1      	uxtb	r1, r2
 80009ae:	4a11      	ldr	r2, [pc, #68]	; (80009f4 <HAL_UART_RxCpltCallback+0x60>)
 80009b0:	7011      	strb	r1, [r2, #0]
 80009b2:	461a      	mov	r2, r3
 80009b4:	4b10      	ldr	r3, [pc, #64]	; (80009f8 <HAL_UART_RxCpltCallback+0x64>)
 80009b6:	7819      	ldrb	r1, [r3, #0]
 80009b8:	4b10      	ldr	r3, [pc, #64]	; (80009fc <HAL_UART_RxCpltCallback+0x68>)
 80009ba:	5499      	strb	r1, [r3, r2]
		if(index_buffer == 30) index_buffer = 0;
 80009bc:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <HAL_UART_RxCpltCallback+0x60>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b1e      	cmp	r3, #30
 80009c2:	d102      	bne.n	80009ca <HAL_UART_RxCpltCallback+0x36>
 80009c4:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <HAL_UART_RxCpltCallback+0x60>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	701a      	strb	r2, [r3, #0]
		buffer_flag = 1;
 80009ca:	4b0d      	ldr	r3, [pc, #52]	; (8000a00 <HAL_UART_RxCpltCallback+0x6c>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &input, 1);
 80009d0:	2201      	movs	r2, #1
 80009d2:	4909      	ldr	r1, [pc, #36]	; (80009f8 <HAL_UART_RxCpltCallback+0x64>)
 80009d4:	480b      	ldr	r0, [pc, #44]	; (8000a04 <HAL_UART_RxCpltCallback+0x70>)
 80009d6:	f002 ff00 	bl	80037da <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart2, &input, 1, 1000);
 80009da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009de:	2201      	movs	r2, #1
 80009e0:	4905      	ldr	r1, [pc, #20]	; (80009f8 <HAL_UART_RxCpltCallback+0x64>)
 80009e2:	4808      	ldr	r0, [pc, #32]	; (8000a04 <HAL_UART_RxCpltCallback+0x70>)
 80009e4:	f002 fe67 	bl	80036b6 <HAL_UART_Transmit>
	}
}
 80009e8:	bf00      	nop
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	40004400 	.word	0x40004400
 80009f4:	2000014a 	.word	0x2000014a
 80009f8:	20000149 	.word	0x20000149
 80009fc:	200001bc 	.word	0x200001bc
 8000a00:	2000014b 	.word	0x2000014b
 8000a04:	20000224 	.word	0x20000224

08000a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a0c:	f000 feba 	bl	8001784 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a10:	f000 f834 	bl	8000a7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a14:	f000 f960 	bl	8000cd8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000a18:	f000 f872 	bl	8000b00 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000a1c:	f000 f8bc 	bl	8000b98 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000a20:	f000 f930 	bl	8000c84 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000a24:	2100      	movs	r1, #0
 8000a26:	4810      	ldr	r0, [pc, #64]	; (8000a68 <main+0x60>)
 8000a28:	f001 ff94 	bl	8002954 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8000a2c:	480f      	ldr	r0, [pc, #60]	; (8000a6c <main+0x64>)
 8000a2e:	f001 fee7 	bl	8002800 <HAL_TIM_Base_Start_IT>
//  htim3.Instance->CCR1 = 0;
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 8000a32:	4b0f      	ldr	r3, [pc, #60]	; (8000a70 <main+0x68>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  if(led_flag == 1){
 8000a38:	4b0e      	ldr	r3, [pc, #56]	; (8000a74 <main+0x6c>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b01      	cmp	r3, #1
 8000a3e:	d107      	bne.n	8000a50 <main+0x48>
		  auto_fsm_run();
 8000a40:	f7ff fb84 	bl	800014c <auto_fsm_run>
		  man_fsm_run();
 8000a44:	f000 f9ce 	bl	8000de4 <man_fsm_run>
		  tun_fsm_run();
 8000a48:	f000 fd7c 	bl	8001544 <tun_fsm_run>
		  ped_fsm_run();
 8000a4c:	f000 faf2 	bl	8001034 <ped_fsm_run>
	  }
	  if(buffer_flag == 1){
 8000a50:	4b09      	ldr	r3, [pc, #36]	; (8000a78 <main+0x70>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d104      	bne.n	8000a62 <main+0x5a>
		  command_parser_fsm();
 8000a58:	f7ff fe0c 	bl	8000674 <command_parser_fsm>
		  buffer_flag = 0;
 8000a5c:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <main+0x70>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	701a      	strb	r2, [r3, #0]
	  }
	  uart_communiation_fsm();
 8000a62:	f7ff ff1b 	bl	800089c <uart_communiation_fsm>
	  if(led_flag == 1){
 8000a66:	e7e7      	b.n	8000a38 <main+0x30>
 8000a68:	20000174 	.word	0x20000174
 8000a6c:	200001dc 	.word	0x200001dc
 8000a70:	20000144 	.word	0x20000144
 8000a74:	2000014d 	.word	0x2000014d
 8000a78:	2000014b 	.word	0x2000014b

08000a7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b090      	sub	sp, #64	; 0x40
 8000a80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a82:	f107 0318 	add.w	r3, r7, #24
 8000a86:	2228      	movs	r2, #40	; 0x28
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f003 fb28 	bl	80040e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	609a      	str	r2, [r3, #8]
 8000a9a:	60da      	str	r2, [r3, #12]
 8000a9c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aa6:	2310      	movs	r3, #16
 8000aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000ab2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab8:	f107 0318 	add.w	r3, r7, #24
 8000abc:	4618      	mov	r0, r3
 8000abe:	f001 fa35 	bl	8001f2c <HAL_RCC_OscConfig>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000ac8:	f000 f986 	bl	8000dd8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000acc:	230f      	movs	r3, #15
 8000ace:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ad8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000adc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	2102      	movs	r1, #2
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f001 fca0 	bl	800242c <HAL_RCC_ClockConfig>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000af2:	f000 f971 	bl	8000dd8 <Error_Handler>
  }
}
 8000af6:	bf00      	nop
 8000af8:	3740      	adds	r7, #64	; 0x40
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b086      	sub	sp, #24
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b06:	f107 0308 	add.w	r3, r7, #8
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b14:	463b      	mov	r3, r7
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b1c:	4b1d      	ldr	r3, [pc, #116]	; (8000b94 <MX_TIM2_Init+0x94>)
 8000b1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b22:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63999;
 8000b24:	4b1b      	ldr	r3, [pc, #108]	; (8000b94 <MX_TIM2_Init+0x94>)
 8000b26:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8000b2a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b2c:	4b19      	ldr	r3, [pc, #100]	; (8000b94 <MX_TIM2_Init+0x94>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000b32:	4b18      	ldr	r3, [pc, #96]	; (8000b94 <MX_TIM2_Init+0x94>)
 8000b34:	2209      	movs	r2, #9
 8000b36:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b38:	4b16      	ldr	r3, [pc, #88]	; (8000b94 <MX_TIM2_Init+0x94>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b3e:	4b15      	ldr	r3, [pc, #84]	; (8000b94 <MX_TIM2_Init+0x94>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b44:	4813      	ldr	r0, [pc, #76]	; (8000b94 <MX_TIM2_Init+0x94>)
 8000b46:	f001 fe0b 	bl	8002760 <HAL_TIM_Base_Init>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000b50:	f000 f942 	bl	8000dd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b58:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b5a:	f107 0308 	add.w	r3, r7, #8
 8000b5e:	4619      	mov	r1, r3
 8000b60:	480c      	ldr	r0, [pc, #48]	; (8000b94 <MX_TIM2_Init+0x94>)
 8000b62:	f002 f95f 	bl	8002e24 <HAL_TIM_ConfigClockSource>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000b6c:	f000 f934 	bl	8000dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b70:	2300      	movs	r3, #0
 8000b72:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b74:	2300      	movs	r3, #0
 8000b76:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b78:	463b      	mov	r3, r7
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4805      	ldr	r0, [pc, #20]	; (8000b94 <MX_TIM2_Init+0x94>)
 8000b7e:	f002 fcdd 	bl	800353c <HAL_TIMEx_MasterConfigSynchronization>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000b88:	f000 f926 	bl	8000dd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b8c:	bf00      	nop
 8000b8e:	3718      	adds	r7, #24
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	200001dc 	.word	0x200001dc

08000b98 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08e      	sub	sp, #56	; 0x38
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	601a      	str	r2, [r3, #0]
 8000ba6:	605a      	str	r2, [r3, #4]
 8000ba8:	609a      	str	r2, [r3, #8]
 8000baa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bac:	f107 0320 	add.w	r3, r7, #32
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bb6:	1d3b      	adds	r3, r7, #4
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]
 8000bc4:	615a      	str	r2, [r3, #20]
 8000bc6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000bc8:	4b2c      	ldr	r3, [pc, #176]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000bca:	4a2d      	ldr	r2, [pc, #180]	; (8000c80 <MX_TIM3_Init+0xe8>)
 8000bcc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8000bce:	4b2b      	ldr	r3, [pc, #172]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000bd0:	223f      	movs	r2, #63	; 0x3f
 8000bd2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bd4:	4b29      	ldr	r3, [pc, #164]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000bda:	4b28      	ldr	r3, [pc, #160]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000bdc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000be0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000be2:	4b26      	ldr	r3, [pc, #152]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000be8:	4b24      	ldr	r3, [pc, #144]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000bee:	4823      	ldr	r0, [pc, #140]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000bf0:	f001 fdb6 	bl	8002760 <HAL_TIM_Base_Init>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000bfa:	f000 f8ed 	bl	8000dd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c02:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c04:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	481c      	ldr	r0, [pc, #112]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000c0c:	f002 f90a 	bl	8002e24 <HAL_TIM_ConfigClockSource>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000c16:	f000 f8df 	bl	8000dd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000c1a:	4818      	ldr	r0, [pc, #96]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000c1c:	f001 fe42 	bl	80028a4 <HAL_TIM_PWM_Init>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000c26:	f000 f8d7 	bl	8000dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c32:	f107 0320 	add.w	r3, r7, #32
 8000c36:	4619      	mov	r1, r3
 8000c38:	4810      	ldr	r0, [pc, #64]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000c3a:	f002 fc7f 	bl	800353c <HAL_TIMEx_MasterConfigSynchronization>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000c44:	f000 f8c8 	bl	8000dd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c48:	2360      	movs	r3, #96	; 0x60
 8000c4a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c50:	2300      	movs	r3, #0
 8000c52:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c58:	1d3b      	adds	r3, r7, #4
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4807      	ldr	r0, [pc, #28]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000c60:	f002 f822 	bl	8002ca8 <HAL_TIM_PWM_ConfigChannel>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000c6a:	f000 f8b5 	bl	8000dd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c6e:	4803      	ldr	r0, [pc, #12]	; (8000c7c <MX_TIM3_Init+0xe4>)
 8000c70:	f000 fadc 	bl	800122c <HAL_TIM_MspPostInit>

}
 8000c74:	bf00      	nop
 8000c76:	3738      	adds	r7, #56	; 0x38
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	20000174 	.word	0x20000174
 8000c80:	40000400 	.word	0x40000400

08000c84 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c88:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <MX_USART2_UART_Init+0x4c>)
 8000c8a:	4a12      	ldr	r2, [pc, #72]	; (8000cd4 <MX_USART2_UART_Init+0x50>)
 8000c8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000c8e:	4b10      	ldr	r3, [pc, #64]	; (8000cd0 <MX_USART2_UART_Init+0x4c>)
 8000c90:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000c94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c96:	4b0e      	ldr	r3, [pc, #56]	; (8000cd0 <MX_USART2_UART_Init+0x4c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c9c:	4b0c      	ldr	r3, [pc, #48]	; (8000cd0 <MX_USART2_UART_Init+0x4c>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ca2:	4b0b      	ldr	r3, [pc, #44]	; (8000cd0 <MX_USART2_UART_Init+0x4c>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ca8:	4b09      	ldr	r3, [pc, #36]	; (8000cd0 <MX_USART2_UART_Init+0x4c>)
 8000caa:	220c      	movs	r2, #12
 8000cac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cae:	4b08      	ldr	r3, [pc, #32]	; (8000cd0 <MX_USART2_UART_Init+0x4c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cb4:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <MX_USART2_UART_Init+0x4c>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cba:	4805      	ldr	r0, [pc, #20]	; (8000cd0 <MX_USART2_UART_Init+0x4c>)
 8000cbc:	f002 fcae 	bl	800361c <HAL_UART_Init>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000cc6:	f000 f887 	bl	8000dd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	20000224 	.word	0x20000224
 8000cd4:	40004400 	.word	0x40004400

08000cd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cde:	f107 0308 	add.w	r3, r7, #8
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
 8000cea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cec:	4b2e      	ldr	r3, [pc, #184]	; (8000da8 <MX_GPIO_Init+0xd0>)
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	4a2d      	ldr	r2, [pc, #180]	; (8000da8 <MX_GPIO_Init+0xd0>)
 8000cf2:	f043 0304 	orr.w	r3, r3, #4
 8000cf6:	6193      	str	r3, [r2, #24]
 8000cf8:	4b2b      	ldr	r3, [pc, #172]	; (8000da8 <MX_GPIO_Init+0xd0>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	f003 0304 	and.w	r3, r3, #4
 8000d00:	607b      	str	r3, [r7, #4]
 8000d02:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d04:	4b28      	ldr	r3, [pc, #160]	; (8000da8 <MX_GPIO_Init+0xd0>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	4a27      	ldr	r2, [pc, #156]	; (8000da8 <MX_GPIO_Init+0xd0>)
 8000d0a:	f043 0308 	orr.w	r3, r3, #8
 8000d0e:	6193      	str	r3, [r2, #24]
 8000d10:	4b25      	ldr	r3, [pc, #148]	; (8000da8 <MX_GPIO_Init+0xd0>)
 8000d12:	699b      	ldr	r3, [r3, #24]
 8000d14:	f003 0308 	and.w	r3, r3, #8
 8000d18:	603b      	str	r3, [r7, #0]
 8000d1a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D3_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8000d22:	4822      	ldr	r0, [pc, #136]	; (8000dac <MX_GPIO_Init+0xd4>)
 8000d24:	f001 f8e9 	bl	8001efa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_Pin|D2_Pin, GPIO_PIN_RESET);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8000d2e:	4820      	ldr	r0, [pc, #128]	; (8000db0 <MX_GPIO_Init+0xd8>)
 8000d30:	f001 f8e3 	bl	8001efa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin;
 8000d34:	2313      	movs	r3, #19
 8000d36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d40:	f107 0308 	add.w	r3, r7, #8
 8000d44:	4619      	mov	r1, r3
 8000d46:	481a      	ldr	r0, [pc, #104]	; (8000db0 <MX_GPIO_Init+0xd8>)
 8000d48:	f000 ff3c 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_Pin */
  GPIO_InitStruct.Pin = A3_Pin;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d50:	2300      	movs	r3, #0
 8000d52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d54:	2301      	movs	r3, #1
 8000d56:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 8000d58:	f107 0308 	add.w	r3, r7, #8
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4813      	ldr	r0, [pc, #76]	; (8000dac <MX_GPIO_Init+0xd4>)
 8000d60:	f000 ff30 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D3_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D3_Pin|D5_Pin|D4_Pin;
 8000d64:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000d68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d72:	2302      	movs	r3, #2
 8000d74:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d76:	f107 0308 	add.w	r3, r7, #8
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	480b      	ldr	r0, [pc, #44]	; (8000dac <MX_GPIO_Init+0xd4>)
 8000d7e:	f000 ff21 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin;
 8000d82:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000d86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d90:	2302      	movs	r3, #2
 8000d92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d94:	f107 0308 	add.w	r3, r7, #8
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4805      	ldr	r0, [pc, #20]	; (8000db0 <MX_GPIO_Init+0xd8>)
 8000d9c:	f000 ff12 	bl	8001bc4 <HAL_GPIO_Init>

}
 8000da0:	bf00      	nop
 8000da2:	3718      	adds	r7, #24
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40021000 	.word	0x40021000
 8000dac:	40010c00 	.word	0x40010c00
 8000db0:	40010800 	.word	0x40010800

08000db4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
	TimerRun();
 8000dbc:	f000 f99e 	bl	80010fc <TimerRun>
	GetKeyInput1();
 8000dc0:	f7ff fb10 	bl	80003e4 <GetKeyInput1>
	GetKeyInput2();
 8000dc4:	f7ff fb5a 	bl	800047c <GetKeyInput2>
	GetKeyInput3();
 8000dc8:	f7ff fba4 	bl	8000514 <GetKeyInput3>
	GetKeyInput4();
 8000dcc:	f7ff fbee 	bl	80005ac <GetKeyInput4>
}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ddc:	b672      	cpsid	i
}
 8000dde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000de0:	e7fe      	b.n	8000de0 <Error_Handler+0x8>
	...

08000de4 <man_fsm_run>:
 *  Created on: Dec 5, 2022
 *      Author: 84336
 */
#include "man_fsm.h"

void man_fsm_run() {
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
	switch (status) {
 8000de8:	4b72      	ldr	r3, [pc, #456]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	3b0c      	subs	r3, #12
 8000dee:	2b03      	cmp	r3, #3
 8000df0:	f200 80de 	bhi.w	8000fb0 <man_fsm_run+0x1cc>
 8000df4:	a201      	add	r2, pc, #4	; (adr r2, 8000dfc <man_fsm_run+0x18>)
 8000df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dfa:	bf00      	nop
 8000dfc:	08000e0d 	.word	0x08000e0d
 8000e00:	08000e6b 	.word	0x08000e6b
 8000e04:	08000ec3 	.word	0x08000ec3
 8000e08:	08000f33 	.word	0x08000f33

	case MAN_RED1_GREEN2:
		RED_1();
 8000e0c:	f000 fb0a 	bl	8001424 <RED_1>
		GREEN_2();
 8000e10:	f000 fb78 	bl	8001504 <GREEN_2>
		GREEN_3();
 8000e14:	f000 f8e6 	bl	8000fe4 <GREEN_3>
		buzzer_ring();
 8000e18:	f7ff fc14 	bl	8000644 <buzzer_ring>

		if (timer1_flag == 1) {
 8000e1c:	4b66      	ldr	r3, [pc, #408]	; (8000fb8 <man_fsm_run+0x1d4>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d108      	bne.n	8000e36 <man_fsm_run+0x52>
			buzzer_off();
 8000e24:	f7ff fc1a 	bl	800065c <buzzer_off>
			status = AUTO_RED1_YELLOW2;
 8000e28:	4b62      	ldr	r3, [pc, #392]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000e2a:	2203      	movs	r2, #3
 8000e2c:	601a      	str	r2, [r3, #0]
			SetTimer1(2000);
 8000e2e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000e32:	f000 f92b 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 8000e36:	f7ff fa8d 	bl	8000354 <Button1_Is_Pressed>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d106      	bne.n	8000e4e <man_fsm_run+0x6a>
			status = TUN_RED1_GREEN2;
 8000e40:	4b5c      	ldr	r3, [pc, #368]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000e42:	2216      	movs	r2, #22
 8000e44:	601a      	str	r2, [r3, #0]
			SetTimer1(10000);
 8000e46:	f242 7010 	movw	r0, #10000	; 0x2710
 8000e4a:	f000 f91f 	bl	800108c <SetTimer1>
		}
		if (Button2_Is_Pressed() == 1){
 8000e4e:	f7ff fa93 	bl	8000378 <Button2_Is_Pressed>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	f040 80a4 	bne.w	8000fa2 <man_fsm_run+0x1be>
			status = MAN_RED1_YELLOW2;
 8000e5a:	4b56      	ldr	r3, [pc, #344]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000e5c:	220d      	movs	r2, #13
 8000e5e:	601a      	str	r2, [r3, #0]
			SetTimer1(2000);
 8000e60:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000e64:	f000 f912 	bl	800108c <SetTimer1>
		}
		break;
 8000e68:	e09b      	b.n	8000fa2 <man_fsm_run+0x1be>

	case MAN_RED1_YELLOW2:
		YELLOW_2();
 8000e6a:	f000 fb3b 	bl	80014e4 <YELLOW_2>
		RED_1();
 8000e6e:	f000 fad9 	bl	8001424 <RED_1>
		GREEN_3();
 8000e72:	f000 f8b7 	bl	8000fe4 <GREEN_3>
		buzzer_ring();
 8000e76:	f7ff fbe5 	bl	8000644 <buzzer_ring>

		if (timer1_flag == 1) {
 8000e7a:	4b4f      	ldr	r3, [pc, #316]	; (8000fb8 <man_fsm_run+0x1d4>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d106      	bne.n	8000e90 <man_fsm_run+0xac>
			status = AUTO_GREEN1_RED2;
 8000e82:	4b4c      	ldr	r3, [pc, #304]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000e84:	2204      	movs	r2, #4
 8000e86:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 8000e88:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000e8c:	f000 f8fe 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 8000e90:	f7ff fa60 	bl	8000354 <Button1_Is_Pressed>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d106      	bne.n	8000ea8 <man_fsm_run+0xc4>
			status = TUN_RED1_GREEN2;
 8000e9a:	4b46      	ldr	r3, [pc, #280]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000e9c:	2216      	movs	r2, #22
 8000e9e:	601a      	str	r2, [r3, #0]
			SetTimer1(10000);
 8000ea0:	f242 7010 	movw	r0, #10000	; 0x2710
 8000ea4:	f000 f8f2 	bl	800108c <SetTimer1>
		}
		if (Button2_Is_Pressed() == 1) {
 8000ea8:	f7ff fa66 	bl	8000378 <Button2_Is_Pressed>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d179      	bne.n	8000fa6 <man_fsm_run+0x1c2>
			status = MAN_GREEN1_RED2;
 8000eb2:	4b40      	ldr	r3, [pc, #256]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000eb4:	220e      	movs	r2, #14
 8000eb6:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 8000eb8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000ebc:	f000 f8e6 	bl	800108c <SetTimer1>
		}
		break;
 8000ec0:	e071      	b.n	8000fa6 <man_fsm_run+0x1c2>

	case MAN_GREEN1_RED2:
		GREEN_1();
 8000ec2:	f000 fad7 	bl	8001474 <GREEN_1>
		RED_2();
 8000ec6:	f000 fafd 	bl	80014c4 <RED_2>
		RED_3();
 8000eca:	f000 f877 	bl	8000fbc <RED_3>
		buzzer_off();
 8000ece:	f7ff fbc5 	bl	800065c <buzzer_off>

		if (timer1_flag == 1) {
 8000ed2:	4b39      	ldr	r3, [pc, #228]	; (8000fb8 <man_fsm_run+0x1d4>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d106      	bne.n	8000ee8 <man_fsm_run+0x104>
			status = AUTO_YELLOW1_RED2;
 8000eda:	4b36      	ldr	r3, [pc, #216]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000edc:	2205      	movs	r2, #5
 8000ede:	601a      	str	r2, [r3, #0]
			SetTimer1(2000);
 8000ee0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ee4:	f000 f8d2 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 8000ee8:	f7ff fa34 	bl	8000354 <Button1_Is_Pressed>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d106      	bne.n	8000f00 <man_fsm_run+0x11c>
			status = TUN_RED1_GREEN2;
 8000ef2:	4b30      	ldr	r3, [pc, #192]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000ef4:	2216      	movs	r2, #22
 8000ef6:	601a      	str	r2, [r3, #0]
			SetTimer1(10000);
 8000ef8:	f242 7010 	movw	r0, #10000	; 0x2710
 8000efc:	f000 f8c6 	bl	800108c <SetTimer1>
		}
		if (Button2_Is_Pressed() == 1) {
 8000f00:	f7ff fa3a 	bl	8000378 <Button2_Is_Pressed>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d106      	bne.n	8000f18 <man_fsm_run+0x134>
			status = MAN_YELLOW1_RED2;
 8000f0a:	4b2a      	ldr	r3, [pc, #168]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000f0c:	220f      	movs	r2, #15
 8000f0e:	601a      	str	r2, [r3, #0]
			SetTimer1(2000);
 8000f10:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f14:	f000 f8ba 	bl	800108c <SetTimer1>
		}
		if(Button4_Is_Pressed() == 1)
 8000f18:	f7ff fa52 	bl	80003c0 <Button4_Is_Pressed>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d143      	bne.n	8000faa <man_fsm_run+0x1c6>
		{
			status = PED_RED1_RED2;
 8000f22:	4b24      	ldr	r3, [pc, #144]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000f24:	2220      	movs	r2, #32
 8000f26:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 8000f28:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000f2c:	f000 f8ae 	bl	800108c <SetTimer1>
		}
		break;
 8000f30:	e03b      	b.n	8000faa <man_fsm_run+0x1c6>

	case MAN_YELLOW1_RED2:
		YELLOW_1();
 8000f32:	f000 fa8b 	bl	800144c <YELLOW_1>
		RED_2();
 8000f36:	f000 fac5 	bl	80014c4 <RED_2>
		RED_3();
 8000f3a:	f000 f83f 	bl	8000fbc <RED_3>
		buzzer_off();
 8000f3e:	f7ff fb8d 	bl	800065c <buzzer_off>

		if (timer1_flag == 1) {
 8000f42:	4b1d      	ldr	r3, [pc, #116]	; (8000fb8 <man_fsm_run+0x1d4>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d106      	bne.n	8000f58 <man_fsm_run+0x174>
			status = AUTO_RED1_GREEN2;
 8000f4a:	4b1a      	ldr	r3, [pc, #104]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000f4c:	2202      	movs	r2, #2
 8000f4e:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 8000f50:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000f54:	f000 f89a 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 8000f58:	f7ff f9fc 	bl	8000354 <Button1_Is_Pressed>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d106      	bne.n	8000f70 <man_fsm_run+0x18c>
			status = TUN_RED1_GREEN2;
 8000f62:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000f64:	2216      	movs	r2, #22
 8000f66:	601a      	str	r2, [r3, #0]
			SetTimer1(10000);
 8000f68:	f242 7010 	movw	r0, #10000	; 0x2710
 8000f6c:	f000 f88e 	bl	800108c <SetTimer1>
		}
		if (Button2_Is_Pressed() == 1) {
 8000f70:	f7ff fa02 	bl	8000378 <Button2_Is_Pressed>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d106      	bne.n	8000f88 <man_fsm_run+0x1a4>
			status = MAN_RED1_GREEN2;
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000f7c:	220c      	movs	r2, #12
 8000f7e:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 8000f80:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000f84:	f000 f882 	bl	800108c <SetTimer1>
		}
		if(Button4_Is_Pressed() == 1)
 8000f88:	f7ff fa1a 	bl	80003c0 <Button4_Is_Pressed>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d10d      	bne.n	8000fae <man_fsm_run+0x1ca>
				{
					status = PED_RED1_RED2;
 8000f92:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <man_fsm_run+0x1d0>)
 8000f94:	2220      	movs	r2, #32
 8000f96:	601a      	str	r2, [r3, #0]
					SetTimer1(3000);
 8000f98:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000f9c:	f000 f876 	bl	800108c <SetTimer1>
				}
		break;
 8000fa0:	e005      	b.n	8000fae <man_fsm_run+0x1ca>
		break;
 8000fa2:	bf00      	nop
 8000fa4:	e004      	b.n	8000fb0 <man_fsm_run+0x1cc>
		break;
 8000fa6:	bf00      	nop
 8000fa8:	e002      	b.n	8000fb0 <man_fsm_run+0x1cc>
		break;
 8000faa:	bf00      	nop
 8000fac:	e000      	b.n	8000fb0 <man_fsm_run+0x1cc>
		break;
 8000fae:	bf00      	nop
	}
}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000144 	.word	0x20000144
 8000fb8:	20000150 	.word	0x20000150

08000fbc <RED_3>:
 *      Author: Admin
 */

#include "pdtlight1.h"

void RED_3() {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc6:	4805      	ldr	r0, [pc, #20]	; (8000fdc <RED_3+0x20>)
 8000fc8:	f000 ff97 	bl	8001efa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fd2:	4803      	ldr	r0, [pc, #12]	; (8000fe0 <RED_3+0x24>)
 8000fd4:	f000 ff91 	bl	8001efa <HAL_GPIO_WritePin>
}
 8000fd8:	bf00      	nop
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	40010800 	.word	0x40010800
 8000fe0:	40010c00 	.word	0x40010c00

08000fe4 <GREEN_3>:

void GREEN_3() {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fee:	4805      	ldr	r0, [pc, #20]	; (8001004 <GREEN_3+0x20>)
 8000ff0:	f000 ff83 	bl	8001efa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ffa:	4803      	ldr	r0, [pc, #12]	; (8001008 <GREEN_3+0x24>)
 8000ffc:	f000 ff7d 	bl	8001efa <HAL_GPIO_WritePin>
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40010800 	.word	0x40010800
 8001008:	40010c00 	.word	0x40010c00

0800100c <Traffic3_Off>:

void Traffic3_Off() {
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8001010:	2200      	movs	r2, #0
 8001012:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001016:	4805      	ldr	r0, [pc, #20]	; (800102c <Traffic3_Off+0x20>)
 8001018:	f000 ff6f 	bl	8001efa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001022:	4803      	ldr	r0, [pc, #12]	; (8001030 <Traffic3_Off+0x24>)
 8001024:	f000 ff69 	bl	8001efa <HAL_GPIO_WritePin>
}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40010800 	.word	0x40010800
 8001030:	40010c00 	.word	0x40010c00

08001034 <ped_fsm_run>:
 *  Created on: Dec 6, 2022
 *      Author: Admin
 */
#include "ped_fsm.h"

void ped_fsm_run() {
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
	switch (status) {
 8001038:	4b11      	ldr	r3, [pc, #68]	; (8001080 <ped_fsm_run+0x4c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b20      	cmp	r3, #32
 800103e:	d11c      	bne.n	800107a <ped_fsm_run+0x46>

	case PED_RED1_RED2:
		RED_1();
 8001040:	f000 f9f0 	bl	8001424 <RED_1>
		RED_2();
 8001044:	f000 fa3e 	bl	80014c4 <RED_2>
		GREEN_3();
 8001048:	f7ff ffcc 	bl	8000fe4 <GREEN_3>
		// buzzer_ring()

		if (timer1_flag == 1) {
 800104c:	4b0d      	ldr	r3, [pc, #52]	; (8001084 <ped_fsm_run+0x50>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d106      	bne.n	8001062 <ped_fsm_run+0x2e>
			status = AUTO_YELLOW1_RED2;
 8001054:	4b0a      	ldr	r3, [pc, #40]	; (8001080 <ped_fsm_run+0x4c>)
 8001056:	2205      	movs	r2, #5
 8001058:	601a      	str	r2, [r3, #0]
			SetTimer1(2000);
 800105a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800105e:	f000 f815 	bl	800108c <SetTimer1>
		}
		if (timer2_flag == 1) {
 8001062:	4b09      	ldr	r3, [pc, #36]	; (8001088 <ped_fsm_run+0x54>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d106      	bne.n	8001078 <ped_fsm_run+0x44>
			status = AUTO_RED1_GREEN2;
 800106a:	4b05      	ldr	r3, [pc, #20]	; (8001080 <ped_fsm_run+0x4c>)
 800106c:	2202      	movs	r2, #2
 800106e:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 8001070:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001074:	f000 f80a 	bl	800108c <SetTimer1>
		}
		break;
 8001078:	bf00      	nop
	}
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000144 	.word	0x20000144
 8001084:	20000150 	.word	0x20000150
 8001088:	20000158 	.word	0x20000158

0800108c <SetTimer1>:
#include "software_timer.h"

int timer1_flag = 0, timer1_counter = 0;
int timer2_flag = 0, timer2_counter = 0;

void SetTimer1 (int duration) {
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TICK;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4a08      	ldr	r2, [pc, #32]	; (80010b8 <SetTimer1+0x2c>)
 8001098:	fb82 1203 	smull	r1, r2, r2, r3
 800109c:	1092      	asrs	r2, r2, #2
 800109e:	17db      	asrs	r3, r3, #31
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	4a06      	ldr	r2, [pc, #24]	; (80010bc <SetTimer1+0x30>)
 80010a4:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80010a6:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <SetTimer1+0x34>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
}
 80010ac:	bf00      	nop
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bc80      	pop	{r7}
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	66666667 	.word	0x66666667
 80010bc:	20000154 	.word	0x20000154
 80010c0:	20000150 	.word	0x20000150

080010c4 <SetTimer2>:

void SetTimer2 (int duration) {
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TICK;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4a08      	ldr	r2, [pc, #32]	; (80010f0 <SetTimer2+0x2c>)
 80010d0:	fb82 1203 	smull	r1, r2, r2, r3
 80010d4:	1092      	asrs	r2, r2, #2
 80010d6:	17db      	asrs	r3, r3, #31
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	4a06      	ldr	r2, [pc, #24]	; (80010f4 <SetTimer2+0x30>)
 80010dc:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80010de:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <SetTimer2+0x34>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bc80      	pop	{r7}
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	66666667 	.word	0x66666667
 80010f4:	2000015c 	.word	0x2000015c
 80010f8:	20000158 	.word	0x20000158

080010fc <TimerRun>:

void TimerRun () {
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
	if (timer1_counter > 0) {
 8001100:	4b11      	ldr	r3, [pc, #68]	; (8001148 <TimerRun+0x4c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	dd0b      	ble.n	8001120 <TimerRun+0x24>
		timer1_counter--;
 8001108:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <TimerRun+0x4c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	3b01      	subs	r3, #1
 800110e:	4a0e      	ldr	r2, [pc, #56]	; (8001148 <TimerRun+0x4c>)
 8001110:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 8001112:	4b0d      	ldr	r3, [pc, #52]	; (8001148 <TimerRun+0x4c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	dc02      	bgt.n	8001120 <TimerRun+0x24>
			timer1_flag = 1;
 800111a:	4b0c      	ldr	r3, [pc, #48]	; (800114c <TimerRun+0x50>)
 800111c:	2201      	movs	r2, #1
 800111e:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0) {
 8001120:	4b0b      	ldr	r3, [pc, #44]	; (8001150 <TimerRun+0x54>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	dd0b      	ble.n	8001140 <TimerRun+0x44>
			timer2_counter--;
 8001128:	4b09      	ldr	r3, [pc, #36]	; (8001150 <TimerRun+0x54>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	3b01      	subs	r3, #1
 800112e:	4a08      	ldr	r2, [pc, #32]	; (8001150 <TimerRun+0x54>)
 8001130:	6013      	str	r3, [r2, #0]
			if (timer2_counter <= 0) {
 8001132:	4b07      	ldr	r3, [pc, #28]	; (8001150 <TimerRun+0x54>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dc02      	bgt.n	8001140 <TimerRun+0x44>
				timer2_flag = 1;
 800113a:	4b06      	ldr	r3, [pc, #24]	; (8001154 <TimerRun+0x58>)
 800113c:	2201      	movs	r2, #1
 800113e:	601a      	str	r2, [r3, #0]
			}
		}
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr
 8001148:	20000154 	.word	0x20000154
 800114c:	20000150 	.word	0x20000150
 8001150:	2000015c 	.word	0x2000015c
 8001154:	20000158 	.word	0x20000158

08001158 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800115e:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <HAL_MspInit+0x5c>)
 8001160:	699b      	ldr	r3, [r3, #24]
 8001162:	4a14      	ldr	r2, [pc, #80]	; (80011b4 <HAL_MspInit+0x5c>)
 8001164:	f043 0301 	orr.w	r3, r3, #1
 8001168:	6193      	str	r3, [r2, #24]
 800116a:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <HAL_MspInit+0x5c>)
 800116c:	699b      	ldr	r3, [r3, #24]
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	60bb      	str	r3, [r7, #8]
 8001174:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001176:	4b0f      	ldr	r3, [pc, #60]	; (80011b4 <HAL_MspInit+0x5c>)
 8001178:	69db      	ldr	r3, [r3, #28]
 800117a:	4a0e      	ldr	r2, [pc, #56]	; (80011b4 <HAL_MspInit+0x5c>)
 800117c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001180:	61d3      	str	r3, [r2, #28]
 8001182:	4b0c      	ldr	r3, [pc, #48]	; (80011b4 <HAL_MspInit+0x5c>)
 8001184:	69db      	ldr	r3, [r3, #28]
 8001186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800118e:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <HAL_MspInit+0x60>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	4a04      	ldr	r2, [pc, #16]	; (80011b8 <HAL_MspInit+0x60>)
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011aa:	bf00      	nop
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr
 80011b4:	40021000 	.word	0x40021000
 80011b8:	40010000 	.word	0x40010000

080011bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011cc:	d114      	bne.n	80011f8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011ce:	4b15      	ldr	r3, [pc, #84]	; (8001224 <HAL_TIM_Base_MspInit+0x68>)
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	4a14      	ldr	r2, [pc, #80]	; (8001224 <HAL_TIM_Base_MspInit+0x68>)
 80011d4:	f043 0301 	orr.w	r3, r3, #1
 80011d8:	61d3      	str	r3, [r2, #28]
 80011da:	4b12      	ldr	r3, [pc, #72]	; (8001224 <HAL_TIM_Base_MspInit+0x68>)
 80011dc:	69db      	ldr	r3, [r3, #28]
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2100      	movs	r1, #0
 80011ea:	201c      	movs	r0, #28
 80011ec:	f000 fc03 	bl	80019f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011f0:	201c      	movs	r0, #28
 80011f2:	f000 fc1c 	bl	8001a2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80011f6:	e010      	b.n	800121a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a0a      	ldr	r2, [pc, #40]	; (8001228 <HAL_TIM_Base_MspInit+0x6c>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d10b      	bne.n	800121a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001202:	4b08      	ldr	r3, [pc, #32]	; (8001224 <HAL_TIM_Base_MspInit+0x68>)
 8001204:	69db      	ldr	r3, [r3, #28]
 8001206:	4a07      	ldr	r2, [pc, #28]	; (8001224 <HAL_TIM_Base_MspInit+0x68>)
 8001208:	f043 0302 	orr.w	r3, r3, #2
 800120c:	61d3      	str	r3, [r2, #28]
 800120e:	4b05      	ldr	r3, [pc, #20]	; (8001224 <HAL_TIM_Base_MspInit+0x68>)
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	68bb      	ldr	r3, [r7, #8]
}
 800121a:	bf00      	nop
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40021000 	.word	0x40021000
 8001228:	40000400 	.word	0x40000400

0800122c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b088      	sub	sp, #32
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001234:	f107 0310 	add.w	r3, r7, #16
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a0f      	ldr	r2, [pc, #60]	; (8001284 <HAL_TIM_MspPostInit+0x58>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d117      	bne.n	800127c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124c:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <HAL_TIM_MspPostInit+0x5c>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	4a0d      	ldr	r2, [pc, #52]	; (8001288 <HAL_TIM_MspPostInit+0x5c>)
 8001252:	f043 0304 	orr.w	r3, r3, #4
 8001256:	6193      	str	r3, [r2, #24]
 8001258:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <HAL_TIM_MspPostInit+0x5c>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	f003 0304 	and.w	r3, r3, #4
 8001260:	60fb      	str	r3, [r7, #12]
 8001262:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = D12_Pin;
 8001264:	2340      	movs	r3, #64	; 0x40
 8001266:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001268:	2302      	movs	r3, #2
 800126a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126c:	2302      	movs	r3, #2
 800126e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(D12_GPIO_Port, &GPIO_InitStruct);
 8001270:	f107 0310 	add.w	r3, r7, #16
 8001274:	4619      	mov	r1, r3
 8001276:	4805      	ldr	r0, [pc, #20]	; (800128c <HAL_TIM_MspPostInit+0x60>)
 8001278:	f000 fca4 	bl	8001bc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800127c:	bf00      	nop
 800127e:	3720      	adds	r7, #32
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40000400 	.word	0x40000400
 8001288:	40021000 	.word	0x40021000
 800128c:	40010800 	.word	0x40010800

08001290 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b088      	sub	sp, #32
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001298:	f107 0310 	add.w	r3, r7, #16
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a1f      	ldr	r2, [pc, #124]	; (8001328 <HAL_UART_MspInit+0x98>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d137      	bne.n	8001320 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012b0:	4b1e      	ldr	r3, [pc, #120]	; (800132c <HAL_UART_MspInit+0x9c>)
 80012b2:	69db      	ldr	r3, [r3, #28]
 80012b4:	4a1d      	ldr	r2, [pc, #116]	; (800132c <HAL_UART_MspInit+0x9c>)
 80012b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012ba:	61d3      	str	r3, [r2, #28]
 80012bc:	4b1b      	ldr	r3, [pc, #108]	; (800132c <HAL_UART_MspInit+0x9c>)
 80012be:	69db      	ldr	r3, [r3, #28]
 80012c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c8:	4b18      	ldr	r3, [pc, #96]	; (800132c <HAL_UART_MspInit+0x9c>)
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	4a17      	ldr	r2, [pc, #92]	; (800132c <HAL_UART_MspInit+0x9c>)
 80012ce:	f043 0304 	orr.w	r3, r3, #4
 80012d2:	6193      	str	r3, [r2, #24]
 80012d4:	4b15      	ldr	r3, [pc, #84]	; (800132c <HAL_UART_MspInit+0x9c>)
 80012d6:	699b      	ldr	r3, [r3, #24]
 80012d8:	f003 0304 	and.w	r3, r3, #4
 80012dc:	60bb      	str	r3, [r7, #8]
 80012de:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012e0:	2304      	movs	r3, #4
 80012e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e4:	2302      	movs	r3, #2
 80012e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012e8:	2303      	movs	r3, #3
 80012ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ec:	f107 0310 	add.w	r3, r7, #16
 80012f0:	4619      	mov	r1, r3
 80012f2:	480f      	ldr	r0, [pc, #60]	; (8001330 <HAL_UART_MspInit+0xa0>)
 80012f4:	f000 fc66 	bl	8001bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80012f8:	2308      	movs	r3, #8
 80012fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001304:	f107 0310 	add.w	r3, r7, #16
 8001308:	4619      	mov	r1, r3
 800130a:	4809      	ldr	r0, [pc, #36]	; (8001330 <HAL_UART_MspInit+0xa0>)
 800130c:	f000 fc5a 	bl	8001bc4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001310:	2200      	movs	r2, #0
 8001312:	2100      	movs	r1, #0
 8001314:	2026      	movs	r0, #38	; 0x26
 8001316:	f000 fb6e 	bl	80019f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800131a:	2026      	movs	r0, #38	; 0x26
 800131c:	f000 fb87 	bl	8001a2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001320:	bf00      	nop
 8001322:	3720      	adds	r7, #32
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40004400 	.word	0x40004400
 800132c:	40021000 	.word	0x40021000
 8001330:	40010800 	.word	0x40010800

08001334 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001338:	e7fe      	b.n	8001338 <NMI_Handler+0x4>

0800133a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800133a:	b480      	push	{r7}
 800133c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800133e:	e7fe      	b.n	800133e <HardFault_Handler+0x4>

08001340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001344:	e7fe      	b.n	8001344 <MemManage_Handler+0x4>

08001346 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001346:	b480      	push	{r7}
 8001348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800134a:	e7fe      	b.n	800134a <BusFault_Handler+0x4>

0800134c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001350:	e7fe      	b.n	8001350 <UsageFault_Handler+0x4>

08001352 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001352:	b480      	push	{r7}
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001356:	bf00      	nop
 8001358:	46bd      	mov	sp, r7
 800135a:	bc80      	pop	{r7}
 800135c:	4770      	bx	lr

0800135e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800135e:	b480      	push	{r7}
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr

0800136a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800136a:	b480      	push	{r7}
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr

08001376 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800137a:	f000 fa49 	bl	8001810 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
	...

08001384 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001388:	4802      	ldr	r0, [pc, #8]	; (8001394 <TIM2_IRQHandler+0x10>)
 800138a:	f001 fb85 	bl	8002a98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200001dc 	.word	0x200001dc

08001398 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800139c:	4802      	ldr	r0, [pc, #8]	; (80013a8 <USART2_IRQHandler+0x10>)
 800139e:	f002 fa4d 	bl	800383c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20000224 	.word	0x20000224

080013ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013b4:	4a14      	ldr	r2, [pc, #80]	; (8001408 <_sbrk+0x5c>)
 80013b6:	4b15      	ldr	r3, [pc, #84]	; (800140c <_sbrk+0x60>)
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013c0:	4b13      	ldr	r3, [pc, #76]	; (8001410 <_sbrk+0x64>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d102      	bne.n	80013ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <_sbrk+0x64>)
 80013ca:	4a12      	ldr	r2, [pc, #72]	; (8001414 <_sbrk+0x68>)
 80013cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ce:	4b10      	ldr	r3, [pc, #64]	; (8001410 <_sbrk+0x64>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4413      	add	r3, r2
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	429a      	cmp	r2, r3
 80013da:	d207      	bcs.n	80013ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013dc:	f002 fe56 	bl	800408c <__errno>
 80013e0:	4603      	mov	r3, r0
 80013e2:	220c      	movs	r2, #12
 80013e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013e6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ea:	e009      	b.n	8001400 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013ec:	4b08      	ldr	r3, [pc, #32]	; (8001410 <_sbrk+0x64>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013f2:	4b07      	ldr	r3, [pc, #28]	; (8001410 <_sbrk+0x64>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4413      	add	r3, r2
 80013fa:	4a05      	ldr	r2, [pc, #20]	; (8001410 <_sbrk+0x64>)
 80013fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013fe:	68fb      	ldr	r3, [r7, #12]
}
 8001400:	4618      	mov	r0, r3
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20005000 	.word	0x20005000
 800140c:	00000400 	.word	0x00000400
 8001410:	20000160 	.word	0x20000160
 8001414:	200002a0 	.word	0x200002a0

08001418 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr

08001424 <RED_1>:
 *  Created on: Nov 30, 2022
 *      Author: 84336
 */
#include "traffic1.h"

void RED_1() {
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8001428:	2200      	movs	r2, #0
 800142a:	2108      	movs	r1, #8
 800142c:	4805      	ldr	r0, [pc, #20]	; (8001444 <RED_1+0x20>)
 800142e:	f000 fd64 	bl	8001efa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8001432:	2201      	movs	r2, #1
 8001434:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001438:	4803      	ldr	r0, [pc, #12]	; (8001448 <RED_1+0x24>)
 800143a:	f000 fd5e 	bl	8001efa <HAL_GPIO_WritePin>
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40010c00 	.word	0x40010c00
 8001448:	40010800 	.word	0x40010800

0800144c <YELLOW_1>:

void YELLOW_1() {
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8001450:	2201      	movs	r2, #1
 8001452:	2108      	movs	r1, #8
 8001454:	4805      	ldr	r0, [pc, #20]	; (800146c <YELLOW_1+0x20>)
 8001456:	f000 fd50 	bl	8001efa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 800145a:	2201      	movs	r2, #1
 800145c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001460:	4803      	ldr	r0, [pc, #12]	; (8001470 <YELLOW_1+0x24>)
 8001462:	f000 fd4a 	bl	8001efa <HAL_GPIO_WritePin>
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40010c00 	.word	0x40010c00
 8001470:	40010800 	.word	0x40010800

08001474 <GREEN_1>:

void GREEN_1() {
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8001478:	2201      	movs	r2, #1
 800147a:	2108      	movs	r1, #8
 800147c:	4805      	ldr	r0, [pc, #20]	; (8001494 <GREEN_1+0x20>)
 800147e:	f000 fd3c 	bl	8001efa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8001482:	2200      	movs	r2, #0
 8001484:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001488:	4803      	ldr	r0, [pc, #12]	; (8001498 <GREEN_1+0x24>)
 800148a:	f000 fd36 	bl	8001efa <HAL_GPIO_WritePin>
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40010c00 	.word	0x40010c00
 8001498:	40010800 	.word	0x40010800

0800149c <Traffic1_Off>:

void Traffic1_Off() {
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80014a0:	2200      	movs	r2, #0
 80014a2:	2108      	movs	r1, #8
 80014a4:	4805      	ldr	r0, [pc, #20]	; (80014bc <Traffic1_Off+0x20>)
 80014a6:	f000 fd28 	bl	8001efa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80014aa:	2200      	movs	r2, #0
 80014ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014b0:	4803      	ldr	r0, [pc, #12]	; (80014c0 <Traffic1_Off+0x24>)
 80014b2:	f000 fd22 	bl	8001efa <HAL_GPIO_WritePin>
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40010c00 	.word	0x40010c00
 80014c0:	40010800 	.word	0x40010800

080014c4 <RED_2>:
 *  Created on: Nov 30, 2022
 *      Author: 84336
 */
#include "traffic2.h"

void RED_2() {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 80014c8:	2201      	movs	r2, #1
 80014ca:	2120      	movs	r1, #32
 80014cc:	4804      	ldr	r0, [pc, #16]	; (80014e0 <RED_2+0x1c>)
 80014ce:	f000 fd14 	bl	8001efa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2110      	movs	r1, #16
 80014d6:	4802      	ldr	r0, [pc, #8]	; (80014e0 <RED_2+0x1c>)
 80014d8:	f000 fd0f 	bl	8001efa <HAL_GPIO_WritePin>
}
 80014dc:	bf00      	nop
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40010c00 	.word	0x40010c00

080014e4 <YELLOW_2>:

void YELLOW_2() {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 80014e8:	2201      	movs	r2, #1
 80014ea:	2120      	movs	r1, #32
 80014ec:	4804      	ldr	r0, [pc, #16]	; (8001500 <YELLOW_2+0x1c>)
 80014ee:	f000 fd04 	bl	8001efa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 80014f2:	2201      	movs	r2, #1
 80014f4:	2110      	movs	r1, #16
 80014f6:	4802      	ldr	r0, [pc, #8]	; (8001500 <YELLOW_2+0x1c>)
 80014f8:	f000 fcff 	bl	8001efa <HAL_GPIO_WritePin>
}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40010c00 	.word	0x40010c00

08001504 <GREEN_2>:

void GREEN_2() {
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8001508:	2200      	movs	r2, #0
 800150a:	2120      	movs	r1, #32
 800150c:	4804      	ldr	r0, [pc, #16]	; (8001520 <GREEN_2+0x1c>)
 800150e:	f000 fcf4 	bl	8001efa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8001512:	2201      	movs	r2, #1
 8001514:	2110      	movs	r1, #16
 8001516:	4802      	ldr	r0, [pc, #8]	; (8001520 <GREEN_2+0x1c>)
 8001518:	f000 fcef 	bl	8001efa <HAL_GPIO_WritePin>
}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40010c00 	.word	0x40010c00

08001524 <Traffic2_Off>:

void Traffic2_Off() {
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8001528:	2200      	movs	r2, #0
 800152a:	2120      	movs	r1, #32
 800152c:	4804      	ldr	r0, [pc, #16]	; (8001540 <Traffic2_Off+0x1c>)
 800152e:	f000 fce4 	bl	8001efa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8001532:	2200      	movs	r2, #0
 8001534:	2110      	movs	r1, #16
 8001536:	4802      	ldr	r0, [pc, #8]	; (8001540 <Traffic2_Off+0x1c>)
 8001538:	f000 fcdf 	bl	8001efa <HAL_GPIO_WritePin>
}
 800153c:	bf00      	nop
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40010c00 	.word	0x40010c00

08001544 <tun_fsm_run>:
 *  Created on: Dec 6, 2022
 *      Author: ADMIN
 */
#include "tun_fsm.h"

void tun_fsm_run(){
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	switch(status) {
 8001548:	4b79      	ldr	r3, [pc, #484]	; (8001730 <tun_fsm_run+0x1ec>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	3b16      	subs	r3, #22
 800154e:	2b03      	cmp	r3, #3
 8001550:	f200 80ec 	bhi.w	800172c <tun_fsm_run+0x1e8>
 8001554:	a201      	add	r2, pc, #4	; (adr r2, 800155c <tun_fsm_run+0x18>)
 8001556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800155a:	bf00      	nop
 800155c:	0800156d 	.word	0x0800156d
 8001560:	080015d1 	.word	0x080015d1
 8001564:	0800162b 	.word	0x0800162b
 8001568:	080016a5 	.word	0x080016a5

	case TUN_RED1_GREEN2:
		RED_1();
 800156c:	f7ff ff5a 	bl	8001424 <RED_1>
		GREEN_2();
 8001570:	f7ff ffc8 	bl	8001504 <GREEN_2>
		GREEN_3();
 8001574:	f7ff fd36 	bl	8000fe4 <GREEN_3>
		buzzer_ring();
 8001578:	f7ff f864 	bl	8000644 <buzzer_ring>

		if (timer1_flag == 1 || Button3_Is_Pressed() == 1) {
 800157c:	4b6d      	ldr	r3, [pc, #436]	; (8001734 <tun_fsm_run+0x1f0>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d004      	beq.n	800158e <tun_fsm_run+0x4a>
 8001584:	f7fe ff0a 	bl	800039c <Button3_Is_Pressed>
 8001588:	4603      	mov	r3, r0
 800158a:	2b01      	cmp	r3, #1
 800158c:	d106      	bne.n	800159c <tun_fsm_run+0x58>
			status = TUN_RED1_GREEN2;
 800158e:	4b68      	ldr	r3, [pc, #416]	; (8001730 <tun_fsm_run+0x1ec>)
 8001590:	2216      	movs	r2, #22
 8001592:	601a      	str	r2, [r3, #0]
			SetTimer1(10000);
 8001594:	f242 7010 	movw	r0, #10000	; 0x2710
 8001598:	f7ff fd78 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 800159c:	f7fe feda 	bl	8000354 <Button1_Is_Pressed>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d106      	bne.n	80015b4 <tun_fsm_run+0x70>
			status = AUTO_RED1_GREEN2;
 80015a6:	4b62      	ldr	r3, [pc, #392]	; (8001730 <tun_fsm_run+0x1ec>)
 80015a8:	2202      	movs	r2, #2
 80015aa:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 80015ac:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80015b0:	f7ff fd6c 	bl	800108c <SetTimer1>
		}
		if (Button2_Is_Pressed() == 1) {
 80015b4:	f7fe fee0 	bl	8000378 <Button2_Is_Pressed>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	f040 80af 	bne.w	800171e <tun_fsm_run+0x1da>
			status = TUN_RED1_YELLOW2;
 80015c0:	4b5b      	ldr	r3, [pc, #364]	; (8001730 <tun_fsm_run+0x1ec>)
 80015c2:	2217      	movs	r2, #23
 80015c4:	601a      	str	r2, [r3, #0]
			SetTimer1(10000);
 80015c6:	f242 7010 	movw	r0, #10000	; 0x2710
 80015ca:	f7ff fd5f 	bl	800108c <SetTimer1>
		}
		break;
 80015ce:	e0a6      	b.n	800171e <tun_fsm_run+0x1da>

	case TUN_RED1_YELLOW2:
		RED_1();
 80015d0:	f7ff ff28 	bl	8001424 <RED_1>
		YELLOW_2();
 80015d4:	f7ff ff86 	bl	80014e4 <YELLOW_2>
		GREEN_3();
 80015d8:	f7ff fd04 	bl	8000fe4 <GREEN_3>
		buzzer_ring();
 80015dc:	f7ff f832 	bl	8000644 <buzzer_ring>

		if (timer1_flag == 1 || Button3_Is_Pressed() == 1) {
 80015e0:	4b54      	ldr	r3, [pc, #336]	; (8001734 <tun_fsm_run+0x1f0>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d004      	beq.n	80015f2 <tun_fsm_run+0xae>
 80015e8:	f7fe fed8 	bl	800039c <Button3_Is_Pressed>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d106      	bne.n	8001600 <tun_fsm_run+0xbc>
			status = TUN_RED1_YELLOW2;
 80015f2:	4b4f      	ldr	r3, [pc, #316]	; (8001730 <tun_fsm_run+0x1ec>)
 80015f4:	2217      	movs	r2, #23
 80015f6:	601a      	str	r2, [r3, #0]
			SetTimer1(10000);
 80015f8:	f242 7010 	movw	r0, #10000	; 0x2710
 80015fc:	f7ff fd46 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 8001600:	f7fe fea8 	bl	8000354 <Button1_Is_Pressed>
 8001604:	4603      	mov	r3, r0
 8001606:	2b01      	cmp	r3, #1
 8001608:	d106      	bne.n	8001618 <tun_fsm_run+0xd4>
			status = AUTO_RED1_GREEN2;
 800160a:	4b49      	ldr	r3, [pc, #292]	; (8001730 <tun_fsm_run+0x1ec>)
 800160c:	2202      	movs	r2, #2
 800160e:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 8001610:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001614:	f7ff fd3a 	bl	800108c <SetTimer1>
		}
		if (Button2_Is_Pressed() == 1) {
 8001618:	f7fe feae 	bl	8000378 <Button2_Is_Pressed>
 800161c:	4603      	mov	r3, r0
 800161e:	2b01      	cmp	r3, #1
 8001620:	d17f      	bne.n	8001722 <tun_fsm_run+0x1de>
			status = TUN_GREEN1_RED2;
 8001622:	4b43      	ldr	r3, [pc, #268]	; (8001730 <tun_fsm_run+0x1ec>)
 8001624:	2218      	movs	r2, #24
 8001626:	601a      	str	r2, [r3, #0]
		}
		break;
 8001628:	e07b      	b.n	8001722 <tun_fsm_run+0x1de>

	case TUN_GREEN1_RED2:
		GREEN_1();
 800162a:	f7ff ff23 	bl	8001474 <GREEN_1>
		YELLOW_2();
 800162e:	f7ff ff59 	bl	80014e4 <YELLOW_2>
		RED_3();
 8001632:	f7ff fcc3 	bl	8000fbc <RED_3>
		buzzer_off();
 8001636:	f7ff f811 	bl	800065c <buzzer_off>
		if (timer1_flag == 1 || Button3_Is_Pressed() == 1) {
 800163a:	4b3e      	ldr	r3, [pc, #248]	; (8001734 <tun_fsm_run+0x1f0>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b01      	cmp	r3, #1
 8001640:	d004      	beq.n	800164c <tun_fsm_run+0x108>
 8001642:	f7fe feab 	bl	800039c <Button3_Is_Pressed>
 8001646:	4603      	mov	r3, r0
 8001648:	2b01      	cmp	r3, #1
 800164a:	d106      	bne.n	800165a <tun_fsm_run+0x116>
			status = TUN_GREEN1_RED2;
 800164c:	4b38      	ldr	r3, [pc, #224]	; (8001730 <tun_fsm_run+0x1ec>)
 800164e:	2218      	movs	r2, #24
 8001650:	601a      	str	r2, [r3, #0]
			SetTimer1(10000);
 8001652:	f242 7010 	movw	r0, #10000	; 0x2710
 8001656:	f7ff fd19 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 800165a:	f7fe fe7b 	bl	8000354 <Button1_Is_Pressed>
 800165e:	4603      	mov	r3, r0
 8001660:	2b01      	cmp	r3, #1
 8001662:	d106      	bne.n	8001672 <tun_fsm_run+0x12e>
			status = AUTO_RED1_GREEN2;
 8001664:	4b32      	ldr	r3, [pc, #200]	; (8001730 <tun_fsm_run+0x1ec>)
 8001666:	2202      	movs	r2, #2
 8001668:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 800166a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800166e:	f7ff fd0d 	bl	800108c <SetTimer1>
		}
		if (Button2_Is_Pressed() == 1) {
 8001672:	f7fe fe81 	bl	8000378 <Button2_Is_Pressed>
 8001676:	4603      	mov	r3, r0
 8001678:	2b01      	cmp	r3, #1
 800167a:	d106      	bne.n	800168a <tun_fsm_run+0x146>
			status = TUN_YELLOW1_RED2;
 800167c:	4b2c      	ldr	r3, [pc, #176]	; (8001730 <tun_fsm_run+0x1ec>)
 800167e:	2219      	movs	r2, #25
 8001680:	601a      	str	r2, [r3, #0]
			SetTimer1(10000);
 8001682:	f242 7010 	movw	r0, #10000	; 0x2710
 8001686:	f7ff fd01 	bl	800108c <SetTimer1>
		}
		if(Button4_Is_Pressed() == 1)
 800168a:	f7fe fe99 	bl	80003c0 <Button4_Is_Pressed>
 800168e:	4603      	mov	r3, r0
 8001690:	2b01      	cmp	r3, #1
 8001692:	d148      	bne.n	8001726 <tun_fsm_run+0x1e2>
				{
					status = PED_RED1_RED2;
 8001694:	4b26      	ldr	r3, [pc, #152]	; (8001730 <tun_fsm_run+0x1ec>)
 8001696:	2220      	movs	r2, #32
 8001698:	601a      	str	r2, [r3, #0]
					SetTimer1(3000);
 800169a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800169e:	f7ff fcf5 	bl	800108c <SetTimer1>
				}
		break;
 80016a2:	e040      	b.n	8001726 <tun_fsm_run+0x1e2>

	case TUN_YELLOW1_RED2:
		YELLOW_1();
 80016a4:	f7ff fed2 	bl	800144c <YELLOW_1>
		RED_2();
 80016a8:	f7ff ff0c 	bl	80014c4 <RED_2>
		RED_3();
 80016ac:	f7ff fc86 	bl	8000fbc <RED_3>
		buzzer_off();
 80016b0:	f7fe ffd4 	bl	800065c <buzzer_off>
		if (timer1_flag == 1 || Button3_Is_Pressed() == 1) {
 80016b4:	4b1f      	ldr	r3, [pc, #124]	; (8001734 <tun_fsm_run+0x1f0>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d004      	beq.n	80016c6 <tun_fsm_run+0x182>
 80016bc:	f7fe fe6e 	bl	800039c <Button3_Is_Pressed>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d106      	bne.n	80016d4 <tun_fsm_run+0x190>
			status = TUN_YELLOW1_RED2;
 80016c6:	4b1a      	ldr	r3, [pc, #104]	; (8001730 <tun_fsm_run+0x1ec>)
 80016c8:	2219      	movs	r2, #25
 80016ca:	601a      	str	r2, [r3, #0]
			SetTimer1(10000);
 80016cc:	f242 7010 	movw	r0, #10000	; 0x2710
 80016d0:	f7ff fcdc 	bl	800108c <SetTimer1>
		}
		if (Button1_Is_Pressed() == 1) {
 80016d4:	f7fe fe3e 	bl	8000354 <Button1_Is_Pressed>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d106      	bne.n	80016ec <tun_fsm_run+0x1a8>
			status = AUTO_RED1_GREEN2;
 80016de:	4b14      	ldr	r3, [pc, #80]	; (8001730 <tun_fsm_run+0x1ec>)
 80016e0:	2202      	movs	r2, #2
 80016e2:	601a      	str	r2, [r3, #0]
			SetTimer1(3000);
 80016e4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80016e8:	f7ff fcd0 	bl	800108c <SetTimer1>
		}
		if (Button2_Is_Pressed() == 1) {
 80016ec:	f7fe fe44 	bl	8000378 <Button2_Is_Pressed>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d106      	bne.n	8001704 <tun_fsm_run+0x1c0>
			status = TUN_RED1_GREEN2;
 80016f6:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <tun_fsm_run+0x1ec>)
 80016f8:	2216      	movs	r2, #22
 80016fa:	601a      	str	r2, [r3, #0]
			SetTimer1(10000);
 80016fc:	f242 7010 	movw	r0, #10000	; 0x2710
 8001700:	f7ff fcc4 	bl	800108c <SetTimer1>
		}
		if(Button4_Is_Pressed() == 1)
 8001704:	f7fe fe5c 	bl	80003c0 <Button4_Is_Pressed>
 8001708:	4603      	mov	r3, r0
 800170a:	2b01      	cmp	r3, #1
 800170c:	d10d      	bne.n	800172a <tun_fsm_run+0x1e6>
				{
					status = PED_RED1_RED2;
 800170e:	4b08      	ldr	r3, [pc, #32]	; (8001730 <tun_fsm_run+0x1ec>)
 8001710:	2220      	movs	r2, #32
 8001712:	601a      	str	r2, [r3, #0]
					SetTimer1(3000);
 8001714:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001718:	f7ff fcb8 	bl	800108c <SetTimer1>
				}
		break;
 800171c:	e005      	b.n	800172a <tun_fsm_run+0x1e6>
		break;
 800171e:	bf00      	nop
 8001720:	e004      	b.n	800172c <tun_fsm_run+0x1e8>
		break;
 8001722:	bf00      	nop
 8001724:	e002      	b.n	800172c <tun_fsm_run+0x1e8>
		break;
 8001726:	bf00      	nop
 8001728:	e000      	b.n	800172c <tun_fsm_run+0x1e8>
		break;
 800172a:	bf00      	nop
	}
}
 800172c:	bf00      	nop
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000144 	.word	0x20000144
 8001734:	20000150 	.word	0x20000150

08001738 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001738:	480c      	ldr	r0, [pc, #48]	; (800176c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800173a:	490d      	ldr	r1, [pc, #52]	; (8001770 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800173c:	4a0d      	ldr	r2, [pc, #52]	; (8001774 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800173e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001740:	e002      	b.n	8001748 <LoopCopyDataInit>

08001742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001746:	3304      	adds	r3, #4

08001748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800174a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800174c:	d3f9      	bcc.n	8001742 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800174e:	4a0a      	ldr	r2, [pc, #40]	; (8001778 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001750:	4c0a      	ldr	r4, [pc, #40]	; (800177c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001754:	e001      	b.n	800175a <LoopFillZerobss>

08001756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001758:	3204      	adds	r2, #4

0800175a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800175a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800175c:	d3fb      	bcc.n	8001756 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800175e:	f7ff fe5b 	bl	8001418 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001762:	f002 fc99 	bl	8004098 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001766:	f7ff f94f 	bl	8000a08 <main>
  bx lr
 800176a:	4770      	bx	lr
  ldr r0, =_sdata
 800176c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001770:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 8001774:	080049f0 	.word	0x080049f0
  ldr r2, =_sbss
 8001778:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 800177c:	2000029c 	.word	0x2000029c

08001780 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001780:	e7fe      	b.n	8001780 <ADC1_2_IRQHandler>
	...

08001784 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001788:	4b08      	ldr	r3, [pc, #32]	; (80017ac <HAL_Init+0x28>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a07      	ldr	r2, [pc, #28]	; (80017ac <HAL_Init+0x28>)
 800178e:	f043 0310 	orr.w	r3, r3, #16
 8001792:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001794:	2003      	movs	r0, #3
 8001796:	f000 f923 	bl	80019e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800179a:	200f      	movs	r0, #15
 800179c:	f000 f808 	bl	80017b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017a0:	f7ff fcda 	bl	8001158 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40022000 	.word	0x40022000

080017b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017b8:	4b12      	ldr	r3, [pc, #72]	; (8001804 <HAL_InitTick+0x54>)
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	4b12      	ldr	r3, [pc, #72]	; (8001808 <HAL_InitTick+0x58>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	4619      	mov	r1, r3
 80017c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ce:	4618      	mov	r0, r3
 80017d0:	f000 f93b 	bl	8001a4a <HAL_SYSTICK_Config>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e00e      	b.n	80017fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b0f      	cmp	r3, #15
 80017e2:	d80a      	bhi.n	80017fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017e4:	2200      	movs	r2, #0
 80017e6:	6879      	ldr	r1, [r7, #4]
 80017e8:	f04f 30ff 	mov.w	r0, #4294967295
 80017ec:	f000 f903 	bl	80019f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017f0:	4a06      	ldr	r2, [pc, #24]	; (800180c <HAL_InitTick+0x5c>)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017f6:	2300      	movs	r3, #0
 80017f8:	e000      	b.n	80017fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	200000a8 	.word	0x200000a8
 8001808:	200000b0 	.word	0x200000b0
 800180c:	200000ac 	.word	0x200000ac

08001810 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001814:	4b05      	ldr	r3, [pc, #20]	; (800182c <HAL_IncTick+0x1c>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	461a      	mov	r2, r3
 800181a:	4b05      	ldr	r3, [pc, #20]	; (8001830 <HAL_IncTick+0x20>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4413      	add	r3, r2
 8001820:	4a03      	ldr	r2, [pc, #12]	; (8001830 <HAL_IncTick+0x20>)
 8001822:	6013      	str	r3, [r2, #0]
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	bc80      	pop	{r7}
 800182a:	4770      	bx	lr
 800182c:	200000b0 	.word	0x200000b0
 8001830:	20000288 	.word	0x20000288

08001834 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  return uwTick;
 8001838:	4b02      	ldr	r3, [pc, #8]	; (8001844 <HAL_GetTick+0x10>)
 800183a:	681b      	ldr	r3, [r3, #0]
}
 800183c:	4618      	mov	r0, r3
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr
 8001844:	20000288 	.word	0x20000288

08001848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f003 0307 	and.w	r3, r3, #7
 8001856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001858:	4b0c      	ldr	r3, [pc, #48]	; (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001864:	4013      	ands	r3, r2
 8001866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001870:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001874:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800187a:	4a04      	ldr	r2, [pc, #16]	; (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	60d3      	str	r3, [r2, #12]
}
 8001880:	bf00      	nop
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	bc80      	pop	{r7}
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001894:	4b04      	ldr	r3, [pc, #16]	; (80018a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	0a1b      	lsrs	r3, r3, #8
 800189a:	f003 0307 	and.w	r3, r3, #7
}
 800189e:	4618      	mov	r0, r3
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bc80      	pop	{r7}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	db0b      	blt.n	80018d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	f003 021f 	and.w	r2, r3, #31
 80018c4:	4906      	ldr	r1, [pc, #24]	; (80018e0 <__NVIC_EnableIRQ+0x34>)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	095b      	lsrs	r3, r3, #5
 80018cc:	2001      	movs	r0, #1
 80018ce:	fa00 f202 	lsl.w	r2, r0, r2
 80018d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018d6:	bf00      	nop
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr
 80018e0:	e000e100 	.word	0xe000e100

080018e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	6039      	str	r1, [r7, #0]
 80018ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	db0a      	blt.n	800190e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	490c      	ldr	r1, [pc, #48]	; (8001930 <__NVIC_SetPriority+0x4c>)
 80018fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001902:	0112      	lsls	r2, r2, #4
 8001904:	b2d2      	uxtb	r2, r2
 8001906:	440b      	add	r3, r1
 8001908:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800190c:	e00a      	b.n	8001924 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	b2da      	uxtb	r2, r3
 8001912:	4908      	ldr	r1, [pc, #32]	; (8001934 <__NVIC_SetPriority+0x50>)
 8001914:	79fb      	ldrb	r3, [r7, #7]
 8001916:	f003 030f 	and.w	r3, r3, #15
 800191a:	3b04      	subs	r3, #4
 800191c:	0112      	lsls	r2, r2, #4
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	440b      	add	r3, r1
 8001922:	761a      	strb	r2, [r3, #24]
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	e000e100 	.word	0xe000e100
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001938:	b480      	push	{r7}
 800193a:	b089      	sub	sp, #36	; 0x24
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f003 0307 	and.w	r3, r3, #7
 800194a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f1c3 0307 	rsb	r3, r3, #7
 8001952:	2b04      	cmp	r3, #4
 8001954:	bf28      	it	cs
 8001956:	2304      	movcs	r3, #4
 8001958:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	3304      	adds	r3, #4
 800195e:	2b06      	cmp	r3, #6
 8001960:	d902      	bls.n	8001968 <NVIC_EncodePriority+0x30>
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	3b03      	subs	r3, #3
 8001966:	e000      	b.n	800196a <NVIC_EncodePriority+0x32>
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800196c:	f04f 32ff 	mov.w	r2, #4294967295
 8001970:	69bb      	ldr	r3, [r7, #24]
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	43da      	mvns	r2, r3
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	401a      	ands	r2, r3
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001980:	f04f 31ff 	mov.w	r1, #4294967295
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	fa01 f303 	lsl.w	r3, r1, r3
 800198a:	43d9      	mvns	r1, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001990:	4313      	orrs	r3, r2
         );
}
 8001992:	4618      	mov	r0, r3
 8001994:	3724      	adds	r7, #36	; 0x24
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	3b01      	subs	r3, #1
 80019a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019ac:	d301      	bcc.n	80019b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019ae:	2301      	movs	r3, #1
 80019b0:	e00f      	b.n	80019d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019b2:	4a0a      	ldr	r2, [pc, #40]	; (80019dc <SysTick_Config+0x40>)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	3b01      	subs	r3, #1
 80019b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ba:	210f      	movs	r1, #15
 80019bc:	f04f 30ff 	mov.w	r0, #4294967295
 80019c0:	f7ff ff90 	bl	80018e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019c4:	4b05      	ldr	r3, [pc, #20]	; (80019dc <SysTick_Config+0x40>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ca:	4b04      	ldr	r3, [pc, #16]	; (80019dc <SysTick_Config+0x40>)
 80019cc:	2207      	movs	r2, #7
 80019ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	e000e010 	.word	0xe000e010

080019e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f7ff ff2d 	bl	8001848 <__NVIC_SetPriorityGrouping>
}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b086      	sub	sp, #24
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	4603      	mov	r3, r0
 80019fe:	60b9      	str	r1, [r7, #8]
 8001a00:	607a      	str	r2, [r7, #4]
 8001a02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a04:	2300      	movs	r3, #0
 8001a06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a08:	f7ff ff42 	bl	8001890 <__NVIC_GetPriorityGrouping>
 8001a0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	68b9      	ldr	r1, [r7, #8]
 8001a12:	6978      	ldr	r0, [r7, #20]
 8001a14:	f7ff ff90 	bl	8001938 <NVIC_EncodePriority>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a1e:	4611      	mov	r1, r2
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff ff5f 	bl	80018e4 <__NVIC_SetPriority>
}
 8001a26:	bf00      	nop
 8001a28:	3718      	adds	r7, #24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b082      	sub	sp, #8
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	4603      	mov	r3, r0
 8001a36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff ff35 	bl	80018ac <__NVIC_EnableIRQ>
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f7ff ffa2 	bl	800199c <SysTick_Config>
 8001a58:	4603      	mov	r3, r0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b085      	sub	sp, #20
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d008      	beq.n	8001a8a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2204      	movs	r2, #4
 8001a7c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2200      	movs	r2, #0
 8001a82:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e020      	b.n	8001acc <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f022 020e 	bic.w	r2, r2, #14
 8001a98:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f022 0201 	bic.w	r2, r2, #1
 8001aa8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2201      	movs	r2, #1
 8001abe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3714      	adds	r7, #20
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bc80      	pop	{r7}
 8001ad4:	4770      	bx	lr
	...

08001ad8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d005      	beq.n	8001afa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2204      	movs	r2, #4
 8001af2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	73fb      	strb	r3, [r7, #15]
 8001af8:	e051      	b.n	8001b9e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 020e 	bic.w	r2, r2, #14
 8001b08:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f022 0201 	bic.w	r2, r2, #1
 8001b18:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a22      	ldr	r2, [pc, #136]	; (8001ba8 <HAL_DMA_Abort_IT+0xd0>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d029      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xa0>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a20      	ldr	r2, [pc, #128]	; (8001bac <HAL_DMA_Abort_IT+0xd4>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d022      	beq.n	8001b74 <HAL_DMA_Abort_IT+0x9c>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a1f      	ldr	r2, [pc, #124]	; (8001bb0 <HAL_DMA_Abort_IT+0xd8>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d01a      	beq.n	8001b6e <HAL_DMA_Abort_IT+0x96>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a1d      	ldr	r2, [pc, #116]	; (8001bb4 <HAL_DMA_Abort_IT+0xdc>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d012      	beq.n	8001b68 <HAL_DMA_Abort_IT+0x90>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a1c      	ldr	r2, [pc, #112]	; (8001bb8 <HAL_DMA_Abort_IT+0xe0>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d00a      	beq.n	8001b62 <HAL_DMA_Abort_IT+0x8a>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a1a      	ldr	r2, [pc, #104]	; (8001bbc <HAL_DMA_Abort_IT+0xe4>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d102      	bne.n	8001b5c <HAL_DMA_Abort_IT+0x84>
 8001b56:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001b5a:	e00e      	b.n	8001b7a <HAL_DMA_Abort_IT+0xa2>
 8001b5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b60:	e00b      	b.n	8001b7a <HAL_DMA_Abort_IT+0xa2>
 8001b62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b66:	e008      	b.n	8001b7a <HAL_DMA_Abort_IT+0xa2>
 8001b68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b6c:	e005      	b.n	8001b7a <HAL_DMA_Abort_IT+0xa2>
 8001b6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b72:	e002      	b.n	8001b7a <HAL_DMA_Abort_IT+0xa2>
 8001b74:	2310      	movs	r3, #16
 8001b76:	e000      	b.n	8001b7a <HAL_DMA_Abort_IT+0xa2>
 8001b78:	2301      	movs	r3, #1
 8001b7a:	4a11      	ldr	r2, [pc, #68]	; (8001bc0 <HAL_DMA_Abort_IT+0xe8>)
 8001b7c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2201      	movs	r2, #1
 8001b82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d003      	beq.n	8001b9e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	4798      	blx	r3
    } 
  }
  return status;
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40020008 	.word	0x40020008
 8001bac:	4002001c 	.word	0x4002001c
 8001bb0:	40020030 	.word	0x40020030
 8001bb4:	40020044 	.word	0x40020044
 8001bb8:	40020058 	.word	0x40020058
 8001bbc:	4002006c 	.word	0x4002006c
 8001bc0:	40020000 	.word	0x40020000

08001bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b08b      	sub	sp, #44	; 0x2c
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bd6:	e169      	b.n	8001eac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bd8:	2201      	movs	r2, #1
 8001bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	69fa      	ldr	r2, [r7, #28]
 8001be8:	4013      	ands	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	f040 8158 	bne.w	8001ea6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	4a9a      	ldr	r2, [pc, #616]	; (8001e64 <HAL_GPIO_Init+0x2a0>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d05e      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
 8001c00:	4a98      	ldr	r2, [pc, #608]	; (8001e64 <HAL_GPIO_Init+0x2a0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d875      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c06:	4a98      	ldr	r2, [pc, #608]	; (8001e68 <HAL_GPIO_Init+0x2a4>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d058      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
 8001c0c:	4a96      	ldr	r2, [pc, #600]	; (8001e68 <HAL_GPIO_Init+0x2a4>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d86f      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c12:	4a96      	ldr	r2, [pc, #600]	; (8001e6c <HAL_GPIO_Init+0x2a8>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d052      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
 8001c18:	4a94      	ldr	r2, [pc, #592]	; (8001e6c <HAL_GPIO_Init+0x2a8>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d869      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c1e:	4a94      	ldr	r2, [pc, #592]	; (8001e70 <HAL_GPIO_Init+0x2ac>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d04c      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
 8001c24:	4a92      	ldr	r2, [pc, #584]	; (8001e70 <HAL_GPIO_Init+0x2ac>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d863      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c2a:	4a92      	ldr	r2, [pc, #584]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d046      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
 8001c30:	4a90      	ldr	r2, [pc, #576]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d85d      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c36:	2b12      	cmp	r3, #18
 8001c38:	d82a      	bhi.n	8001c90 <HAL_GPIO_Init+0xcc>
 8001c3a:	2b12      	cmp	r3, #18
 8001c3c:	d859      	bhi.n	8001cf2 <HAL_GPIO_Init+0x12e>
 8001c3e:	a201      	add	r2, pc, #4	; (adr r2, 8001c44 <HAL_GPIO_Init+0x80>)
 8001c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c44:	08001cbf 	.word	0x08001cbf
 8001c48:	08001c99 	.word	0x08001c99
 8001c4c:	08001cab 	.word	0x08001cab
 8001c50:	08001ced 	.word	0x08001ced
 8001c54:	08001cf3 	.word	0x08001cf3
 8001c58:	08001cf3 	.word	0x08001cf3
 8001c5c:	08001cf3 	.word	0x08001cf3
 8001c60:	08001cf3 	.word	0x08001cf3
 8001c64:	08001cf3 	.word	0x08001cf3
 8001c68:	08001cf3 	.word	0x08001cf3
 8001c6c:	08001cf3 	.word	0x08001cf3
 8001c70:	08001cf3 	.word	0x08001cf3
 8001c74:	08001cf3 	.word	0x08001cf3
 8001c78:	08001cf3 	.word	0x08001cf3
 8001c7c:	08001cf3 	.word	0x08001cf3
 8001c80:	08001cf3 	.word	0x08001cf3
 8001c84:	08001cf3 	.word	0x08001cf3
 8001c88:	08001ca1 	.word	0x08001ca1
 8001c8c:	08001cb5 	.word	0x08001cb5
 8001c90:	4a79      	ldr	r2, [pc, #484]	; (8001e78 <HAL_GPIO_Init+0x2b4>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d013      	beq.n	8001cbe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c96:	e02c      	b.n	8001cf2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	623b      	str	r3, [r7, #32]
          break;
 8001c9e:	e029      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	3304      	adds	r3, #4
 8001ca6:	623b      	str	r3, [r7, #32]
          break;
 8001ca8:	e024      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	3308      	adds	r3, #8
 8001cb0:	623b      	str	r3, [r7, #32]
          break;
 8001cb2:	e01f      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	330c      	adds	r3, #12
 8001cba:	623b      	str	r3, [r7, #32]
          break;
 8001cbc:	e01a      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d102      	bne.n	8001ccc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cc6:	2304      	movs	r3, #4
 8001cc8:	623b      	str	r3, [r7, #32]
          break;
 8001cca:	e013      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d105      	bne.n	8001ce0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cd4:	2308      	movs	r3, #8
 8001cd6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	69fa      	ldr	r2, [r7, #28]
 8001cdc:	611a      	str	r2, [r3, #16]
          break;
 8001cde:	e009      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ce0:	2308      	movs	r3, #8
 8001ce2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69fa      	ldr	r2, [r7, #28]
 8001ce8:	615a      	str	r2, [r3, #20]
          break;
 8001cea:	e003      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cec:	2300      	movs	r3, #0
 8001cee:	623b      	str	r3, [r7, #32]
          break;
 8001cf0:	e000      	b.n	8001cf4 <HAL_GPIO_Init+0x130>
          break;
 8001cf2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	2bff      	cmp	r3, #255	; 0xff
 8001cf8:	d801      	bhi.n	8001cfe <HAL_GPIO_Init+0x13a>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	e001      	b.n	8001d02 <HAL_GPIO_Init+0x13e>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	3304      	adds	r3, #4
 8001d02:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	2bff      	cmp	r3, #255	; 0xff
 8001d08:	d802      	bhi.n	8001d10 <HAL_GPIO_Init+0x14c>
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	e002      	b.n	8001d16 <HAL_GPIO_Init+0x152>
 8001d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d12:	3b08      	subs	r3, #8
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	210f      	movs	r1, #15
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	fa01 f303 	lsl.w	r3, r1, r3
 8001d24:	43db      	mvns	r3, r3
 8001d26:	401a      	ands	r2, r3
 8001d28:	6a39      	ldr	r1, [r7, #32]
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d30:	431a      	orrs	r2, r3
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 80b1 	beq.w	8001ea6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d44:	4b4d      	ldr	r3, [pc, #308]	; (8001e7c <HAL_GPIO_Init+0x2b8>)
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	4a4c      	ldr	r2, [pc, #304]	; (8001e7c <HAL_GPIO_Init+0x2b8>)
 8001d4a:	f043 0301 	orr.w	r3, r3, #1
 8001d4e:	6193      	str	r3, [r2, #24]
 8001d50:	4b4a      	ldr	r3, [pc, #296]	; (8001e7c <HAL_GPIO_Init+0x2b8>)
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d5c:	4a48      	ldr	r2, [pc, #288]	; (8001e80 <HAL_GPIO_Init+0x2bc>)
 8001d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d60:	089b      	lsrs	r3, r3, #2
 8001d62:	3302      	adds	r3, #2
 8001d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d68:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6c:	f003 0303 	and.w	r3, r3, #3
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	220f      	movs	r2, #15
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	4a40      	ldr	r2, [pc, #256]	; (8001e84 <HAL_GPIO_Init+0x2c0>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d013      	beq.n	8001db0 <HAL_GPIO_Init+0x1ec>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4a3f      	ldr	r2, [pc, #252]	; (8001e88 <HAL_GPIO_Init+0x2c4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d00d      	beq.n	8001dac <HAL_GPIO_Init+0x1e8>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a3e      	ldr	r2, [pc, #248]	; (8001e8c <HAL_GPIO_Init+0x2c8>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d007      	beq.n	8001da8 <HAL_GPIO_Init+0x1e4>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a3d      	ldr	r2, [pc, #244]	; (8001e90 <HAL_GPIO_Init+0x2cc>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d101      	bne.n	8001da4 <HAL_GPIO_Init+0x1e0>
 8001da0:	2303      	movs	r3, #3
 8001da2:	e006      	b.n	8001db2 <HAL_GPIO_Init+0x1ee>
 8001da4:	2304      	movs	r3, #4
 8001da6:	e004      	b.n	8001db2 <HAL_GPIO_Init+0x1ee>
 8001da8:	2302      	movs	r3, #2
 8001daa:	e002      	b.n	8001db2 <HAL_GPIO_Init+0x1ee>
 8001dac:	2301      	movs	r3, #1
 8001dae:	e000      	b.n	8001db2 <HAL_GPIO_Init+0x1ee>
 8001db0:	2300      	movs	r3, #0
 8001db2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001db4:	f002 0203 	and.w	r2, r2, #3
 8001db8:	0092      	lsls	r2, r2, #2
 8001dba:	4093      	lsls	r3, r2
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001dc2:	492f      	ldr	r1, [pc, #188]	; (8001e80 <HAL_GPIO_Init+0x2bc>)
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc6:	089b      	lsrs	r3, r3, #2
 8001dc8:	3302      	adds	r3, #2
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d006      	beq.n	8001dea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ddc:	4b2d      	ldr	r3, [pc, #180]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	492c      	ldr	r1, [pc, #176]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	600b      	str	r3, [r1, #0]
 8001de8:	e006      	b.n	8001df8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001dea:	4b2a      	ldr	r3, [pc, #168]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	43db      	mvns	r3, r3
 8001df2:	4928      	ldr	r1, [pc, #160]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001df4:	4013      	ands	r3, r2
 8001df6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d006      	beq.n	8001e12 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e04:	4b23      	ldr	r3, [pc, #140]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e06:	685a      	ldr	r2, [r3, #4]
 8001e08:	4922      	ldr	r1, [pc, #136]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	604b      	str	r3, [r1, #4]
 8001e10:	e006      	b.n	8001e20 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e12:	4b20      	ldr	r3, [pc, #128]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	491e      	ldr	r1, [pc, #120]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d006      	beq.n	8001e3a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e2c:	4b19      	ldr	r3, [pc, #100]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	4918      	ldr	r1, [pc, #96]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	608b      	str	r3, [r1, #8]
 8001e38:	e006      	b.n	8001e48 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e3a:	4b16      	ldr	r3, [pc, #88]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	43db      	mvns	r3, r3
 8001e42:	4914      	ldr	r1, [pc, #80]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e44:	4013      	ands	r3, r2
 8001e46:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d021      	beq.n	8001e98 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e54:	4b0f      	ldr	r3, [pc, #60]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e56:	68da      	ldr	r2, [r3, #12]
 8001e58:	490e      	ldr	r1, [pc, #56]	; (8001e94 <HAL_GPIO_Init+0x2d0>)
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	60cb      	str	r3, [r1, #12]
 8001e60:	e021      	b.n	8001ea6 <HAL_GPIO_Init+0x2e2>
 8001e62:	bf00      	nop
 8001e64:	10320000 	.word	0x10320000
 8001e68:	10310000 	.word	0x10310000
 8001e6c:	10220000 	.word	0x10220000
 8001e70:	10210000 	.word	0x10210000
 8001e74:	10120000 	.word	0x10120000
 8001e78:	10110000 	.word	0x10110000
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	40010000 	.word	0x40010000
 8001e84:	40010800 	.word	0x40010800
 8001e88:	40010c00 	.word	0x40010c00
 8001e8c:	40011000 	.word	0x40011000
 8001e90:	40011400 	.word	0x40011400
 8001e94:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e98:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <HAL_GPIO_Init+0x304>)
 8001e9a:	68da      	ldr	r2, [r3, #12]
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	43db      	mvns	r3, r3
 8001ea0:	4909      	ldr	r1, [pc, #36]	; (8001ec8 <HAL_GPIO_Init+0x304>)
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f47f ae8e 	bne.w	8001bd8 <HAL_GPIO_Init+0x14>
  }
}
 8001ebc:	bf00      	nop
 8001ebe:	bf00      	nop
 8001ec0:	372c      	adds	r7, #44	; 0x2c
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr
 8001ec8:	40010400 	.word	0x40010400

08001ecc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689a      	ldr	r2, [r3, #8]
 8001edc:	887b      	ldrh	r3, [r7, #2]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d002      	beq.n	8001eea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	73fb      	strb	r3, [r7, #15]
 8001ee8:	e001      	b.n	8001eee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001eea:	2300      	movs	r3, #0
 8001eec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3714      	adds	r7, #20
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bc80      	pop	{r7}
 8001ef8:	4770      	bx	lr

08001efa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
 8001f02:	460b      	mov	r3, r1
 8001f04:	807b      	strh	r3, [r7, #2]
 8001f06:	4613      	mov	r3, r2
 8001f08:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f0a:	787b      	ldrb	r3, [r7, #1]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d003      	beq.n	8001f18 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f10:	887a      	ldrh	r2, [r7, #2]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f16:	e003      	b.n	8001f20 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f18:	887b      	ldrh	r3, [r7, #2]
 8001f1a:	041a      	lsls	r2, r3, #16
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	611a      	str	r2, [r3, #16]
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr
	...

08001f2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e26c      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 8087 	beq.w	800205a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f4c:	4b92      	ldr	r3, [pc, #584]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f003 030c 	and.w	r3, r3, #12
 8001f54:	2b04      	cmp	r3, #4
 8001f56:	d00c      	beq.n	8001f72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f58:	4b8f      	ldr	r3, [pc, #572]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f003 030c 	and.w	r3, r3, #12
 8001f60:	2b08      	cmp	r3, #8
 8001f62:	d112      	bne.n	8001f8a <HAL_RCC_OscConfig+0x5e>
 8001f64:	4b8c      	ldr	r3, [pc, #560]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f70:	d10b      	bne.n	8001f8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f72:	4b89      	ldr	r3, [pc, #548]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d06c      	beq.n	8002058 <HAL_RCC_OscConfig+0x12c>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d168      	bne.n	8002058 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e246      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f92:	d106      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x76>
 8001f94:	4b80      	ldr	r3, [pc, #512]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a7f      	ldr	r2, [pc, #508]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001f9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f9e:	6013      	str	r3, [r2, #0]
 8001fa0:	e02e      	b.n	8002000 <HAL_RCC_OscConfig+0xd4>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10c      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x98>
 8001faa:	4b7b      	ldr	r3, [pc, #492]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a7a      	ldr	r2, [pc, #488]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	4b78      	ldr	r3, [pc, #480]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a77      	ldr	r2, [pc, #476]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	e01d      	b.n	8002000 <HAL_RCC_OscConfig+0xd4>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fcc:	d10c      	bne.n	8001fe8 <HAL_RCC_OscConfig+0xbc>
 8001fce:	4b72      	ldr	r3, [pc, #456]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a71      	ldr	r2, [pc, #452]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fd8:	6013      	str	r3, [r2, #0]
 8001fda:	4b6f      	ldr	r3, [pc, #444]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a6e      	ldr	r2, [pc, #440]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fe0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	e00b      	b.n	8002000 <HAL_RCC_OscConfig+0xd4>
 8001fe8:	4b6b      	ldr	r3, [pc, #428]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a6a      	ldr	r2, [pc, #424]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001fee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ff2:	6013      	str	r3, [r2, #0]
 8001ff4:	4b68      	ldr	r3, [pc, #416]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a67      	ldr	r2, [pc, #412]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8001ffa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ffe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d013      	beq.n	8002030 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002008:	f7ff fc14 	bl	8001834 <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002010:	f7ff fc10 	bl	8001834 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b64      	cmp	r3, #100	; 0x64
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e1fa      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002022:	4b5d      	ldr	r3, [pc, #372]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d0f0      	beq.n	8002010 <HAL_RCC_OscConfig+0xe4>
 800202e:	e014      	b.n	800205a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002030:	f7ff fc00 	bl	8001834 <HAL_GetTick>
 8002034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002036:	e008      	b.n	800204a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002038:	f7ff fbfc 	bl	8001834 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b64      	cmp	r3, #100	; 0x64
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e1e6      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800204a:	4b53      	ldr	r3, [pc, #332]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1f0      	bne.n	8002038 <HAL_RCC_OscConfig+0x10c>
 8002056:	e000      	b.n	800205a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002058:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b00      	cmp	r3, #0
 8002064:	d063      	beq.n	800212e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002066:	4b4c      	ldr	r3, [pc, #304]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f003 030c 	and.w	r3, r3, #12
 800206e:	2b00      	cmp	r3, #0
 8002070:	d00b      	beq.n	800208a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002072:	4b49      	ldr	r3, [pc, #292]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 030c 	and.w	r3, r3, #12
 800207a:	2b08      	cmp	r3, #8
 800207c:	d11c      	bne.n	80020b8 <HAL_RCC_OscConfig+0x18c>
 800207e:	4b46      	ldr	r3, [pc, #280]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d116      	bne.n	80020b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800208a:	4b43      	ldr	r3, [pc, #268]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d005      	beq.n	80020a2 <HAL_RCC_OscConfig+0x176>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d001      	beq.n	80020a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e1ba      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a2:	4b3d      	ldr	r3, [pc, #244]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	00db      	lsls	r3, r3, #3
 80020b0:	4939      	ldr	r1, [pc, #228]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 80020b2:	4313      	orrs	r3, r2
 80020b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020b6:	e03a      	b.n	800212e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d020      	beq.n	8002102 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020c0:	4b36      	ldr	r3, [pc, #216]	; (800219c <HAL_RCC_OscConfig+0x270>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c6:	f7ff fbb5 	bl	8001834 <HAL_GetTick>
 80020ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020cc:	e008      	b.n	80020e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ce:	f7ff fbb1 	bl	8001834 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e19b      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e0:	4b2d      	ldr	r3, [pc, #180]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0f0      	beq.n	80020ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ec:	4b2a      	ldr	r3, [pc, #168]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	695b      	ldr	r3, [r3, #20]
 80020f8:	00db      	lsls	r3, r3, #3
 80020fa:	4927      	ldr	r1, [pc, #156]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	600b      	str	r3, [r1, #0]
 8002100:	e015      	b.n	800212e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002102:	4b26      	ldr	r3, [pc, #152]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002108:	f7ff fb94 	bl	8001834 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002110:	f7ff fb90 	bl	8001834 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b02      	cmp	r3, #2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e17a      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002122:	4b1d      	ldr	r3, [pc, #116]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1f0      	bne.n	8002110 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0308 	and.w	r3, r3, #8
 8002136:	2b00      	cmp	r3, #0
 8002138:	d03a      	beq.n	80021b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d019      	beq.n	8002176 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002142:	4b17      	ldr	r3, [pc, #92]	; (80021a0 <HAL_RCC_OscConfig+0x274>)
 8002144:	2201      	movs	r2, #1
 8002146:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002148:	f7ff fb74 	bl	8001834 <HAL_GetTick>
 800214c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800214e:	e008      	b.n	8002162 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002150:	f7ff fb70 	bl	8001834 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	2b02      	cmp	r3, #2
 800215c:	d901      	bls.n	8002162 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e15a      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002162:	4b0d      	ldr	r3, [pc, #52]	; (8002198 <HAL_RCC_OscConfig+0x26c>)
 8002164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d0f0      	beq.n	8002150 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800216e:	2001      	movs	r0, #1
 8002170:	f000 fad8 	bl	8002724 <RCC_Delay>
 8002174:	e01c      	b.n	80021b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002176:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <HAL_RCC_OscConfig+0x274>)
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800217c:	f7ff fb5a 	bl	8001834 <HAL_GetTick>
 8002180:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002182:	e00f      	b.n	80021a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002184:	f7ff fb56 	bl	8001834 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d908      	bls.n	80021a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e140      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
 8002196:	bf00      	nop
 8002198:	40021000 	.word	0x40021000
 800219c:	42420000 	.word	0x42420000
 80021a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021a4:	4b9e      	ldr	r3, [pc, #632]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 80021a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d1e9      	bne.n	8002184 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0304 	and.w	r3, r3, #4
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	f000 80a6 	beq.w	800230a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021be:	2300      	movs	r3, #0
 80021c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021c2:	4b97      	ldr	r3, [pc, #604]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10d      	bne.n	80021ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ce:	4b94      	ldr	r3, [pc, #592]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	4a93      	ldr	r2, [pc, #588]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 80021d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021d8:	61d3      	str	r3, [r2, #28]
 80021da:	4b91      	ldr	r3, [pc, #580]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e2:	60bb      	str	r3, [r7, #8]
 80021e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021e6:	2301      	movs	r3, #1
 80021e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ea:	4b8e      	ldr	r3, [pc, #568]	; (8002424 <HAL_RCC_OscConfig+0x4f8>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d118      	bne.n	8002228 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021f6:	4b8b      	ldr	r3, [pc, #556]	; (8002424 <HAL_RCC_OscConfig+0x4f8>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a8a      	ldr	r2, [pc, #552]	; (8002424 <HAL_RCC_OscConfig+0x4f8>)
 80021fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002200:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002202:	f7ff fb17 	bl	8001834 <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800220a:	f7ff fb13 	bl	8001834 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b64      	cmp	r3, #100	; 0x64
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e0fd      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800221c:	4b81      	ldr	r3, [pc, #516]	; (8002424 <HAL_RCC_OscConfig+0x4f8>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0f0      	beq.n	800220a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d106      	bne.n	800223e <HAL_RCC_OscConfig+0x312>
 8002230:	4b7b      	ldr	r3, [pc, #492]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002232:	6a1b      	ldr	r3, [r3, #32]
 8002234:	4a7a      	ldr	r2, [pc, #488]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002236:	f043 0301 	orr.w	r3, r3, #1
 800223a:	6213      	str	r3, [r2, #32]
 800223c:	e02d      	b.n	800229a <HAL_RCC_OscConfig+0x36e>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d10c      	bne.n	8002260 <HAL_RCC_OscConfig+0x334>
 8002246:	4b76      	ldr	r3, [pc, #472]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	4a75      	ldr	r2, [pc, #468]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 800224c:	f023 0301 	bic.w	r3, r3, #1
 8002250:	6213      	str	r3, [r2, #32]
 8002252:	4b73      	ldr	r3, [pc, #460]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002254:	6a1b      	ldr	r3, [r3, #32]
 8002256:	4a72      	ldr	r2, [pc, #456]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002258:	f023 0304 	bic.w	r3, r3, #4
 800225c:	6213      	str	r3, [r2, #32]
 800225e:	e01c      	b.n	800229a <HAL_RCC_OscConfig+0x36e>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	2b05      	cmp	r3, #5
 8002266:	d10c      	bne.n	8002282 <HAL_RCC_OscConfig+0x356>
 8002268:	4b6d      	ldr	r3, [pc, #436]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 800226a:	6a1b      	ldr	r3, [r3, #32]
 800226c:	4a6c      	ldr	r2, [pc, #432]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 800226e:	f043 0304 	orr.w	r3, r3, #4
 8002272:	6213      	str	r3, [r2, #32]
 8002274:	4b6a      	ldr	r3, [pc, #424]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	4a69      	ldr	r2, [pc, #420]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 800227a:	f043 0301 	orr.w	r3, r3, #1
 800227e:	6213      	str	r3, [r2, #32]
 8002280:	e00b      	b.n	800229a <HAL_RCC_OscConfig+0x36e>
 8002282:	4b67      	ldr	r3, [pc, #412]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002284:	6a1b      	ldr	r3, [r3, #32]
 8002286:	4a66      	ldr	r2, [pc, #408]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002288:	f023 0301 	bic.w	r3, r3, #1
 800228c:	6213      	str	r3, [r2, #32]
 800228e:	4b64      	ldr	r3, [pc, #400]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002290:	6a1b      	ldr	r3, [r3, #32]
 8002292:	4a63      	ldr	r2, [pc, #396]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002294:	f023 0304 	bic.w	r3, r3, #4
 8002298:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	68db      	ldr	r3, [r3, #12]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d015      	beq.n	80022ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a2:	f7ff fac7 	bl	8001834 <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022a8:	e00a      	b.n	80022c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022aa:	f7ff fac3 	bl	8001834 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e0ab      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022c0:	4b57      	ldr	r3, [pc, #348]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 80022c2:	6a1b      	ldr	r3, [r3, #32]
 80022c4:	f003 0302 	and.w	r3, r3, #2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d0ee      	beq.n	80022aa <HAL_RCC_OscConfig+0x37e>
 80022cc:	e014      	b.n	80022f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ce:	f7ff fab1 	bl	8001834 <HAL_GetTick>
 80022d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022d4:	e00a      	b.n	80022ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022d6:	f7ff faad 	bl	8001834 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e095      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022ec:	4b4c      	ldr	r3, [pc, #304]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1ee      	bne.n	80022d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022f8:	7dfb      	ldrb	r3, [r7, #23]
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d105      	bne.n	800230a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022fe:	4b48      	ldr	r3, [pc, #288]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	4a47      	ldr	r2, [pc, #284]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002304:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002308:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	69db      	ldr	r3, [r3, #28]
 800230e:	2b00      	cmp	r3, #0
 8002310:	f000 8081 	beq.w	8002416 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002314:	4b42      	ldr	r3, [pc, #264]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f003 030c 	and.w	r3, r3, #12
 800231c:	2b08      	cmp	r3, #8
 800231e:	d061      	beq.n	80023e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69db      	ldr	r3, [r3, #28]
 8002324:	2b02      	cmp	r3, #2
 8002326:	d146      	bne.n	80023b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002328:	4b3f      	ldr	r3, [pc, #252]	; (8002428 <HAL_RCC_OscConfig+0x4fc>)
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232e:	f7ff fa81 	bl	8001834 <HAL_GetTick>
 8002332:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002334:	e008      	b.n	8002348 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002336:	f7ff fa7d 	bl	8001834 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d901      	bls.n	8002348 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e067      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002348:	4b35      	ldr	r3, [pc, #212]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d1f0      	bne.n	8002336 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a1b      	ldr	r3, [r3, #32]
 8002358:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800235c:	d108      	bne.n	8002370 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800235e:	4b30      	ldr	r3, [pc, #192]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	492d      	ldr	r1, [pc, #180]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 800236c:	4313      	orrs	r3, r2
 800236e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002370:	4b2b      	ldr	r3, [pc, #172]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a19      	ldr	r1, [r3, #32]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002380:	430b      	orrs	r3, r1
 8002382:	4927      	ldr	r1, [pc, #156]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 8002384:	4313      	orrs	r3, r2
 8002386:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002388:	4b27      	ldr	r3, [pc, #156]	; (8002428 <HAL_RCC_OscConfig+0x4fc>)
 800238a:	2201      	movs	r2, #1
 800238c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800238e:	f7ff fa51 	bl	8001834 <HAL_GetTick>
 8002392:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002394:	e008      	b.n	80023a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002396:	f7ff fa4d 	bl	8001834 <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d901      	bls.n	80023a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e037      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023a8:	4b1d      	ldr	r3, [pc, #116]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d0f0      	beq.n	8002396 <HAL_RCC_OscConfig+0x46a>
 80023b4:	e02f      	b.n	8002416 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b6:	4b1c      	ldr	r3, [pc, #112]	; (8002428 <HAL_RCC_OscConfig+0x4fc>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023bc:	f7ff fa3a 	bl	8001834 <HAL_GetTick>
 80023c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023c2:	e008      	b.n	80023d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023c4:	f7ff fa36 	bl	8001834 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e020      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023d6:	4b12      	ldr	r3, [pc, #72]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1f0      	bne.n	80023c4 <HAL_RCC_OscConfig+0x498>
 80023e2:	e018      	b.n	8002416 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	69db      	ldr	r3, [r3, #28]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d101      	bne.n	80023f0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e013      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023f0:	4b0b      	ldr	r3, [pc, #44]	; (8002420 <HAL_RCC_OscConfig+0x4f4>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a1b      	ldr	r3, [r3, #32]
 8002400:	429a      	cmp	r2, r3
 8002402:	d106      	bne.n	8002412 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800240e:	429a      	cmp	r2, r3
 8002410:	d001      	beq.n	8002416 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e000      	b.n	8002418 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002416:	2300      	movs	r3, #0
}
 8002418:	4618      	mov	r0, r3
 800241a:	3718      	adds	r7, #24
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40021000 	.word	0x40021000
 8002424:	40007000 	.word	0x40007000
 8002428:	42420060 	.word	0x42420060

0800242c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d101      	bne.n	8002440 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e0d0      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002440:	4b6a      	ldr	r3, [pc, #424]	; (80025ec <HAL_RCC_ClockConfig+0x1c0>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0307 	and.w	r3, r3, #7
 8002448:	683a      	ldr	r2, [r7, #0]
 800244a:	429a      	cmp	r2, r3
 800244c:	d910      	bls.n	8002470 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244e:	4b67      	ldr	r3, [pc, #412]	; (80025ec <HAL_RCC_ClockConfig+0x1c0>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f023 0207 	bic.w	r2, r3, #7
 8002456:	4965      	ldr	r1, [pc, #404]	; (80025ec <HAL_RCC_ClockConfig+0x1c0>)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	4313      	orrs	r3, r2
 800245c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800245e:	4b63      	ldr	r3, [pc, #396]	; (80025ec <HAL_RCC_ClockConfig+0x1c0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	429a      	cmp	r2, r3
 800246a:	d001      	beq.n	8002470 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e0b8      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d020      	beq.n	80024be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	2b00      	cmp	r3, #0
 8002486:	d005      	beq.n	8002494 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002488:	4b59      	ldr	r3, [pc, #356]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	4a58      	ldr	r2, [pc, #352]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 800248e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002492:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0308 	and.w	r3, r3, #8
 800249c:	2b00      	cmp	r3, #0
 800249e:	d005      	beq.n	80024ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024a0:	4b53      	ldr	r3, [pc, #332]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	4a52      	ldr	r2, [pc, #328]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80024aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024ac:	4b50      	ldr	r3, [pc, #320]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	494d      	ldr	r1, [pc, #308]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d040      	beq.n	800254c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d107      	bne.n	80024e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d2:	4b47      	ldr	r3, [pc, #284]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d115      	bne.n	800250a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e07f      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d107      	bne.n	80024fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024ea:	4b41      	ldr	r3, [pc, #260]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d109      	bne.n	800250a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e073      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024fa:	4b3d      	ldr	r3, [pc, #244]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e06b      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800250a:	4b39      	ldr	r3, [pc, #228]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f023 0203 	bic.w	r2, r3, #3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	4936      	ldr	r1, [pc, #216]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002518:	4313      	orrs	r3, r2
 800251a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800251c:	f7ff f98a 	bl	8001834 <HAL_GetTick>
 8002520:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002522:	e00a      	b.n	800253a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002524:	f7ff f986 	bl	8001834 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002532:	4293      	cmp	r3, r2
 8002534:	d901      	bls.n	800253a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e053      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800253a:	4b2d      	ldr	r3, [pc, #180]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f003 020c 	and.w	r2, r3, #12
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	429a      	cmp	r2, r3
 800254a:	d1eb      	bne.n	8002524 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800254c:	4b27      	ldr	r3, [pc, #156]	; (80025ec <HAL_RCC_ClockConfig+0x1c0>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0307 	and.w	r3, r3, #7
 8002554:	683a      	ldr	r2, [r7, #0]
 8002556:	429a      	cmp	r2, r3
 8002558:	d210      	bcs.n	800257c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800255a:	4b24      	ldr	r3, [pc, #144]	; (80025ec <HAL_RCC_ClockConfig+0x1c0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f023 0207 	bic.w	r2, r3, #7
 8002562:	4922      	ldr	r1, [pc, #136]	; (80025ec <HAL_RCC_ClockConfig+0x1c0>)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	4313      	orrs	r3, r2
 8002568:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800256a:	4b20      	ldr	r3, [pc, #128]	; (80025ec <HAL_RCC_ClockConfig+0x1c0>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	429a      	cmp	r2, r3
 8002576:	d001      	beq.n	800257c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e032      	b.n	80025e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d008      	beq.n	800259a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002588:	4b19      	ldr	r3, [pc, #100]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	4916      	ldr	r1, [pc, #88]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002596:	4313      	orrs	r3, r2
 8002598:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0308 	and.w	r3, r3, #8
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d009      	beq.n	80025ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025a6:	4b12      	ldr	r3, [pc, #72]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	490e      	ldr	r1, [pc, #56]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025ba:	f000 f821 	bl	8002600 <HAL_RCC_GetSysClockFreq>
 80025be:	4602      	mov	r2, r0
 80025c0:	4b0b      	ldr	r3, [pc, #44]	; (80025f0 <HAL_RCC_ClockConfig+0x1c4>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	091b      	lsrs	r3, r3, #4
 80025c6:	f003 030f 	and.w	r3, r3, #15
 80025ca:	490a      	ldr	r1, [pc, #40]	; (80025f4 <HAL_RCC_ClockConfig+0x1c8>)
 80025cc:	5ccb      	ldrb	r3, [r1, r3]
 80025ce:	fa22 f303 	lsr.w	r3, r2, r3
 80025d2:	4a09      	ldr	r2, [pc, #36]	; (80025f8 <HAL_RCC_ClockConfig+0x1cc>)
 80025d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025d6:	4b09      	ldr	r3, [pc, #36]	; (80025fc <HAL_RCC_ClockConfig+0x1d0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff f8e8 	bl	80017b0 <HAL_InitTick>

  return HAL_OK;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40022000 	.word	0x40022000
 80025f0:	40021000 	.word	0x40021000
 80025f4:	0800499c 	.word	0x0800499c
 80025f8:	200000a8 	.word	0x200000a8
 80025fc:	200000ac 	.word	0x200000ac

08002600 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002600:	b490      	push	{r4, r7}
 8002602:	b08a      	sub	sp, #40	; 0x28
 8002604:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002606:	4b2a      	ldr	r3, [pc, #168]	; (80026b0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002608:	1d3c      	adds	r4, r7, #4
 800260a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800260c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002610:	f240 2301 	movw	r3, #513	; 0x201
 8002614:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
 800261a:	2300      	movs	r3, #0
 800261c:	61bb      	str	r3, [r7, #24]
 800261e:	2300      	movs	r3, #0
 8002620:	627b      	str	r3, [r7, #36]	; 0x24
 8002622:	2300      	movs	r3, #0
 8002624:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002626:	2300      	movs	r3, #0
 8002628:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800262a:	4b22      	ldr	r3, [pc, #136]	; (80026b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	f003 030c 	and.w	r3, r3, #12
 8002636:	2b04      	cmp	r3, #4
 8002638:	d002      	beq.n	8002640 <HAL_RCC_GetSysClockFreq+0x40>
 800263a:	2b08      	cmp	r3, #8
 800263c:	d003      	beq.n	8002646 <HAL_RCC_GetSysClockFreq+0x46>
 800263e:	e02d      	b.n	800269c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002640:	4b1d      	ldr	r3, [pc, #116]	; (80026b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002642:	623b      	str	r3, [r7, #32]
      break;
 8002644:	e02d      	b.n	80026a2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	0c9b      	lsrs	r3, r3, #18
 800264a:	f003 030f 	and.w	r3, r3, #15
 800264e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002652:	4413      	add	r3, r2
 8002654:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002658:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d013      	beq.n	800268c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002664:	4b13      	ldr	r3, [pc, #76]	; (80026b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	0c5b      	lsrs	r3, r3, #17
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002672:	4413      	add	r3, r2
 8002674:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002678:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	4a0e      	ldr	r2, [pc, #56]	; (80026b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800267e:	fb02 f203 	mul.w	r2, r2, r3
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	fbb2 f3f3 	udiv	r3, r2, r3
 8002688:	627b      	str	r3, [r7, #36]	; 0x24
 800268a:	e004      	b.n	8002696 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	4a0b      	ldr	r2, [pc, #44]	; (80026bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002690:	fb02 f303 	mul.w	r3, r2, r3
 8002694:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002698:	623b      	str	r3, [r7, #32]
      break;
 800269a:	e002      	b.n	80026a2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800269c:	4b06      	ldr	r3, [pc, #24]	; (80026b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800269e:	623b      	str	r3, [r7, #32]
      break;
 80026a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026a2:	6a3b      	ldr	r3, [r7, #32]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3728      	adds	r7, #40	; 0x28
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bc90      	pop	{r4, r7}
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	0800498c 	.word	0x0800498c
 80026b4:	40021000 	.word	0x40021000
 80026b8:	007a1200 	.word	0x007a1200
 80026bc:	003d0900 	.word	0x003d0900

080026c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026c4:	4b02      	ldr	r3, [pc, #8]	; (80026d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80026c6:	681b      	ldr	r3, [r3, #0]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr
 80026d0:	200000a8 	.word	0x200000a8

080026d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026d8:	f7ff fff2 	bl	80026c0 <HAL_RCC_GetHCLKFreq>
 80026dc:	4602      	mov	r2, r0
 80026de:	4b05      	ldr	r3, [pc, #20]	; (80026f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	0a1b      	lsrs	r3, r3, #8
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	4903      	ldr	r1, [pc, #12]	; (80026f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026ea:	5ccb      	ldrb	r3, [r1, r3]
 80026ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40021000 	.word	0x40021000
 80026f8:	080049ac 	.word	0x080049ac

080026fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002700:	f7ff ffde 	bl	80026c0 <HAL_RCC_GetHCLKFreq>
 8002704:	4602      	mov	r2, r0
 8002706:	4b05      	ldr	r3, [pc, #20]	; (800271c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	0adb      	lsrs	r3, r3, #11
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	4903      	ldr	r1, [pc, #12]	; (8002720 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002712:	5ccb      	ldrb	r3, [r1, r3]
 8002714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002718:	4618      	mov	r0, r3
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40021000 	.word	0x40021000
 8002720:	080049ac 	.word	0x080049ac

08002724 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800272c:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <RCC_Delay+0x34>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a0a      	ldr	r2, [pc, #40]	; (800275c <RCC_Delay+0x38>)
 8002732:	fba2 2303 	umull	r2, r3, r2, r3
 8002736:	0a5b      	lsrs	r3, r3, #9
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	fb02 f303 	mul.w	r3, r2, r3
 800273e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002740:	bf00      	nop
  }
  while (Delay --);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	1e5a      	subs	r2, r3, #1
 8002746:	60fa      	str	r2, [r7, #12]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1f9      	bne.n	8002740 <RCC_Delay+0x1c>
}
 800274c:	bf00      	nop
 800274e:	bf00      	nop
 8002750:	3714      	adds	r7, #20
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr
 8002758:	200000a8 	.word	0x200000a8
 800275c:	10624dd3 	.word	0x10624dd3

08002760 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d101      	bne.n	8002772 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e041      	b.n	80027f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d106      	bne.n	800278c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7fe fd18 	bl	80011bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2202      	movs	r2, #2
 8002790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3304      	adds	r3, #4
 800279c:	4619      	mov	r1, r3
 800279e:	4610      	mov	r0, r2
 80027a0:	f000 fc28 	bl	8002ff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
	...

08002800 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b01      	cmp	r3, #1
 8002812:	d001      	beq.n	8002818 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e03a      	b.n	800288e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2202      	movs	r2, #2
 800281c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 0201 	orr.w	r2, r2, #1
 800282e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a18      	ldr	r2, [pc, #96]	; (8002898 <HAL_TIM_Base_Start_IT+0x98>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d00e      	beq.n	8002858 <HAL_TIM_Base_Start_IT+0x58>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002842:	d009      	beq.n	8002858 <HAL_TIM_Base_Start_IT+0x58>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a14      	ldr	r2, [pc, #80]	; (800289c <HAL_TIM_Base_Start_IT+0x9c>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d004      	beq.n	8002858 <HAL_TIM_Base_Start_IT+0x58>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a13      	ldr	r2, [pc, #76]	; (80028a0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d111      	bne.n	800287c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2b06      	cmp	r3, #6
 8002868:	d010      	beq.n	800288c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f042 0201 	orr.w	r2, r2, #1
 8002878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800287a:	e007      	b.n	800288c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f042 0201 	orr.w	r2, r2, #1
 800288a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3714      	adds	r7, #20
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr
 8002898:	40012c00 	.word	0x40012c00
 800289c:	40000400 	.word	0x40000400
 80028a0:	40000800 	.word	0x40000800

080028a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e041      	b.n	800293a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d106      	bne.n	80028d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 f839 	bl	8002942 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2202      	movs	r2, #2
 80028d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3304      	adds	r3, #4
 80028e0:	4619      	mov	r1, r3
 80028e2:	4610      	mov	r0, r2
 80028e4:	f000 fb86 	bl	8002ff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	3708      	adds	r7, #8
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002942:	b480      	push	{r7}
 8002944:	b083      	sub	sp, #12
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr

08002954 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d109      	bne.n	8002978 <HAL_TIM_PWM_Start+0x24>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800296a:	b2db      	uxtb	r3, r3
 800296c:	2b01      	cmp	r3, #1
 800296e:	bf14      	ite	ne
 8002970:	2301      	movne	r3, #1
 8002972:	2300      	moveq	r3, #0
 8002974:	b2db      	uxtb	r3, r3
 8002976:	e022      	b.n	80029be <HAL_TIM_PWM_Start+0x6a>
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	2b04      	cmp	r3, #4
 800297c:	d109      	bne.n	8002992 <HAL_TIM_PWM_Start+0x3e>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b01      	cmp	r3, #1
 8002988:	bf14      	ite	ne
 800298a:	2301      	movne	r3, #1
 800298c:	2300      	moveq	r3, #0
 800298e:	b2db      	uxtb	r3, r3
 8002990:	e015      	b.n	80029be <HAL_TIM_PWM_Start+0x6a>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	2b08      	cmp	r3, #8
 8002996:	d109      	bne.n	80029ac <HAL_TIM_PWM_Start+0x58>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	bf14      	ite	ne
 80029a4:	2301      	movne	r3, #1
 80029a6:	2300      	moveq	r3, #0
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	e008      	b.n	80029be <HAL_TIM_PWM_Start+0x6a>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	bf14      	ite	ne
 80029b8:	2301      	movne	r3, #1
 80029ba:	2300      	moveq	r3, #0
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e05e      	b.n	8002a84 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d104      	bne.n	80029d6 <HAL_TIM_PWM_Start+0x82>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2202      	movs	r2, #2
 80029d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029d4:	e013      	b.n	80029fe <HAL_TIM_PWM_Start+0xaa>
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	2b04      	cmp	r3, #4
 80029da:	d104      	bne.n	80029e6 <HAL_TIM_PWM_Start+0x92>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2202      	movs	r2, #2
 80029e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029e4:	e00b      	b.n	80029fe <HAL_TIM_PWM_Start+0xaa>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	2b08      	cmp	r3, #8
 80029ea:	d104      	bne.n	80029f6 <HAL_TIM_PWM_Start+0xa2>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2202      	movs	r2, #2
 80029f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029f4:	e003      	b.n	80029fe <HAL_TIM_PWM_Start+0xaa>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2202      	movs	r2, #2
 80029fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2201      	movs	r2, #1
 8002a04:	6839      	ldr	r1, [r7, #0]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 fd74 	bl	80034f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a1e      	ldr	r2, [pc, #120]	; (8002a8c <HAL_TIM_PWM_Start+0x138>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d107      	bne.n	8002a26 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a24:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a18      	ldr	r2, [pc, #96]	; (8002a8c <HAL_TIM_PWM_Start+0x138>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d00e      	beq.n	8002a4e <HAL_TIM_PWM_Start+0xfa>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a38:	d009      	beq.n	8002a4e <HAL_TIM_PWM_Start+0xfa>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a14      	ldr	r2, [pc, #80]	; (8002a90 <HAL_TIM_PWM_Start+0x13c>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d004      	beq.n	8002a4e <HAL_TIM_PWM_Start+0xfa>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a12      	ldr	r2, [pc, #72]	; (8002a94 <HAL_TIM_PWM_Start+0x140>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d111      	bne.n	8002a72 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f003 0307 	and.w	r3, r3, #7
 8002a58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2b06      	cmp	r3, #6
 8002a5e:	d010      	beq.n	8002a82 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f042 0201 	orr.w	r2, r2, #1
 8002a6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a70:	e007      	b.n	8002a82 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f042 0201 	orr.w	r2, r2, #1
 8002a80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40012c00 	.word	0x40012c00
 8002a90:	40000400 	.word	0x40000400
 8002a94:	40000800 	.word	0x40000800

08002a98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d122      	bne.n	8002af4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f003 0302 	and.w	r3, r3, #2
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d11b      	bne.n	8002af4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f06f 0202 	mvn.w	r2, #2
 8002ac4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	699b      	ldr	r3, [r3, #24]
 8002ad2:	f003 0303 	and.w	r3, r3, #3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 fa6f 	bl	8002fbe <HAL_TIM_IC_CaptureCallback>
 8002ae0:	e005      	b.n	8002aee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f000 fa62 	bl	8002fac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 fa71 	bl	8002fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	f003 0304 	and.w	r3, r3, #4
 8002afe:	2b04      	cmp	r3, #4
 8002b00:	d122      	bne.n	8002b48 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	f003 0304 	and.w	r3, r3, #4
 8002b0c:	2b04      	cmp	r3, #4
 8002b0e:	d11b      	bne.n	8002b48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f06f 0204 	mvn.w	r2, #4
 8002b18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2202      	movs	r2, #2
 8002b1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d003      	beq.n	8002b36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 fa45 	bl	8002fbe <HAL_TIM_IC_CaptureCallback>
 8002b34:	e005      	b.n	8002b42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 fa38 	bl	8002fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f000 fa47 	bl	8002fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	2b08      	cmp	r3, #8
 8002b54:	d122      	bne.n	8002b9c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	f003 0308 	and.w	r3, r3, #8
 8002b60:	2b08      	cmp	r3, #8
 8002b62:	d11b      	bne.n	8002b9c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f06f 0208 	mvn.w	r2, #8
 8002b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2204      	movs	r2, #4
 8002b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	69db      	ldr	r3, [r3, #28]
 8002b7a:	f003 0303 	and.w	r3, r3, #3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d003      	beq.n	8002b8a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f000 fa1b 	bl	8002fbe <HAL_TIM_IC_CaptureCallback>
 8002b88:	e005      	b.n	8002b96 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 fa0e 	bl	8002fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f000 fa1d 	bl	8002fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	f003 0310 	and.w	r3, r3, #16
 8002ba6:	2b10      	cmp	r3, #16
 8002ba8:	d122      	bne.n	8002bf0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	f003 0310 	and.w	r3, r3, #16
 8002bb4:	2b10      	cmp	r3, #16
 8002bb6:	d11b      	bne.n	8002bf0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f06f 0210 	mvn.w	r2, #16
 8002bc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2208      	movs	r2, #8
 8002bc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	69db      	ldr	r3, [r3, #28]
 8002bce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 f9f1 	bl	8002fbe <HAL_TIM_IC_CaptureCallback>
 8002bdc:	e005      	b.n	8002bea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 f9e4 	bl	8002fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f000 f9f3 	bl	8002fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d10e      	bne.n	8002c1c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d107      	bne.n	8002c1c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f06f 0201 	mvn.w	r2, #1
 8002c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f7fe f8cc 	bl	8000db4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c26:	2b80      	cmp	r3, #128	; 0x80
 8002c28:	d10e      	bne.n	8002c48 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c34:	2b80      	cmp	r3, #128	; 0x80
 8002c36:	d107      	bne.n	8002c48 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f000 fce1 	bl	800360a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c52:	2b40      	cmp	r3, #64	; 0x40
 8002c54:	d10e      	bne.n	8002c74 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c60:	2b40      	cmp	r3, #64	; 0x40
 8002c62:	d107      	bne.n	8002c74 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 f9b7 	bl	8002fe2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	f003 0320 	and.w	r3, r3, #32
 8002c7e:	2b20      	cmp	r3, #32
 8002c80:	d10e      	bne.n	8002ca0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	f003 0320 	and.w	r3, r3, #32
 8002c8c:	2b20      	cmp	r3, #32
 8002c8e:	d107      	bne.n	8002ca0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f06f 0220 	mvn.w	r2, #32
 8002c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 fcac 	bl	80035f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ca0:	bf00      	nop
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d101      	bne.n	8002cc2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	e0ac      	b.n	8002e1c <HAL_TIM_PWM_ConfigChannel+0x174>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b0c      	cmp	r3, #12
 8002cce:	f200 809f 	bhi.w	8002e10 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002cd2:	a201      	add	r2, pc, #4	; (adr r2, 8002cd8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cd8:	08002d0d 	.word	0x08002d0d
 8002cdc:	08002e11 	.word	0x08002e11
 8002ce0:	08002e11 	.word	0x08002e11
 8002ce4:	08002e11 	.word	0x08002e11
 8002ce8:	08002d4d 	.word	0x08002d4d
 8002cec:	08002e11 	.word	0x08002e11
 8002cf0:	08002e11 	.word	0x08002e11
 8002cf4:	08002e11 	.word	0x08002e11
 8002cf8:	08002d8f 	.word	0x08002d8f
 8002cfc:	08002e11 	.word	0x08002e11
 8002d00:	08002e11 	.word	0x08002e11
 8002d04:	08002e11 	.word	0x08002e11
 8002d08:	08002dcf 	.word	0x08002dcf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68b9      	ldr	r1, [r7, #8]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 f9d0 	bl	80030b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	699a      	ldr	r2, [r3, #24]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f042 0208 	orr.w	r2, r2, #8
 8002d26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	699a      	ldr	r2, [r3, #24]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f022 0204 	bic.w	r2, r2, #4
 8002d36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6999      	ldr	r1, [r3, #24]
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	691a      	ldr	r2, [r3, #16]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	430a      	orrs	r2, r1
 8002d48:	619a      	str	r2, [r3, #24]
      break;
 8002d4a:	e062      	b.n	8002e12 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68b9      	ldr	r1, [r7, #8]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f000 fa16 	bl	8003184 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	699a      	ldr	r2, [r3, #24]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	699a      	ldr	r2, [r3, #24]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6999      	ldr	r1, [r3, #24]
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	021a      	lsls	r2, r3, #8
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	619a      	str	r2, [r3, #24]
      break;
 8002d8c:	e041      	b.n	8002e12 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68b9      	ldr	r1, [r7, #8]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f000 fa5f 	bl	8003258 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	69da      	ldr	r2, [r3, #28]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f042 0208 	orr.w	r2, r2, #8
 8002da8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	69da      	ldr	r2, [r3, #28]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 0204 	bic.w	r2, r2, #4
 8002db8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	69d9      	ldr	r1, [r3, #28]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	691a      	ldr	r2, [r3, #16]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	61da      	str	r2, [r3, #28]
      break;
 8002dcc:	e021      	b.n	8002e12 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68b9      	ldr	r1, [r7, #8]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f000 faa9 	bl	800332c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	69da      	ldr	r2, [r3, #28]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002de8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	69da      	ldr	r2, [r3, #28]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002df8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	69d9      	ldr	r1, [r3, #28]
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	021a      	lsls	r2, r3, #8
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	61da      	str	r2, [r3, #28]
      break;
 8002e0e:	e000      	b.n	8002e12 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002e10:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d101      	bne.n	8002e3c <HAL_TIM_ConfigClockSource+0x18>
 8002e38:	2302      	movs	r3, #2
 8002e3a:	e0b3      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x180>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e5a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e62:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e74:	d03e      	beq.n	8002ef4 <HAL_TIM_ConfigClockSource+0xd0>
 8002e76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e7a:	f200 8087 	bhi.w	8002f8c <HAL_TIM_ConfigClockSource+0x168>
 8002e7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e82:	f000 8085 	beq.w	8002f90 <HAL_TIM_ConfigClockSource+0x16c>
 8002e86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e8a:	d87f      	bhi.n	8002f8c <HAL_TIM_ConfigClockSource+0x168>
 8002e8c:	2b70      	cmp	r3, #112	; 0x70
 8002e8e:	d01a      	beq.n	8002ec6 <HAL_TIM_ConfigClockSource+0xa2>
 8002e90:	2b70      	cmp	r3, #112	; 0x70
 8002e92:	d87b      	bhi.n	8002f8c <HAL_TIM_ConfigClockSource+0x168>
 8002e94:	2b60      	cmp	r3, #96	; 0x60
 8002e96:	d050      	beq.n	8002f3a <HAL_TIM_ConfigClockSource+0x116>
 8002e98:	2b60      	cmp	r3, #96	; 0x60
 8002e9a:	d877      	bhi.n	8002f8c <HAL_TIM_ConfigClockSource+0x168>
 8002e9c:	2b50      	cmp	r3, #80	; 0x50
 8002e9e:	d03c      	beq.n	8002f1a <HAL_TIM_ConfigClockSource+0xf6>
 8002ea0:	2b50      	cmp	r3, #80	; 0x50
 8002ea2:	d873      	bhi.n	8002f8c <HAL_TIM_ConfigClockSource+0x168>
 8002ea4:	2b40      	cmp	r3, #64	; 0x40
 8002ea6:	d058      	beq.n	8002f5a <HAL_TIM_ConfigClockSource+0x136>
 8002ea8:	2b40      	cmp	r3, #64	; 0x40
 8002eaa:	d86f      	bhi.n	8002f8c <HAL_TIM_ConfigClockSource+0x168>
 8002eac:	2b30      	cmp	r3, #48	; 0x30
 8002eae:	d064      	beq.n	8002f7a <HAL_TIM_ConfigClockSource+0x156>
 8002eb0:	2b30      	cmp	r3, #48	; 0x30
 8002eb2:	d86b      	bhi.n	8002f8c <HAL_TIM_ConfigClockSource+0x168>
 8002eb4:	2b20      	cmp	r3, #32
 8002eb6:	d060      	beq.n	8002f7a <HAL_TIM_ConfigClockSource+0x156>
 8002eb8:	2b20      	cmp	r3, #32
 8002eba:	d867      	bhi.n	8002f8c <HAL_TIM_ConfigClockSource+0x168>
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d05c      	beq.n	8002f7a <HAL_TIM_ConfigClockSource+0x156>
 8002ec0:	2b10      	cmp	r3, #16
 8002ec2:	d05a      	beq.n	8002f7a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002ec4:	e062      	b.n	8002f8c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6818      	ldr	r0, [r3, #0]
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	6899      	ldr	r1, [r3, #8]
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	f000 faee 	bl	80034b6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002ee8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	609a      	str	r2, [r3, #8]
      break;
 8002ef2:	e04e      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6818      	ldr	r0, [r3, #0]
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	6899      	ldr	r1, [r3, #8]
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	f000 fad7 	bl	80034b6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	689a      	ldr	r2, [r3, #8]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f16:	609a      	str	r2, [r3, #8]
      break;
 8002f18:	e03b      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6818      	ldr	r0, [r3, #0]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	6859      	ldr	r1, [r3, #4]
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	461a      	mov	r2, r3
 8002f28:	f000 fa4e 	bl	80033c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2150      	movs	r1, #80	; 0x50
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 faa5 	bl	8003482 <TIM_ITRx_SetConfig>
      break;
 8002f38:	e02b      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6818      	ldr	r0, [r3, #0]
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	6859      	ldr	r1, [r3, #4]
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	461a      	mov	r2, r3
 8002f48:	f000 fa6c 	bl	8003424 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2160      	movs	r1, #96	; 0x60
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 fa95 	bl	8003482 <TIM_ITRx_SetConfig>
      break;
 8002f58:	e01b      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6818      	ldr	r0, [r3, #0]
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	6859      	ldr	r1, [r3, #4]
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	461a      	mov	r2, r3
 8002f68:	f000 fa2e 	bl	80033c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2140      	movs	r1, #64	; 0x40
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 fa85 	bl	8003482 <TIM_ITRx_SetConfig>
      break;
 8002f78:	e00b      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4619      	mov	r1, r3
 8002f84:	4610      	mov	r0, r2
 8002f86:	f000 fa7c 	bl	8003482 <TIM_ITRx_SetConfig>
        break;
 8002f8a:	e002      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002f8c:	bf00      	nop
 8002f8e:	e000      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002f90:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3710      	adds	r7, #16
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bc80      	pop	{r7}
 8002fbc:	4770      	bx	lr

08002fbe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b083      	sub	sp, #12
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002fc6:	bf00      	nop
 8002fc8:	370c      	adds	r7, #12
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr

08002fd0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bc80      	pop	{r7}
 8002fe0:	4770      	bx	lr

08002fe2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	b083      	sub	sp, #12
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bc80      	pop	{r7}
 8002ff2:	4770      	bx	lr

08002ff4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a29      	ldr	r2, [pc, #164]	; (80030ac <TIM_Base_SetConfig+0xb8>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00b      	beq.n	8003024 <TIM_Base_SetConfig+0x30>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003012:	d007      	beq.n	8003024 <TIM_Base_SetConfig+0x30>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a26      	ldr	r2, [pc, #152]	; (80030b0 <TIM_Base_SetConfig+0xbc>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d003      	beq.n	8003024 <TIM_Base_SetConfig+0x30>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a25      	ldr	r2, [pc, #148]	; (80030b4 <TIM_Base_SetConfig+0xc0>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d108      	bne.n	8003036 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800302a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	4313      	orrs	r3, r2
 8003034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a1c      	ldr	r2, [pc, #112]	; (80030ac <TIM_Base_SetConfig+0xb8>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d00b      	beq.n	8003056 <TIM_Base_SetConfig+0x62>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003044:	d007      	beq.n	8003056 <TIM_Base_SetConfig+0x62>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a19      	ldr	r2, [pc, #100]	; (80030b0 <TIM_Base_SetConfig+0xbc>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d003      	beq.n	8003056 <TIM_Base_SetConfig+0x62>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a18      	ldr	r2, [pc, #96]	; (80030b4 <TIM_Base_SetConfig+0xc0>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d108      	bne.n	8003068 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800305c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	4313      	orrs	r3, r2
 8003066:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	4313      	orrs	r3, r2
 8003074:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	689a      	ldr	r2, [r3, #8]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4a07      	ldr	r2, [pc, #28]	; (80030ac <TIM_Base_SetConfig+0xb8>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d103      	bne.n	800309c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	691a      	ldr	r2, [r3, #16]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	615a      	str	r2, [r3, #20]
}
 80030a2:	bf00      	nop
 80030a4:	3714      	adds	r7, #20
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bc80      	pop	{r7}
 80030aa:	4770      	bx	lr
 80030ac:	40012c00 	.word	0x40012c00
 80030b0:	40000400 	.word	0x40000400
 80030b4:	40000800 	.word	0x40000800

080030b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b087      	sub	sp, #28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a1b      	ldr	r3, [r3, #32]
 80030c6:	f023 0201 	bic.w	r2, r3, #1
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a1b      	ldr	r3, [r3, #32]
 80030d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f023 0303 	bic.w	r3, r3, #3
 80030ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f023 0302 	bic.w	r3, r3, #2
 8003100:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	697a      	ldr	r2, [r7, #20]
 8003108:	4313      	orrs	r3, r2
 800310a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a1c      	ldr	r2, [pc, #112]	; (8003180 <TIM_OC1_SetConfig+0xc8>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d10c      	bne.n	800312e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	f023 0308 	bic.w	r3, r3, #8
 800311a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	4313      	orrs	r3, r2
 8003124:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f023 0304 	bic.w	r3, r3, #4
 800312c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a13      	ldr	r2, [pc, #76]	; (8003180 <TIM_OC1_SetConfig+0xc8>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d111      	bne.n	800315a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800313c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003144:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	4313      	orrs	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	4313      	orrs	r3, r2
 8003158:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	621a      	str	r2, [r3, #32]
}
 8003174:	bf00      	nop
 8003176:	371c      	adds	r7, #28
 8003178:	46bd      	mov	sp, r7
 800317a:	bc80      	pop	{r7}
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	40012c00 	.word	0x40012c00

08003184 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003184:	b480      	push	{r7}
 8003186:	b087      	sub	sp, #28
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	f023 0210 	bic.w	r2, r3, #16
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	021b      	lsls	r3, r3, #8
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	f023 0320 	bic.w	r3, r3, #32
 80031ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	011b      	lsls	r3, r3, #4
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	4313      	orrs	r3, r2
 80031da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a1d      	ldr	r2, [pc, #116]	; (8003254 <TIM_OC2_SetConfig+0xd0>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d10d      	bne.n	8003200 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	011b      	lsls	r3, r3, #4
 80031f2:	697a      	ldr	r2, [r7, #20]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a14      	ldr	r2, [pc, #80]	; (8003254 <TIM_OC2_SetConfig+0xd0>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d113      	bne.n	8003230 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800320e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003216:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	621a      	str	r2, [r3, #32]
}
 800324a:	bf00      	nop
 800324c:	371c      	adds	r7, #28
 800324e:	46bd      	mov	sp, r7
 8003250:	bc80      	pop	{r7}
 8003252:	4770      	bx	lr
 8003254:	40012c00 	.word	0x40012c00

08003258 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003258:	b480      	push	{r7}
 800325a:	b087      	sub	sp, #28
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a1b      	ldr	r3, [r3, #32]
 8003266:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	69db      	ldr	r3, [r3, #28]
 800327e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f023 0303 	bic.w	r3, r3, #3
 800328e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	4313      	orrs	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80032a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	021b      	lsls	r3, r3, #8
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a1d      	ldr	r2, [pc, #116]	; (8003328 <TIM_OC3_SetConfig+0xd0>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d10d      	bne.n	80032d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	021b      	lsls	r3, r3, #8
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a14      	ldr	r2, [pc, #80]	; (8003328 <TIM_OC3_SetConfig+0xd0>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d113      	bne.n	8003302 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80032e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	4313      	orrs	r3, r2
 8003300:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685a      	ldr	r2, [r3, #4]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	697a      	ldr	r2, [r7, #20]
 800331a:	621a      	str	r2, [r3, #32]
}
 800331c:	bf00      	nop
 800331e:	371c      	adds	r7, #28
 8003320:	46bd      	mov	sp, r7
 8003322:	bc80      	pop	{r7}
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	40012c00 	.word	0x40012c00

0800332c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800332c:	b480      	push	{r7}
 800332e:	b087      	sub	sp, #28
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a1b      	ldr	r3, [r3, #32]
 800333a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a1b      	ldr	r3, [r3, #32]
 8003346:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	69db      	ldr	r3, [r3, #28]
 8003352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800335a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003362:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	021b      	lsls	r3, r3, #8
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	4313      	orrs	r3, r2
 800336e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003376:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	031b      	lsls	r3, r3, #12
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	4313      	orrs	r3, r2
 8003382:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a0f      	ldr	r2, [pc, #60]	; (80033c4 <TIM_OC4_SetConfig+0x98>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d109      	bne.n	80033a0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003392:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	695b      	ldr	r3, [r3, #20]
 8003398:	019b      	lsls	r3, r3, #6
 800339a:	697a      	ldr	r2, [r7, #20]
 800339c:	4313      	orrs	r3, r2
 800339e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	68fa      	ldr	r2, [r7, #12]
 80033aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	693a      	ldr	r2, [r7, #16]
 80033b8:	621a      	str	r2, [r3, #32]
}
 80033ba:	bf00      	nop
 80033bc:	371c      	adds	r7, #28
 80033be:	46bd      	mov	sp, r7
 80033c0:	bc80      	pop	{r7}
 80033c2:	4770      	bx	lr
 80033c4:	40012c00 	.word	0x40012c00

080033c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b087      	sub	sp, #28
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6a1b      	ldr	r3, [r3, #32]
 80033de:	f023 0201 	bic.w	r2, r3, #1
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	693a      	ldr	r2, [r7, #16]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f023 030a 	bic.w	r3, r3, #10
 8003404:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	4313      	orrs	r3, r2
 800340c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	697a      	ldr	r2, [r7, #20]
 8003418:	621a      	str	r2, [r3, #32]
}
 800341a:	bf00      	nop
 800341c:	371c      	adds	r7, #28
 800341e:	46bd      	mov	sp, r7
 8003420:	bc80      	pop	{r7}
 8003422:	4770      	bx	lr

08003424 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003424:	b480      	push	{r7}
 8003426:	b087      	sub	sp, #28
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6a1b      	ldr	r3, [r3, #32]
 8003434:	f023 0210 	bic.w	r2, r3, #16
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	699b      	ldr	r3, [r3, #24]
 8003440:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6a1b      	ldr	r3, [r3, #32]
 8003446:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800344e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	031b      	lsls	r3, r3, #12
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	4313      	orrs	r3, r2
 8003458:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003460:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	011b      	lsls	r3, r3, #4
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	4313      	orrs	r3, r2
 800346a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	621a      	str	r2, [r3, #32]
}
 8003478:	bf00      	nop
 800347a:	371c      	adds	r7, #28
 800347c:	46bd      	mov	sp, r7
 800347e:	bc80      	pop	{r7}
 8003480:	4770      	bx	lr

08003482 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003482:	b480      	push	{r7}
 8003484:	b085      	sub	sp, #20
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
 800348a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003498:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	4313      	orrs	r3, r2
 80034a0:	f043 0307 	orr.w	r3, r3, #7
 80034a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	68fa      	ldr	r2, [r7, #12]
 80034aa:	609a      	str	r2, [r3, #8]
}
 80034ac:	bf00      	nop
 80034ae:	3714      	adds	r7, #20
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bc80      	pop	{r7}
 80034b4:	4770      	bx	lr

080034b6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b087      	sub	sp, #28
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	60f8      	str	r0, [r7, #12]
 80034be:	60b9      	str	r1, [r7, #8]
 80034c0:	607a      	str	r2, [r7, #4]
 80034c2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034d0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	021a      	lsls	r2, r3, #8
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	431a      	orrs	r2, r3
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	4313      	orrs	r3, r2
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	609a      	str	r2, [r3, #8]
}
 80034ea:	bf00      	nop
 80034ec:	371c      	adds	r7, #28
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bc80      	pop	{r7}
 80034f2:	4770      	bx	lr

080034f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b087      	sub	sp, #28
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	f003 031f 	and.w	r3, r3, #31
 8003506:	2201      	movs	r2, #1
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6a1a      	ldr	r2, [r3, #32]
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	43db      	mvns	r3, r3
 8003516:	401a      	ands	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6a1a      	ldr	r2, [r3, #32]
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	f003 031f 	and.w	r3, r3, #31
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	fa01 f303 	lsl.w	r3, r1, r3
 800352c:	431a      	orrs	r2, r3
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	621a      	str	r2, [r3, #32]
}
 8003532:	bf00      	nop
 8003534:	371c      	adds	r7, #28
 8003536:	46bd      	mov	sp, r7
 8003538:	bc80      	pop	{r7}
 800353a:	4770      	bx	lr

0800353c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800354c:	2b01      	cmp	r3, #1
 800354e:	d101      	bne.n	8003554 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003550:	2302      	movs	r3, #2
 8003552:	e046      	b.n	80035e2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2202      	movs	r2, #2
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800357a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	4313      	orrs	r3, r2
 8003584:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a16      	ldr	r2, [pc, #88]	; (80035ec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d00e      	beq.n	80035b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035a0:	d009      	beq.n	80035b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a12      	ldr	r2, [pc, #72]	; (80035f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d004      	beq.n	80035b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a10      	ldr	r2, [pc, #64]	; (80035f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d10c      	bne.n	80035d0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	68ba      	ldr	r2, [r7, #8]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68ba      	ldr	r2, [r7, #8]
 80035ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3714      	adds	r7, #20
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bc80      	pop	{r7}
 80035ea:	4770      	bx	lr
 80035ec:	40012c00 	.word	0x40012c00
 80035f0:	40000400 	.word	0x40000400
 80035f4:	40000800 	.word	0x40000800

080035f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	bc80      	pop	{r7}
 8003608:	4770      	bx	lr

0800360a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003612:	bf00      	nop
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	bc80      	pop	{r7}
 800361a:	4770      	bx	lr

0800361c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e03f      	b.n	80036ae <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d106      	bne.n	8003648 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7fd fe24 	bl	8001290 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2224      	movs	r2, #36	; 0x24
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800365e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 fc85 	bl	8003f70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	691a      	ldr	r2, [r3, #16]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003674:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	695a      	ldr	r2, [r3, #20]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003684:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68da      	ldr	r2, [r3, #12]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003694:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2220      	movs	r2, #32
 80036a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2220      	movs	r2, #32
 80036a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036b6:	b580      	push	{r7, lr}
 80036b8:	b08a      	sub	sp, #40	; 0x28
 80036ba:	af02      	add	r7, sp, #8
 80036bc:	60f8      	str	r0, [r7, #12]
 80036be:	60b9      	str	r1, [r7, #8]
 80036c0:	603b      	str	r3, [r7, #0]
 80036c2:	4613      	mov	r3, r2
 80036c4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80036c6:	2300      	movs	r3, #0
 80036c8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b20      	cmp	r3, #32
 80036d4:	d17c      	bne.n	80037d0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d002      	beq.n	80036e2 <HAL_UART_Transmit+0x2c>
 80036dc:	88fb      	ldrh	r3, [r7, #6]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d101      	bne.n	80036e6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e075      	b.n	80037d2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d101      	bne.n	80036f4 <HAL_UART_Transmit+0x3e>
 80036f0:	2302      	movs	r3, #2
 80036f2:	e06e      	b.n	80037d2 <HAL_UART_Transmit+0x11c>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2221      	movs	r2, #33	; 0x21
 8003706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800370a:	f7fe f893 	bl	8001834 <HAL_GetTick>
 800370e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	88fa      	ldrh	r2, [r7, #6]
 8003714:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	88fa      	ldrh	r2, [r7, #6]
 800371a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003724:	d108      	bne.n	8003738 <HAL_UART_Transmit+0x82>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d104      	bne.n	8003738 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800372e:	2300      	movs	r3, #0
 8003730:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	61bb      	str	r3, [r7, #24]
 8003736:	e003      	b.n	8003740 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800373c:	2300      	movs	r3, #0
 800373e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003748:	e02a      	b.n	80037a0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	2200      	movs	r2, #0
 8003752:	2180      	movs	r1, #128	; 0x80
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f000 fa38 	bl	8003bca <UART_WaitOnFlagUntilTimeout>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e036      	b.n	80037d2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10b      	bne.n	8003782 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	881b      	ldrh	r3, [r3, #0]
 800376e:	461a      	mov	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003778:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	3302      	adds	r3, #2
 800377e:	61bb      	str	r3, [r7, #24]
 8003780:	e007      	b.n	8003792 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	781a      	ldrb	r2, [r3, #0]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	3301      	adds	r3, #1
 8003790:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003796:	b29b      	uxth	r3, r3
 8003798:	3b01      	subs	r3, #1
 800379a:	b29a      	uxth	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1cf      	bne.n	800374a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	2200      	movs	r2, #0
 80037b2:	2140      	movs	r1, #64	; 0x40
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f000 fa08 	bl	8003bca <UART_WaitOnFlagUntilTimeout>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d001      	beq.n	80037c4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e006      	b.n	80037d2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2220      	movs	r2, #32
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80037cc:	2300      	movs	r3, #0
 80037ce:	e000      	b.n	80037d2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80037d0:	2302      	movs	r3, #2
  }
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3720      	adds	r7, #32
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b084      	sub	sp, #16
 80037de:	af00      	add	r7, sp, #0
 80037e0:	60f8      	str	r0, [r7, #12]
 80037e2:	60b9      	str	r1, [r7, #8]
 80037e4:	4613      	mov	r3, r2
 80037e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b20      	cmp	r3, #32
 80037f2:	d11d      	bne.n	8003830 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d002      	beq.n	8003800 <HAL_UART_Receive_IT+0x26>
 80037fa:	88fb      	ldrh	r3, [r7, #6]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e016      	b.n	8003832 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800380a:	2b01      	cmp	r3, #1
 800380c:	d101      	bne.n	8003812 <HAL_UART_Receive_IT+0x38>
 800380e:	2302      	movs	r3, #2
 8003810:	e00f      	b.n	8003832 <HAL_UART_Receive_IT+0x58>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003820:	88fb      	ldrh	r3, [r7, #6]
 8003822:	461a      	mov	r2, r3
 8003824:	68b9      	ldr	r1, [r7, #8]
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	f000 fa19 	bl	8003c5e <UART_Start_Receive_IT>
 800382c:	4603      	mov	r3, r0
 800382e:	e000      	b.n	8003832 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003830:	2302      	movs	r3, #2
  }
}
 8003832:	4618      	mov	r0, r3
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
	...

0800383c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b08a      	sub	sp, #40	; 0x28
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800385c:	2300      	movs	r3, #0
 800385e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003860:	2300      	movs	r3, #0
 8003862:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003866:	f003 030f 	and.w	r3, r3, #15
 800386a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10d      	bne.n	800388e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003874:	f003 0320 	and.w	r3, r3, #32
 8003878:	2b00      	cmp	r3, #0
 800387a:	d008      	beq.n	800388e <HAL_UART_IRQHandler+0x52>
 800387c:	6a3b      	ldr	r3, [r7, #32]
 800387e:	f003 0320 	and.w	r3, r3, #32
 8003882:	2b00      	cmp	r3, #0
 8003884:	d003      	beq.n	800388e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f000 fac9 	bl	8003e1e <UART_Receive_IT>
      return;
 800388c:	e17b      	b.n	8003b86 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	2b00      	cmp	r3, #0
 8003892:	f000 80b1 	beq.w	80039f8 <HAL_UART_IRQHandler+0x1bc>
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	d105      	bne.n	80038ac <HAL_UART_IRQHandler+0x70>
 80038a0:	6a3b      	ldr	r3, [r7, #32]
 80038a2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 80a6 	beq.w	80039f8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80038ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00a      	beq.n	80038cc <HAL_UART_IRQHandler+0x90>
 80038b6:	6a3b      	ldr	r3, [r7, #32]
 80038b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d005      	beq.n	80038cc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c4:	f043 0201 	orr.w	r2, r3, #1
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80038cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ce:	f003 0304 	and.w	r3, r3, #4
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00a      	beq.n	80038ec <HAL_UART_IRQHandler+0xb0>
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	f003 0301 	and.w	r3, r3, #1
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d005      	beq.n	80038ec <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	f043 0202 	orr.w	r2, r3, #2
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80038ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d00a      	beq.n	800390c <HAL_UART_IRQHandler+0xd0>
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d005      	beq.n	800390c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003904:	f043 0204 	orr.w	r2, r3, #4
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800390c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390e:	f003 0308 	and.w	r3, r3, #8
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00f      	beq.n	8003936 <HAL_UART_IRQHandler+0xfa>
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	f003 0320 	and.w	r3, r3, #32
 800391c:	2b00      	cmp	r3, #0
 800391e:	d104      	bne.n	800392a <HAL_UART_IRQHandler+0xee>
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	2b00      	cmp	r3, #0
 8003928:	d005      	beq.n	8003936 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392e:	f043 0208 	orr.w	r2, r3, #8
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393a:	2b00      	cmp	r3, #0
 800393c:	f000 811e 	beq.w	8003b7c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003942:	f003 0320 	and.w	r3, r3, #32
 8003946:	2b00      	cmp	r3, #0
 8003948:	d007      	beq.n	800395a <HAL_UART_IRQHandler+0x11e>
 800394a:	6a3b      	ldr	r3, [r7, #32]
 800394c:	f003 0320 	and.w	r3, r3, #32
 8003950:	2b00      	cmp	r3, #0
 8003952:	d002      	beq.n	800395a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f000 fa62 	bl	8003e1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003964:	2b00      	cmp	r3, #0
 8003966:	bf14      	ite	ne
 8003968:	2301      	movne	r3, #1
 800396a:	2300      	moveq	r3, #0
 800396c:	b2db      	uxtb	r3, r3
 800396e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003974:	f003 0308 	and.w	r3, r3, #8
 8003978:	2b00      	cmp	r3, #0
 800397a:	d102      	bne.n	8003982 <HAL_UART_IRQHandler+0x146>
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d031      	beq.n	80039e6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f9a4 	bl	8003cd0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	695b      	ldr	r3, [r3, #20]
 800398e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003992:	2b00      	cmp	r3, #0
 8003994:	d023      	beq.n	80039de <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695a      	ldr	r2, [r3, #20]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039a4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d013      	beq.n	80039d6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039b2:	4a76      	ldr	r2, [pc, #472]	; (8003b8c <HAL_UART_IRQHandler+0x350>)
 80039b4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7fe f88c 	bl	8001ad8 <HAL_DMA_Abort_IT>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d016      	beq.n	80039f4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80039d0:	4610      	mov	r0, r2
 80039d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039d4:	e00e      	b.n	80039f4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f8e3 	bl	8003ba2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039dc:	e00a      	b.n	80039f4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f8df 	bl	8003ba2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039e4:	e006      	b.n	80039f4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 f8db 	bl	8003ba2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80039f2:	e0c3      	b.n	8003b7c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039f4:	bf00      	nop
    return;
 80039f6:	e0c1      	b.n	8003b7c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	f040 80a1 	bne.w	8003b44 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a04:	f003 0310 	and.w	r3, r3, #16
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 809b 	beq.w	8003b44 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003a0e:	6a3b      	ldr	r3, [r7, #32]
 8003a10:	f003 0310 	and.w	r3, r3, #16
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	f000 8095 	beq.w	8003b44 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	60fb      	str	r3, [r7, #12]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	60fb      	str	r3, [r7, #12]
 8003a2e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d04e      	beq.n	8003adc <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003a48:	8a3b      	ldrh	r3, [r7, #16]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	f000 8098 	beq.w	8003b80 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003a54:	8a3a      	ldrh	r2, [r7, #16]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	f080 8092 	bcs.w	8003b80 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	8a3a      	ldrh	r2, [r7, #16]
 8003a60:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	2b20      	cmp	r3, #32
 8003a6a:	d02b      	beq.n	8003ac4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68da      	ldr	r2, [r3, #12]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a7a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	695a      	ldr	r2, [r3, #20]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0201 	bic.w	r2, r2, #1
 8003a8a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	695a      	ldr	r2, [r3, #20]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a9a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68da      	ldr	r2, [r3, #12]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f022 0210 	bic.w	r2, r2, #16
 8003ab8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7fd ffcf 	bl	8001a62 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 f86d 	bl	8003bb4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003ada:	e051      	b.n	8003b80 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d047      	beq.n	8003b84 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8003af4:	8a7b      	ldrh	r3, [r7, #18]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d044      	beq.n	8003b84 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68da      	ldr	r2, [r3, #12]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003b08:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	695a      	ldr	r2, [r3, #20]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f022 0201 	bic.w	r2, r2, #1
 8003b18:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2220      	movs	r2, #32
 8003b1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68da      	ldr	r2, [r3, #12]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0210 	bic.w	r2, r2, #16
 8003b36:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b38:	8a7b      	ldrh	r3, [r7, #18]
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 f839 	bl	8003bb4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003b42:	e01f      	b.n	8003b84 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d008      	beq.n	8003b60 <HAL_UART_IRQHandler+0x324>
 8003b4e:	6a3b      	ldr	r3, [r7, #32]
 8003b50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f000 f8f9 	bl	8003d50 <UART_Transmit_IT>
    return;
 8003b5e:	e012      	b.n	8003b86 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00d      	beq.n	8003b86 <HAL_UART_IRQHandler+0x34a>
 8003b6a:	6a3b      	ldr	r3, [r7, #32]
 8003b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d008      	beq.n	8003b86 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 f93a 	bl	8003dee <UART_EndTransmit_IT>
    return;
 8003b7a:	e004      	b.n	8003b86 <HAL_UART_IRQHandler+0x34a>
    return;
 8003b7c:	bf00      	nop
 8003b7e:	e002      	b.n	8003b86 <HAL_UART_IRQHandler+0x34a>
      return;
 8003b80:	bf00      	nop
 8003b82:	e000      	b.n	8003b86 <HAL_UART_IRQHandler+0x34a>
      return;
 8003b84:	bf00      	nop
  }
}
 8003b86:	3728      	adds	r7, #40	; 0x28
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	08003d29 	.word	0x08003d29

08003b90 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bc80      	pop	{r7}
 8003ba0:	4770      	bx	lr

08003ba2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b083      	sub	sp, #12
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003baa:	bf00      	nop
 8003bac:	370c      	adds	r7, #12
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bc80      	pop	{r7}
 8003bb2:	4770      	bx	lr

08003bb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003bc0:	bf00      	nop
 8003bc2:	370c      	adds	r7, #12
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bc80      	pop	{r7}
 8003bc8:	4770      	bx	lr

08003bca <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b084      	sub	sp, #16
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	60f8      	str	r0, [r7, #12]
 8003bd2:	60b9      	str	r1, [r7, #8]
 8003bd4:	603b      	str	r3, [r7, #0]
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bda:	e02c      	b.n	8003c36 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be2:	d028      	beq.n	8003c36 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d007      	beq.n	8003bfa <UART_WaitOnFlagUntilTimeout+0x30>
 8003bea:	f7fd fe23 	bl	8001834 <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d21d      	bcs.n	8003c36 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68da      	ldr	r2, [r3, #12]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c08:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	695a      	ldr	r2, [r3, #20]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f022 0201 	bic.w	r2, r2, #1
 8003c18:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2220      	movs	r2, #32
 8003c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2220      	movs	r2, #32
 8003c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e00f      	b.n	8003c56 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	bf0c      	ite	eq
 8003c46:	2301      	moveq	r3, #1
 8003c48:	2300      	movne	r3, #0
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d0c3      	beq.n	8003bdc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c5e:	b480      	push	{r7}
 8003c60:	b085      	sub	sp, #20
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	60f8      	str	r0, [r7, #12]
 8003c66:	60b9      	str	r1, [r7, #8]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	88fa      	ldrh	r2, [r7, #6]
 8003c76:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	88fa      	ldrh	r2, [r7, #6]
 8003c7c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2222      	movs	r2, #34	; 0x22
 8003c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68da      	ldr	r2, [r3, #12]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ca2:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	695a      	ldr	r2, [r3, #20]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0201 	orr.w	r2, r2, #1
 8003cb2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	68da      	ldr	r2, [r3, #12]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0220 	orr.w	r2, r2, #32
 8003cc2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3714      	adds	r7, #20
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr

08003cd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003ce6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695a      	ldr	r2, [r3, #20]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0201 	bic.w	r2, r2, #1
 8003cf6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d107      	bne.n	8003d10 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68da      	ldr	r2, [r3, #12]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f022 0210 	bic.w	r2, r2, #16
 8003d0e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2220      	movs	r2, #32
 8003d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr

08003d28 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f7ff ff2d 	bl	8003ba2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d48:	bf00      	nop
 8003d4a:	3710      	adds	r7, #16
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b21      	cmp	r3, #33	; 0x21
 8003d62:	d13e      	bne.n	8003de2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d6c:	d114      	bne.n	8003d98 <UART_Transmit_IT+0x48>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d110      	bne.n	8003d98 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	881b      	ldrh	r3, [r3, #0]
 8003d80:	461a      	mov	r2, r3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d8a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a1b      	ldr	r3, [r3, #32]
 8003d90:	1c9a      	adds	r2, r3, #2
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	621a      	str	r2, [r3, #32]
 8003d96:	e008      	b.n	8003daa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a1b      	ldr	r3, [r3, #32]
 8003d9c:	1c59      	adds	r1, r3, #1
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6211      	str	r1, [r2, #32]
 8003da2:	781a      	ldrb	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	4619      	mov	r1, r3
 8003db8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10f      	bne.n	8003dde <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68da      	ldr	r2, [r3, #12]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dcc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68da      	ldr	r2, [r3, #12]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ddc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003dde:	2300      	movs	r3, #0
 8003de0:	e000      	b.n	8003de4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003de2:	2302      	movs	r3, #2
  }
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3714      	adds	r7, #20
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bc80      	pop	{r7}
 8003dec:	4770      	bx	lr

08003dee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b082      	sub	sp, #8
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68da      	ldr	r2, [r3, #12]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2220      	movs	r2, #32
 8003e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f7ff febe 	bl	8003b90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b086      	sub	sp, #24
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	2b22      	cmp	r3, #34	; 0x22
 8003e30:	f040 8099 	bne.w	8003f66 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e3c:	d117      	bne.n	8003e6e <UART_Receive_IT+0x50>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d113      	bne.n	8003e6e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003e46:	2300      	movs	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e4e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e66:	1c9a      	adds	r2, r3, #2
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	629a      	str	r2, [r3, #40]	; 0x28
 8003e6c:	e026      	b.n	8003ebc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e72:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003e74:	2300      	movs	r3, #0
 8003e76:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e80:	d007      	beq.n	8003e92 <UART_Receive_IT+0x74>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d10a      	bne.n	8003ea0 <UART_Receive_IT+0x82>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d106      	bne.n	8003ea0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	701a      	strb	r2, [r3, #0]
 8003e9e:	e008      	b.n	8003eb2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003eac:	b2da      	uxtb	r2, r3
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb6:	1c5a      	adds	r2, r3, #1
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	4619      	mov	r1, r3
 8003eca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d148      	bne.n	8003f62 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68da      	ldr	r2, [r3, #12]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 0220 	bic.w	r2, r2, #32
 8003ede:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68da      	ldr	r2, [r3, #12]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003eee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	695a      	ldr	r2, [r3, #20]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f022 0201 	bic.w	r2, r2, #1
 8003efe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2220      	movs	r2, #32
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d123      	bne.n	8003f58 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68da      	ldr	r2, [r3, #12]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f022 0210 	bic.w	r2, r2, #16
 8003f24:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0310 	and.w	r3, r3, #16
 8003f30:	2b10      	cmp	r3, #16
 8003f32:	d10a      	bne.n	8003f4a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f34:	2300      	movs	r3, #0
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	60fb      	str	r3, [r7, #12]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	60fb      	str	r3, [r7, #12]
 8003f48:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003f4e:	4619      	mov	r1, r3
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f7ff fe2f 	bl	8003bb4 <HAL_UARTEx_RxEventCallback>
 8003f56:	e002      	b.n	8003f5e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f7fc fd1b 	bl	8000994 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e002      	b.n	8003f68 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003f62:	2300      	movs	r3, #0
 8003f64:	e000      	b.n	8003f68 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003f66:	2302      	movs	r3, #2
  }
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3718      	adds	r7, #24
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	68da      	ldr	r2, [r3, #12]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	689a      	ldr	r2, [r3, #8]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	431a      	orrs	r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	695b      	ldr	r3, [r3, #20]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003faa:	f023 030c 	bic.w	r3, r3, #12
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	6812      	ldr	r2, [r2, #0]
 8003fb2:	68b9      	ldr	r1, [r7, #8]
 8003fb4:	430b      	orrs	r3, r1
 8003fb6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	699a      	ldr	r2, [r3, #24]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a2c      	ldr	r2, [pc, #176]	; (8004084 <UART_SetConfig+0x114>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d103      	bne.n	8003fe0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003fd8:	f7fe fb90 	bl	80026fc <HAL_RCC_GetPCLK2Freq>
 8003fdc:	60f8      	str	r0, [r7, #12]
 8003fde:	e002      	b.n	8003fe6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003fe0:	f7fe fb78 	bl	80026d4 <HAL_RCC_GetPCLK1Freq>
 8003fe4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	4413      	add	r3, r2
 8003fee:	009a      	lsls	r2, r3, #2
 8003ff0:	441a      	add	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ffc:	4a22      	ldr	r2, [pc, #136]	; (8004088 <UART_SetConfig+0x118>)
 8003ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8004002:	095b      	lsrs	r3, r3, #5
 8004004:	0119      	lsls	r1, r3, #4
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	4613      	mov	r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	4413      	add	r3, r2
 800400e:	009a      	lsls	r2, r3, #2
 8004010:	441a      	add	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	fbb2 f2f3 	udiv	r2, r2, r3
 800401c:	4b1a      	ldr	r3, [pc, #104]	; (8004088 <UART_SetConfig+0x118>)
 800401e:	fba3 0302 	umull	r0, r3, r3, r2
 8004022:	095b      	lsrs	r3, r3, #5
 8004024:	2064      	movs	r0, #100	; 0x64
 8004026:	fb00 f303 	mul.w	r3, r0, r3
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	011b      	lsls	r3, r3, #4
 800402e:	3332      	adds	r3, #50	; 0x32
 8004030:	4a15      	ldr	r2, [pc, #84]	; (8004088 <UART_SetConfig+0x118>)
 8004032:	fba2 2303 	umull	r2, r3, r2, r3
 8004036:	095b      	lsrs	r3, r3, #5
 8004038:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800403c:	4419      	add	r1, r3
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	4613      	mov	r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	4413      	add	r3, r2
 8004046:	009a      	lsls	r2, r3, #2
 8004048:	441a      	add	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	fbb2 f2f3 	udiv	r2, r2, r3
 8004054:	4b0c      	ldr	r3, [pc, #48]	; (8004088 <UART_SetConfig+0x118>)
 8004056:	fba3 0302 	umull	r0, r3, r3, r2
 800405a:	095b      	lsrs	r3, r3, #5
 800405c:	2064      	movs	r0, #100	; 0x64
 800405e:	fb00 f303 	mul.w	r3, r0, r3
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	3332      	adds	r3, #50	; 0x32
 8004068:	4a07      	ldr	r2, [pc, #28]	; (8004088 <UART_SetConfig+0x118>)
 800406a:	fba2 2303 	umull	r2, r3, r2, r3
 800406e:	095b      	lsrs	r3, r3, #5
 8004070:	f003 020f 	and.w	r2, r3, #15
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	440a      	add	r2, r1
 800407a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800407c:	bf00      	nop
 800407e:	3710      	adds	r7, #16
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	40013800 	.word	0x40013800
 8004088:	51eb851f 	.word	0x51eb851f

0800408c <__errno>:
 800408c:	4b01      	ldr	r3, [pc, #4]	; (8004094 <__errno+0x8>)
 800408e:	6818      	ldr	r0, [r3, #0]
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	200000b4 	.word	0x200000b4

08004098 <__libc_init_array>:
 8004098:	b570      	push	{r4, r5, r6, lr}
 800409a:	2600      	movs	r6, #0
 800409c:	4d0c      	ldr	r5, [pc, #48]	; (80040d0 <__libc_init_array+0x38>)
 800409e:	4c0d      	ldr	r4, [pc, #52]	; (80040d4 <__libc_init_array+0x3c>)
 80040a0:	1b64      	subs	r4, r4, r5
 80040a2:	10a4      	asrs	r4, r4, #2
 80040a4:	42a6      	cmp	r6, r4
 80040a6:	d109      	bne.n	80040bc <__libc_init_array+0x24>
 80040a8:	f000 fc5c 	bl	8004964 <_init>
 80040ac:	2600      	movs	r6, #0
 80040ae:	4d0a      	ldr	r5, [pc, #40]	; (80040d8 <__libc_init_array+0x40>)
 80040b0:	4c0a      	ldr	r4, [pc, #40]	; (80040dc <__libc_init_array+0x44>)
 80040b2:	1b64      	subs	r4, r4, r5
 80040b4:	10a4      	asrs	r4, r4, #2
 80040b6:	42a6      	cmp	r6, r4
 80040b8:	d105      	bne.n	80040c6 <__libc_init_array+0x2e>
 80040ba:	bd70      	pop	{r4, r5, r6, pc}
 80040bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80040c0:	4798      	blx	r3
 80040c2:	3601      	adds	r6, #1
 80040c4:	e7ee      	b.n	80040a4 <__libc_init_array+0xc>
 80040c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80040ca:	4798      	blx	r3
 80040cc:	3601      	adds	r6, #1
 80040ce:	e7f2      	b.n	80040b6 <__libc_init_array+0x1e>
 80040d0:	080049e8 	.word	0x080049e8
 80040d4:	080049e8 	.word	0x080049e8
 80040d8:	080049e8 	.word	0x080049e8
 80040dc:	080049ec 	.word	0x080049ec

080040e0 <memset>:
 80040e0:	4603      	mov	r3, r0
 80040e2:	4402      	add	r2, r0
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d100      	bne.n	80040ea <memset+0xa>
 80040e8:	4770      	bx	lr
 80040ea:	f803 1b01 	strb.w	r1, [r3], #1
 80040ee:	e7f9      	b.n	80040e4 <memset+0x4>

080040f0 <siprintf>:
 80040f0:	b40e      	push	{r1, r2, r3}
 80040f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80040f6:	b500      	push	{lr}
 80040f8:	b09c      	sub	sp, #112	; 0x70
 80040fa:	ab1d      	add	r3, sp, #116	; 0x74
 80040fc:	9002      	str	r0, [sp, #8]
 80040fe:	9006      	str	r0, [sp, #24]
 8004100:	9107      	str	r1, [sp, #28]
 8004102:	9104      	str	r1, [sp, #16]
 8004104:	4808      	ldr	r0, [pc, #32]	; (8004128 <siprintf+0x38>)
 8004106:	4909      	ldr	r1, [pc, #36]	; (800412c <siprintf+0x3c>)
 8004108:	f853 2b04 	ldr.w	r2, [r3], #4
 800410c:	9105      	str	r1, [sp, #20]
 800410e:	6800      	ldr	r0, [r0, #0]
 8004110:	a902      	add	r1, sp, #8
 8004112:	9301      	str	r3, [sp, #4]
 8004114:	f000 f868 	bl	80041e8 <_svfiprintf_r>
 8004118:	2200      	movs	r2, #0
 800411a:	9b02      	ldr	r3, [sp, #8]
 800411c:	701a      	strb	r2, [r3, #0]
 800411e:	b01c      	add	sp, #112	; 0x70
 8004120:	f85d eb04 	ldr.w	lr, [sp], #4
 8004124:	b003      	add	sp, #12
 8004126:	4770      	bx	lr
 8004128:	200000b4 	.word	0x200000b4
 800412c:	ffff0208 	.word	0xffff0208

08004130 <__ssputs_r>:
 8004130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004134:	688e      	ldr	r6, [r1, #8]
 8004136:	4682      	mov	sl, r0
 8004138:	429e      	cmp	r6, r3
 800413a:	460c      	mov	r4, r1
 800413c:	4690      	mov	r8, r2
 800413e:	461f      	mov	r7, r3
 8004140:	d838      	bhi.n	80041b4 <__ssputs_r+0x84>
 8004142:	898a      	ldrh	r2, [r1, #12]
 8004144:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004148:	d032      	beq.n	80041b0 <__ssputs_r+0x80>
 800414a:	6825      	ldr	r5, [r4, #0]
 800414c:	6909      	ldr	r1, [r1, #16]
 800414e:	3301      	adds	r3, #1
 8004150:	eba5 0901 	sub.w	r9, r5, r1
 8004154:	6965      	ldr	r5, [r4, #20]
 8004156:	444b      	add	r3, r9
 8004158:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800415c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004160:	106d      	asrs	r5, r5, #1
 8004162:	429d      	cmp	r5, r3
 8004164:	bf38      	it	cc
 8004166:	461d      	movcc	r5, r3
 8004168:	0553      	lsls	r3, r2, #21
 800416a:	d531      	bpl.n	80041d0 <__ssputs_r+0xa0>
 800416c:	4629      	mov	r1, r5
 800416e:	f000 fb53 	bl	8004818 <_malloc_r>
 8004172:	4606      	mov	r6, r0
 8004174:	b950      	cbnz	r0, 800418c <__ssputs_r+0x5c>
 8004176:	230c      	movs	r3, #12
 8004178:	f04f 30ff 	mov.w	r0, #4294967295
 800417c:	f8ca 3000 	str.w	r3, [sl]
 8004180:	89a3      	ldrh	r3, [r4, #12]
 8004182:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004186:	81a3      	strh	r3, [r4, #12]
 8004188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800418c:	464a      	mov	r2, r9
 800418e:	6921      	ldr	r1, [r4, #16]
 8004190:	f000 face 	bl	8004730 <memcpy>
 8004194:	89a3      	ldrh	r3, [r4, #12]
 8004196:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800419a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800419e:	81a3      	strh	r3, [r4, #12]
 80041a0:	6126      	str	r6, [r4, #16]
 80041a2:	444e      	add	r6, r9
 80041a4:	6026      	str	r6, [r4, #0]
 80041a6:	463e      	mov	r6, r7
 80041a8:	6165      	str	r5, [r4, #20]
 80041aa:	eba5 0509 	sub.w	r5, r5, r9
 80041ae:	60a5      	str	r5, [r4, #8]
 80041b0:	42be      	cmp	r6, r7
 80041b2:	d900      	bls.n	80041b6 <__ssputs_r+0x86>
 80041b4:	463e      	mov	r6, r7
 80041b6:	4632      	mov	r2, r6
 80041b8:	4641      	mov	r1, r8
 80041ba:	6820      	ldr	r0, [r4, #0]
 80041bc:	f000 fac6 	bl	800474c <memmove>
 80041c0:	68a3      	ldr	r3, [r4, #8]
 80041c2:	6822      	ldr	r2, [r4, #0]
 80041c4:	1b9b      	subs	r3, r3, r6
 80041c6:	4432      	add	r2, r6
 80041c8:	2000      	movs	r0, #0
 80041ca:	60a3      	str	r3, [r4, #8]
 80041cc:	6022      	str	r2, [r4, #0]
 80041ce:	e7db      	b.n	8004188 <__ssputs_r+0x58>
 80041d0:	462a      	mov	r2, r5
 80041d2:	f000 fb7b 	bl	80048cc <_realloc_r>
 80041d6:	4606      	mov	r6, r0
 80041d8:	2800      	cmp	r0, #0
 80041da:	d1e1      	bne.n	80041a0 <__ssputs_r+0x70>
 80041dc:	4650      	mov	r0, sl
 80041de:	6921      	ldr	r1, [r4, #16]
 80041e0:	f000 face 	bl	8004780 <_free_r>
 80041e4:	e7c7      	b.n	8004176 <__ssputs_r+0x46>
	...

080041e8 <_svfiprintf_r>:
 80041e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ec:	4698      	mov	r8, r3
 80041ee:	898b      	ldrh	r3, [r1, #12]
 80041f0:	4607      	mov	r7, r0
 80041f2:	061b      	lsls	r3, r3, #24
 80041f4:	460d      	mov	r5, r1
 80041f6:	4614      	mov	r4, r2
 80041f8:	b09d      	sub	sp, #116	; 0x74
 80041fa:	d50e      	bpl.n	800421a <_svfiprintf_r+0x32>
 80041fc:	690b      	ldr	r3, [r1, #16]
 80041fe:	b963      	cbnz	r3, 800421a <_svfiprintf_r+0x32>
 8004200:	2140      	movs	r1, #64	; 0x40
 8004202:	f000 fb09 	bl	8004818 <_malloc_r>
 8004206:	6028      	str	r0, [r5, #0]
 8004208:	6128      	str	r0, [r5, #16]
 800420a:	b920      	cbnz	r0, 8004216 <_svfiprintf_r+0x2e>
 800420c:	230c      	movs	r3, #12
 800420e:	603b      	str	r3, [r7, #0]
 8004210:	f04f 30ff 	mov.w	r0, #4294967295
 8004214:	e0d1      	b.n	80043ba <_svfiprintf_r+0x1d2>
 8004216:	2340      	movs	r3, #64	; 0x40
 8004218:	616b      	str	r3, [r5, #20]
 800421a:	2300      	movs	r3, #0
 800421c:	9309      	str	r3, [sp, #36]	; 0x24
 800421e:	2320      	movs	r3, #32
 8004220:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004224:	2330      	movs	r3, #48	; 0x30
 8004226:	f04f 0901 	mov.w	r9, #1
 800422a:	f8cd 800c 	str.w	r8, [sp, #12]
 800422e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80043d4 <_svfiprintf_r+0x1ec>
 8004232:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004236:	4623      	mov	r3, r4
 8004238:	469a      	mov	sl, r3
 800423a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800423e:	b10a      	cbz	r2, 8004244 <_svfiprintf_r+0x5c>
 8004240:	2a25      	cmp	r2, #37	; 0x25
 8004242:	d1f9      	bne.n	8004238 <_svfiprintf_r+0x50>
 8004244:	ebba 0b04 	subs.w	fp, sl, r4
 8004248:	d00b      	beq.n	8004262 <_svfiprintf_r+0x7a>
 800424a:	465b      	mov	r3, fp
 800424c:	4622      	mov	r2, r4
 800424e:	4629      	mov	r1, r5
 8004250:	4638      	mov	r0, r7
 8004252:	f7ff ff6d 	bl	8004130 <__ssputs_r>
 8004256:	3001      	adds	r0, #1
 8004258:	f000 80aa 	beq.w	80043b0 <_svfiprintf_r+0x1c8>
 800425c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800425e:	445a      	add	r2, fp
 8004260:	9209      	str	r2, [sp, #36]	; 0x24
 8004262:	f89a 3000 	ldrb.w	r3, [sl]
 8004266:	2b00      	cmp	r3, #0
 8004268:	f000 80a2 	beq.w	80043b0 <_svfiprintf_r+0x1c8>
 800426c:	2300      	movs	r3, #0
 800426e:	f04f 32ff 	mov.w	r2, #4294967295
 8004272:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004276:	f10a 0a01 	add.w	sl, sl, #1
 800427a:	9304      	str	r3, [sp, #16]
 800427c:	9307      	str	r3, [sp, #28]
 800427e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004282:	931a      	str	r3, [sp, #104]	; 0x68
 8004284:	4654      	mov	r4, sl
 8004286:	2205      	movs	r2, #5
 8004288:	f814 1b01 	ldrb.w	r1, [r4], #1
 800428c:	4851      	ldr	r0, [pc, #324]	; (80043d4 <_svfiprintf_r+0x1ec>)
 800428e:	f000 fa41 	bl	8004714 <memchr>
 8004292:	9a04      	ldr	r2, [sp, #16]
 8004294:	b9d8      	cbnz	r0, 80042ce <_svfiprintf_r+0xe6>
 8004296:	06d0      	lsls	r0, r2, #27
 8004298:	bf44      	itt	mi
 800429a:	2320      	movmi	r3, #32
 800429c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042a0:	0711      	lsls	r1, r2, #28
 80042a2:	bf44      	itt	mi
 80042a4:	232b      	movmi	r3, #43	; 0x2b
 80042a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042aa:	f89a 3000 	ldrb.w	r3, [sl]
 80042ae:	2b2a      	cmp	r3, #42	; 0x2a
 80042b0:	d015      	beq.n	80042de <_svfiprintf_r+0xf6>
 80042b2:	4654      	mov	r4, sl
 80042b4:	2000      	movs	r0, #0
 80042b6:	f04f 0c0a 	mov.w	ip, #10
 80042ba:	9a07      	ldr	r2, [sp, #28]
 80042bc:	4621      	mov	r1, r4
 80042be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042c2:	3b30      	subs	r3, #48	; 0x30
 80042c4:	2b09      	cmp	r3, #9
 80042c6:	d94e      	bls.n	8004366 <_svfiprintf_r+0x17e>
 80042c8:	b1b0      	cbz	r0, 80042f8 <_svfiprintf_r+0x110>
 80042ca:	9207      	str	r2, [sp, #28]
 80042cc:	e014      	b.n	80042f8 <_svfiprintf_r+0x110>
 80042ce:	eba0 0308 	sub.w	r3, r0, r8
 80042d2:	fa09 f303 	lsl.w	r3, r9, r3
 80042d6:	4313      	orrs	r3, r2
 80042d8:	46a2      	mov	sl, r4
 80042da:	9304      	str	r3, [sp, #16]
 80042dc:	e7d2      	b.n	8004284 <_svfiprintf_r+0x9c>
 80042de:	9b03      	ldr	r3, [sp, #12]
 80042e0:	1d19      	adds	r1, r3, #4
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	9103      	str	r1, [sp, #12]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	bfbb      	ittet	lt
 80042ea:	425b      	neglt	r3, r3
 80042ec:	f042 0202 	orrlt.w	r2, r2, #2
 80042f0:	9307      	strge	r3, [sp, #28]
 80042f2:	9307      	strlt	r3, [sp, #28]
 80042f4:	bfb8      	it	lt
 80042f6:	9204      	strlt	r2, [sp, #16]
 80042f8:	7823      	ldrb	r3, [r4, #0]
 80042fa:	2b2e      	cmp	r3, #46	; 0x2e
 80042fc:	d10c      	bne.n	8004318 <_svfiprintf_r+0x130>
 80042fe:	7863      	ldrb	r3, [r4, #1]
 8004300:	2b2a      	cmp	r3, #42	; 0x2a
 8004302:	d135      	bne.n	8004370 <_svfiprintf_r+0x188>
 8004304:	9b03      	ldr	r3, [sp, #12]
 8004306:	3402      	adds	r4, #2
 8004308:	1d1a      	adds	r2, r3, #4
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	9203      	str	r2, [sp, #12]
 800430e:	2b00      	cmp	r3, #0
 8004310:	bfb8      	it	lt
 8004312:	f04f 33ff 	movlt.w	r3, #4294967295
 8004316:	9305      	str	r3, [sp, #20]
 8004318:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80043e4 <_svfiprintf_r+0x1fc>
 800431c:	2203      	movs	r2, #3
 800431e:	4650      	mov	r0, sl
 8004320:	7821      	ldrb	r1, [r4, #0]
 8004322:	f000 f9f7 	bl	8004714 <memchr>
 8004326:	b140      	cbz	r0, 800433a <_svfiprintf_r+0x152>
 8004328:	2340      	movs	r3, #64	; 0x40
 800432a:	eba0 000a 	sub.w	r0, r0, sl
 800432e:	fa03 f000 	lsl.w	r0, r3, r0
 8004332:	9b04      	ldr	r3, [sp, #16]
 8004334:	3401      	adds	r4, #1
 8004336:	4303      	orrs	r3, r0
 8004338:	9304      	str	r3, [sp, #16]
 800433a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800433e:	2206      	movs	r2, #6
 8004340:	4825      	ldr	r0, [pc, #148]	; (80043d8 <_svfiprintf_r+0x1f0>)
 8004342:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004346:	f000 f9e5 	bl	8004714 <memchr>
 800434a:	2800      	cmp	r0, #0
 800434c:	d038      	beq.n	80043c0 <_svfiprintf_r+0x1d8>
 800434e:	4b23      	ldr	r3, [pc, #140]	; (80043dc <_svfiprintf_r+0x1f4>)
 8004350:	bb1b      	cbnz	r3, 800439a <_svfiprintf_r+0x1b2>
 8004352:	9b03      	ldr	r3, [sp, #12]
 8004354:	3307      	adds	r3, #7
 8004356:	f023 0307 	bic.w	r3, r3, #7
 800435a:	3308      	adds	r3, #8
 800435c:	9303      	str	r3, [sp, #12]
 800435e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004360:	4433      	add	r3, r6
 8004362:	9309      	str	r3, [sp, #36]	; 0x24
 8004364:	e767      	b.n	8004236 <_svfiprintf_r+0x4e>
 8004366:	460c      	mov	r4, r1
 8004368:	2001      	movs	r0, #1
 800436a:	fb0c 3202 	mla	r2, ip, r2, r3
 800436e:	e7a5      	b.n	80042bc <_svfiprintf_r+0xd4>
 8004370:	2300      	movs	r3, #0
 8004372:	f04f 0c0a 	mov.w	ip, #10
 8004376:	4619      	mov	r1, r3
 8004378:	3401      	adds	r4, #1
 800437a:	9305      	str	r3, [sp, #20]
 800437c:	4620      	mov	r0, r4
 800437e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004382:	3a30      	subs	r2, #48	; 0x30
 8004384:	2a09      	cmp	r2, #9
 8004386:	d903      	bls.n	8004390 <_svfiprintf_r+0x1a8>
 8004388:	2b00      	cmp	r3, #0
 800438a:	d0c5      	beq.n	8004318 <_svfiprintf_r+0x130>
 800438c:	9105      	str	r1, [sp, #20]
 800438e:	e7c3      	b.n	8004318 <_svfiprintf_r+0x130>
 8004390:	4604      	mov	r4, r0
 8004392:	2301      	movs	r3, #1
 8004394:	fb0c 2101 	mla	r1, ip, r1, r2
 8004398:	e7f0      	b.n	800437c <_svfiprintf_r+0x194>
 800439a:	ab03      	add	r3, sp, #12
 800439c:	9300      	str	r3, [sp, #0]
 800439e:	462a      	mov	r2, r5
 80043a0:	4638      	mov	r0, r7
 80043a2:	4b0f      	ldr	r3, [pc, #60]	; (80043e0 <_svfiprintf_r+0x1f8>)
 80043a4:	a904      	add	r1, sp, #16
 80043a6:	f3af 8000 	nop.w
 80043aa:	1c42      	adds	r2, r0, #1
 80043ac:	4606      	mov	r6, r0
 80043ae:	d1d6      	bne.n	800435e <_svfiprintf_r+0x176>
 80043b0:	89ab      	ldrh	r3, [r5, #12]
 80043b2:	065b      	lsls	r3, r3, #25
 80043b4:	f53f af2c 	bmi.w	8004210 <_svfiprintf_r+0x28>
 80043b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043ba:	b01d      	add	sp, #116	; 0x74
 80043bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043c0:	ab03      	add	r3, sp, #12
 80043c2:	9300      	str	r3, [sp, #0]
 80043c4:	462a      	mov	r2, r5
 80043c6:	4638      	mov	r0, r7
 80043c8:	4b05      	ldr	r3, [pc, #20]	; (80043e0 <_svfiprintf_r+0x1f8>)
 80043ca:	a904      	add	r1, sp, #16
 80043cc:	f000 f87c 	bl	80044c8 <_printf_i>
 80043d0:	e7eb      	b.n	80043aa <_svfiprintf_r+0x1c2>
 80043d2:	bf00      	nop
 80043d4:	080049b4 	.word	0x080049b4
 80043d8:	080049be 	.word	0x080049be
 80043dc:	00000000 	.word	0x00000000
 80043e0:	08004131 	.word	0x08004131
 80043e4:	080049ba 	.word	0x080049ba

080043e8 <_printf_common>:
 80043e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043ec:	4616      	mov	r6, r2
 80043ee:	4699      	mov	r9, r3
 80043f0:	688a      	ldr	r2, [r1, #8]
 80043f2:	690b      	ldr	r3, [r1, #16]
 80043f4:	4607      	mov	r7, r0
 80043f6:	4293      	cmp	r3, r2
 80043f8:	bfb8      	it	lt
 80043fa:	4613      	movlt	r3, r2
 80043fc:	6033      	str	r3, [r6, #0]
 80043fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004402:	460c      	mov	r4, r1
 8004404:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004408:	b10a      	cbz	r2, 800440e <_printf_common+0x26>
 800440a:	3301      	adds	r3, #1
 800440c:	6033      	str	r3, [r6, #0]
 800440e:	6823      	ldr	r3, [r4, #0]
 8004410:	0699      	lsls	r1, r3, #26
 8004412:	bf42      	ittt	mi
 8004414:	6833      	ldrmi	r3, [r6, #0]
 8004416:	3302      	addmi	r3, #2
 8004418:	6033      	strmi	r3, [r6, #0]
 800441a:	6825      	ldr	r5, [r4, #0]
 800441c:	f015 0506 	ands.w	r5, r5, #6
 8004420:	d106      	bne.n	8004430 <_printf_common+0x48>
 8004422:	f104 0a19 	add.w	sl, r4, #25
 8004426:	68e3      	ldr	r3, [r4, #12]
 8004428:	6832      	ldr	r2, [r6, #0]
 800442a:	1a9b      	subs	r3, r3, r2
 800442c:	42ab      	cmp	r3, r5
 800442e:	dc28      	bgt.n	8004482 <_printf_common+0x9a>
 8004430:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004434:	1e13      	subs	r3, r2, #0
 8004436:	6822      	ldr	r2, [r4, #0]
 8004438:	bf18      	it	ne
 800443a:	2301      	movne	r3, #1
 800443c:	0692      	lsls	r2, r2, #26
 800443e:	d42d      	bmi.n	800449c <_printf_common+0xb4>
 8004440:	4649      	mov	r1, r9
 8004442:	4638      	mov	r0, r7
 8004444:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004448:	47c0      	blx	r8
 800444a:	3001      	adds	r0, #1
 800444c:	d020      	beq.n	8004490 <_printf_common+0xa8>
 800444e:	6823      	ldr	r3, [r4, #0]
 8004450:	68e5      	ldr	r5, [r4, #12]
 8004452:	f003 0306 	and.w	r3, r3, #6
 8004456:	2b04      	cmp	r3, #4
 8004458:	bf18      	it	ne
 800445a:	2500      	movne	r5, #0
 800445c:	6832      	ldr	r2, [r6, #0]
 800445e:	f04f 0600 	mov.w	r6, #0
 8004462:	68a3      	ldr	r3, [r4, #8]
 8004464:	bf08      	it	eq
 8004466:	1aad      	subeq	r5, r5, r2
 8004468:	6922      	ldr	r2, [r4, #16]
 800446a:	bf08      	it	eq
 800446c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004470:	4293      	cmp	r3, r2
 8004472:	bfc4      	itt	gt
 8004474:	1a9b      	subgt	r3, r3, r2
 8004476:	18ed      	addgt	r5, r5, r3
 8004478:	341a      	adds	r4, #26
 800447a:	42b5      	cmp	r5, r6
 800447c:	d11a      	bne.n	80044b4 <_printf_common+0xcc>
 800447e:	2000      	movs	r0, #0
 8004480:	e008      	b.n	8004494 <_printf_common+0xac>
 8004482:	2301      	movs	r3, #1
 8004484:	4652      	mov	r2, sl
 8004486:	4649      	mov	r1, r9
 8004488:	4638      	mov	r0, r7
 800448a:	47c0      	blx	r8
 800448c:	3001      	adds	r0, #1
 800448e:	d103      	bne.n	8004498 <_printf_common+0xb0>
 8004490:	f04f 30ff 	mov.w	r0, #4294967295
 8004494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004498:	3501      	adds	r5, #1
 800449a:	e7c4      	b.n	8004426 <_printf_common+0x3e>
 800449c:	2030      	movs	r0, #48	; 0x30
 800449e:	18e1      	adds	r1, r4, r3
 80044a0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044a4:	1c5a      	adds	r2, r3, #1
 80044a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044aa:	4422      	add	r2, r4
 80044ac:	3302      	adds	r3, #2
 80044ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044b2:	e7c5      	b.n	8004440 <_printf_common+0x58>
 80044b4:	2301      	movs	r3, #1
 80044b6:	4622      	mov	r2, r4
 80044b8:	4649      	mov	r1, r9
 80044ba:	4638      	mov	r0, r7
 80044bc:	47c0      	blx	r8
 80044be:	3001      	adds	r0, #1
 80044c0:	d0e6      	beq.n	8004490 <_printf_common+0xa8>
 80044c2:	3601      	adds	r6, #1
 80044c4:	e7d9      	b.n	800447a <_printf_common+0x92>
	...

080044c8 <_printf_i>:
 80044c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044cc:	460c      	mov	r4, r1
 80044ce:	7e27      	ldrb	r7, [r4, #24]
 80044d0:	4691      	mov	r9, r2
 80044d2:	2f78      	cmp	r7, #120	; 0x78
 80044d4:	4680      	mov	r8, r0
 80044d6:	469a      	mov	sl, r3
 80044d8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80044da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044de:	d807      	bhi.n	80044f0 <_printf_i+0x28>
 80044e0:	2f62      	cmp	r7, #98	; 0x62
 80044e2:	d80a      	bhi.n	80044fa <_printf_i+0x32>
 80044e4:	2f00      	cmp	r7, #0
 80044e6:	f000 80d9 	beq.w	800469c <_printf_i+0x1d4>
 80044ea:	2f58      	cmp	r7, #88	; 0x58
 80044ec:	f000 80a4 	beq.w	8004638 <_printf_i+0x170>
 80044f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80044f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80044f8:	e03a      	b.n	8004570 <_printf_i+0xa8>
 80044fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80044fe:	2b15      	cmp	r3, #21
 8004500:	d8f6      	bhi.n	80044f0 <_printf_i+0x28>
 8004502:	a001      	add	r0, pc, #4	; (adr r0, 8004508 <_printf_i+0x40>)
 8004504:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004508:	08004561 	.word	0x08004561
 800450c:	08004575 	.word	0x08004575
 8004510:	080044f1 	.word	0x080044f1
 8004514:	080044f1 	.word	0x080044f1
 8004518:	080044f1 	.word	0x080044f1
 800451c:	080044f1 	.word	0x080044f1
 8004520:	08004575 	.word	0x08004575
 8004524:	080044f1 	.word	0x080044f1
 8004528:	080044f1 	.word	0x080044f1
 800452c:	080044f1 	.word	0x080044f1
 8004530:	080044f1 	.word	0x080044f1
 8004534:	08004683 	.word	0x08004683
 8004538:	080045a5 	.word	0x080045a5
 800453c:	08004665 	.word	0x08004665
 8004540:	080044f1 	.word	0x080044f1
 8004544:	080044f1 	.word	0x080044f1
 8004548:	080046a5 	.word	0x080046a5
 800454c:	080044f1 	.word	0x080044f1
 8004550:	080045a5 	.word	0x080045a5
 8004554:	080044f1 	.word	0x080044f1
 8004558:	080044f1 	.word	0x080044f1
 800455c:	0800466d 	.word	0x0800466d
 8004560:	680b      	ldr	r3, [r1, #0]
 8004562:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004566:	1d1a      	adds	r2, r3, #4
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	600a      	str	r2, [r1, #0]
 800456c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004570:	2301      	movs	r3, #1
 8004572:	e0a4      	b.n	80046be <_printf_i+0x1f6>
 8004574:	6825      	ldr	r5, [r4, #0]
 8004576:	6808      	ldr	r0, [r1, #0]
 8004578:	062e      	lsls	r6, r5, #24
 800457a:	f100 0304 	add.w	r3, r0, #4
 800457e:	d50a      	bpl.n	8004596 <_printf_i+0xce>
 8004580:	6805      	ldr	r5, [r0, #0]
 8004582:	600b      	str	r3, [r1, #0]
 8004584:	2d00      	cmp	r5, #0
 8004586:	da03      	bge.n	8004590 <_printf_i+0xc8>
 8004588:	232d      	movs	r3, #45	; 0x2d
 800458a:	426d      	negs	r5, r5
 800458c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004590:	230a      	movs	r3, #10
 8004592:	485e      	ldr	r0, [pc, #376]	; (800470c <_printf_i+0x244>)
 8004594:	e019      	b.n	80045ca <_printf_i+0x102>
 8004596:	f015 0f40 	tst.w	r5, #64	; 0x40
 800459a:	6805      	ldr	r5, [r0, #0]
 800459c:	600b      	str	r3, [r1, #0]
 800459e:	bf18      	it	ne
 80045a0:	b22d      	sxthne	r5, r5
 80045a2:	e7ef      	b.n	8004584 <_printf_i+0xbc>
 80045a4:	680b      	ldr	r3, [r1, #0]
 80045a6:	6825      	ldr	r5, [r4, #0]
 80045a8:	1d18      	adds	r0, r3, #4
 80045aa:	6008      	str	r0, [r1, #0]
 80045ac:	0628      	lsls	r0, r5, #24
 80045ae:	d501      	bpl.n	80045b4 <_printf_i+0xec>
 80045b0:	681d      	ldr	r5, [r3, #0]
 80045b2:	e002      	b.n	80045ba <_printf_i+0xf2>
 80045b4:	0669      	lsls	r1, r5, #25
 80045b6:	d5fb      	bpl.n	80045b0 <_printf_i+0xe8>
 80045b8:	881d      	ldrh	r5, [r3, #0]
 80045ba:	2f6f      	cmp	r7, #111	; 0x6f
 80045bc:	bf0c      	ite	eq
 80045be:	2308      	moveq	r3, #8
 80045c0:	230a      	movne	r3, #10
 80045c2:	4852      	ldr	r0, [pc, #328]	; (800470c <_printf_i+0x244>)
 80045c4:	2100      	movs	r1, #0
 80045c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045ca:	6866      	ldr	r6, [r4, #4]
 80045cc:	2e00      	cmp	r6, #0
 80045ce:	bfa8      	it	ge
 80045d0:	6821      	ldrge	r1, [r4, #0]
 80045d2:	60a6      	str	r6, [r4, #8]
 80045d4:	bfa4      	itt	ge
 80045d6:	f021 0104 	bicge.w	r1, r1, #4
 80045da:	6021      	strge	r1, [r4, #0]
 80045dc:	b90d      	cbnz	r5, 80045e2 <_printf_i+0x11a>
 80045de:	2e00      	cmp	r6, #0
 80045e0:	d04d      	beq.n	800467e <_printf_i+0x1b6>
 80045e2:	4616      	mov	r6, r2
 80045e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80045e8:	fb03 5711 	mls	r7, r3, r1, r5
 80045ec:	5dc7      	ldrb	r7, [r0, r7]
 80045ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045f2:	462f      	mov	r7, r5
 80045f4:	42bb      	cmp	r3, r7
 80045f6:	460d      	mov	r5, r1
 80045f8:	d9f4      	bls.n	80045e4 <_printf_i+0x11c>
 80045fa:	2b08      	cmp	r3, #8
 80045fc:	d10b      	bne.n	8004616 <_printf_i+0x14e>
 80045fe:	6823      	ldr	r3, [r4, #0]
 8004600:	07df      	lsls	r7, r3, #31
 8004602:	d508      	bpl.n	8004616 <_printf_i+0x14e>
 8004604:	6923      	ldr	r3, [r4, #16]
 8004606:	6861      	ldr	r1, [r4, #4]
 8004608:	4299      	cmp	r1, r3
 800460a:	bfde      	ittt	le
 800460c:	2330      	movle	r3, #48	; 0x30
 800460e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004612:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004616:	1b92      	subs	r2, r2, r6
 8004618:	6122      	str	r2, [r4, #16]
 800461a:	464b      	mov	r3, r9
 800461c:	4621      	mov	r1, r4
 800461e:	4640      	mov	r0, r8
 8004620:	f8cd a000 	str.w	sl, [sp]
 8004624:	aa03      	add	r2, sp, #12
 8004626:	f7ff fedf 	bl	80043e8 <_printf_common>
 800462a:	3001      	adds	r0, #1
 800462c:	d14c      	bne.n	80046c8 <_printf_i+0x200>
 800462e:	f04f 30ff 	mov.w	r0, #4294967295
 8004632:	b004      	add	sp, #16
 8004634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004638:	4834      	ldr	r0, [pc, #208]	; (800470c <_printf_i+0x244>)
 800463a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800463e:	680e      	ldr	r6, [r1, #0]
 8004640:	6823      	ldr	r3, [r4, #0]
 8004642:	f856 5b04 	ldr.w	r5, [r6], #4
 8004646:	061f      	lsls	r7, r3, #24
 8004648:	600e      	str	r6, [r1, #0]
 800464a:	d514      	bpl.n	8004676 <_printf_i+0x1ae>
 800464c:	07d9      	lsls	r1, r3, #31
 800464e:	bf44      	itt	mi
 8004650:	f043 0320 	orrmi.w	r3, r3, #32
 8004654:	6023      	strmi	r3, [r4, #0]
 8004656:	b91d      	cbnz	r5, 8004660 <_printf_i+0x198>
 8004658:	6823      	ldr	r3, [r4, #0]
 800465a:	f023 0320 	bic.w	r3, r3, #32
 800465e:	6023      	str	r3, [r4, #0]
 8004660:	2310      	movs	r3, #16
 8004662:	e7af      	b.n	80045c4 <_printf_i+0xfc>
 8004664:	6823      	ldr	r3, [r4, #0]
 8004666:	f043 0320 	orr.w	r3, r3, #32
 800466a:	6023      	str	r3, [r4, #0]
 800466c:	2378      	movs	r3, #120	; 0x78
 800466e:	4828      	ldr	r0, [pc, #160]	; (8004710 <_printf_i+0x248>)
 8004670:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004674:	e7e3      	b.n	800463e <_printf_i+0x176>
 8004676:	065e      	lsls	r6, r3, #25
 8004678:	bf48      	it	mi
 800467a:	b2ad      	uxthmi	r5, r5
 800467c:	e7e6      	b.n	800464c <_printf_i+0x184>
 800467e:	4616      	mov	r6, r2
 8004680:	e7bb      	b.n	80045fa <_printf_i+0x132>
 8004682:	680b      	ldr	r3, [r1, #0]
 8004684:	6826      	ldr	r6, [r4, #0]
 8004686:	1d1d      	adds	r5, r3, #4
 8004688:	6960      	ldr	r0, [r4, #20]
 800468a:	600d      	str	r5, [r1, #0]
 800468c:	0635      	lsls	r5, r6, #24
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	d501      	bpl.n	8004696 <_printf_i+0x1ce>
 8004692:	6018      	str	r0, [r3, #0]
 8004694:	e002      	b.n	800469c <_printf_i+0x1d4>
 8004696:	0671      	lsls	r1, r6, #25
 8004698:	d5fb      	bpl.n	8004692 <_printf_i+0x1ca>
 800469a:	8018      	strh	r0, [r3, #0]
 800469c:	2300      	movs	r3, #0
 800469e:	4616      	mov	r6, r2
 80046a0:	6123      	str	r3, [r4, #16]
 80046a2:	e7ba      	b.n	800461a <_printf_i+0x152>
 80046a4:	680b      	ldr	r3, [r1, #0]
 80046a6:	1d1a      	adds	r2, r3, #4
 80046a8:	600a      	str	r2, [r1, #0]
 80046aa:	681e      	ldr	r6, [r3, #0]
 80046ac:	2100      	movs	r1, #0
 80046ae:	4630      	mov	r0, r6
 80046b0:	6862      	ldr	r2, [r4, #4]
 80046b2:	f000 f82f 	bl	8004714 <memchr>
 80046b6:	b108      	cbz	r0, 80046bc <_printf_i+0x1f4>
 80046b8:	1b80      	subs	r0, r0, r6
 80046ba:	6060      	str	r0, [r4, #4]
 80046bc:	6863      	ldr	r3, [r4, #4]
 80046be:	6123      	str	r3, [r4, #16]
 80046c0:	2300      	movs	r3, #0
 80046c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046c6:	e7a8      	b.n	800461a <_printf_i+0x152>
 80046c8:	4632      	mov	r2, r6
 80046ca:	4649      	mov	r1, r9
 80046cc:	4640      	mov	r0, r8
 80046ce:	6923      	ldr	r3, [r4, #16]
 80046d0:	47d0      	blx	sl
 80046d2:	3001      	adds	r0, #1
 80046d4:	d0ab      	beq.n	800462e <_printf_i+0x166>
 80046d6:	6823      	ldr	r3, [r4, #0]
 80046d8:	079b      	lsls	r3, r3, #30
 80046da:	d413      	bmi.n	8004704 <_printf_i+0x23c>
 80046dc:	68e0      	ldr	r0, [r4, #12]
 80046de:	9b03      	ldr	r3, [sp, #12]
 80046e0:	4298      	cmp	r0, r3
 80046e2:	bfb8      	it	lt
 80046e4:	4618      	movlt	r0, r3
 80046e6:	e7a4      	b.n	8004632 <_printf_i+0x16a>
 80046e8:	2301      	movs	r3, #1
 80046ea:	4632      	mov	r2, r6
 80046ec:	4649      	mov	r1, r9
 80046ee:	4640      	mov	r0, r8
 80046f0:	47d0      	blx	sl
 80046f2:	3001      	adds	r0, #1
 80046f4:	d09b      	beq.n	800462e <_printf_i+0x166>
 80046f6:	3501      	adds	r5, #1
 80046f8:	68e3      	ldr	r3, [r4, #12]
 80046fa:	9903      	ldr	r1, [sp, #12]
 80046fc:	1a5b      	subs	r3, r3, r1
 80046fe:	42ab      	cmp	r3, r5
 8004700:	dcf2      	bgt.n	80046e8 <_printf_i+0x220>
 8004702:	e7eb      	b.n	80046dc <_printf_i+0x214>
 8004704:	2500      	movs	r5, #0
 8004706:	f104 0619 	add.w	r6, r4, #25
 800470a:	e7f5      	b.n	80046f8 <_printf_i+0x230>
 800470c:	080049c5 	.word	0x080049c5
 8004710:	080049d6 	.word	0x080049d6

08004714 <memchr>:
 8004714:	4603      	mov	r3, r0
 8004716:	b510      	push	{r4, lr}
 8004718:	b2c9      	uxtb	r1, r1
 800471a:	4402      	add	r2, r0
 800471c:	4293      	cmp	r3, r2
 800471e:	4618      	mov	r0, r3
 8004720:	d101      	bne.n	8004726 <memchr+0x12>
 8004722:	2000      	movs	r0, #0
 8004724:	e003      	b.n	800472e <memchr+0x1a>
 8004726:	7804      	ldrb	r4, [r0, #0]
 8004728:	3301      	adds	r3, #1
 800472a:	428c      	cmp	r4, r1
 800472c:	d1f6      	bne.n	800471c <memchr+0x8>
 800472e:	bd10      	pop	{r4, pc}

08004730 <memcpy>:
 8004730:	440a      	add	r2, r1
 8004732:	4291      	cmp	r1, r2
 8004734:	f100 33ff 	add.w	r3, r0, #4294967295
 8004738:	d100      	bne.n	800473c <memcpy+0xc>
 800473a:	4770      	bx	lr
 800473c:	b510      	push	{r4, lr}
 800473e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004742:	4291      	cmp	r1, r2
 8004744:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004748:	d1f9      	bne.n	800473e <memcpy+0xe>
 800474a:	bd10      	pop	{r4, pc}

0800474c <memmove>:
 800474c:	4288      	cmp	r0, r1
 800474e:	b510      	push	{r4, lr}
 8004750:	eb01 0402 	add.w	r4, r1, r2
 8004754:	d902      	bls.n	800475c <memmove+0x10>
 8004756:	4284      	cmp	r4, r0
 8004758:	4623      	mov	r3, r4
 800475a:	d807      	bhi.n	800476c <memmove+0x20>
 800475c:	1e43      	subs	r3, r0, #1
 800475e:	42a1      	cmp	r1, r4
 8004760:	d008      	beq.n	8004774 <memmove+0x28>
 8004762:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004766:	f803 2f01 	strb.w	r2, [r3, #1]!
 800476a:	e7f8      	b.n	800475e <memmove+0x12>
 800476c:	4601      	mov	r1, r0
 800476e:	4402      	add	r2, r0
 8004770:	428a      	cmp	r2, r1
 8004772:	d100      	bne.n	8004776 <memmove+0x2a>
 8004774:	bd10      	pop	{r4, pc}
 8004776:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800477a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800477e:	e7f7      	b.n	8004770 <memmove+0x24>

08004780 <_free_r>:
 8004780:	b538      	push	{r3, r4, r5, lr}
 8004782:	4605      	mov	r5, r0
 8004784:	2900      	cmp	r1, #0
 8004786:	d043      	beq.n	8004810 <_free_r+0x90>
 8004788:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800478c:	1f0c      	subs	r4, r1, #4
 800478e:	2b00      	cmp	r3, #0
 8004790:	bfb8      	it	lt
 8004792:	18e4      	addlt	r4, r4, r3
 8004794:	f000 f8d0 	bl	8004938 <__malloc_lock>
 8004798:	4a1e      	ldr	r2, [pc, #120]	; (8004814 <_free_r+0x94>)
 800479a:	6813      	ldr	r3, [r2, #0]
 800479c:	4610      	mov	r0, r2
 800479e:	b933      	cbnz	r3, 80047ae <_free_r+0x2e>
 80047a0:	6063      	str	r3, [r4, #4]
 80047a2:	6014      	str	r4, [r2, #0]
 80047a4:	4628      	mov	r0, r5
 80047a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047aa:	f000 b8cb 	b.w	8004944 <__malloc_unlock>
 80047ae:	42a3      	cmp	r3, r4
 80047b0:	d90a      	bls.n	80047c8 <_free_r+0x48>
 80047b2:	6821      	ldr	r1, [r4, #0]
 80047b4:	1862      	adds	r2, r4, r1
 80047b6:	4293      	cmp	r3, r2
 80047b8:	bf01      	itttt	eq
 80047ba:	681a      	ldreq	r2, [r3, #0]
 80047bc:	685b      	ldreq	r3, [r3, #4]
 80047be:	1852      	addeq	r2, r2, r1
 80047c0:	6022      	streq	r2, [r4, #0]
 80047c2:	6063      	str	r3, [r4, #4]
 80047c4:	6004      	str	r4, [r0, #0]
 80047c6:	e7ed      	b.n	80047a4 <_free_r+0x24>
 80047c8:	461a      	mov	r2, r3
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	b10b      	cbz	r3, 80047d2 <_free_r+0x52>
 80047ce:	42a3      	cmp	r3, r4
 80047d0:	d9fa      	bls.n	80047c8 <_free_r+0x48>
 80047d2:	6811      	ldr	r1, [r2, #0]
 80047d4:	1850      	adds	r0, r2, r1
 80047d6:	42a0      	cmp	r0, r4
 80047d8:	d10b      	bne.n	80047f2 <_free_r+0x72>
 80047da:	6820      	ldr	r0, [r4, #0]
 80047dc:	4401      	add	r1, r0
 80047de:	1850      	adds	r0, r2, r1
 80047e0:	4283      	cmp	r3, r0
 80047e2:	6011      	str	r1, [r2, #0]
 80047e4:	d1de      	bne.n	80047a4 <_free_r+0x24>
 80047e6:	6818      	ldr	r0, [r3, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	4401      	add	r1, r0
 80047ec:	6011      	str	r1, [r2, #0]
 80047ee:	6053      	str	r3, [r2, #4]
 80047f0:	e7d8      	b.n	80047a4 <_free_r+0x24>
 80047f2:	d902      	bls.n	80047fa <_free_r+0x7a>
 80047f4:	230c      	movs	r3, #12
 80047f6:	602b      	str	r3, [r5, #0]
 80047f8:	e7d4      	b.n	80047a4 <_free_r+0x24>
 80047fa:	6820      	ldr	r0, [r4, #0]
 80047fc:	1821      	adds	r1, r4, r0
 80047fe:	428b      	cmp	r3, r1
 8004800:	bf01      	itttt	eq
 8004802:	6819      	ldreq	r1, [r3, #0]
 8004804:	685b      	ldreq	r3, [r3, #4]
 8004806:	1809      	addeq	r1, r1, r0
 8004808:	6021      	streq	r1, [r4, #0]
 800480a:	6063      	str	r3, [r4, #4]
 800480c:	6054      	str	r4, [r2, #4]
 800480e:	e7c9      	b.n	80047a4 <_free_r+0x24>
 8004810:	bd38      	pop	{r3, r4, r5, pc}
 8004812:	bf00      	nop
 8004814:	20000164 	.word	0x20000164

08004818 <_malloc_r>:
 8004818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800481a:	1ccd      	adds	r5, r1, #3
 800481c:	f025 0503 	bic.w	r5, r5, #3
 8004820:	3508      	adds	r5, #8
 8004822:	2d0c      	cmp	r5, #12
 8004824:	bf38      	it	cc
 8004826:	250c      	movcc	r5, #12
 8004828:	2d00      	cmp	r5, #0
 800482a:	4606      	mov	r6, r0
 800482c:	db01      	blt.n	8004832 <_malloc_r+0x1a>
 800482e:	42a9      	cmp	r1, r5
 8004830:	d903      	bls.n	800483a <_malloc_r+0x22>
 8004832:	230c      	movs	r3, #12
 8004834:	6033      	str	r3, [r6, #0]
 8004836:	2000      	movs	r0, #0
 8004838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800483a:	f000 f87d 	bl	8004938 <__malloc_lock>
 800483e:	4921      	ldr	r1, [pc, #132]	; (80048c4 <_malloc_r+0xac>)
 8004840:	680a      	ldr	r2, [r1, #0]
 8004842:	4614      	mov	r4, r2
 8004844:	b99c      	cbnz	r4, 800486e <_malloc_r+0x56>
 8004846:	4f20      	ldr	r7, [pc, #128]	; (80048c8 <_malloc_r+0xb0>)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	b923      	cbnz	r3, 8004856 <_malloc_r+0x3e>
 800484c:	4621      	mov	r1, r4
 800484e:	4630      	mov	r0, r6
 8004850:	f000 f862 	bl	8004918 <_sbrk_r>
 8004854:	6038      	str	r0, [r7, #0]
 8004856:	4629      	mov	r1, r5
 8004858:	4630      	mov	r0, r6
 800485a:	f000 f85d 	bl	8004918 <_sbrk_r>
 800485e:	1c43      	adds	r3, r0, #1
 8004860:	d123      	bne.n	80048aa <_malloc_r+0x92>
 8004862:	230c      	movs	r3, #12
 8004864:	4630      	mov	r0, r6
 8004866:	6033      	str	r3, [r6, #0]
 8004868:	f000 f86c 	bl	8004944 <__malloc_unlock>
 800486c:	e7e3      	b.n	8004836 <_malloc_r+0x1e>
 800486e:	6823      	ldr	r3, [r4, #0]
 8004870:	1b5b      	subs	r3, r3, r5
 8004872:	d417      	bmi.n	80048a4 <_malloc_r+0x8c>
 8004874:	2b0b      	cmp	r3, #11
 8004876:	d903      	bls.n	8004880 <_malloc_r+0x68>
 8004878:	6023      	str	r3, [r4, #0]
 800487a:	441c      	add	r4, r3
 800487c:	6025      	str	r5, [r4, #0]
 800487e:	e004      	b.n	800488a <_malloc_r+0x72>
 8004880:	6863      	ldr	r3, [r4, #4]
 8004882:	42a2      	cmp	r2, r4
 8004884:	bf0c      	ite	eq
 8004886:	600b      	streq	r3, [r1, #0]
 8004888:	6053      	strne	r3, [r2, #4]
 800488a:	4630      	mov	r0, r6
 800488c:	f000 f85a 	bl	8004944 <__malloc_unlock>
 8004890:	f104 000b 	add.w	r0, r4, #11
 8004894:	1d23      	adds	r3, r4, #4
 8004896:	f020 0007 	bic.w	r0, r0, #7
 800489a:	1ac2      	subs	r2, r0, r3
 800489c:	d0cc      	beq.n	8004838 <_malloc_r+0x20>
 800489e:	1a1b      	subs	r3, r3, r0
 80048a0:	50a3      	str	r3, [r4, r2]
 80048a2:	e7c9      	b.n	8004838 <_malloc_r+0x20>
 80048a4:	4622      	mov	r2, r4
 80048a6:	6864      	ldr	r4, [r4, #4]
 80048a8:	e7cc      	b.n	8004844 <_malloc_r+0x2c>
 80048aa:	1cc4      	adds	r4, r0, #3
 80048ac:	f024 0403 	bic.w	r4, r4, #3
 80048b0:	42a0      	cmp	r0, r4
 80048b2:	d0e3      	beq.n	800487c <_malloc_r+0x64>
 80048b4:	1a21      	subs	r1, r4, r0
 80048b6:	4630      	mov	r0, r6
 80048b8:	f000 f82e 	bl	8004918 <_sbrk_r>
 80048bc:	3001      	adds	r0, #1
 80048be:	d1dd      	bne.n	800487c <_malloc_r+0x64>
 80048c0:	e7cf      	b.n	8004862 <_malloc_r+0x4a>
 80048c2:	bf00      	nop
 80048c4:	20000164 	.word	0x20000164
 80048c8:	20000168 	.word	0x20000168

080048cc <_realloc_r>:
 80048cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ce:	4607      	mov	r7, r0
 80048d0:	4614      	mov	r4, r2
 80048d2:	460e      	mov	r6, r1
 80048d4:	b921      	cbnz	r1, 80048e0 <_realloc_r+0x14>
 80048d6:	4611      	mov	r1, r2
 80048d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80048dc:	f7ff bf9c 	b.w	8004818 <_malloc_r>
 80048e0:	b922      	cbnz	r2, 80048ec <_realloc_r+0x20>
 80048e2:	f7ff ff4d 	bl	8004780 <_free_r>
 80048e6:	4625      	mov	r5, r4
 80048e8:	4628      	mov	r0, r5
 80048ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048ec:	f000 f830 	bl	8004950 <_malloc_usable_size_r>
 80048f0:	42a0      	cmp	r0, r4
 80048f2:	d20f      	bcs.n	8004914 <_realloc_r+0x48>
 80048f4:	4621      	mov	r1, r4
 80048f6:	4638      	mov	r0, r7
 80048f8:	f7ff ff8e 	bl	8004818 <_malloc_r>
 80048fc:	4605      	mov	r5, r0
 80048fe:	2800      	cmp	r0, #0
 8004900:	d0f2      	beq.n	80048e8 <_realloc_r+0x1c>
 8004902:	4631      	mov	r1, r6
 8004904:	4622      	mov	r2, r4
 8004906:	f7ff ff13 	bl	8004730 <memcpy>
 800490a:	4631      	mov	r1, r6
 800490c:	4638      	mov	r0, r7
 800490e:	f7ff ff37 	bl	8004780 <_free_r>
 8004912:	e7e9      	b.n	80048e8 <_realloc_r+0x1c>
 8004914:	4635      	mov	r5, r6
 8004916:	e7e7      	b.n	80048e8 <_realloc_r+0x1c>

08004918 <_sbrk_r>:
 8004918:	b538      	push	{r3, r4, r5, lr}
 800491a:	2300      	movs	r3, #0
 800491c:	4d05      	ldr	r5, [pc, #20]	; (8004934 <_sbrk_r+0x1c>)
 800491e:	4604      	mov	r4, r0
 8004920:	4608      	mov	r0, r1
 8004922:	602b      	str	r3, [r5, #0]
 8004924:	f7fc fd42 	bl	80013ac <_sbrk>
 8004928:	1c43      	adds	r3, r0, #1
 800492a:	d102      	bne.n	8004932 <_sbrk_r+0x1a>
 800492c:	682b      	ldr	r3, [r5, #0]
 800492e:	b103      	cbz	r3, 8004932 <_sbrk_r+0x1a>
 8004930:	6023      	str	r3, [r4, #0]
 8004932:	bd38      	pop	{r3, r4, r5, pc}
 8004934:	2000028c 	.word	0x2000028c

08004938 <__malloc_lock>:
 8004938:	4801      	ldr	r0, [pc, #4]	; (8004940 <__malloc_lock+0x8>)
 800493a:	f000 b811 	b.w	8004960 <__retarget_lock_acquire_recursive>
 800493e:	bf00      	nop
 8004940:	20000294 	.word	0x20000294

08004944 <__malloc_unlock>:
 8004944:	4801      	ldr	r0, [pc, #4]	; (800494c <__malloc_unlock+0x8>)
 8004946:	f000 b80c 	b.w	8004962 <__retarget_lock_release_recursive>
 800494a:	bf00      	nop
 800494c:	20000294 	.word	0x20000294

08004950 <_malloc_usable_size_r>:
 8004950:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004954:	1f18      	subs	r0, r3, #4
 8004956:	2b00      	cmp	r3, #0
 8004958:	bfbc      	itt	lt
 800495a:	580b      	ldrlt	r3, [r1, r0]
 800495c:	18c0      	addlt	r0, r0, r3
 800495e:	4770      	bx	lr

08004960 <__retarget_lock_acquire_recursive>:
 8004960:	4770      	bx	lr

08004962 <__retarget_lock_release_recursive>:
 8004962:	4770      	bx	lr

08004964 <_init>:
 8004964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004966:	bf00      	nop
 8004968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800496a:	bc08      	pop	{r3}
 800496c:	469e      	mov	lr, r3
 800496e:	4770      	bx	lr

08004970 <_fini>:
 8004970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004972:	bf00      	nop
 8004974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004976:	bc08      	pop	{r3}
 8004978:	469e      	mov	lr, r3
 800497a:	4770      	bx	lr
