/*
 *      CONFIDENTIAL  AND  PROPRIETARY SOFTWARE OF ARM Physical IP, INC.
 *      
 *      Copyright (c) 1993-2023  ARM Physical IP, Inc.  All  Rights Reserved.
 *      
 *      Use of this Software is subject to the terms and conditions  of the
 *      applicable license agreement with ARM Physical IP, Inc.  In addition,
 *      this Software is protected by patents, copyright law and international
 *      treaties.
 *      
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *      
 *      name:			Advantage Single-Port SRAM Generator
 *           			TSMC 90nm CLN90G Process
 *      version:		2007Q4V2
 *      comment:		
 *      configuration:	 -instname "SRAM_SP_2048_128" -words 2048 -bits 128 -frequency 200 -ring_width 2.0 -mux 8 -write_mask off -wp_size 8 -top_layer "met5-9" -power_type rings -horiz met3 -vert met4 -redundancy off -rcols 2 -rrows 2 -bmux off -ser none -ema on -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,VSS:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type VSS -drive 6 -asvm off -libname "SRAM_SP_2048_128" -corners ff_1.1_-40.0,ff_1.1_.0,tt_1.0_25.0,ss_0.9_125.0
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   SRAM_SP_2048_128
 *      Instance Name:  SRAM_SP_2048_128
 *      Words:          2048
 *      Word Width:     128
 *      Mux:            8
 *      Corner:        tt_1.0_25.0
 *
 *      Creation Date:  2023-06-09 11:02:31Z
 *      Version:        2007Q4V2
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(SRAM_SP_2048_128) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2023-06-09 11:02:31Z";
	comment			: "Confidential Information of ARM Physical IP, Inc.  Use subject to ARM Physical IP, Inc. license.  Copyright (c) 1993-2023 ARM Physical IP, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 25.000;
	nom_voltage		: 1.000;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 0.603;

        /* default attributes */
        default_leakage_power_density : 0.0;
        slew_derate_from_library      : 1.000;
        slew_lower_threshold_pct_fall : 10.000;
        slew_upper_threshold_pct_fall : 90.000;
        slew_lower_threshold_pct_rise : 10.000;
        slew_upper_threshold_pct_rise : 90.000;
        input_threshold_pct_fall      : 50.000;
        input_threshold_pct_rise      : 50.000;
        output_threshold_pct_fall     : 50.000;
        output_threshold_pct_rise     : 50.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.000;
	k_temp_cell_rise		: 0.000;
	k_temp_hold_fall                : 0.000;
	k_temp_hold_rise                : 0.000;
	k_temp_min_pulse_width_high     : 0.000;
	k_temp_min_pulse_width_low      : 0.000;
	k_temp_min_period               : 0.000;
	k_temp_rise_propagation         : 0.000;
	k_temp_fall_propagation         : 0.000;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.000;
	k_temp_recovery_rise            : 0.000;
	k_temp_setup_fall               : 0.000;
	k_temp_setup_rise               : 0.000;
	k_volt_cell_fall                : 0.000;
	k_volt_cell_rise                : 0.000;
	k_volt_hold_fall                : 0.000;
	k_volt_hold_rise                : 0.000;
	k_volt_min_pulse_width_high     : 0.000;
	k_volt_min_pulse_width_low      : 0.000;
	k_volt_min_period               : 0.000;
	k_volt_rise_propagation         : 0.000;
	k_volt_fall_propagation         : 0.000;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.000;
	k_volt_recovery_rise            : 0.000;
	k_volt_setup_fall               : 0.000;
	k_volt_setup_rise               : 0.000;


        operating_conditions(tt_1.0_25.0) {
		process	 : 1;
		temperature	 : 25.000;
		voltage	 : 1.000;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : tt_1.0_25.0;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
        lu_table_template(SRAM_SP_2048_128_bist_mux_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_SP_2048_128_mux_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_SP_2048_128_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_128_bist_mux_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_128_mem_out_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_128_clk_setup_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_128_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_128_energy_template_clkslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_128_energy_template_sigslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_128_energy_template_load) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_128_energy_template_clkslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_128_energy_template_sigslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	library_features(report_delay_calculation);
	type (SRAM_SP_2048_128_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 128;
		bit_from : 127;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_SP_2048_128_UPM) {
		base_type : array ;
		data_type : bit ;
		bit_width : 3;
		bit_from : 2;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_SP_2048_128_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 11;
		bit_from : 10;
		bit_to : 0 ;
		downto : true ;
	}
cell(SRAM_SP_2048_128) {
	area		 : 415375.216;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 11;
		word_width : 128;
	}
        bus(Q)   {
                bus_type : SRAM_SP_2048_128_DATA;
		direction : output;
		max_capacitance : 0.360;
                memory_read() {
			address : A;
		}
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.016, 1.026, 1.036, 1.057, 1.120, 1.224, 1.328", \
                          "1.015, 1.025, 1.035, 1.056, 1.119, 1.223, 1.327", \
                          "1.015, 1.024, 1.035, 1.055, 1.118, 1.222, 1.326", \
                          "1.013, 1.022, 1.033, 1.054, 1.116, 1.220, 1.325", \
                          "1.008, 1.017, 1.028, 1.049, 1.111, 1.215, 1.319", \
                          "0.999, 1.009, 1.019, 1.040, 1.102, 1.207, 1.311", \
                          "0.990, 1.000, 1.010, 1.031, 1.094, 1.198, 1.302" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.069, 0.097, 0.128, 0.190, 0.374, 0.682, 0.989")
                        }
                        cell_fall(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.029, 1.037, 1.045, 1.062, 1.112, 1.195, 1.278", \
                          "1.028, 1.036, 1.044, 1.061, 1.111, 1.194, 1.277", \
                          "1.028, 1.035, 1.043, 1.060, 1.110, 1.193, 1.277", \
                          "1.026, 1.033, 1.042, 1.058, 1.108, 1.192, 1.275", \
                          "1.021, 1.028, 1.037, 1.053, 1.103, 1.186, 1.270", \
                          "1.012, 1.020, 1.028, 1.045, 1.095, 1.178, 1.261", \
                          "1.003, 1.011, 1.019, 1.036, 1.086, 1.169, 1.252" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.065, 0.084, 0.104, 0.145, 0.267, 0.471, 0.675")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.177, 1.187, 1.197, 1.218, 1.280, 1.385, 1.489", \
                          "1.176, 1.186, 1.196, 1.217, 1.280, 1.384, 1.488", \
                          "1.175, 1.185, 1.195, 1.216, 1.279, 1.383, 1.487", \
                          "1.174, 1.183, 1.194, 1.214, 1.277, 1.381, 1.485", \
                          "1.168, 1.178, 1.188, 1.209, 1.272, 1.376, 1.480", \
                          "1.160, 1.169, 1.180, 1.201, 1.263, 1.367, 1.472", \
                          "1.151, 1.161, 1.171, 1.192, 1.254, 1.359, 1.463" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.069, 0.097, 0.128, 0.190, 0.374, 0.682, 0.989")
                        }
                        cell_fall(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.190, 1.198, 1.206, 1.223, 1.272, 1.356, 1.439", \
                          "1.189, 1.197, 1.205, 1.222, 1.272, 1.355, 1.438", \
                          "1.188, 1.196, 1.204, 1.221, 1.271, 1.354, 1.437", \
                          "1.187, 1.194, 1.203, 1.219, 1.269, 1.352, 1.436", \
                          "1.181, 1.189, 1.197, 1.214, 1.264, 1.347, 1.430", \
                          "1.173, 1.180, 1.189, 1.205, 1.255, 1.339, 1.422", \
                          "1.164, 1.172, 1.180, 1.197, 1.247, 1.330, 1.413" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.065, 0.084, 0.104, 0.145, 0.267, 0.471, 0.675")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.348, 1.357, 1.368, 1.388, 1.451, 1.555, 1.659", \
                          "1.347, 1.356, 1.367, 1.388, 1.450, 1.554, 1.659", \
                          "1.346, 1.356, 1.366, 1.387, 1.449, 1.554, 1.658", \
                          "1.344, 1.354, 1.364, 1.385, 1.448, 1.552, 1.656", \
                          "1.339, 1.349, 1.359, 1.380, 1.442, 1.547, 1.651", \
                          "1.330, 1.340, 1.350, 1.371, 1.434, 1.538, 1.642", \
                          "1.322, 1.331, 1.342, 1.363, 1.425, 1.529, 1.633" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.069, 0.097, 0.128, 0.190, 0.374, 0.682, 0.989")
                        }
                        cell_fall(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.360, 1.368, 1.376, 1.393, 1.443, 1.526, 1.610", \
                          "1.360, 1.367, 1.376, 1.392, 1.442, 1.526, 1.609", \
                          "1.359, 1.366, 1.375, 1.391, 1.441, 1.525, 1.608", \
                          "1.357, 1.365, 1.373, 1.390, 1.440, 1.523, 1.606", \
                          "1.352, 1.360, 1.368, 1.385, 1.434, 1.518, 1.601", \
                          "1.343, 1.351, 1.359, 1.376, 1.426, 1.509, 1.592", \
                          "1.335, 1.342, 1.351, 1.367, 1.417, 1.500, 1.584" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.065, 0.084, 0.104, 0.145, 0.267, 0.471, 0.675")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.466, 1.476, 1.486, 1.507, 1.570, 1.674, 1.778", \
                          "1.465, 1.475, 1.485, 1.506, 1.569, 1.673, 1.777", \
                          "1.465, 1.474, 1.485, 1.505, 1.568, 1.672, 1.776", \
                          "1.463, 1.472, 1.483, 1.504, 1.566, 1.670, 1.775", \
                          "1.458, 1.467, 1.478, 1.498, 1.561, 1.665, 1.769", \
                          "1.449, 1.459, 1.469, 1.490, 1.552, 1.657, 1.761", \
                          "1.440, 1.450, 1.460, 1.481, 1.544, 1.648, 1.752" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.069, 0.097, 0.128, 0.190, 0.374, 0.682, 0.989")
                        }
                        cell_fall(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.479, 1.487, 1.495, 1.512, 1.562, 1.645, 1.728", \
                          "1.478, 1.486, 1.494, 1.511, 1.561, 1.644, 1.727", \
                          "1.478, 1.485, 1.493, 1.510, 1.560, 1.643, 1.727", \
                          "1.476, 1.483, 1.492, 1.508, 1.558, 1.642, 1.725", \
                          "1.471, 1.478, 1.487, 1.503, 1.553, 1.636, 1.720", \
                          "1.462, 1.470, 1.478, 1.495, 1.544, 1.628, 1.711", \
                          "1.453, 1.461, 1.469, 1.486, 1.536, 1.619, 1.702" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.065, 0.084, 0.104, 0.145, 0.267, 0.471, 0.675")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.069, 0.097, 0.128, 0.190, 0.374, 0.682, 0.989")
                        }
                        cell_fall(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.065, 0.084, 0.104, 0.145, 0.267, 0.471, 0.675")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.069, 0.097, 0.128, 0.190, 0.374, 0.682, 0.989")
                        }
                        cell_fall(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.065, 0.084, 0.104, 0.145, 0.267, 0.471, 0.675")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.069, 0.097, 0.128, 0.190, 0.374, 0.682, 0.989")
                        }
                        cell_fall(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.065, 0.084, 0.104, 0.145, 0.267, 0.471, 0.675")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.069, 0.097, 0.128, 0.190, 0.374, 0.682, 0.989")
                        }
                        cell_fall(SRAM_SP_2048_128_mem_out_delay_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_128_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.065, 0.084, 0.104, 0.145, 0.267, 0.471, 0.675")
                        }
                }
                internal_power(){
                        rise_power(SRAM_SP_2048_128_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.002, 0.018, 0.035, 0.070, 0.175, 0.350, 0.525")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.000, 0.001, 0.001, 0.001, 0.001, 0.002, 0.002")
                        }
                }
        }
        pin(CLK)   {
		direction : input;
		capacitance : 0.071;
                clock : true;
                max_transition : 1.000;
                min_pulse_width_high : 0.125 ;
                min_pulse_width_low  : 0.392 ;
                min_period           : 1.452 ;

                minimum_period(){
                  constraint : 1.002 ;
                  when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
                }
                minimum_period(){
                  constraint : 1.162 ;
                  when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
                }
                minimum_period(){
                  constraint : 1.333 ;
                  when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
                }
                minimum_period(){
                  constraint : 1.452 ;
                  when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
                }
                minimum_period(){
                  constraint : 999.000 ;
                  when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
                }
                minimum_period(){
                  constraint : 999.001 ;
                  when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
                }
                minimum_period(){
                  constraint : 999.002 ;
                  when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
                }
                minimum_period(){
                  constraint : 999.003 ;
                  when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
                }

                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("109.599, 109.601, 109.603, 109.607, 109.618, 109.637, 109.655")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("113.471, 113.473, 113.475, 113.479, 113.490, 113.509, 113.527")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("115.901, 115.902, 115.904, 115.908, 115.919, 115.938, 115.957")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("118.358, 118.360, 118.361, 118.365, 118.376, 118.395, 118.414")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("123.393, 123.394, 123.396, 123.400, 123.411, 123.430, 123.449")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("124.333, 124.334, 124.336, 124.340, 124.351, 124.370, 124.389")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("127.330, 127.332, 127.333, 127.337, 127.348, 127.367, 127.386")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("130.129, 130.130, 130.132, 130.136, 130.147, 130.166, 130.185")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("70.450, 70.452, 70.453, 70.457, 70.468, 70.487, 70.506")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("72.218, 72.220, 72.221, 72.225, 72.236, 72.255, 72.274")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("73.151, 73.153, 73.155, 73.159, 73.170, 73.189, 73.207")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("74.069, 74.070, 74.072, 74.076, 74.087, 74.106, 74.125")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("76.011, 76.013, 76.015, 76.019, 76.030, 76.049, 76.067")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("76.315, 76.317, 76.319, 76.323, 76.334, 76.353, 76.371")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("77.423, 77.425, 77.427, 77.431, 77.442, 77.461, 77.479")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("78.486, 78.488, 78.489, 78.493, 78.504, 78.523, 78.542")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
         internal_power(){
                 when : "(CEN)";
                        rise_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_clkslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.218, 0.220, 0.222, 0.225, 0.237, 0.255, 0.274")
                        }
                }
        }

        pin(CEN)   {
                direction : input;
                capacitance : 0.018;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.250, 0.250, 0.249, 0.248, 0.246, 0.241, 0.237", \
                          "0.251, 0.251, 0.250, 0.249, 0.247, 0.242, 0.237", \
                          "0.252, 0.251, 0.251, 0.250, 0.247, 0.243, 0.238", \
                          "0.254, 0.253, 0.253, 0.252, 0.249, 0.245, 0.240", \
                          "0.259, 0.258, 0.258, 0.257, 0.254, 0.250, 0.245", \
                          "0.267, 0.267, 0.267, 0.266, 0.263, 0.258, 0.254", \
                          "0.276, 0.276, 0.275, 0.274, 0.272, 0.267, 0.263" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.352, 0.354, 0.357, 0.363, 0.379, 0.407, 0.435", \
                          "0.353, 0.355, 0.358, 0.363, 0.380, 0.408, 0.436", \
                          "0.354, 0.356, 0.359, 0.364, 0.381, 0.409, 0.436", \
                          "0.355, 0.358, 0.361, 0.366, 0.383, 0.410, 0.438", \
                          "0.361, 0.363, 0.366, 0.371, 0.388, 0.416, 0.443", \
                          "0.369, 0.372, 0.374, 0.380, 0.397, 0.424, 0.452", \
                          "0.378, 0.380, 0.383, 0.389, 0.405, 0.433, 0.461" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_128_energy_template_sigslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.085, 0.085, 0.086, 0.086, 0.086, 0.087, 0.088")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_sigslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.056, 0.056, 0.056, 0.056, 0.056, 0.057, 0.057")
                        }
                }
        }
        pin(WEN){
                direction : input;
                capacitance : 0.022;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.299, 0.300, 0.301, 0.302, 0.306, 0.312, 0.318", \
                          "0.300, 0.301, 0.301, 0.303, 0.306, 0.313, 0.319", \
                          "0.301, 0.302, 0.302, 0.303, 0.307, 0.314, 0.320", \
                          "0.303, 0.303, 0.304, 0.305, 0.309, 0.315, 0.322", \
                          "0.308, 0.309, 0.309, 0.310, 0.314, 0.320, 0.327", \
                          "0.317, 0.317, 0.318, 0.319, 0.323, 0.329, 0.335", \
                          "0.325, 0.326, 0.326, 0.328, 0.331, 0.338, 0.344" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.292, 0.294, 0.295, 0.299, 0.309, 0.326, 0.342", \
                          "0.293, 0.294, 0.296, 0.299, 0.310, 0.326, 0.343", \
                          "0.294, 0.295, 0.297, 0.300, 0.310, 0.327, 0.344", \
                          "0.295, 0.297, 0.299, 0.302, 0.312, 0.329, 0.346", \
                          "0.301, 0.302, 0.304, 0.307, 0.317, 0.334, 0.351", \
                          "0.309, 0.311, 0.312, 0.316, 0.326, 0.343, 0.360", \
                          "0.318, 0.319, 0.321, 0.324, 0.335, 0.351, 0.368" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_128_energy_template_sigslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("7.204, 7.204, 7.204, 7.205, 7.208, 7.213, 7.218")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_sigslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("4.459, 4.459, 4.460, 4.461, 4.464, 4.468, 4.473")
                        }
                }
        }
        bus(A)   {
                bus_type : SRAM_SP_2048_128_ADDRESS;
                direction : input;
                capacitance : 0.032;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.274, 0.275, 0.275, 0.277, 0.283, 0.291, 0.300", \
                          "0.275, 0.275, 0.276, 0.278, 0.283, 0.292, 0.301", \
                          "0.275, 0.276, 0.277, 0.279, 0.284, 0.293, 0.302", \
                          "0.277, 0.278, 0.279, 0.281, 0.286, 0.295, 0.303", \
                          "0.282, 0.283, 0.284, 0.286, 0.291, 0.300, 0.309", \
                          "0.291, 0.292, 0.293, 0.294, 0.300, 0.309, 0.317", \
                          "0.300, 0.301, 0.301, 0.303, 0.308, 0.317, 0.326" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.219, 0.220, 0.221, 0.224, 0.231, 0.244, 0.257", \
                          "0.219, 0.220, 0.222, 0.224, 0.232, 0.245, 0.258", \
                          "0.220, 0.221, 0.223, 0.225, 0.233, 0.246, 0.259", \
                          "0.222, 0.223, 0.224, 0.227, 0.235, 0.248, 0.261", \
                          "0.227, 0.228, 0.230, 0.232, 0.240, 0.253, 0.266", \
                          "0.236, 0.237, 0.238, 0.241, 0.249, 0.262, 0.274", \
                          "0.244, 0.246, 0.247, 0.249, 0.257, 0.270, 0.283" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.002, 0.001, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.001, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_128_energy_template_sigslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.030, 0.030, 0.031, 0.031, 0.032, 0.034, 0.036")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_sigslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.032, 0.032, 0.032, 0.033, 0.034, 0.036, 0.038")
                        }
                }
        }
        bus(D)   {
                bus_type : SRAM_SP_2048_128_DATA;
                memory_write() {
                        address : A;
                        clocked_on : "CLK";
                }
                direction : input;
                capacitance : 0.015;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.035, 0.035, 0.034, 0.034, 0.033, 0.031, 0.029", \
                          "0.036, 0.035, 0.035, 0.035, 0.034, 0.032, 0.030", \
                          "0.036, 0.036, 0.036, 0.036, 0.035, 0.033, 0.031", \
                          "0.038, 0.038, 0.038, 0.037, 0.036, 0.034, 0.033", \
                          "0.043, 0.043, 0.043, 0.043, 0.041, 0.040, 0.038", \
                          "0.052, 0.052, 0.052, 0.051, 0.050, 0.048, 0.046", \
                          "0.061, 0.060, 0.060, 0.060, 0.059, 0.057, 0.055" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.094, 0.097, 0.100, 0.106, 0.124, 0.154, 0.184", \
                          "0.095, 0.098, 0.100, 0.106, 0.125, 0.155, 0.185", \
                          "0.096, 0.098, 0.101, 0.107, 0.126, 0.156, 0.186", \
                          "0.097, 0.100, 0.103, 0.109, 0.127, 0.157, 0.188", \
                          "0.102, 0.105, 0.108, 0.114, 0.132, 0.163, 0.193", \
                          "0.111, 0.114, 0.117, 0.123, 0.141, 0.171, 0.202", \
                          "0.120, 0.123, 0.126, 0.132, 0.150, 0.180, 0.210" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.057, 0.057, 0.057, 0.057, 0.058, 0.060, 0.062", \
                          "0.056, 0.056, 0.056, 0.056, 0.058, 0.059, 0.061", \
                          "0.055, 0.055, 0.055, 0.056, 0.057, 0.059, 0.061", \
                          "0.053, 0.053, 0.054, 0.054, 0.055, 0.057, 0.059", \
                          "0.048, 0.048, 0.048, 0.049, 0.050, 0.052, 0.054", \
                          "0.039, 0.039, 0.040, 0.040, 0.041, 0.043, 0.045", \
                          "0.031, 0.031, 0.031, 0.031, 0.033, 0.034, 0.036" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "0.092, 0.089, 0.086, 0.080, 0.062, 0.032, 0.001", \
                          "0.091, 0.088, 0.085, 0.079, 0.061, 0.031, 0.001", \
                          "0.090, 0.087, 0.084, 0.078, 0.060, 0.030, 0.000", \
                          "0.088, 0.086, 0.083, 0.077, 0.058, 0.028, 0.000", \
                          "0.083, 0.080, 0.077, 0.071, 0.053, 0.023, 0.000", \
                          "0.075, 0.072, 0.069, 0.063, 0.045, 0.014, 0.000", \
                          "0.066, 0.063, 0.060, 0.054, 0.036, 0.006, 0.000" \
                        )
                        }
               }
                internal_power(){
                        when : "(! \
                                 (WEN) \
                                )";
                        rise_power(SRAM_SP_2048_128_energy_template_sigslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.001, 0.001, 0.001, 0.001, 0.001, 0.001, 0.002")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_sigslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.000, 0.001, 0.001, 0.001, 0.001, 0.002, 0.002")
                        }
                }
                internal_power(){
                        when : " \
                                 (WEN) \
                               ";
                        rise_power(SRAM_SP_2048_128_energy_template_sigslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("0.000, 0.000, 0.000, 0.000, 0.000, 0.001, 0.001")
                        }
                        fall_power(SRAM_SP_2048_128_energy_template_sigslew) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ("-0.000, -0.000, 0.000, 0.000, 0.001, 0.001, 0.002")
                        }
                }
        }
        bus(EMA)   {
                bus_type : SRAM_SP_2048_128_UPM;
                direction : input;
                capacitance : 0.023;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.026, 1.054", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.027, 1.054", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.027, 1.055", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.029, 1.057", \
                          "1.002, 1.002, 1.002, 1.002, 1.007, 1.034, 1.062", \
                          "1.002, 1.002, 1.002, 1.002, 1.015, 1.043, 1.071", \
                          "1.002, 1.002, 1.002, 1.007, 1.024, 1.052, 1.079" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.026, 1.054", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.027, 1.054", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.027, 1.055", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.029, 1.057", \
                          "1.002, 1.002, 1.002, 1.002, 1.007, 1.034, 1.062", \
                          "1.002, 1.002, 1.002, 1.002, 1.015, 1.043, 1.071", \
                          "1.002, 1.002, 1.002, 1.007, 1.024, 1.052, 1.079" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.026, 1.054", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.027, 1.054", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.027, 1.055", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.029, 1.057", \
                          "1.002, 1.002, 1.002, 1.002, 1.007, 1.034, 1.062", \
                          "1.002, 1.002, 1.002, 1.002, 1.015, 1.043, 1.071", \
                          "1.002, 1.002, 1.002, 1.007, 1.024, 1.052, 1.079" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_128_constraint_template) {
                        index_1 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        index_2 ("0.017, 0.035, 0.054, 0.093, 0.211, 0.407, 0.603");
                        values ( \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.026, 1.054", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.027, 1.054", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.027, 1.055", \
                          "1.002, 1.002, 1.002, 1.002, 1.002, 1.029, 1.057", \
                          "1.002, 1.002, 1.002, 1.002, 1.007, 1.034, 1.062", \
                          "1.002, 1.002, 1.002, 1.002, 1.015, 1.043, 1.071", \
                          "1.002, 1.002, 1.002, 1.007, 1.024, 1.052, 1.079" \
                        )
                        }
               }
        }

        cell_leakage_power : 4.85E-1;
}
}
