<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_ll_swpmi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__ll__swpmi_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32l4xx_ll_swpmi.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of SWPMI LL module.  
<a href="#details">More...</a></p>

<p><a href="stm32l4xx__ll__swpmi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structLL__SWPMI__InitTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__ES__INIT.html#structLL__SWPMI__InitTypeDef">LL_SWPMI_InitTypeDef</a></td></tr>
<tr class="memdesc:structLL__SWPMI__InitTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWPMI Init structures definition.  <a href="group__SWPMI__LL__ES__INIT.html#structLL__SWPMI__InitTypeDef">More...</a><br /></td></tr>
<tr class="separator:structLL__SWPMI__InitTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac6c30f2c294126207c0c83dc7b02dc4f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#gac6c30f2c294126207c0c83dc7b02dc4f">LL_SWPMI_SetReceptionMode</a> (SWPMI_TypeDef *SWPMIx, uint32_t RxBufferingMode)</td></tr>
<tr class="memdesc:gac6c30f2c294126207c0c83dc7b02dc4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Reception buffering mode.  <a href="group__SWPMI__LL__EF__Configuration.html#gac6c30f2c294126207c0c83dc7b02dc4f">More...</a><br /></td></tr>
<tr class="separator:gac6c30f2c294126207c0c83dc7b02dc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf79a91f570b53995af2113b0ffe952"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#gabaf79a91f570b53995af2113b0ffe952">LL_SWPMI_GetReceptionMode</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gabaf79a91f570b53995af2113b0ffe952"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Reception buffering mode @rmtoll CR RXMODE LL_SWPMI_GetReceptionMode.  <a href="group__SWPMI__LL__EF__Configuration.html#gabaf79a91f570b53995af2113b0ffe952">More...</a><br /></td></tr>
<tr class="separator:gabaf79a91f570b53995af2113b0ffe952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776157181846c8a0688ef74e7d643af9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#ga776157181846c8a0688ef74e7d643af9">LL_SWPMI_SetTransmissionMode</a> (SWPMI_TypeDef *SWPMIx, uint32_t TxBufferingMode)</td></tr>
<tr class="memdesc:ga776157181846c8a0688ef74e7d643af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Transmission buffering mode.  <a href="group__SWPMI__LL__EF__Configuration.html#ga776157181846c8a0688ef74e7d643af9">More...</a><br /></td></tr>
<tr class="separator:ga776157181846c8a0688ef74e7d643af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26999f4128ecd222bd342c25e8b6c1ae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#ga26999f4128ecd222bd342c25e8b6c1ae">LL_SWPMI_GetTransmissionMode</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga26999f4128ecd222bd342c25e8b6c1ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Transmission buffering mode @rmtoll CR TXMODE LL_SWPMI_GetTransmissionMode.  <a href="group__SWPMI__LL__EF__Configuration.html#ga26999f4128ecd222bd342c25e8b6c1ae">More...</a><br /></td></tr>
<tr class="separator:ga26999f4128ecd222bd342c25e8b6c1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fec0c7aa1fccdc3ad3bab8161f9966"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#gaf9fec0c7aa1fccdc3ad3bab8161f9966">LL_SWPMI_EnableLoopback</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gaf9fec0c7aa1fccdc3ad3bab8161f9966"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable loopback mode @rmtoll CR LPBK LL_SWPMI_EnableLoopback.  <a href="group__SWPMI__LL__EF__Configuration.html#gaf9fec0c7aa1fccdc3ad3bab8161f9966">More...</a><br /></td></tr>
<tr class="separator:gaf9fec0c7aa1fccdc3ad3bab8161f9966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc939981f993456f6e68a3610160ee0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#gafbc939981f993456f6e68a3610160ee0">LL_SWPMI_DisableLoopback</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gafbc939981f993456f6e68a3610160ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable loopback mode @rmtoll CR LPBK LL_SWPMI_DisableLoopback.  <a href="group__SWPMI__LL__EF__Configuration.html#gafbc939981f993456f6e68a3610160ee0">More...</a><br /></td></tr>
<tr class="separator:gafbc939981f993456f6e68a3610160ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bb76c569ae57d3f438cadadbf62b79"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#gad2bb76c569ae57d3f438cadadbf62b79">LL_SWPMI_Activate</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gad2bb76c569ae57d3f438cadadbf62b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate Single wire protocol bus (SUSPENDED or ACTIVATED state)  <a href="group__SWPMI__LL__EF__Configuration.html#gad2bb76c569ae57d3f438cadadbf62b79">More...</a><br /></td></tr>
<tr class="separator:gad2bb76c569ae57d3f438cadadbf62b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceaae00c1b5ceb0de9fd3295943701a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#gaceaae00c1b5ceb0de9fd3295943701a1">LL_SWPMI_IsActivated</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gaceaae00c1b5ceb0de9fd3295943701a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Single wire protocol bus is in ACTIVATED state. @rmtoll CR SWPACT LL_SWPMI_Activate.  <a href="group__SWPMI__LL__EF__Configuration.html#gaceaae00c1b5ceb0de9fd3295943701a1">More...</a><br /></td></tr>
<tr class="separator:gaceaae00c1b5ceb0de9fd3295943701a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86671d5a343de499fbf426b9b641eca0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#ga86671d5a343de499fbf426b9b641eca0">LL_SWPMI_Deactivate</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga86671d5a343de499fbf426b9b641eca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deactivate immediately Single wire protocol bus (immediate transition to DEACTIVATED state) @rmtoll CR SWPACT LL_SWPMI_Deactivate.  <a href="group__SWPMI__LL__EF__Configuration.html#ga86671d5a343de499fbf426b9b641eca0">More...</a><br /></td></tr>
<tr class="separator:ga86671d5a343de499fbf426b9b641eca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671d0897aaebe997ac775806c3744b61"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#ga671d0897aaebe997ac775806c3744b61">LL_SWPMI_RequestDeactivation</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga671d0897aaebe997ac775806c3744b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request a deactivation of Single wire protocol bus (request to go in DEACTIVATED state if no resume from slave) @rmtoll CR DEACT LL_SWPMI_RequestDeactivation.  <a href="group__SWPMI__LL__EF__Configuration.html#ga671d0897aaebe997ac775806c3744b61">More...</a><br /></td></tr>
<tr class="separator:ga671d0897aaebe997ac775806c3744b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6421f2807f58a101b01b8207837f78d8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#ga6421f2807f58a101b01b8207837f78d8">LL_SWPMI_SetBitRatePrescaler</a> (SWPMI_TypeDef *SWPMIx, uint32_t BitRatePrescaler)</td></tr>
<tr class="memdesc:ga6421f2807f58a101b01b8207837f78d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Bitrate prescaler SWPMI_freq = SWPMI_clk / (((BitRate) + 1) * 4) @rmtoll BRR BR LL_SWPMI_SetBitRatePrescaler.  <a href="group__SWPMI__LL__EF__Configuration.html#ga6421f2807f58a101b01b8207837f78d8">More...</a><br /></td></tr>
<tr class="separator:ga6421f2807f58a101b01b8207837f78d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c2745cbb1f489f90a0a633397fb67b1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#ga0c2745cbb1f489f90a0a633397fb67b1">LL_SWPMI_GetBitRatePrescaler</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga0c2745cbb1f489f90a0a633397fb67b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Bitrate prescaler @rmtoll BRR BR LL_SWPMI_GetBitRatePrescaler.  <a href="group__SWPMI__LL__EF__Configuration.html#ga0c2745cbb1f489f90a0a633397fb67b1">More...</a><br /></td></tr>
<tr class="separator:ga0c2745cbb1f489f90a0a633397fb67b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07574df3d487466574b37e8b2dac44c5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#ga07574df3d487466574b37e8b2dac44c5">LL_SWPMI_SetVoltageClass</a> (SWPMI_TypeDef *SWPMIx, uint32_t VoltageClass)</td></tr>
<tr class="memdesc:ga07574df3d487466574b37e8b2dac44c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SWP Voltage Class @rmtoll OR CLASS LL_SWPMI_SetVoltageClass.  <a href="group__SWPMI__LL__EF__Configuration.html#ga07574df3d487466574b37e8b2dac44c5">More...</a><br /></td></tr>
<tr class="separator:ga07574df3d487466574b37e8b2dac44c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4160a4b7eac15adda3a3ae475e09c3cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Configuration.html#ga4160a4b7eac15adda3a3ae475e09c3cc">LL_SWPMI_GetVoltageClass</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga4160a4b7eac15adda3a3ae475e09c3cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SWP Voltage Class @rmtoll OR CLASS LL_SWPMI_GetVoltageClass.  <a href="group__SWPMI__LL__EF__Configuration.html#ga4160a4b7eac15adda3a3ae475e09c3cc">More...</a><br /></td></tr>
<tr class="separator:ga4160a4b7eac15adda3a3ae475e09c3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11c0d22d60281f56d5fdf61c02f9179"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#gae11c0d22d60281f56d5fdf61c02f9179">LL_SWPMI_IsActiveFlag_RXBF</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gae11c0d22d60281f56d5fdf61c02f9179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the last word of the frame under reception has arrived in SWPMI_RDR. @rmtoll ISR RXBFF LL_SWPMI_IsActiveFlag_RXBF.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#gae11c0d22d60281f56d5fdf61c02f9179">More...</a><br /></td></tr>
<tr class="separator:gae11c0d22d60281f56d5fdf61c02f9179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c5961a5322a125eb46b3daa777b239"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga90c5961a5322a125eb46b3daa777b239">LL_SWPMI_IsActiveFlag_TXBE</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga90c5961a5322a125eb46b3daa777b239"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Frame transmission buffer has been emptied @rmtoll ISR TXBEF LL_SWPMI_IsActiveFlag_TXBE.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga90c5961a5322a125eb46b3daa777b239">More...</a><br /></td></tr>
<tr class="separator:ga90c5961a5322a125eb46b3daa777b239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42deff2551495eb35d209e80c38e66d9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga42deff2551495eb35d209e80c38e66d9">LL_SWPMI_IsActiveFlag_RXBER</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga42deff2551495eb35d209e80c38e66d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if CRC error in reception has been detected @rmtoll ISR RXBERF LL_SWPMI_IsActiveFlag_RXBER.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga42deff2551495eb35d209e80c38e66d9">More...</a><br /></td></tr>
<tr class="separator:ga42deff2551495eb35d209e80c38e66d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44dfa299e6ff67a91d504978ee129877"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga44dfa299e6ff67a91d504978ee129877">LL_SWPMI_IsActiveFlag_RXOVR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga44dfa299e6ff67a91d504978ee129877"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Overrun in reception has been detected @rmtoll ISR RXOVRF LL_SWPMI_IsActiveFlag_RXOVR.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga44dfa299e6ff67a91d504978ee129877">More...</a><br /></td></tr>
<tr class="separator:ga44dfa299e6ff67a91d504978ee129877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d994113f9a6b5c54bcc860955a45c2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga50d994113f9a6b5c54bcc860955a45c2">LL_SWPMI_IsActiveFlag_TXUNR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga50d994113f9a6b5c54bcc860955a45c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if underrun error in transmission has been detected @rmtoll ISR TXUNRF LL_SWPMI_IsActiveFlag_TXUNR.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga50d994113f9a6b5c54bcc860955a45c2">More...</a><br /></td></tr>
<tr class="separator:ga50d994113f9a6b5c54bcc860955a45c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b7bc916a24e1ce8905529c4e889631"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#gac7b7bc916a24e1ce8905529c4e889631">LL_SWPMI_IsActiveFlag_RXNE</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gac7b7bc916a24e1ce8905529c4e889631"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Receive data register not empty (it means that Received data is ready to be read in the SWPMI_RDR register) @rmtoll ISR RXNE LL_SWPMI_IsActiveFlag_RXNE.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#gac7b7bc916a24e1ce8905529c4e889631">More...</a><br /></td></tr>
<tr class="separator:gac7b7bc916a24e1ce8905529c4e889631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6795dc8ff3a8fe96075c8581e4ec99"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga4e6795dc8ff3a8fe96075c8581e4ec99">LL_SWPMI_IsActiveFlag_TXE</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga4e6795dc8ff3a8fe96075c8581e4ec99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transmit data register is empty (it means that Data written in transmit data register SWPMI_TDR has been transmitted and SWPMI_TDR can be written to again) @rmtoll ISR TXE LL_SWPMI_IsActiveFlag_TXE.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga4e6795dc8ff3a8fe96075c8581e4ec99">More...</a><br /></td></tr>
<tr class="separator:ga4e6795dc8ff3a8fe96075c8581e4ec99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0205d329732a8277fc8e3820baa544"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga8f0205d329732a8277fc8e3820baa544">LL_SWPMI_IsActiveFlag_TC</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga8f0205d329732a8277fc8e3820baa544"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Both transmission and reception are completed and SWP is switched to the SUSPENDED state @rmtoll ISR TCF LL_SWPMI_IsActiveFlag_TC.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga8f0205d329732a8277fc8e3820baa544">More...</a><br /></td></tr>
<tr class="separator:ga8f0205d329732a8277fc8e3820baa544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedebd039266fb69771625275e4f82de6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#gaedebd039266fb69771625275e4f82de6">LL_SWPMI_IsActiveFlag_SR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gaedebd039266fb69771625275e4f82de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a Resume by slave state has been detected during the SWP bus SUSPENDED state @rmtoll ISR SRF LL_SWPMI_IsActiveFlag_SR.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#gaedebd039266fb69771625275e4f82de6">More...</a><br /></td></tr>
<tr class="separator:gaedebd039266fb69771625275e4f82de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9bd0f6f0e33f5295e717dacda332f37"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#gab9bd0f6f0e33f5295e717dacda332f37">LL_SWPMI_IsActiveFlag_SUSP</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gab9bd0f6f0e33f5295e717dacda332f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SWP bus is in SUSPENDED or DEACTIVATED state @rmtoll ISR SUSP LL_SWPMI_IsActiveFlag_SUSP.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#gab9bd0f6f0e33f5295e717dacda332f37">More...</a><br /></td></tr>
<tr class="separator:gab9bd0f6f0e33f5295e717dacda332f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88eb586dcdb1cef6dbc579484ac6099d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga88eb586dcdb1cef6dbc579484ac6099d">LL_SWPMI_IsActiveFlag_DEACT</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga88eb586dcdb1cef6dbc579484ac6099d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SWP bus is in DEACTIVATED state @rmtoll ISR DEACTF LL_SWPMI_IsActiveFlag_DEACT.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga88eb586dcdb1cef6dbc579484ac6099d">More...</a><br /></td></tr>
<tr class="separator:ga88eb586dcdb1cef6dbc579484ac6099d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e80a0c15201e09a90817eacbb586f5e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga5e80a0c15201e09a90817eacbb586f5e">LL_SWPMI_ClearFlag_RXBF</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga5e80a0c15201e09a90817eacbb586f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear receive buffer full flag @rmtoll ICR CRXBFF LL_SWPMI_ClearFlag_RXBF.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga5e80a0c15201e09a90817eacbb586f5e">More...</a><br /></td></tr>
<tr class="separator:ga5e80a0c15201e09a90817eacbb586f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbe6d2d3f660535c64a167f206d2be3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga5dbe6d2d3f660535c64a167f206d2be3">LL_SWPMI_ClearFlag_TXBE</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga5dbe6d2d3f660535c64a167f206d2be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear transmit buffer empty flag @rmtoll ICR CTXBEF LL_SWPMI_ClearFlag_TXBE.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga5dbe6d2d3f660535c64a167f206d2be3">More...</a><br /></td></tr>
<tr class="separator:ga5dbe6d2d3f660535c64a167f206d2be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b45c92e3c2966205907034243c58fb4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga0b45c92e3c2966205907034243c58fb4">LL_SWPMI_ClearFlag_RXBER</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga0b45c92e3c2966205907034243c58fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear receive CRC error flag @rmtoll ICR CRXBERF LL_SWPMI_ClearFlag_RXBER.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga0b45c92e3c2966205907034243c58fb4">More...</a><br /></td></tr>
<tr class="separator:ga0b45c92e3c2966205907034243c58fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abcde762dc6fae6a8cc87ee3c392d64"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga7abcde762dc6fae6a8cc87ee3c392d64">LL_SWPMI_ClearFlag_RXOVR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga7abcde762dc6fae6a8cc87ee3c392d64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear receive overrun error flag @rmtoll ICR CRXOVRF LL_SWPMI_ClearFlag_RXOVR.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga7abcde762dc6fae6a8cc87ee3c392d64">More...</a><br /></td></tr>
<tr class="separator:ga7abcde762dc6fae6a8cc87ee3c392d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2673f1fb3263b53d9ffc0d5dbcbae4f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#gab2673f1fb3263b53d9ffc0d5dbcbae4f">LL_SWPMI_ClearFlag_TXUNR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gab2673f1fb3263b53d9ffc0d5dbcbae4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear transmit underrun error flag @rmtoll ICR CTXUNRF LL_SWPMI_ClearFlag_TXUNR.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#gab2673f1fb3263b53d9ffc0d5dbcbae4f">More...</a><br /></td></tr>
<tr class="separator:gab2673f1fb3263b53d9ffc0d5dbcbae4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074f232e634cc3b7ea357b135089a250"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#ga074f232e634cc3b7ea357b135089a250">LL_SWPMI_ClearFlag_TC</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga074f232e634cc3b7ea357b135089a250"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear transfer complete flag @rmtoll ICR CTCF LL_SWPMI_ClearFlag_TC.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#ga074f232e634cc3b7ea357b135089a250">More...</a><br /></td></tr>
<tr class="separator:ga074f232e634cc3b7ea357b135089a250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5928e60e8592e60b4683c5259e57d4a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__FLAG__Management.html#gae5928e60e8592e60b4683c5259e57d4a">LL_SWPMI_ClearFlag_SR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gae5928e60e8592e60b4683c5259e57d4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear slave resume flag @rmtoll ICR CSRF LL_SWPMI_ClearFlag_SR.  <a href="group__SWPMI__LL__EF__FLAG__Management.html#gae5928e60e8592e60b4683c5259e57d4a">More...</a><br /></td></tr>
<tr class="separator:gae5928e60e8592e60b4683c5259e57d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb01c0db8bbf708f72113da4fd4bd607"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gabb01c0db8bbf708f72113da4fd4bd607">LL_SWPMI_EnableIT_SR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gabb01c0db8bbf708f72113da4fd4bd607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Slave resume interrupt @rmtoll IER SRIE LL_SWPMI_EnableIT_SR.  <a href="group__SWPMI__LL__EF__IT__Management.html#gabb01c0db8bbf708f72113da4fd4bd607">More...</a><br /></td></tr>
<tr class="separator:gabb01c0db8bbf708f72113da4fd4bd607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9837a61330402d0643d9d6245e84acc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gab9837a61330402d0643d9d6245e84acc">LL_SWPMI_EnableIT_TC</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gab9837a61330402d0643d9d6245e84acc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transmit complete interrupt @rmtoll IER TCIE LL_SWPMI_EnableIT_TC.  <a href="group__SWPMI__LL__EF__IT__Management.html#gab9837a61330402d0643d9d6245e84acc">More...</a><br /></td></tr>
<tr class="separator:gab9837a61330402d0643d9d6245e84acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae050797fb54296b9d65b955b62a4f33a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gae050797fb54296b9d65b955b62a4f33a">LL_SWPMI_EnableIT_TX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gae050797fb54296b9d65b955b62a4f33a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transmit interrupt @rmtoll IER TIE LL_SWPMI_EnableIT_TX.  <a href="group__SWPMI__LL__EF__IT__Management.html#gae050797fb54296b9d65b955b62a4f33a">More...</a><br /></td></tr>
<tr class="separator:gae050797fb54296b9d65b955b62a4f33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da42e9994fd122da0879c3eedb2654e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#ga9da42e9994fd122da0879c3eedb2654e">LL_SWPMI_EnableIT_RX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga9da42e9994fd122da0879c3eedb2654e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Receive interrupt @rmtoll IER RIE LL_SWPMI_EnableIT_RX.  <a href="group__SWPMI__LL__EF__IT__Management.html#ga9da42e9994fd122da0879c3eedb2654e">More...</a><br /></td></tr>
<tr class="separator:ga9da42e9994fd122da0879c3eedb2654e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0040adf63c2b1e2882b62b2df777e076"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#ga0040adf63c2b1e2882b62b2df777e076">LL_SWPMI_EnableIT_TXUNR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga0040adf63c2b1e2882b62b2df777e076"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transmit underrun error interrupt @rmtoll IER TXUNRIE LL_SWPMI_EnableIT_TXUNR.  <a href="group__SWPMI__LL__EF__IT__Management.html#ga0040adf63c2b1e2882b62b2df777e076">More...</a><br /></td></tr>
<tr class="separator:ga0040adf63c2b1e2882b62b2df777e076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1a09fad9a1378a145bbef06c3f78f4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#ga8d1a09fad9a1378a145bbef06c3f78f4">LL_SWPMI_EnableIT_RXOVR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga8d1a09fad9a1378a145bbef06c3f78f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Receive overrun error interrupt @rmtoll IER RXOVRIE LL_SWPMI_EnableIT_RXOVR.  <a href="group__SWPMI__LL__EF__IT__Management.html#ga8d1a09fad9a1378a145bbef06c3f78f4">More...</a><br /></td></tr>
<tr class="separator:ga8d1a09fad9a1378a145bbef06c3f78f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a446e5af76daffaeeb67ff5ca54390c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#ga0a446e5af76daffaeeb67ff5ca54390c">LL_SWPMI_EnableIT_RXBER</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga0a446e5af76daffaeeb67ff5ca54390c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Receive CRC error interrupt @rmtoll IER RXBERIE LL_SWPMI_EnableIT_RXBER.  <a href="group__SWPMI__LL__EF__IT__Management.html#ga0a446e5af76daffaeeb67ff5ca54390c">More...</a><br /></td></tr>
<tr class="separator:ga0a446e5af76daffaeeb67ff5ca54390c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1018fa57a7f199df00b193947771ff9f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#ga1018fa57a7f199df00b193947771ff9f">LL_SWPMI_EnableIT_TXBE</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga1018fa57a7f199df00b193947771ff9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transmit buffer empty interrupt @rmtoll IER TXBEIE LL_SWPMI_EnableIT_TXBE.  <a href="group__SWPMI__LL__EF__IT__Management.html#ga1018fa57a7f199df00b193947771ff9f">More...</a><br /></td></tr>
<tr class="separator:ga1018fa57a7f199df00b193947771ff9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f654e8d922278957124e39358721a4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gaf4f654e8d922278957124e39358721a4">LL_SWPMI_EnableIT_RXBF</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gaf4f654e8d922278957124e39358721a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Receive buffer full interrupt @rmtoll IER RXBFIE LL_SWPMI_EnableIT_RXBF.  <a href="group__SWPMI__LL__EF__IT__Management.html#gaf4f654e8d922278957124e39358721a4">More...</a><br /></td></tr>
<tr class="separator:gaf4f654e8d922278957124e39358721a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b53694424b3a31e2b7d117ef059943"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#ga50b53694424b3a31e2b7d117ef059943">LL_SWPMI_DisableIT_SR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga50b53694424b3a31e2b7d117ef059943"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Slave resume interrupt @rmtoll IER SRIE LL_SWPMI_DisableIT_SR.  <a href="group__SWPMI__LL__EF__IT__Management.html#ga50b53694424b3a31e2b7d117ef059943">More...</a><br /></td></tr>
<tr class="separator:ga50b53694424b3a31e2b7d117ef059943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9fa1594d16ea4e5b4c04eaac2b7ea42"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gaa9fa1594d16ea4e5b4c04eaac2b7ea42">LL_SWPMI_DisableIT_TC</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gaa9fa1594d16ea4e5b4c04eaac2b7ea42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transmit complete interrupt @rmtoll IER TCIE LL_SWPMI_DisableIT_TC.  <a href="group__SWPMI__LL__EF__IT__Management.html#gaa9fa1594d16ea4e5b4c04eaac2b7ea42">More...</a><br /></td></tr>
<tr class="separator:gaa9fa1594d16ea4e5b4c04eaac2b7ea42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6dfd1d805a3f8ebc1e778b4d1a95664"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gae6dfd1d805a3f8ebc1e778b4d1a95664">LL_SWPMI_DisableIT_TX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gae6dfd1d805a3f8ebc1e778b4d1a95664"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transmit interrupt @rmtoll IER TIE LL_SWPMI_DisableIT_TX.  <a href="group__SWPMI__LL__EF__IT__Management.html#gae6dfd1d805a3f8ebc1e778b4d1a95664">More...</a><br /></td></tr>
<tr class="separator:gae6dfd1d805a3f8ebc1e778b4d1a95664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e1fb6b985afd648b78633496f384c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gae3e1fb6b985afd648b78633496f384c6">LL_SWPMI_DisableIT_RX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gae3e1fb6b985afd648b78633496f384c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Receive interrupt @rmtoll IER RIE LL_SWPMI_DisableIT_RX.  <a href="group__SWPMI__LL__EF__IT__Management.html#gae3e1fb6b985afd648b78633496f384c6">More...</a><br /></td></tr>
<tr class="separator:gae3e1fb6b985afd648b78633496f384c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad68ec70da1a1f8fadd0b513a5ca4081"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gaad68ec70da1a1f8fadd0b513a5ca4081">LL_SWPMI_DisableIT_TXUNR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gaad68ec70da1a1f8fadd0b513a5ca4081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transmit underrun error interrupt @rmtoll IER TXUNRIE LL_SWPMI_DisableIT_TXUNR.  <a href="group__SWPMI__LL__EF__IT__Management.html#gaad68ec70da1a1f8fadd0b513a5ca4081">More...</a><br /></td></tr>
<tr class="separator:gaad68ec70da1a1f8fadd0b513a5ca4081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac76954280e4b69e5f3f117aab78156"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gabac76954280e4b69e5f3f117aab78156">LL_SWPMI_DisableIT_RXOVR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gabac76954280e4b69e5f3f117aab78156"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Receive overrun error interrupt @rmtoll IER RXOVRIE LL_SWPMI_DisableIT_RXOVR.  <a href="group__SWPMI__LL__EF__IT__Management.html#gabac76954280e4b69e5f3f117aab78156">More...</a><br /></td></tr>
<tr class="separator:gabac76954280e4b69e5f3f117aab78156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b47e25c6bfcd9febd69df2e21166a2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gac3b47e25c6bfcd9febd69df2e21166a2">LL_SWPMI_DisableIT_RXBER</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gac3b47e25c6bfcd9febd69df2e21166a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Receive CRC error interrupt @rmtoll IER RXBERIE LL_SWPMI_DisableIT_RXBER.  <a href="group__SWPMI__LL__EF__IT__Management.html#gac3b47e25c6bfcd9febd69df2e21166a2">More...</a><br /></td></tr>
<tr class="separator:gac3b47e25c6bfcd9febd69df2e21166a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3a925adf4da8b5bdf2883fa3d3053b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#ga6d3a925adf4da8b5bdf2883fa3d3053b">LL_SWPMI_DisableIT_TXBE</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga6d3a925adf4da8b5bdf2883fa3d3053b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transmit buffer empty interrupt @rmtoll IER TXBEIE LL_SWPMI_DisableIT_TXBE.  <a href="group__SWPMI__LL__EF__IT__Management.html#ga6d3a925adf4da8b5bdf2883fa3d3053b">More...</a><br /></td></tr>
<tr class="separator:ga6d3a925adf4da8b5bdf2883fa3d3053b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21bb8c43a8e9b7ec6b5964aaa26e280b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#ga21bb8c43a8e9b7ec6b5964aaa26e280b">LL_SWPMI_DisableIT_RXBF</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga21bb8c43a8e9b7ec6b5964aaa26e280b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Receive buffer full interrupt @rmtoll IER RXBFIE LL_SWPMI_DisableIT_RXBF.  <a href="group__SWPMI__LL__EF__IT__Management.html#ga21bb8c43a8e9b7ec6b5964aaa26e280b">More...</a><br /></td></tr>
<tr class="separator:ga21bb8c43a8e9b7ec6b5964aaa26e280b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae286a5aa6885c5ca41655e231c71d202"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gae286a5aa6885c5ca41655e231c71d202">LL_SWPMI_IsEnabledIT_SR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gae286a5aa6885c5ca41655e231c71d202"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Slave resume interrupt is enabled @rmtoll IER SRIE LL_SWPMI_IsEnabledIT_SR.  <a href="group__SWPMI__LL__EF__IT__Management.html#gae286a5aa6885c5ca41655e231c71d202">More...</a><br /></td></tr>
<tr class="separator:gae286a5aa6885c5ca41655e231c71d202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5eb55e7f66dacbe06931f5bcd5d1d4f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gaf5eb55e7f66dacbe06931f5bcd5d1d4f">LL_SWPMI_IsEnabledIT_TC</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gaf5eb55e7f66dacbe06931f5bcd5d1d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transmit complete interrupt is enabled @rmtoll IER TCIE LL_SWPMI_IsEnabledIT_TC.  <a href="group__SWPMI__LL__EF__IT__Management.html#gaf5eb55e7f66dacbe06931f5bcd5d1d4f">More...</a><br /></td></tr>
<tr class="separator:gaf5eb55e7f66dacbe06931f5bcd5d1d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa432b00e92c82b0f65270b6bff774d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gadfa432b00e92c82b0f65270b6bff774d">LL_SWPMI_IsEnabledIT_TX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gadfa432b00e92c82b0f65270b6bff774d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transmit interrupt is enabled @rmtoll IER TIE LL_SWPMI_IsEnabledIT_TX.  <a href="group__SWPMI__LL__EF__IT__Management.html#gadfa432b00e92c82b0f65270b6bff774d">More...</a><br /></td></tr>
<tr class="separator:gadfa432b00e92c82b0f65270b6bff774d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3fa043edee36d609161a0a6317529ed"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gac3fa043edee36d609161a0a6317529ed">LL_SWPMI_IsEnabledIT_RX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gac3fa043edee36d609161a0a6317529ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Receive interrupt is enabled @rmtoll IER RIE LL_SWPMI_IsEnabledIT_RX.  <a href="group__SWPMI__LL__EF__IT__Management.html#gac3fa043edee36d609161a0a6317529ed">More...</a><br /></td></tr>
<tr class="separator:gac3fa043edee36d609161a0a6317529ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab514b04867371bd5f7e840f806d38db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gaab514b04867371bd5f7e840f806d38db">LL_SWPMI_IsEnabledIT_TXUNR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gaab514b04867371bd5f7e840f806d38db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transmit underrun error interrupt is enabled @rmtoll IER TXUNRIE LL_SWPMI_IsEnabledIT_TXUNR.  <a href="group__SWPMI__LL__EF__IT__Management.html#gaab514b04867371bd5f7e840f806d38db">More...</a><br /></td></tr>
<tr class="separator:gaab514b04867371bd5f7e840f806d38db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02019758e9dbdac78b20450b0ee28ebd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#ga02019758e9dbdac78b20450b0ee28ebd">LL_SWPMI_IsEnabledIT_RXOVR</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga02019758e9dbdac78b20450b0ee28ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Receive overrun error interrupt is enabled @rmtoll IER RXOVRIE LL_SWPMI_IsEnabledIT_RXOVR.  <a href="group__SWPMI__LL__EF__IT__Management.html#ga02019758e9dbdac78b20450b0ee28ebd">More...</a><br /></td></tr>
<tr class="separator:ga02019758e9dbdac78b20450b0ee28ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eadc10aee530ece831a9adca38f0fef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#ga8eadc10aee530ece831a9adca38f0fef">LL_SWPMI_IsEnabledIT_RXBER</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga8eadc10aee530ece831a9adca38f0fef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Receive CRC error interrupt is enabled @rmtoll IER RXBERIE LL_SWPMI_IsEnabledIT_RXBER.  <a href="group__SWPMI__LL__EF__IT__Management.html#ga8eadc10aee530ece831a9adca38f0fef">More...</a><br /></td></tr>
<tr class="separator:ga8eadc10aee530ece831a9adca38f0fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b836b4cf1949ba65aead8faca8c204"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#gae6b836b4cf1949ba65aead8faca8c204">LL_SWPMI_IsEnabledIT_TXBE</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gae6b836b4cf1949ba65aead8faca8c204"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transmit buffer empty interrupt is enabled @rmtoll IER TXBEIE LL_SWPMI_IsEnabledIT_TXBE.  <a href="group__SWPMI__LL__EF__IT__Management.html#gae6b836b4cf1949ba65aead8faca8c204">More...</a><br /></td></tr>
<tr class="separator:gae6b836b4cf1949ba65aead8faca8c204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d09397b04597d11d232ee02763a72bc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__IT__Management.html#ga5d09397b04597d11d232ee02763a72bc">LL_SWPMI_IsEnabledIT_RXBF</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga5d09397b04597d11d232ee02763a72bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Receive buffer full interrupt is enabled @rmtoll IER RXBFIE LL_SWPMI_IsEnabledIT_RXBF.  <a href="group__SWPMI__LL__EF__IT__Management.html#ga5d09397b04597d11d232ee02763a72bc">More...</a><br /></td></tr>
<tr class="separator:ga5d09397b04597d11d232ee02763a72bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06adbafe41c3b0cee3ba70bade8fd847"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__DMA__Management.html#ga06adbafe41c3b0cee3ba70bade8fd847">LL_SWPMI_EnableDMAReq_RX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga06adbafe41c3b0cee3ba70bade8fd847"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA mode for reception @rmtoll CR RXDMA LL_SWPMI_EnableDMAReq_RX.  <a href="group__SWPMI__LL__EF__DMA__Management.html#ga06adbafe41c3b0cee3ba70bade8fd847">More...</a><br /></td></tr>
<tr class="separator:ga06adbafe41c3b0cee3ba70bade8fd847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b1ae77108e1aaa3c78ab972fd7bbde"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__DMA__Management.html#gad4b1ae77108e1aaa3c78ab972fd7bbde">LL_SWPMI_DisableDMAReq_RX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gad4b1ae77108e1aaa3c78ab972fd7bbde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA mode for reception @rmtoll CR RXDMA LL_SWPMI_DisableDMAReq_RX.  <a href="group__SWPMI__LL__EF__DMA__Management.html#gad4b1ae77108e1aaa3c78ab972fd7bbde">More...</a><br /></td></tr>
<tr class="separator:gad4b1ae77108e1aaa3c78ab972fd7bbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c082659a48ab0950a04ab391a79807"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__DMA__Management.html#ga57c082659a48ab0950a04ab391a79807">LL_SWPMI_IsEnabledDMAReq_RX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga57c082659a48ab0950a04ab391a79807"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA mode for reception is enabled @rmtoll CR RXDMA LL_SWPMI_IsEnabledDMAReq_RX.  <a href="group__SWPMI__LL__EF__DMA__Management.html#ga57c082659a48ab0950a04ab391a79807">More...</a><br /></td></tr>
<tr class="separator:ga57c082659a48ab0950a04ab391a79807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fe24290f2def759ed44dc529cc3b0d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__DMA__Management.html#gaa8fe24290f2def759ed44dc529cc3b0d">LL_SWPMI_EnableDMAReq_TX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gaa8fe24290f2def759ed44dc529cc3b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA mode for transmission @rmtoll CR TXDMA LL_SWPMI_EnableDMAReq_TX.  <a href="group__SWPMI__LL__EF__DMA__Management.html#gaa8fe24290f2def759ed44dc529cc3b0d">More...</a><br /></td></tr>
<tr class="separator:gaa8fe24290f2def759ed44dc529cc3b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa696d04174e69131816c2ee264283933"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__DMA__Management.html#gaa696d04174e69131816c2ee264283933">LL_SWPMI_DisableDMAReq_TX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gaa696d04174e69131816c2ee264283933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA mode for transmission @rmtoll CR TXDMA LL_SWPMI_DisableDMAReq_TX.  <a href="group__SWPMI__LL__EF__DMA__Management.html#gaa696d04174e69131816c2ee264283933">More...</a><br /></td></tr>
<tr class="separator:gaa696d04174e69131816c2ee264283933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750c7a8668180abd04ba5e2943e49019"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__DMA__Management.html#ga750c7a8668180abd04ba5e2943e49019">LL_SWPMI_IsEnabledDMAReq_TX</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga750c7a8668180abd04ba5e2943e49019"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA mode for transmission is enabled @rmtoll CR TXDMA LL_SWPMI_IsEnabledDMAReq_TX.  <a href="group__SWPMI__LL__EF__DMA__Management.html#ga750c7a8668180abd04ba5e2943e49019">More...</a><br /></td></tr>
<tr class="separator:ga750c7a8668180abd04ba5e2943e49019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga504559279a4494cb370a6507298e0025"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__DMA__Management.html#ga504559279a4494cb370a6507298e0025">LL_SWPMI_DMA_GetRegAddr</a> (SWPMI_TypeDef *SWPMIx, uint32_t Direction)</td></tr>
<tr class="memdesc:ga504559279a4494cb370a6507298e0025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the data register address used for DMA transfer @rmtoll TDR TD LL_SWPMI_DMA_GetRegAddr<br  />
 RDR RD LL_SWPMI_DMA_GetRegAddr.  <a href="group__SWPMI__LL__EF__DMA__Management.html#ga504559279a4494cb370a6507298e0025">More...</a><br /></td></tr>
<tr class="separator:ga504559279a4494cb370a6507298e0025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0c47c62ab8de23ceea855c9abf313d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Data__Management.html#gabc0c47c62ab8de23ceea855c9abf313d">LL_SWPMI_GetReceiveFrameLength</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gabc0c47c62ab8de23ceea855c9abf313d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve number of data bytes present in payload of received frame @rmtoll RFL RFL LL_SWPMI_GetReceiveFrameLength.  <a href="group__SWPMI__LL__EF__Data__Management.html#gabc0c47c62ab8de23ceea855c9abf313d">More...</a><br /></td></tr>
<tr class="separator:gabc0c47c62ab8de23ceea855c9abf313d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d9f7fe0393f7420d4303ace4c411c7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Data__Management.html#gab9d9f7fe0393f7420d4303ace4c411c7">LL_SWPMI_TransmitData32</a> (SWPMI_TypeDef *SWPMIx, uint32_t TxData)</td></tr>
<tr class="memdesc:gab9d9f7fe0393f7420d4303ace4c411c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Data Register @rmtoll TDR TD LL_SWPMI_TransmitData32.  <a href="group__SWPMI__LL__EF__Data__Management.html#gab9d9f7fe0393f7420d4303ace4c411c7">More...</a><br /></td></tr>
<tr class="separator:gab9d9f7fe0393f7420d4303ace4c411c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13605dd88a5cad7a01dc25b10b071800"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Data__Management.html#ga13605dd88a5cad7a01dc25b10b071800">LL_SWPMI_ReceiveData32</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga13605dd88a5cad7a01dc25b10b071800"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Data Register @rmtoll RDR RD LL_SWPMI_ReceiveData32.  <a href="group__SWPMI__LL__EF__Data__Management.html#ga13605dd88a5cad7a01dc25b10b071800">More...</a><br /></td></tr>
<tr class="separator:ga13605dd88a5cad7a01dc25b10b071800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66804784992d7bcdc3ae5bb03bb4b24"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Data__Management.html#gaa66804784992d7bcdc3ae5bb03bb4b24">LL_SWPMI_EnableTXBypass</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:gaa66804784992d7bcdc3ae5bb03bb4b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SWP Transceiver Bypass.  <a href="group__SWPMI__LL__EF__Data__Management.html#gaa66804784992d7bcdc3ae5bb03bb4b24">More...</a><br /></td></tr>
<tr class="separator:gaa66804784992d7bcdc3ae5bb03bb4b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016026a1165b977acc8256d340c3dfff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Data__Management.html#ga016026a1165b977acc8256d340c3dfff">LL_SWPMI_DisableTXBypass</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga016026a1165b977acc8256d340c3dfff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SWP Transceiver Bypass.  <a href="group__SWPMI__LL__EF__Data__Management.html#ga016026a1165b977acc8256d340c3dfff">More...</a><br /></td></tr>
<tr class="separator:ga016026a1165b977acc8256d340c3dfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee15ce41315e91026ef11abf8db09f3"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Init.html#ga4ee15ce41315e91026ef11abf8db09f3">LL_SWPMI_DeInit</a> (SWPMI_TypeDef *SWPMIx)</td></tr>
<tr class="memdesc:ga4ee15ce41315e91026ef11abf8db09f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize the SWPMI peripheral registers to their default reset values.  <a href="group__SWPMI__LL__EF__Init.html#ga4ee15ce41315e91026ef11abf8db09f3">More...</a><br /></td></tr>
<tr class="separator:ga4ee15ce41315e91026ef11abf8db09f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9969b0c7b5824da7b5af4a89364ec8a2"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Init.html#ga9969b0c7b5824da7b5af4a89364ec8a2">LL_SWPMI_Init</a> (SWPMI_TypeDef *SWPMIx, <a class="el" href="group__SWPMI__LL__ES__INIT.html#structLL__SWPMI__InitTypeDef">LL_SWPMI_InitTypeDef</a> *SWPMI_InitStruct)</td></tr>
<tr class="memdesc:ga9969b0c7b5824da7b5af4a89364ec8a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the SWPMI peripheral according to the specified parameters in the SWPMI_InitStruct.  <a href="group__SWPMI__LL__EF__Init.html#ga9969b0c7b5824da7b5af4a89364ec8a2">More...</a><br /></td></tr>
<tr class="separator:ga9969b0c7b5824da7b5af4a89364ec8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939e815a7a7b26a4499152da440931ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SWPMI__LL__EF__Init.html#ga939e815a7a7b26a4499152da440931ea">LL_SWPMI_StructInit</a> (<a class="el" href="group__SWPMI__LL__ES__INIT.html#structLL__SWPMI__InitTypeDef">LL_SWPMI_InitTypeDef</a> *SWPMI_InitStruct)</td></tr>
<tr class="memdesc:ga939e815a7a7b26a4499152da440931ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="group__SWPMI__LL__ES__INIT.html#structLL__SWPMI__InitTypeDef">LL_SWPMI_InitTypeDef</a> field to default value.  <a href="group__SWPMI__LL__EF__Init.html#ga939e815a7a7b26a4499152da440931ea">More...</a><br /></td></tr>
<tr class="separator:ga939e815a7a7b26a4499152da440931ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of SWPMI LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Definition in file <a class="el" href="stm32l4xx__ll__swpmi_8h_source.html">stm32l4xx_ll_swpmi.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__ll__swpmi_8h.html">stm32l4xx_ll_swpmi.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
