ENTITY gal2 IS
    PORT (
	clk : in std_logic  ; 
	clr : in std_logic  ; 
	lb : in std_logic  ; 
	eb : in std_logic  ; 
	ec : in std_logic  ; 
	disp : inout std_logic_vector (6 downto 0)
    ) ;
END gal2 ;
