(set-info :smt-lib-version 2.6)
(set-logic QF_UF)
(set-info :source |
Generated by: Aman Goel (amangoel@umich.edu), Karem A. Sakallah (karem@umich.edu)
Generated on: 2018-04-06

Generated by the tool Averroes 2 (successor of [1]) which implements safety property
verification on hardware systems.

This SMT problem belongs to a set of SMT problems generated by applying Averroes 2
to benchmarks derived from [2-5].

A total of 412 systems (345 from [2], 19 from [3], 26 from [4], 22 from [5]) were
syntactically converted from their original formats (using [6, 7]), and given to 
Averroes 2 to perform property checking with abstraction (wide bit-vectors -> terms, 
wide operators -> UF) using SMT solvers [8, 9].

[1] Lee S., Sakallah K.A. (2014) Unbounded Scalable Verification Based on Approximate
Property-Directed Reachability and Datapath Abstraction. In: Biere A., Bloem R. (eds)
Computer Aided Verification. CAV 2014. Lecture Notes in Computer Science, vol 8559.
Springer, Cham
[2] http://fmv.jku.at/aiger/index.html#beem
[3] http://www.cs.cmu.edu/~modelcheck/vcegar
[4] http://www.cprover.org/hardware/v2c
[5] http://github.com/aman-goel/verilogbench
[6] http://www.clifford.at/yosys
[7] http://github.com/chengyinwu/V3
[8] http://github.com/Z3Prover/z3
[9] http://github.com/SRI-CSL/yices2

id: h_b04
query-maker: "Yices 2"
query-time: 0.101000 ms
query-class: abstract
query-category: oneshot
query-type: regular
status: unsat
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")

;
(set-info :status unsat)
(declare-sort utt$8 0)
(declare-sort utt$31 0)
(declare-sort utt$32 0)
(declare-fun Concat_32_1_31 (Bool utt$31 ) utt$32)
(declare-fun Extract_1_7_7_8 (utt$8 ) Bool)
(declare-fun y$2 () Bool)
(declare-fun y$31 () Bool)
(declare-fun y$39 () Bool)
(declare-fun y$4 () Bool)
(declare-fun y$40 () Bool)
(declare-fun y$44 () Bool)
(declare-fun y$47 () Bool)
(declare-fun y$53 () Bool)
(declare-fun y$6 () Bool)
(declare-fun y$68 () Bool)
(declare-fun y$8 () Bool)
(declare-fun y$DATA_OUT () utt$8)
(declare-fun y$RMAX () utt$8)
(declare-fun y$RMIN () utt$8)
(declare-fun y$n0s31 () utt$31)
(declare-fun y$n0s8 () utt$8)
(declare-fun y$n1s32 () utt$32)
(declare-fun y$prop () Bool)
(declare-fun y$prop0 () Bool)
(declare-fun y$prop0_op () Bool)
(declare-fun y$stato () Bool)
(declare-fun y$w$1 () Bool)
(declare-fun y$w$2 () utt$32)
(declare-fun y$w$2_op () utt$32)
(declare-fun y$w$3 () Bool)
(declare-fun y$w$4 () utt$32)
(declare-fun y$w$4_op () utt$32)
(assert (= y$2 (= y$DATA_OUT y$n0s8)))
(assert (= y$4 (= y$n0s8 y$RMAX)))
(assert (= y$6 (= y$n0s8 y$RMIN)))
(assert (= y$stato (not y$8)))
(assert (= y$prop (not y$53)))
(assert (= y$31 (Extract_1_7_7_8 y$RMAX)))
(assert (= y$w$2_op (Concat_32_1_31 y$31 y$n0s31)))
(assert (= y$39 (not (= y$w$2_op y$n1s32))))
(assert (= y$40 (Extract_1_7_7_8 y$RMIN)))
(assert (= y$w$4_op (Concat_32_1_31 y$40 y$n0s31)))
(assert (= y$44 (= y$n1s32 y$w$4_op)))
(assert (= y$prop0_op (or y$39 y$44)))
(assert (= y$47 (= y$prop y$prop0_op)))
(assert (= y$68 (and y$2 y$4 y$6 y$8 y$53 y$47)))
(assert y$68)
(check-sat)
(exit)
