Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Mon May  1 00:14:54 2023
| Host              : DESKTOP-HOE36TI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mult_64x64_timing_summary_routed.rpt -pb mult_64x64_timing_summary_routed.pb -rpx mult_64x64_timing_summary_routed.rpx -warn_on_violation
| Design            : mult_64x64
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (128)
6. checking no_output_delay (128)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (128)
---------------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 1556        0.002        0.000                      0                 1556        0.861        0.000                       0                   772  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk1   {0.000 1.137}        2.273           439.947         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1                0.000        0.000                      0                 1556        0.002        0.000                      0                 1556        0.861        0.000                       0                   772  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk1                        
(none)                      clk1          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  clk1

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk1 rise@2.273ns - clk1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.964ns (44.528%)  route 1.201ns (55.472%))
  Logic Levels:           8  (CARRY8=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 4.397 - 2.273 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.651ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.593ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.697     2.925    m2/m1/m2/m_reg/CLK
    DSP48E2_X0Y50        DSP_OUTPUT                                   r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     3.118 r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.321     3.439    m2/p1[15]
    SLICE_X5Y130         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     3.573 r  m2/r_carry/O[2]
                         net (fo=4, routed)           0.134     3.707    m2/m4/m1/O[2]
    SLICE_X6Y130         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     3.797 r  m2/m4/m1/r__59_carry__6_i_5/O
                         net (fo=2, routed)           0.235     4.032    m2/m4/m1/DI[2]
    SLICE_X3Y131         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.121 r  m2/m4/m1/r__59_carry__6_i_13/O
                         net (fo=1, routed)           0.009     4.130    m2/m4_n_113
    SLICE_X3Y131         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.284 r  m2/r__59_carry__6/CO[7]
                         net (fo=1, routed)           0.026     4.310    m2/r__59_carry__6_n_0
    SLICE_X3Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.426 r  m2/r__59_carry__7/O[7]
                         net (fo=1, routed)           0.399     4.825    m2/r__59_carry__7_n_8
    SLICE_X4Y131         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.942 r  m2/m_reg[118]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.968    m2/m_reg[118]_i_1_n_0
    SLICE_X4Y132         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.983 r  m2/m_reg[126]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.009    m2/m4/m2/CO[0]
    SLICE_X4Y133         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.065 r  m2/m4/m2/m_reg[127]_i_1/O[0]
                         net (fo=1, routed)           0.025     5.090    m2_n_64
    SLICE_X4Y133         FDRE                                         r  m_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.273     2.273 r  
    AA14                                              0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.763 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.763    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.763 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.932    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.956 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.442     4.397    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  m_reg[127]/C
                         clock pessimism              0.703     5.100    
                         clock uncertainty           -0.035     5.065    
    SLICE_X4Y133         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.090    m_reg[127]
  -------------------------------------------------------------------
                         required time                          5.090    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk1 rise@2.273ns - clk1 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.975ns (45.329%)  route 1.176ns (54.671%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 4.394 - 2.273 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.651ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.593ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.697     2.925    m2/m1/m2/m_reg/CLK
    DSP48E2_X0Y50        DSP_OUTPUT                                   r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     3.118 r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.321     3.439    m2/p1[15]
    SLICE_X5Y130         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     3.573 r  m2/r_carry/O[2]
                         net (fo=4, routed)           0.134     3.707    m2/m4/m1/O[2]
    SLICE_X6Y130         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     3.797 r  m2/m4/m1/r__59_carry__6_i_5/O
                         net (fo=2, routed)           0.235     4.032    m2/m4/m1/DI[2]
    SLICE_X3Y131         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.121 r  m2/m4/m1/r__59_carry__6_i_13/O
                         net (fo=1, routed)           0.009     4.130    m2/m4_n_113
    SLICE_X3Y131         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.284 r  m2/r__59_carry__6/CO[7]
                         net (fo=1, routed)           0.026     4.310    m2/r__59_carry__6_n_0
    SLICE_X3Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.426 r  m2/r__59_carry__7/O[7]
                         net (fo=1, routed)           0.399     4.825    m2/r__59_carry__7_n_8
    SLICE_X4Y131         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.942 r  m2/m_reg[118]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.968    m2/m_reg[118]_i_1_n_0
    SLICE_X4Y132         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.050 r  m2/m_reg[126]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.076    m2_n_69
    SLICE_X4Y132         FDRE                                         r  m_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.273     2.273 r  
    AA14                                              0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.763 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.763    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.763 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.932    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.956 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.438     4.394    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[122]/C
                         clock pessimism              0.703     5.096    
                         clock uncertainty           -0.035     5.061    
    SLICE_X4Y132         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.086    m_reg[122]
  -------------------------------------------------------------------
                         required time                          5.086    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk1 rise@2.273ns - clk1 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.969ns (45.197%)  route 1.175ns (54.803%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 4.394 - 2.273 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.651ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.593ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.697     2.925    m2/m1/m2/m_reg/CLK
    DSP48E2_X0Y50        DSP_OUTPUT                                   r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     3.118 r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.321     3.439    m2/p1[15]
    SLICE_X5Y130         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     3.573 r  m2/r_carry/O[2]
                         net (fo=4, routed)           0.134     3.707    m2/m4/m1/O[2]
    SLICE_X6Y130         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     3.797 r  m2/m4/m1/r__59_carry__6_i_5/O
                         net (fo=2, routed)           0.235     4.032    m2/m4/m1/DI[2]
    SLICE_X3Y131         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.121 r  m2/m4/m1/r__59_carry__6_i_13/O
                         net (fo=1, routed)           0.009     4.130    m2/m4_n_113
    SLICE_X3Y131         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.284 r  m2/r__59_carry__6/CO[7]
                         net (fo=1, routed)           0.026     4.310    m2/r__59_carry__6_n_0
    SLICE_X3Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.426 r  m2/r__59_carry__7/O[7]
                         net (fo=1, routed)           0.399     4.825    m2/r__59_carry__7_n_8
    SLICE_X4Y131         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.942 r  m2/m_reg[118]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.968    m2/m_reg[118]_i_1_n_0
    SLICE_X4Y132         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.044 r  m2/m_reg[126]_i_1/O[1]
                         net (fo=1, routed)           0.025     5.069    m2_n_71
    SLICE_X4Y132         FDRE                                         r  m_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.273     2.273 r  
    AA14                                              0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.763 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.763    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.763 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.932    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.956 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.438     4.394    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[120]/C
                         clock pessimism              0.703     5.096    
                         clock uncertainty           -0.035     5.061    
    SLICE_X4Y132         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.086    m_reg[120]
  -------------------------------------------------------------------
                         required time                          5.086    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk1 rise@2.273ns - clk1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.960ns (44.945%)  route 1.176ns (55.055%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 4.394 - 2.273 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.651ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.593ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.697     2.925    m2/m1/m2/m_reg/CLK
    DSP48E2_X0Y50        DSP_OUTPUT                                   r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     3.118 r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.321     3.439    m2/p1[15]
    SLICE_X5Y130         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     3.573 r  m2/r_carry/O[2]
                         net (fo=4, routed)           0.134     3.707    m2/m4/m1/O[2]
    SLICE_X6Y130         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     3.797 r  m2/m4/m1/r__59_carry__6_i_5/O
                         net (fo=2, routed)           0.235     4.032    m2/m4/m1/DI[2]
    SLICE_X3Y131         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.121 r  m2/m4/m1/r__59_carry__6_i_13/O
                         net (fo=1, routed)           0.009     4.130    m2/m4_n_113
    SLICE_X3Y131         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.284 r  m2/r__59_carry__6/CO[7]
                         net (fo=1, routed)           0.026     4.310    m2/r__59_carry__6_n_0
    SLICE_X3Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.426 r  m2/r__59_carry__7/O[7]
                         net (fo=1, routed)           0.399     4.825    m2/r__59_carry__7_n_8
    SLICE_X4Y131         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.942 r  m2/m_reg[118]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.968    m2/m_reg[118]_i_1_n_0
    SLICE_X4Y132         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.035 r  m2/m_reg[126]_i_1/O[2]
                         net (fo=1, routed)           0.026     5.061    m2_n_70
    SLICE_X4Y132         FDRE                                         r  m_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.273     2.273 r  
    AA14                                              0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.763 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.763    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.763 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.932    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.956 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.438     4.394    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[121]/C
                         clock pessimism              0.703     5.096    
                         clock uncertainty           -0.035     5.061    
    SLICE_X4Y132         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.086    m_reg[121]
  -------------------------------------------------------------------
                         required time                          5.086    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk1 rise@2.273ns - clk1 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.949ns (44.681%)  route 1.175ns (55.319%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 4.394 - 2.273 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.651ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.593ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.697     2.925    m2/m1/m2/m_reg/CLK
    DSP48E2_X0Y50        DSP_OUTPUT                                   r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     3.118 r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.321     3.439    m2/p1[15]
    SLICE_X5Y130         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     3.573 r  m2/r_carry/O[2]
                         net (fo=4, routed)           0.134     3.707    m2/m4/m1/O[2]
    SLICE_X6Y130         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     3.797 r  m2/m4/m1/r__59_carry__6_i_5/O
                         net (fo=2, routed)           0.235     4.032    m2/m4/m1/DI[2]
    SLICE_X3Y131         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.121 r  m2/m4/m1/r__59_carry__6_i_13/O
                         net (fo=1, routed)           0.009     4.130    m2/m4_n_113
    SLICE_X3Y131         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.284 r  m2/r__59_carry__6/CO[7]
                         net (fo=1, routed)           0.026     4.310    m2/r__59_carry__6_n_0
    SLICE_X3Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.426 r  m2/r__59_carry__7/O[7]
                         net (fo=1, routed)           0.399     4.825    m2/r__59_carry__7_n_8
    SLICE_X4Y131         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.942 r  m2/m_reg[118]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.968    m2/m_reg[118]_i_1_n_0
    SLICE_X4Y132         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.024 r  m2/m_reg[126]_i_1/O[0]
                         net (fo=1, routed)           0.025     5.049    m2_n_72
    SLICE_X4Y132         FDRE                                         r  m_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.273     2.273 r  
    AA14                                              0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.763 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.763    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.763 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.932    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.956 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.438     4.394    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[119]/C
                         clock pessimism              0.703     5.096    
                         clock uncertainty           -0.035     5.061    
    SLICE_X4Y132         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.086    m_reg[119]
  -------------------------------------------------------------------
                         required time                          5.086    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 m1/m4/m2/m_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m1/m4/m2/r_carry__0_i_1__0_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk1 rise@2.273ns - clk1 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 1.620ns (78.794%)  route 0.436ns (21.206%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 4.389 - 2.273 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.696ns (routing 0.651ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.593ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.696     2.924    m1/m4/m2/m_reg/CLK
    DSP48E2_X0Y51        DSP_A_B_DATA                                 r  m1/m4/m2/m_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y51        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     3.136 r  m1/m4/m2/m_reg/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     3.136    m1/m4/m2/m_reg/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y51        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     3.209 r  m1/m4/m2/m_reg/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     3.209    m1/m4/m2/m_reg/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y51        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     3.818 f  m1/m4/m2/m_reg/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     3.818    m1/m4/m2/m_reg/DSP_MULTIPLIER.V<23>
    DSP48E2_X0Y51        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     3.864 r  m1/m4/m2/m_reg/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     3.864    m1/m4/m2/m_reg/DSP_M_DATA.V_DATA<23>
    DSP48E2_X0Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     4.435 f  m1/m4/m2/m_reg/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     4.435    m1/m4/m2/m_reg/DSP_ALU.ALU_OUT<23>
    DSP48E2_X0Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     4.544 r  m1/m4/m2/m_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=1, routed)           0.436     4.980    m1/m4/m2/r_carry__0_i_1__0_psdsp_n_1
    SLICE_X5Y127         FDRE                                         r  m1/m4/m2/r_carry__0_i_1__0_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.273     2.273 r  
    AA14                                              0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.763 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.763    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.763 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.932    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.956 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.433     4.389    m1/m4/m2/CLK
    SLICE_X5Y127         FDRE                                         r  m1/m4/m2/r_carry__0_i_1__0_psdsp_2/C
                         clock pessimism              0.642     5.031    
                         clock uncertainty           -0.035     4.995    
    SLICE_X5Y127         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     5.020    m1/m4/m2/r_carry__0_i_1__0_psdsp_2
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk1 rise@2.273ns - clk1 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.009ns (46.179%)  route 1.176ns (53.821%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 4.538 - 2.273 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.651ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.593ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.697     2.925    m2/m1/m2/m_reg/CLK
    DSP48E2_X0Y50        DSP_OUTPUT                                   r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     3.118 r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.321     3.439    m2/p1[15]
    SLICE_X5Y130         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     3.573 r  m2/r_carry/O[2]
                         net (fo=4, routed)           0.134     3.707    m2/m4/m1/O[2]
    SLICE_X6Y130         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     3.797 r  m2/m4/m1/r__59_carry__6_i_5/O
                         net (fo=2, routed)           0.235     4.032    m2/m4/m1/DI[2]
    SLICE_X3Y131         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.121 r  m2/m4/m1/r__59_carry__6_i_13/O
                         net (fo=1, routed)           0.009     4.130    m2/m4_n_113
    SLICE_X3Y131         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.284 r  m2/r__59_carry__6/CO[7]
                         net (fo=1, routed)           0.026     4.310    m2/r__59_carry__6_n_0
    SLICE_X3Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.426 r  m2/r__59_carry__7/O[7]
                         net (fo=1, routed)           0.399     4.825    m2/r__59_carry__7_n_8
    SLICE_X4Y131         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.942 r  m2/m_reg[118]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.968    m2/m_reg[118]_i_1_n_0
    SLICE_X4Y132         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     5.084 r  m2/m_reg[126]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.110    m2_n_65
    SLICE_X4Y132         FDRE                                         r  m_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.273     2.273 r  
    AA14                                              0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.763 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.763    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.763 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.932    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.956 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.582     4.538    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[126]/C
                         clock pessimism              0.641     5.179    
                         clock uncertainty           -0.035     5.144    
    SLICE_X4Y132         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.169    m_reg[126]
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk1 rise@2.273ns - clk1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.009ns (46.201%)  route 1.175ns (53.799%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 4.538 - 2.273 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.651ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.593ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.697     2.925    m2/m1/m2/m_reg/CLK
    DSP48E2_X0Y50        DSP_OUTPUT                                   r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     3.118 r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.321     3.439    m2/p1[15]
    SLICE_X5Y130         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     3.573 r  m2/r_carry/O[2]
                         net (fo=4, routed)           0.134     3.707    m2/m4/m1/O[2]
    SLICE_X6Y130         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     3.797 r  m2/m4/m1/r__59_carry__6_i_5/O
                         net (fo=2, routed)           0.235     4.032    m2/m4/m1/DI[2]
    SLICE_X3Y131         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.121 r  m2/m4/m1/r__59_carry__6_i_13/O
                         net (fo=1, routed)           0.009     4.130    m2/m4_n_113
    SLICE_X3Y131         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.284 r  m2/r__59_carry__6/CO[7]
                         net (fo=1, routed)           0.026     4.310    m2/r__59_carry__6_n_0
    SLICE_X3Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.426 r  m2/r__59_carry__7/O[7]
                         net (fo=1, routed)           0.399     4.825    m2/r__59_carry__7_n_8
    SLICE_X4Y131         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.942 r  m2/m_reg[118]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.968    m2/m_reg[118]_i_1_n_0
    SLICE_X4Y132         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.084 r  m2/m_reg[126]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.109    m2_n_67
    SLICE_X4Y132         FDRE                                         r  m_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.273     2.273 r  
    AA14                                              0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.763 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.763    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.763 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.932    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.956 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.582     4.538    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[124]/C
                         clock pessimism              0.641     5.179    
                         clock uncertainty           -0.035     5.144    
    SLICE_X4Y132         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.169    m_reg[124]
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk1 rise@2.273ns - clk1 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.996ns (45.857%)  route 1.176ns (54.143%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 4.538 - 2.273 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.651ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.593ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.697     2.925    m2/m1/m2/m_reg/CLK
    DSP48E2_X0Y50        DSP_OUTPUT                                   r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     3.118 r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.321     3.439    m2/p1[15]
    SLICE_X5Y130         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     3.573 r  m2/r_carry/O[2]
                         net (fo=4, routed)           0.134     3.707    m2/m4/m1/O[2]
    SLICE_X6Y130         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     3.797 r  m2/m4/m1/r__59_carry__6_i_5/O
                         net (fo=2, routed)           0.235     4.032    m2/m4/m1/DI[2]
    SLICE_X3Y131         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.121 r  m2/m4/m1/r__59_carry__6_i_13/O
                         net (fo=1, routed)           0.009     4.130    m2/m4_n_113
    SLICE_X3Y131         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.284 r  m2/r__59_carry__6/CO[7]
                         net (fo=1, routed)           0.026     4.310    m2/r__59_carry__6_n_0
    SLICE_X3Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.426 r  m2/r__59_carry__7/O[7]
                         net (fo=1, routed)           0.399     4.825    m2/r__59_carry__7_n_8
    SLICE_X4Y131         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.942 r  m2/m_reg[118]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.968    m2/m_reg[118]_i_1_n_0
    SLICE_X4Y132         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     5.071 r  m2/m_reg[126]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.097    m2_n_66
    SLICE_X4Y132         FDRE                                         r  m_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.273     2.273 r  
    AA14                                              0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.763 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.763    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.763 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.932    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.956 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.582     4.538    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[125]/C
                         clock pessimism              0.641     5.179    
                         clock uncertainty           -0.035     5.144    
    SLICE_X4Y132         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     5.169    m_reg[125]
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk1 rise@2.273ns - clk1 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.979ns (45.451%)  route 1.175ns (54.549%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 4.538 - 2.273 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.651ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.593ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.697     2.925    m2/m1/m2/m_reg/CLK
    DSP48E2_X0Y50        DSP_OUTPUT                                   r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     3.118 r  m2/m1/m2/m_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.321     3.439    m2/p1[15]
    SLICE_X5Y130         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     3.573 r  m2/r_carry/O[2]
                         net (fo=4, routed)           0.134     3.707    m2/m4/m1/O[2]
    SLICE_X6Y130         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     3.797 r  m2/m4/m1/r__59_carry__6_i_5/O
                         net (fo=2, routed)           0.235     4.032    m2/m4/m1/DI[2]
    SLICE_X3Y131         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.121 r  m2/m4/m1/r__59_carry__6_i_13/O
                         net (fo=1, routed)           0.009     4.130    m2/m4_n_113
    SLICE_X3Y131         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.284 r  m2/r__59_carry__6/CO[7]
                         net (fo=1, routed)           0.026     4.310    m2/r__59_carry__6_n_0
    SLICE_X3Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.426 r  m2/r__59_carry__7/O[7]
                         net (fo=1, routed)           0.399     4.825    m2/r__59_carry__7_n_8
    SLICE_X4Y131         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.942 r  m2/m_reg[118]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.968    m2/m_reg[118]_i_1_n_0
    SLICE_X4Y132         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     5.054 r  m2/m_reg[126]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.079    m2_n_68
    SLICE_X4Y132         FDRE                                         r  m_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.273     2.273 r  
    AA14                                              0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.763 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.763    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.763 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.932    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.956 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.582     4.538    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[123]/C
                         clock pessimism              0.641     5.179    
                         clock uncertainty           -0.035     5.144    
    SLICE_X4Y132         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.169    m_reg[123]
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  0.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 m1/p7_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m1/p9_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.059ns (28.365%)  route 0.149ns (71.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      1.395ns (routing 0.593ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.651ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.395     2.078    m1/CLK
    SLICE_X8Y120         FDRE                                         r  m1/p7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.137 r  m1/p7_reg[14]/Q
                         net (fo=1, routed)           0.149     2.286    m1/p7[14]
    SLICE_X4Y120         FDRE                                         r  m1/p9_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.638     2.867    m1/CLK
    SLICE_X4Y120         FDRE                                         r  m1/p9_reg[13]/C
                         clock pessimism             -0.642     2.224    
    SLICE_X4Y120         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.284    m1/p9_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 m2/p7_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m2/p9_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.058ns (28.571%)  route 0.145ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      1.386ns (routing 0.593ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.651ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.386     2.068    m2/CLK
    SLICE_X9Y127         FDRE                                         r  m2/p7_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.126 r  m2/p7_reg[10]/Q
                         net (fo=1, routed)           0.145     2.271    m2/p7_reg_n_0_[10]
    SLICE_X5Y127         FDRE                                         r  m2/p9_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.619     2.848    m2/CLK
    SLICE_X5Y127         FDRE                                         r  m2/p9_reg[9]/C
                         clock pessimism             -0.643     2.205    
    SLICE_X5Y127         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.265    m2/p9_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 m2/p8_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m2/p10_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      1.381ns (routing 0.593ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.651ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.381     2.063    m2/CLK
    SLICE_X10Y127        FDRE                                         r  m2/p8_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.121 r  m2/p8_reg[9]/Q
                         net (fo=1, routed)           0.127     2.248    m2/p8_reg_n_0_[9]
    SLICE_X8Y127         FDRE                                         r  m2/p10_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.587     2.815    m2/CLK
    SLICE_X8Y127         FDRE                                         r  m2/p10_reg[8]/C
                         clock pessimism             -0.643     2.173    
    SLICE_X8Y127         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.233    m2/p10_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 m2/p9_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m2/p11_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.106ns (55.904%)  route 0.084ns (44.096%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      1.381ns (routing 0.593ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.651ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.381     2.064    m2/CLK
    SLICE_X6Y130         FDRE                                         r  m2/p9_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y130         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.122 f  m2/p9_reg[38]/Q
                         net (fo=2, routed)           0.065     2.186    m2/p9_reg_n_0_[38]
    SLICE_X7Y130         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.208 r  m2/p110_carry__3_i_2/O
                         net (fo=1, routed)           0.009     2.217    m2/p110_carry__3_i_2_n_0
    SLICE_X7Y130         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.026     2.243 r  m2/p110_carry__3/O[6]
                         net (fo=1, routed)           0.010     2.253    m2/p110_carry__3_n_9
    SLICE_X7Y130         FDRE                                         r  m2/p11_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.590     2.818    m2/CLK
    SLICE_X7Y130         FDRE                                         r  m2/p11_reg[38]/C
                         clock pessimism             -0.643     2.176    
    SLICE_X7Y130         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.236    m2/p11_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 m1/p7_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m1/p9_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.059ns (25.764%)  route 0.170ns (74.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      1.393ns (routing 0.593ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.651ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.393     2.076    m1/CLK
    SLICE_X8Y120         FDRE                                         r  m1/p7_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.135 r  m1/p7_reg[9]/Q
                         net (fo=1, routed)           0.170     2.305    m1/p7[9]
    SLICE_X4Y120         FDRE                                         r  m1/p9_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.639     2.868    m1/CLK
    SLICE_X4Y120         FDRE                                         r  m1/p9_reg[8]/C
                         clock pessimism             -0.642     2.225    
    SLICE_X4Y120         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.285    m1/p9_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 m2/p7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m2/p9_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.152%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      1.390ns (routing 0.593ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.651ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.390     2.072    m2/CLK
    SLICE_X9Y126         FDRE                                         r  m2/p7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.130 r  m2/p7_reg[7]/Q
                         net (fo=1, routed)           0.107     2.237    m2/p7_reg_n_0_[7]
    SLICE_X7Y125         FDRE                                         r  m2/p9_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.569     2.798    m2/CLK
    SLICE_X7Y125         FDRE                                         r  m2/p9_reg[6]/C
                         clock pessimism             -0.643     2.155    
    SLICE_X7Y125         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.217    m2/p9_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m1/p9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m1/p11_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.193ns (69.675%)  route 0.084ns (30.325%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Net Delay (Source):      1.334ns (routing 0.593ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.651ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.334     2.017    m1/CLK
    SLICE_X7Y118         FDRE                                         r  m1/p9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.077 r  m1/p9_reg[1]/Q
                         net (fo=2, routed)           0.071     2.148    m1/m1/Q[1]
    SLICE_X7Y119         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.102     2.250 r  m1/m1/p110_carry/CO[7]
                         net (fo=1, routed)           0.004     2.254    m1/m1/p110_carry_n_0
    SLICE_X7Y120         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031     2.285 r  m1/m1/p110_carry__0/O[0]
                         net (fo=1, routed)           0.009     2.294    m1/p1101_out[8]
    SLICE_X7Y120         FDRE                                         r  m1/p11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.588     2.816    m1/CLK
    SLICE_X7Y120         FDRE                                         r  m1/p11_reg[8]/C
                         clock pessimism             -0.604     2.213    
    SLICE_X7Y120         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.273    m1/p11_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 m2/p8_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m2/p10_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      1.381ns (routing 0.593ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.651ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.381     2.063    m2/CLK
    SLICE_X10Y127        FDRE                                         r  m2/p8_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.121 r  m2/p8_reg[11]/Q
                         net (fo=1, routed)           0.135     2.256    m2/p8_reg_n_0_[11]
    SLICE_X8Y127         FDRE                                         r  m2/p10_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.587     2.815    m2/CLK
    SLICE_X8Y127         FDRE                                         r  m2/p10_reg[10]/C
                         clock pessimism             -0.643     2.173    
    SLICE_X8Y127         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.235    m2/p10_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 m2/p9_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m2/p11_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.107ns (57.024%)  route 0.081ns (42.976%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      1.384ns (routing 0.593ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.651ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.384     2.066    m2/CLK
    SLICE_X6Y129         FDRE                                         r  m2/p9_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.125 r  m2/p9_reg[26]/Q
                         net (fo=2, routed)           0.061     2.186    m2/m1/m1/p11_reg[31][26]
    SLICE_X7Y129         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.208 r  m2/m1/m1/p110_carry__2_i_6/O
                         net (fo=1, routed)           0.010     2.218    m2/m1_n_114
    SLICE_X7Y129         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     2.244 r  m2/p110_carry__2/O[2]
                         net (fo=1, routed)           0.010     2.254    m2/p110_carry__2_n_13
    SLICE_X7Y129         FDRE                                         r  m2/p11_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.586     2.814    m2/CLK
    SLICE_X7Y129         FDRE                                         r  m2/p11_reg[26]/C
                         clock pessimism             -0.643     2.172    
    SLICE_X7Y129         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.232    m2/p11_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m1/p7_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            m1/p9_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Net Delay (Source):      1.395ns (routing 0.593ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.651ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.395     2.078    m1/CLK
    SLICE_X8Y122         FDRE                                         r  m1/p7_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.137 r  m1/p7_reg[28]/Q
                         net (fo=1, routed)           0.075     2.212    m1/p7[28]
    SLICE_X8Y124         FDRE                                         r  m1/p9_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.593     2.821    m1/CLK
    SLICE_X8Y124         FDRE                                         r  m1/p9_reg[27]/C
                         clock pessimism             -0.695     2.127    
    SLICE_X8Y124         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.189    m1/p9_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1
Waveform(ns):       { 0.000 1.137 }
Period(ns):         2.273
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I        n/a            1.290         2.273       0.983      BUFGCE_HDIO_X1Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.273       1.623      DSP48E2_X1Y47     m1/c3_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.273       1.623      DSP48E2_X1Y49     m1/c4_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.273       1.623      DSP48E2_X0Y46     m1/m1/m1/m_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.273       1.623      DSP48E2_X1Y51     m2/c3_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.273       1.623      DSP48E2_X1Y50     m2/c4_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.273       1.623      DSP48E2_X1Y52     m2/m1/m1/m_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.273       1.623      DSP48E2_X0Y50     m2/m1/m2/m_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.273       1.623      DSP48E2_X0Y53     m2/m4/m1/m_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.273       1.623      DSP48E2_X0Y52     m2/m4/m2/m_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.136       0.861      SLICE_X3Y121      m_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.136       0.861      SLICE_X3Y121      m_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.136       0.861      SLICE_X4Y129      m_reg[100]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.136       0.861      SLICE_X4Y129      m_reg[100]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.136       0.861      SLICE_X4Y129      m_reg[101]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.136       0.861      SLICE_X4Y129      m_reg[101]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.136       0.861      SLICE_X4Y129      m_reg[102]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.136       0.861      SLICE_X4Y129      m_reg[102]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.136       0.861      SLICE_X4Y130      m_reg[103]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.136       0.861      SLICE_X4Y130      m_reg[103]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.137       0.862      SLICE_X3Y121      m_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.137       0.862      SLICE_X3Y121      m_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.137       0.862      SLICE_X4Y129      m_reg[100]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.137       0.862      SLICE_X4Y129      m_reg[100]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.137       0.862      SLICE_X4Y129      m_reg[101]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.137       0.862      SLICE_X4Y129      m_reg[101]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.137       0.862      SLICE_X4Y129      m_reg[102]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.137       0.862      SLICE_X4Y129      m_reg[102]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.137       0.862      SLICE_X4Y130      m_reg[103]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.137       0.862      SLICE_X4Y130      m_reg[103]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk1
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[122]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.328ns  (logic 0.974ns (29.259%)  route 2.354ns (70.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.624ns (routing 0.651ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.624     2.853    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.931 r  m_reg[122]/Q
                         net (fo=1, routed)           2.354     5.285    r_OBUF[122]
    AE25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.896     6.180 r  r_OBUF[122]_inst/O
                         net (fo=0)                   0.000     6.180    r[122]
    AE25                                                              r  r[122] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[118]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.260ns  (logic 0.984ns (30.186%)  route 2.276ns (69.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.647ns (routing 0.651ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.647     2.875    clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  m_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.954 r  m_reg[118]/Q
                         net (fo=1, routed)           2.276     5.230    r_OBUF[118]
    AF24                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.905     6.135 r  r_OBUF[118]_inst/O
                         net (fo=0)                   0.000     6.135    r[118]
    AF24                                                              r  r[118] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[126]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.099ns  (logic 0.973ns (31.395%)  route 2.126ns (68.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.651ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.788     3.017    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.096 r  m_reg[126]/Q
                         net (fo=1, routed)           2.126     5.222    r_OBUF[126]
    AF20                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.894     6.115 r  r_OBUF[126]_inst/O
                         net (fo=0)                   0.000     6.115    r[126]
    AF20                                                              r  r[126] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[123]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.051ns  (logic 0.972ns (31.861%)  route 2.079ns (68.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.651ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.788     3.017    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.093 r  m_reg[123]/Q
                         net (fo=1, routed)           2.079     5.172    r_OBUF[123]
    AE26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.896     6.068 r  r_OBUF[123]_inst/O
                         net (fo=0)                   0.000     6.068    r[123]
    AE26                                                              r  r[123] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[114]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.167ns  (logic 0.970ns (30.622%)  route 2.197ns (69.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.651ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.648     2.876    clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  m_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.954 r  m_reg[114]/Q
                         net (fo=1, routed)           2.197     5.151    r_OBUF[114]
    AD24                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.892     6.043 r  r_OBUF[114]_inst/O
                         net (fo=0)                   0.000     6.043    r[114]
    AD24                                                              r  r[114] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[121]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.171ns  (logic 0.964ns (30.411%)  route 2.207ns (69.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.624ns (routing 0.651ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.624     2.853    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.931 r  m_reg[121]/Q
                         net (fo=1, routed)           2.207     5.138    r_OBUF[121]
    AB26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     6.024 r  r_OBUF[121]_inst/O
                         net (fo=0)                   0.000     6.024    r[121]
    AB26                                                              r  r[121] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[125]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.999ns  (logic 0.980ns (32.668%)  route 2.019ns (67.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.651ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.788     3.017    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  m_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.095 r  m_reg[125]/Q
                         net (fo=1, routed)           2.019     5.114    r_OBUF[125]
    AE18                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.902     6.015 r  r_OBUF[125]_inst/O
                         net (fo=0)                   0.000     6.015    r[125]
    AE18                                                              r  r[125] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[117]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.135ns  (logic 0.979ns (31.225%)  route 2.156ns (68.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.647ns (routing 0.651ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.647     2.875    clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  m_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.953 r  m_reg[117]/Q
                         net (fo=1, routed)           2.156     5.109    r_OBUF[117]
    AD26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.901     6.010 r  r_OBUF[117]_inst/O
                         net (fo=0)                   0.000     6.010    r[117]
    AD26                                                              r  r[117] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[110]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.121ns  (logic 0.988ns (31.667%)  route 2.133ns (68.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.635ns (routing 0.651ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.635     2.864    clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  m_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.943 r  m_reg[110]/Q
                         net (fo=1, routed)           2.133     5.076    r_OBUF[110]
    AE22                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.909     5.985 r  r_OBUF[110]_inst/O
                         net (fo=0)                   0.000     5.985    r[110]
    AE22                                                              r  r[110] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[108]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.101ns  (logic 0.962ns (31.031%)  route 2.139ns (68.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.635ns (routing 0.651ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.635     2.864    clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  m_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.940 r  m_reg[108]/Q
                         net (fo=1, routed)           2.139     5.079    r_OBUF[108]
    AD23                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     5.965 r  r_OBUF[108]_inst/O
                         net (fo=0)                   0.000     5.965    r[108]
    AD23                                                              r  r[108] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.885ns  (logic 0.392ns (44.285%)  route 0.493ns (55.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.358ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.872     1.311    clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.350 r  m_reg[7]/Q
                         net (fo=1, routed)           0.493     1.843    r_OBUF[7]
    L23                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.353     2.196 r  r_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.196    r[7]
    L23                                                               r  r[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.894ns  (logic 0.393ns (43.983%)  route 0.501ns (56.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.358ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.872     1.311    clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.351 r  m_reg[6]/Q
                         net (fo=1, routed)           0.501     1.852    r_OBUF[6]
    L22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.353     2.205 r  r_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.205    r[6]
    L22                                                               r  r[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.906ns  (logic 0.450ns (49.647%)  route 0.456ns (50.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.358ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.872     1.311    clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  m_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.350 r  m_reg[14]/Q
                         net (fo=1, routed)           0.456     1.806    r_OBUF[14]
    J19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.411     2.216 r  r_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.216    r[14]
    J19                                                               r  r[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.407ns (44.830%)  route 0.501ns (55.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.358ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.872     1.311    clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.350 r  m_reg[5]/Q
                         net (fo=1, routed)           0.501     1.851    r_OBUF[5]
    M26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.368     2.219 r  r_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.219    r[5]
    M26                                                               r  r[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.432ns (47.446%)  route 0.478ns (52.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.358ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.872     1.311    clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  m_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.351 r  m_reg[13]/Q
                         net (fo=1, routed)           0.478     1.829    r_OBUF[13]
    L19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.392     2.220 r  r_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.220    r[13]
    L19                                                               r  r[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.409ns (44.584%)  route 0.508ns (55.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.358ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.872     1.311    clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.351 r  m_reg[4]/Q
                         net (fo=1, routed)           0.508     1.859    r_OBUF[4]
    M25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.369     2.227 r  r_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.227    r[4]
    M25                                                               r  r[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.922ns  (logic 0.417ns (45.216%)  route 0.505ns (54.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.358ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.872     1.311    clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.351 r  m_reg[2]/Q
                         net (fo=1, routed)           0.505     1.856    r_OBUF[2]
    K25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.377     2.232 r  r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.232    r[2]
    K25                                                               r  r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.432ns (46.188%)  route 0.503ns (53.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.358ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.872     1.311    clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  m_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.351 r  m_reg[8]/Q
                         net (fo=1, routed)           0.503     1.854    r_OBUF[8]
    L20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.392     2.245 r  r_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.245    r[8]
    L20                                                               r  r[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.429ns (44.337%)  route 0.539ns (55.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.358ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.845     1.284    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  m_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.322 r  m_reg[16]/Q
                         net (fo=1, routed)           0.539     1.861    r_OBUF[16]
    M20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.391     2.252 r  r_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.252    r[16]
    M20                                                               r  r[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Destination:            r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.943ns  (logic 0.404ns (42.817%)  route 0.539ns (57.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.358ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.872     1.311    clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.350 r  m_reg[1]/Q
                         net (fo=1, routed)           0.539     1.889    r_OBUF[1]
    L25                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.365     2.253 r  r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.253    r[1]
    L25                                                               r  r[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk1

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            m1/s3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.200ns  (logic 1.229ns (29.259%)  route 2.971ns (70.741%))
  Logic Levels:           4  (CARRY8=2 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.378ns (routing 0.593ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.332     3.338    m1/m1/a_IBUF[1]
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.458 r  m1/m1/s30__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.484    m1/m1/s30__1_carry_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.587 r  m1/m1/s30__1_carry__0/O[6]
                         net (fo=3, routed)           0.613     4.200    m1/D[14]
    SLICE_X12Y126        FDRE                                         r  m1/s3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.378     2.060    m1/CLK
    SLICE_X12Y126        FDRE                                         r  m1/s3_reg[14]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            m1/s3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 1.208ns (30.655%)  route 2.732ns (69.345%))
  Logic Levels:           4  (CARRY8=2 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.381ns (routing 0.593ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.332     3.338    m1/m1/a_IBUF[1]
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.458 r  m1/m1/s30__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.484    m1/m1/s30__1_carry_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.566 r  m1/m1/s30__1_carry__0/O[3]
                         net (fo=3, routed)           0.374     3.940    m1/D[11]
    SLICE_X11Y126        FDRE                                         r  m1/s3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.381     2.063    m1/CLK
    SLICE_X11Y126        FDRE                                         r  m1/s3_reg[11]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            m1/s3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 1.182ns (30.404%)  route 2.705ns (69.596%))
  Logic Levels:           4  (CARRY8=2 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.377ns (routing 0.593ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.332     3.338    m1/m1/a_IBUF[1]
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.458 r  m1/m1/s30__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.484    m1/m1/s30__1_carry_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.540 r  m1/m1/s30__1_carry__0/O[0]
                         net (fo=3, routed)           0.347     3.887    m1/D[8]
    SLICE_X12Y126        FDRE                                         r  m1/s3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.377     2.059    m1/CLK
    SLICE_X12Y126        FDRE                                         r  m1/s3_reg[8]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            m1/s3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 1.193ns (30.688%)  route 2.694ns (69.312%))
  Logic Levels:           4  (CARRY8=2 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.381ns (routing 0.593ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.332     3.338    m1/m1/a_IBUF[1]
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.458 r  m1/m1/s30__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.484    m1/m1/s30__1_carry_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.551 r  m1/m1/s30__1_carry__0/O[2]
                         net (fo=3, routed)           0.336     3.887    m1/D[10]
    SLICE_X11Y126        FDRE                                         r  m1/s3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.381     2.063    m1/CLK
    SLICE_X11Y126        FDRE                                         r  m1/s3_reg[10]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            m1/s3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.879ns  (logic 1.242ns (32.014%)  route 2.637ns (67.986%))
  Logic Levels:           4  (CARRY8=2 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.377ns (routing 0.593ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.332     3.338    m1/m1/a_IBUF[1]
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.458 r  m1/m1/s30__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.484    m1/m1/s30__1_carry_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.600 r  m1/m1/s30__1_carry__0/O[5]
                         net (fo=3, routed)           0.279     3.879    m1/D[13]
    SLICE_X12Y126        FDRE                                         r  m1/s3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.377     2.059    m1/CLK
    SLICE_X12Y126        FDRE                                         r  m1/s3_reg[13]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            m1/s3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.242ns (32.148%)  route 2.621ns (67.852%))
  Logic Levels:           4  (CARRY8=2 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.376ns (routing 0.593ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.332     3.338    m1/m1/a_IBUF[1]
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.458 r  m1/m1/s30__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.484    m1/m1/s30__1_carry_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.600 r  m1/m1/s30__1_carry__0/O[7]
                         net (fo=3, routed)           0.263     3.863    m1/D[15]
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.376     2.058    m1/CLK
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[15]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            m1/s3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 1.212ns (31.484%)  route 2.637ns (68.516%))
  Logic Levels:           4  (CARRY8=2 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.377ns (routing 0.593ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.332     3.338    m1/m1/a_IBUF[1]
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.458 r  m1/m1/s30__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.484    m1/m1/s30__1_carry_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.570 r  m1/m1/s30__1_carry__0/O[4]
                         net (fo=3, routed)           0.279     3.849    m1/D[12]
    SLICE_X12Y126        FDRE                                         r  m1/s3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.377     2.059    m1/CLK
    SLICE_X12Y126        FDRE                                         r  m1/s3_reg[12]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            m1/s3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.835ns  (logic 1.202ns (31.338%)  route 2.633ns (68.662%))
  Logic Levels:           4  (CARRY8=2 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.378ns (routing 0.593ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.332     3.338    m1/m1/a_IBUF[1]
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.458 r  m1/m1/s30__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.484    m1/m1/s30__1_carry_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.560 r  m1/m1/s30__1_carry__0/O[1]
                         net (fo=3, routed)           0.275     3.835    m1/D[9]
    SLICE_X12Y126        FDRE                                         r  m1/s3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.378     2.060    m1/CLK
    SLICE_X12Y126        FDRE                                         r  m1/s3_reg[9]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            m1/s3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.674ns  (logic 1.264ns (34.400%)  route 2.410ns (65.600%))
  Logic Levels:           5  (CARRY8=3 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.376ns (routing 0.593ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.332     3.338    m1/m1/a_IBUF[1]
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.458 r  m1/m1/s30__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.484    m1/m1/s30__1_carry_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.499 r  m1/m1/s30__1_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.525    m1/m1/s30__1_carry__0_n_0
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     3.648 r  m1/m1/s30__1_carry__1/O[7]
                         net (fo=3, routed)           0.026     3.674    m1/D[23]
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.376     2.058    m1/CLK
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[23]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            m1/s3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.673ns  (logic 1.264ns (34.409%)  route 2.409ns (65.591%))
  Logic Levels:           5  (CARRY8=3 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.376ns (routing 0.593ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.332     3.338    m1/m1/a_IBUF[1]
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120     3.458 r  m1/m1/s30__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.484    m1/m1/s30__1_carry_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.499 r  m1/m1/s30__1_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.525    m1/m1/s30__1_carry__0_n_0
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     3.648 r  m1/m1/s30__1_carry__1/O[5]
                         net (fo=3, routed)           0.025     3.673    m1/D[21]
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         1.376     2.058    m1/CLK
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[51]
                            (input port)
  Destination:            m1/s3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.212ns (25.264%)  route 0.627ns (74.736%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.978ns (routing 0.399ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C26                                               0.000     0.000 r  a[51] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[51]_inst/I
    C26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.170     0.170 r  a_IBUF[51]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    a_IBUF[51]_inst/OUT
    C26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.170 r  a_IBUF[51]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.604     0.773    m1/a_IBUF[51]
    SLICE_X12Y128        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.795 r  m1/s30__1_carry__1_i_13/O
                         net (fo=1, routed)           0.016     0.811    m1/m1/s3_reg[23]_0[3]
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     0.831 r  m1/m1/s30__1_carry__1/O[3]
                         net (fo=3, routed)           0.007     0.838    m1/D[19]
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.978     1.729    m1/CLK
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[19]/C

Slack:                    inf
  Source:                 a[49]
                            (input port)
  Destination:            m1/s3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.475%)  route 0.649ns (75.525%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.978ns (routing 0.399ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B26                                               0.000     0.000 r  a[49] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[49]_inst/I
    B26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.169     0.169 r  a_IBUF[49]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    a_IBUF[49]_inst/OUT
    B26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.169 r  a_IBUF[49]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.628     0.797    m1/a_IBUF[49]
    SLICE_X12Y128        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     0.819 r  m1/s30__1_carry__1_i_14/O
                         net (fo=1, routed)           0.014     0.833    m1/m1/s3_reg[23]_0[2]
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.852 r  m1/m1/s30__1_carry__1/O[2]
                         net (fo=3, routed)           0.007     0.859    m1/D[18]
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.978     1.729    m1/CLK
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[18]/C

Slack:                    inf
  Source:                 a[51]
                            (input port)
  Destination:            m1/s3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.237ns (27.428%)  route 0.627ns (72.572%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.977ns (routing 0.399ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C26                                               0.000     0.000 r  a[51] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[51]_inst/I
    C26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.170     0.170 r  a_IBUF[51]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    a_IBUF[51]_inst/OUT
    C26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.170 r  a_IBUF[51]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.604     0.773    m1/a_IBUF[51]
    SLICE_X12Y128        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.795 r  m1/s30__1_carry__1_i_13/O
                         net (fo=1, routed)           0.016     0.811    m1/m1/s3_reg[23]_0[3]
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.045     0.856 r  m1/m1/s30__1_carry__1/O[4]
                         net (fo=3, routed)           0.007     0.863    m1/D[20]
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.977     1.728    m1/CLK
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[20]/C

Slack:                    inf
  Source:                 a[51]
                            (input port)
  Destination:            m1/s3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.244ns (28.012%)  route 0.627ns (71.988%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.977ns (routing 0.399ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C26                                               0.000     0.000 r  a[51] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[51]_inst/I
    C26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.170     0.170 r  a_IBUF[51]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    a_IBUF[51]_inst/OUT
    C26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.170 r  a_IBUF[51]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.604     0.773    m1/a_IBUF[51]
    SLICE_X12Y128        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.795 r  m1/s30__1_carry__1_i_13/O
                         net (fo=1, routed)           0.016     0.811    m1/m1/s3_reg[23]_0[3]
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.052     0.863 r  m1/m1/s30__1_carry__1/O[6]
                         net (fo=3, routed)           0.007     0.870    m1/D[22]
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.977     1.728    m1/CLK
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[22]/C

Slack:                    inf
  Source:                 a[51]
                            (input port)
  Destination:            m1/s3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.254ns (28.830%)  route 0.627ns (71.170%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.977ns (routing 0.399ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C26                                               0.000     0.000 r  a[51] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[51]_inst/I
    C26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.170     0.170 r  a_IBUF[51]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    a_IBUF[51]_inst/OUT
    C26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.170 r  a_IBUF[51]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.604     0.773    m1/a_IBUF[51]
    SLICE_X12Y128        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.795 r  m1/s30__1_carry__1_i_13/O
                         net (fo=1, routed)           0.016     0.811    m1/m1/s3_reg[23]_0[3]
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.062     0.873 r  m1/m1/s30__1_carry__1/O[5]
                         net (fo=3, routed)           0.007     0.880    m1/D[21]
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.977     1.728    m1/CLK
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[21]/C

Slack:                    inf
  Source:                 a[51]
                            (input port)
  Destination:            m1/s3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.254ns (28.830%)  route 0.627ns (71.170%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.977ns (routing 0.399ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C26                                               0.000     0.000 r  a[51] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[51]_inst/I
    C26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.170     0.170 r  a_IBUF[51]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    a_IBUF[51]_inst/OUT
    C26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.170 r  a_IBUF[51]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.604     0.773    m1/a_IBUF[51]
    SLICE_X12Y128        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.795 r  m1/s30__1_carry__1_i_13/O
                         net (fo=1, routed)           0.016     0.811    m1/m1/s3_reg[23]_0[3]
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.062     0.873 r  m1/m1/s30__1_carry__1/O[7]
                         net (fo=3, routed)           0.007     0.880    m1/D[23]
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.977     1.728    m1/CLK
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[23]/C

Slack:                    inf
  Source:                 a[51]
                            (input port)
  Destination:            m1/s3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.259ns (29.133%)  route 0.630ns (70.867%))
  Logic Levels:           5  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.974ns (routing 0.399ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C26                                               0.000     0.000 r  a[51] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[51]_inst/I
    C26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.170     0.170 r  a_IBUF[51]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    a_IBUF[51]_inst/OUT
    C26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.170 r  a_IBUF[51]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.604     0.773    m1/a_IBUF[51]
    SLICE_X12Y128        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.795 r  m1/s30__1_carry__1_i_13/O
                         net (fo=1, routed)           0.016     0.811    m1/m1/s3_reg[23]_0[3]
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.051     0.862 r  m1/m1/s30__1_carry__1/CO[7]
                         net (fo=1, routed)           0.003     0.865    m1/m1/s30__1_carry__1_n_0
    SLICE_X12Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.016     0.881 r  m1/m1/s30__1_carry__2/CO[1]
                         net (fo=3, routed)           0.007     0.888    m1/D[25]
    SLICE_X12Y129        FDRE                                         r  m1/s3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.974     1.725    m1/CLK
    SLICE_X12Y129        FDRE                                         r  m1/s3_reg[25]/C

Slack:                    inf
  Source:                 a[51]
                            (input port)
  Destination:            m1/s3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.262ns (29.371%)  route 0.630ns (70.629%))
  Logic Levels:           5  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.974ns (routing 0.399ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C26                                               0.000     0.000 r  a[51] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[51]_inst/I
    C26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.170     0.170 r  a_IBUF[51]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    a_IBUF[51]_inst/OUT
    C26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.170 r  a_IBUF[51]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.604     0.773    m1/a_IBUF[51]
    SLICE_X12Y128        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.795 r  m1/s30__1_carry__1_i_13/O
                         net (fo=1, routed)           0.016     0.811    m1/m1/s3_reg[23]_0[3]
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.051     0.862 r  m1/m1/s30__1_carry__1/CO[7]
                         net (fo=1, routed)           0.003     0.865    m1/m1/s30__1_carry__1_n_0
    SLICE_X12Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.019     0.884 r  m1/m1/s30__1_carry__2/O[0]
                         net (fo=3, routed)           0.007     0.891    m1/D[24]
    SLICE_X12Y129        FDRE                                         r  m1/s3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.974     1.725    m1/CLK
    SLICE_X12Y129        FDRE                                         r  m1/s3_reg[24]/C

Slack:                    inf
  Source:                 a[49]
                            (input port)
  Destination:            m1/s3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.247ns (27.320%)  route 0.658ns (72.680%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.978ns (routing 0.399ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B26                                               0.000     0.000 r  a[49] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[49]_inst/I
    B26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.169     0.169 r  a_IBUF[49]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    a_IBUF[49]_inst/OUT
    B26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.169 r  a_IBUF[49]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.639     0.808    m1/a_IBUF[49]
    SLICE_X12Y128        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.060     0.868 r  m1/s30__1_carry__1_i_15/O
                         net (fo=1, routed)           0.012     0.880    m1/m1/s3_reg[23]_0[1]
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.898 r  m1/m1/s30__1_carry__1/O[1]
                         net (fo=3, routed)           0.007     0.905    m1/D[17]
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.978     1.729    m1/CLK
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[17]/C

Slack:                    inf
  Source:                 a[47]
                            (input port)
  Destination:            m1/s3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.137ns period=2.273ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.415ns (43.610%)  route 0.536ns (56.390%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.978ns (routing 0.399ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  a[47] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[47]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.361     0.361 r  a_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    a_IBUF[47]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.361 r  a_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.519     0.880    m1/a_IBUF[47]
    SLICE_X12Y128        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.035     0.915 r  m1/s30__1_carry__1_i_16/O
                         net (fo=1, routed)           0.010     0.925    m1/m1/s3_reg[23]_0[0]
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     0.944 r  m1/m1/s30__1_carry__1/O[0]
                         net (fo=3, routed)           0.007     0.951    m1/D[16]
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=822, routed)         0.978     1.729    m1/CLK
    SLICE_X12Y128        FDRE                                         r  m1/s3_reg[16]/C





